Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu May  4 02:47:07 2023
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type min -sort_by_slack -file reports/report_bus_skew.txt
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
20  270       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.717      2.386
7   211       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.668      2.435
5   202       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.666      2.437
6   206       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.664      2.439
8   215       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.624      2.479
2   189       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.511      2.592
1   185       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.498      2.605
19  266       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.468      2.635
4   198       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.461      2.642
3   194       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.446      2.657
25  293       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.367      2.736
23  284       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.365      2.738
11  230       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.350      2.753
28  306       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.347      2.756
43  451       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.342      2.761
22  279       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.339      2.764
32  327       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.337      2.766
18  261       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.323      2.780
26  297       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.322      2.781
40  375       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.320      2.783
38  354       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.309      2.794
37  349       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.308      2.795
21  275       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.304      2.799
12  234       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.297      2.806
24  288       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.296      2.807
27  302       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.296      2.807
44  455       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.292      2.811
17  257       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.287      2.816
33  331       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.285      2.818
36  345       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.272      2.831
34  336       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.263      2.840
39  358       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.263      2.840
31  320       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.258      2.845
35  340       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.247      2.856
29  311       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.246      2.857
30  315       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.238      2.865
41  382       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.364      3.636
13  239       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.319      3.681
14  243       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.303      3.697
42  386       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.298      3.702
9   221       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.278      3.722
15  248       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.265      3.735
16  252       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.243      3.757
10  225       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.203      3.797


2. Bus Skew Report Per Constraint
---------------------------------

Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.717      2.386


Slack (MET) :             2.386ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.872ns
  Reference Relative Delay:   0.065ns
  Relative CRPR:              0.354ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.717ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.183     1.308    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.347 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.092     1.439    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.748     2.264    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.264    
    SLICE_X220Y514       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.311    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.439    
                         clock arrival                          2.311    
  -------------------------------------------------------------------
                         relative delay                        -0.872    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.336     1.475    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     1.527 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.610     2.137    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.561     2.048    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.048    
    SLICE_X220Y513       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     2.072    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.137    
                         clock arrival                          2.072    
  -------------------------------------------------------------------
                         relative delay                         0.065    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         0.668      2.435


Slack (MET) :             2.435ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.628ns
  Reference Relative Delay:   0.056ns
  Relative CRPR:              0.315ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.668ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.506     1.631    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y540       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.669 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/Q
                         net (fo=2, routed)           0.168     1.837    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[6]
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.758     2.418    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/C
                         clock pessimism              0.000     2.418    
    SLICE_X161Y540       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.465    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           1.837    
                         clock arrival                          2.465    
  -------------------------------------------------------------------
                         relative delay                        -0.628    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.696     1.835    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X158Y542       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y542       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     1.887 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=4, routed)           0.405     2.292    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.577     2.212    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.212    
    SLICE_X158Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     2.236    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.292    
                         clock arrival                          2.236    
  -------------------------------------------------------------------
                         relative delay                         0.056    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         0.666      2.437


Slack (MET) :             2.437ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.496ns
  Reference Relative Delay:   1.249ns
  Relative CRPR:              0.386ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.666ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.550     2.185    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.225 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=4, routed)           0.141     2.366    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.684     1.823    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.823    
    SLICE_X154Y550       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.870    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.366    
                         clock arrival                          1.870    
  -------------------------------------------------------------------
                         relative delay                         0.496    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.733     2.393    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.052     2.445 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=5, routed)           0.446     2.891    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.493     1.618    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.618    
    SLICE_X154Y551       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.642    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.891    
                         clock arrival                          1.642    
  -------------------------------------------------------------------
                         relative delay                         1.249    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.664      2.439


Slack (MET) :             2.439ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.628ns
  Reference Relative Delay:   0.082ns
  Relative CRPR:              0.345ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.664ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.489     1.614    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y547       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.653 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=4, routed)           0.153     1.806    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.727     2.387    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.387    
    SLICE_X151Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.434    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           1.806    
                         clock arrival                          2.434    
  -------------------------------------------------------------------
                         relative delay                        -0.628    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.681     1.820    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y548       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.051     1.871 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.423     2.294    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.553     2.188    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.188    
    SLICE_X153Y548       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     2.212    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.294    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.082    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.624      2.479


Slack (MET) :             2.479ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.509ns
  Reference Relative Delay:   1.114ns
  Relative CRPR:              0.280ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.624ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.577     2.212    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y540       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.251 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/Q
                         net (fo=2, routed)           0.133     2.384    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[6]
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.689     1.828    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/C
                         clock pessimism              0.000     1.828    
    SLICE_X160Y540       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.875    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.384    
                         clock arrival                          1.875    
  -------------------------------------------------------------------
                         relative delay                         0.509    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.768     2.428    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X157Y541       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y541       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.051     2.479 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.304     2.783    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.520     1.645    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.645    
    SLICE_X158Y539       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.669    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.783    
                         clock arrival                          1.669    
  -------------------------------------------------------------------
                         relative delay                         1.114    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.511      2.592


Slack (MET) :             2.592ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.739ns
  Reference Relative Delay:  -0.126ns
  Relative CRPR:              0.401ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.511ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.532     1.657    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.697 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=4, routed)           0.063     1.760    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.792     2.452    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.452    
    SLICE_X178Y571       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.499    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.760    
                         clock arrival                          2.499    
  -------------------------------------------------------------------
                         relative delay                        -0.739    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.726     1.865    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     1.918 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=2, routed)           0.212     2.130    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.597     2.232    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.232    
    SLICE_X178Y570       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.256    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.130    
                         clock arrival                          2.256    
  -------------------------------------------------------------------
                         relative delay                        -0.126    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Fast         0.498      2.605


Slack (MET) :             2.605ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.470ns
  Reference Relative Delay:   1.038ns
  Relative CRPR:              0.368ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.498ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.592     2.227    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.268 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.117     2.385    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.729     1.868    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.868    
    SLICE_X179Y571       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.915    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.385    
                         clock arrival                          1.915    
  -------------------------------------------------------------------
                         relative delay                         0.470    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.781     2.441    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.495 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=2, routed)           0.219     2.714    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.527     1.652    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.652    
    SLICE_X177Y571       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.676    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.714    
                         clock arrival                          1.676    
  -------------------------------------------------------------------
                         relative delay                         1.038    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.468      2.635


Slack (MET) :             2.635ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.844ns
  Reference Relative Delay:   1.499ns
  Relative CRPR:              0.321ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.468ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.574     2.061    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.101 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.268     2.369    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.339     1.478    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.478    
    SLICE_X220Y512       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.525    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.369    
                         clock arrival                          1.525    
  -------------------------------------------------------------------
                         relative delay                         0.844    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.757     2.273    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.327 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.523     2.850    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.202     1.327    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.327    
    SLICE_X221Y512       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.351    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.850    
                         clock arrival                          1.351    
  -------------------------------------------------------------------
                         relative delay                         1.499    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.461      2.642


Slack (MET) :             2.642ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.669ns
  Reference Relative Delay:  -0.101ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.461ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.507     1.632    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.673 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.140     1.813    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.775     2.435    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.435    
    SLICE_X167Y549       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.482    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.813    
                         clock arrival                          2.482    
  -------------------------------------------------------------------
                         relative delay                        -0.669    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.696     1.835    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.887 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.257     2.144    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.585     2.220    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.220    
    SLICE_X167Y549       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     2.245    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.144    
                         clock arrival                          2.245    
  -------------------------------------------------------------------
                         relative delay                        -0.101    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.446      2.657


Slack (MET) :             2.657ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.495ns
  Reference Relative Delay:   1.035ns
  Relative CRPR:              0.392ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.446ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.580     2.215    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.256 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.123     2.379    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.698     1.837    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.837    
    SLICE_X169Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.884    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.379    
                         clock arrival                          1.884    
  -------------------------------------------------------------------
                         relative delay                         0.495    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.767     2.427    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     2.481 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.210     2.691    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.507     1.632    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.632    
    SLICE_X169Y547       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.656    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.691    
                         clock arrival                          1.656    
  -------------------------------------------------------------------
                         relative delay                         1.035    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.367      2.736


Slack (MET) :             2.736ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.779ns
  Reference Relative Delay:  -0.192ns
  Relative CRPR:              0.354ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.367ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.161     1.286    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.325 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.185     1.510    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.726     2.242    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.242    
    SLICE_X206Y509       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.289    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.510    
                         clock arrival                          2.289    
  -------------------------------------------------------------------
                         relative delay                        -0.779    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.311     1.450    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.501 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.361     1.862    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.543     2.030    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.030    
    SLICE_X207Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     2.054    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.862    
                         clock arrival                          2.054    
  -------------------------------------------------------------------
                         relative delay                        -0.192    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.365      2.738


Slack (MET) :             2.738ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.424ns
  Reference Relative Delay:   0.212ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.365ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.622     1.747    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.787 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.080     1.867    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.728     2.244    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.244    
    SLICE_X207Y532       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.291    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.867    
                         clock arrival                          2.291    
  -------------------------------------------------------------------
                         relative delay                        -0.424    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.828     1.967    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.021 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.249     2.270    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.547     2.034    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.034    
    SLICE_X207Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     2.058    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.270    
                         clock arrival                          2.058    
  -------------------------------------------------------------------
                         relative delay                         0.212    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.350      2.753


Slack (MET) :             2.753ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.204ns
  Reference Relative Delay:   0.825ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.350ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.579     2.066    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.106 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.106     2.212    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.822     1.961    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.961    
    SLICE_X210Y547       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.008    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.212    
                         clock arrival                          2.008    
  -------------------------------------------------------------------
                         relative delay                         0.204    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.764     2.280    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     2.332 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.257     2.589    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.615     1.740    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.740    
    SLICE_X210Y546       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.764    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.589    
                         clock arrival                          1.764    
  -------------------------------------------------------------------
                         relative delay                         0.825    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.347      2.756


Slack (MET) :             2.756ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.601ns
  Reference Relative Delay:   1.171ns
  Relative CRPR:              0.357ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.347ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.506     1.993    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.033 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.114     2.147    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.360     1.499    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.499    
    SLICE_X198Y512       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.546    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.147    
                         clock arrival                          1.546    
  -------------------------------------------------------------------
                         relative delay                         0.601    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.683     2.199    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.253 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.274     2.527    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.207     1.332    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.332    
    SLICE_X198Y513       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.356    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.527    
                         clock arrival                          1.356    
  -------------------------------------------------------------------
                         relative delay                         1.171    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      gtwiz_userclk_rx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.342      2.761


Slack (MET) :             2.761ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.751ns
  Reference Relative Delay:   1.336ns
  Relative CRPR:              0.290ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.342ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.638     1.763    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X211Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y655       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.803 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.118     1.921    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.984     1.123    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.123    
    SLICE_X212Y656       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.170    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.921    
                         clock arrival                          1.170    
  -------------------------------------------------------------------
                         relative delay                         0.751    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.845     1.984    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X212Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y655       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     2.035 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.308     2.343    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.857     0.983    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     0.983    
    SLICE_X213Y655       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.007    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.343    
                         clock arrival                          1.007    
  -------------------------------------------------------------------
                         relative delay                         1.336    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.339      2.764


Slack (MET) :             2.764ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.783ns
  Reference Relative Delay:  -0.208ns
  Relative CRPR:              0.370ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.339ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.205     1.330    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.370 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.107     1.477    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.697     2.213    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.213    
    SLICE_X203Y527       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.260    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.477    
                         clock arrival                          2.260    
  -------------------------------------------------------------------
                         relative delay                        -0.783    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.366     1.505    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.559 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.262     1.821    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.518     2.005    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.005    
    SLICE_X203Y527       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     2.029    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.821    
                         clock arrival                          2.029    
  -------------------------------------------------------------------
                         relative delay                        -0.208    



Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.337      2.766


Slack (MET) :             2.766ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.365ns
  Reference Relative Delay:   1.018ns
  Relative CRPR:              0.362ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.337ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.574     1.699    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.738 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.114     1.852    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.301     1.440    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.440    
    SLICE_X193Y512       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.487    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.852    
                         clock arrival                          1.487    
  -------------------------------------------------------------------
                         relative delay                         0.365    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.774     1.913    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.968 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.347     2.315    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.148     1.273    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.273    
    SLICE_X192Y512       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.297    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.315    
                         clock arrival                          1.297    
  -------------------------------------------------------------------
                         relative delay                         1.018    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.323      2.780


Slack (MET) :             2.780ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.518ns
  Reference Relative Delay:   0.214ns
  Relative CRPR:              0.454ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.323ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.542     1.667    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.706 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.157     1.863    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.710     2.334    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.334    
    SLICE_X168Y599       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.381    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.863    
                         clock arrival                          2.381    
  -------------------------------------------------------------------
                         relative delay                        -0.518    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.737     1.876    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     1.928 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.321     2.249    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.535     2.011    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.011    
    SLICE_X167Y604       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     2.035    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.249    
                         clock arrival                          2.035    
  -------------------------------------------------------------------
                         relative delay                         0.214    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.322      2.781


Slack (MET) :             2.781ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.699ns
  Reference Relative Delay:   1.205ns
  Relative CRPR:              0.318ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.322ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.535     2.022    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.061 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.132     2.193    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.308     1.447    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.447    
    SLICE_X206Y510       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.494    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.193    
                         clock arrival                          1.494    
  -------------------------------------------------------------------
                         relative delay                         0.699    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.715     2.231    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     2.283 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.243     2.526    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.172     1.297    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.297    
    SLICE_X206Y508       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.321    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.526    
                         clock arrival                          1.321    
  -------------------------------------------------------------------
                         relative delay                         1.205    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.320      2.783


Slack (MET) :             2.783ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.428ns
  Reference Relative Delay:   0.198ns
  Relative CRPR:              0.353ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.320ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.223     1.348    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.388 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.089     1.477    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.719     1.858    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.858    
    SLICE_X163Y492       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.905    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.477    
                         clock arrival                          1.905    
  -------------------------------------------------------------------
                         relative delay                        -0.428    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.387     1.526    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.580 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.287     1.867    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.520     1.645    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.645    
    SLICE_X163Y493       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.669    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.867    
                         clock arrival                          1.669    
  -------------------------------------------------------------------
                         relative delay                         0.198    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.309      2.794


Slack (MET) :             2.794ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.253ns
  Reference Relative Delay:   0.327ns
  Relative CRPR:              0.317ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.309ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.331     1.456    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y503       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y503       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.496 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.063     1.559    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.626     1.765    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.765    
    SLICE_X117Y504       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.812    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.559    
                         clock arrival                          1.812    
  -------------------------------------------------------------------
                         relative delay                        -0.253    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.497     1.636    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.691 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.235     1.926    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.450     1.575    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.575    
    SLICE_X118Y504       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.599    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.926    
                         clock arrival                          1.599    
  -------------------------------------------------------------------
                         relative delay                         0.327    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.308      2.795


Slack (MET) :             2.795ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.066ns
  Reference Relative Delay:   0.682ns
  Relative CRPR:              0.355ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.308ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.443     1.568    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.608 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.109     1.717    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.465     1.604    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.604    
    SLICE_X136Y526       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.651    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.717    
                         clock arrival                          1.651    
  -------------------------------------------------------------------
                         relative delay                         0.066    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.628     1.767    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.819 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.314     2.133    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.302     1.427    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.427    
    SLICE_X136Y524       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     1.451    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.133    
                         clock arrival                          1.451    
  -------------------------------------------------------------------
                         relative delay                         0.682    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.304      2.799


Slack (MET) :             2.799ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.590ns
  Reference Relative Delay:   1.129ns
  Relative CRPR:              0.369ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.304ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.516     2.003    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.043 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.103     2.146    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.370     1.509    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.509    
    SLICE_X203Y528       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.556    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.146    
                         clock arrival                          1.556    
  -------------------------------------------------------------------
                         relative delay                         0.590    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.694     2.210    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     2.264 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.223     2.487    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.209     1.334    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.334    
    SLICE_X203Y528       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     1.358    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.487    
                         clock arrival                          1.358    
  -------------------------------------------------------------------
                         relative delay                         1.129    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.297      2.806


Slack (MET) :             2.806ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.427ns
  Reference Relative Delay:   0.141ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.297ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.615     1.740    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.779 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.126     1.905    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.769     2.285    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.285    
    SLICE_X210Y544       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.332    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.905    
                         clock arrival                          2.332    
  -------------------------------------------------------------------
                         relative delay                        -0.427    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.818     1.957    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     2.009 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.222     2.231    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.579     2.066    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.066    
    SLICE_X210Y545       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     2.090    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.231    
                         clock arrival                          2.090    
  -------------------------------------------------------------------
                         relative delay                         0.141    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.296      2.807


Slack (MET) :             2.807ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.169ns
  Reference Relative Delay:   0.728ns
  Relative CRPR:              0.397ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.296ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.511     1.998    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.038 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.112     2.150    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.795     1.934    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.934    
    SLICE_X205Y532       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.981    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.150    
                         clock arrival                          1.981    
  -------------------------------------------------------------------
                         relative delay                         0.169    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.689     2.205    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     2.257 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.218     2.475    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.598     1.723    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.723    
    SLICE_X205Y534       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.747    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.475    
                         clock arrival                          1.747    
  -------------------------------------------------------------------
                         relative delay                         0.728    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.296      2.807


Slack (MET) :             2.807ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.769ns
  Reference Relative Delay:  -0.249ns
  Relative CRPR:              0.358ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.296ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.203     1.328    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.368 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.106     1.474    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.680     2.196    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.196    
    SLICE_X198Y514       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.243    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.474    
                         clock arrival                          2.243    
  -------------------------------------------------------------------
                         relative delay                        -0.769    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.365     1.504    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     1.556 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.211     1.767    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.505     1.992    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.992    
    SLICE_X197Y512       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.016    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.767    
                         clock arrival                          2.016    
  -------------------------------------------------------------------
                         relative delay                        -0.249    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]
                      gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.292      2.811


Slack (MET) :             2.811ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.950ns
  Reference Relative Delay:  -0.373ns
  Relative CRPR:              0.332ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.292ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.857     0.983    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.022 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.062     1.084    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.848     1.987    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.987    
    SLICE_X207Y657       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.034    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.084    
                         clock arrival                          2.034    
  -------------------------------------------------------------------
                         relative delay                        -0.950    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.982     1.121    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.174 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.234     1.408    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.632     1.757    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.757    
    SLICE_X207Y656       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.781    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.408    
                         clock arrival                          1.781    
  -------------------------------------------------------------------
                         relative delay                        -0.373    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.287      2.816


Slack (MET) :             2.816ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.266ns
  Reference Relative Delay:   0.988ns
  Relative CRPR:              0.481ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.287ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.520     1.996    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.036 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.122     2.158    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.706     1.845    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.845    
    SLICE_X169Y598       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.892    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.158    
                         clock arrival                          1.892    
  -------------------------------------------------------------------
                         relative delay                         0.266    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.706     2.330    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.383 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.264     2.647    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.510     1.635    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.635    
    SLICE_X168Y598       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.659    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.647    
                         clock arrival                          1.659    
  -------------------------------------------------------------------
                         relative delay                         0.988    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.285      2.818


Slack (MET) :             2.818ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.554ns
  Reference Relative Delay:   0.042ns
  Relative CRPR:              0.357ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.285ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.147     1.272    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y512       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.311 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.107     1.418    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.786     1.925    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.925    
    SLICE_X189Y515       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.972    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.418    
                         clock arrival                          1.972    
  -------------------------------------------------------------------
                         relative delay                        -0.554    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.299     1.438    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y512       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.491 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.272     1.763    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.572     1.697    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.697    
    SLICE_X190Y512       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.721    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.763    
                         clock arrival                          1.721    
  -------------------------------------------------------------------
                         relative delay                         0.042    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.272      2.831


Slack (MET) :             2.831ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.258ns
  Reference Relative Delay:   0.324ns
  Relative CRPR:              0.357ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.272ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.295     1.420    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y528       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.459 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.110     1.569    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.641     1.780    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.780    
    SLICE_X135Y527       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.827    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.569    
                         clock arrival                          1.827    
  -------------------------------------------------------------------
                         relative delay                        -0.258    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.461     1.600    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.652 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.275     1.927    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.454     1.579    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.579    
    SLICE_X135Y527       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.603    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.927    
                         clock arrival                          1.603    
  -------------------------------------------------------------------
                         relative delay                         0.324    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.263      2.840


Slack (MET) :             2.840ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.366ns
  Reference Relative Delay:   0.909ns
  Relative CRPR:              0.326ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.263ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.587     1.712    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.751 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.112     1.863    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.311     1.450    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.450    
    SLICE_X190Y491       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.497    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.863    
                         clock arrival                          1.497    
  -------------------------------------------------------------------
                         relative delay                         0.366    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.787     1.926    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.978 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.235     2.213    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X191Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.155     1.280    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X191Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.280    
    SLICE_X191Y491       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.304    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.213    
                         clock arrival                          1.304    
  -------------------------------------------------------------------
                         relative delay                         0.909    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.263      2.840


Slack (MET) :             2.840ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.074ns
  Reference Relative Delay:   0.637ns
  Relative CRPR:              0.347ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.263ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.448     1.573    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y502       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.611 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=2, routed)           0.156     1.767    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.507     1.646    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.646    
    SLICE_X118Y502       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.693    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.767    
                         clock arrival                          1.693    
  -------------------------------------------------------------------
                         relative delay                         0.074    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.638     1.777    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y503       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y503       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.828 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.300     2.128    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.342     1.467    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.467    
    SLICE_X118Y501       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.491    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.128    
                         clock arrival                          1.491    
  -------------------------------------------------------------------
                         relative delay                         0.637    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.258      2.845


Slack (MET) :             2.845ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.151ns
  Reference Relative Delay:   0.398ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.258ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.218     1.343    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.382 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.069     1.451    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.416     1.555    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.555    
    SLICE_X167Y487       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.602    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.451    
                         clock arrival                          1.602    
  -------------------------------------------------------------------
                         relative delay                        -0.151    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.379     1.518    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     1.570 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.224     1.794    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.247     1.372    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.372    
    SLICE_X167Y487       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.396    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.794    
                         clock arrival                          1.396    
  -------------------------------------------------------------------
                         relative delay                         0.398    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.247      2.856


Slack (MET) :             2.856ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.571ns
  Reference Relative Delay:  -0.044ns
  Relative CRPR:              0.327ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.247ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.158     1.283    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.323 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.091     1.414    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.799     1.938    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.938    
    SLICE_X189Y493       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.985    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.414    
                         clock arrival                          1.985    
  -------------------------------------------------------------------
                         relative delay                        -0.571    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.312     1.451    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.505 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.188     1.693    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.588     1.713    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.713    
    SLICE_X188Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.737    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.693    
                         clock arrival                          1.737    
  -------------------------------------------------------------------
                         relative delay                        -0.044    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.246      2.857


Slack (MET) :             2.857ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.623ns
  Reference Relative Delay:   0.063ns
  Relative CRPR:              0.485ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.246ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.504     1.629    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.669 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.087     1.756    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.708     2.332    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.332    
    SLICE_X174Y585       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.379    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.756    
                         clock arrival                          2.379    
  -------------------------------------------------------------------
                         relative delay                        -0.623    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.694     1.833    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     1.885 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.197     2.082    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.519     1.995    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.995    
    SLICE_X175Y587       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     2.019    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.082    
                         clock arrival                          2.019    
  -------------------------------------------------------------------
                         relative delay                         0.063    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.238      2.865


Slack (MET) :             2.865ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.314ns
  Reference Relative Delay:   1.028ns
  Relative CRPR:              0.522ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.238ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.555     2.031    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.071 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.170     2.241    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.741     1.880    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.880    
    SLICE_X177Y597       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.927    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.241    
                         clock arrival                          1.927    
  -------------------------------------------------------------------
                         relative delay                         0.314    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.746     2.370    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.424 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.292     2.716    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.539     1.664    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.664    
    SLICE_X177Y596       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.688    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.716    
                         clock arrival                          1.688    
  -------------------------------------------------------------------
                         relative delay                         1.028    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.364      3.636


Slack (MET) :             3.636ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.793ns
  Reference Relative Delay:   1.375ns
  Relative CRPR:              0.352ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.364ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.581     2.068    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.107 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.094     2.201    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.222     1.361    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.361    
    SLICE_X210Y442       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.408    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.201    
                         clock arrival                          1.408    
  -------------------------------------------------------------------
                         relative delay                         0.793    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.772     2.288    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     2.341 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.257     2.598    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.074     1.199    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.199    
    SLICE_X210Y441       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.223    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.598    
                         clock arrival                          1.223    
  -------------------------------------------------------------------
                         relative delay                         1.375    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.319      3.681


Slack (MET) :             3.681ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.023ns
  Reference Relative Delay:  -0.473ns
  Relative CRPR:              0.365ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.319ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.085     1.210    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.250 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.071     1.321    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.781     2.297    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.297    
    SLICE_X216Y426       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.344    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.321    
                         clock arrival                          2.344    
  -------------------------------------------------------------------
                         relative delay                        -1.023    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.230     1.369    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     1.421 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.208     1.629    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.591     2.078    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.078    
    SLICE_X216Y426       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     2.102    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.629    
                         clock arrival                          2.102    
  -------------------------------------------------------------------
                         relative delay                        -0.473    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.303      3.697


Slack (MET) :             3.697ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.761ns
  Reference Relative Delay:   1.280ns
  Relative CRPR:              0.350ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.303ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.584     2.071    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.111 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.060     2.171    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.224     1.363    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.363    
    SLICE_X215Y426       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.410    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.171    
                         clock arrival                          1.410    
  -------------------------------------------------------------------
                         relative delay                         0.761    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.773     2.289    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.342 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.165     2.507    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.078     1.203    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.203    
    SLICE_X215Y427       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.227    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.507    
                         clock arrival                          1.227    
  -------------------------------------------------------------------
                         relative delay                         1.280    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.298      3.702


Slack (MET) :             3.702ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.977ns
  Reference Relative Delay:  -0.464ns
  Relative CRPR:              0.349ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.298ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.071     1.196    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.236 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.121     1.357    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.771     2.287    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.287    
    SLICE_X209Y445       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.334    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.357    
                         clock arrival                          2.334    
  -------------------------------------------------------------------
                         relative delay                        -0.977    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.213     1.352    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.406 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.216     1.622    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.575     2.062    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.062    
    SLICE_X209Y443       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     2.086    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.622    
                         clock arrival                          2.086    
  -------------------------------------------------------------------
                         relative delay                        -0.464    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.278      3.722


Slack (MET) :             3.722ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.667ns
  Reference Relative Delay:   1.336ns
  Relative CRPR:              0.436ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.278ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.518     1.994    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.034 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.092     2.126    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.273     1.412    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.412    
    SLICE_X185Y456       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.459    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.126    
                         clock arrival                          1.459    
  -------------------------------------------------------------------
                         relative delay                         0.667    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.700     2.324    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     2.376 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.238     2.614    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.129     1.254    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.254    
    SLICE_X186Y454       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.278    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.614    
                         clock arrival                          1.278    
  -------------------------------------------------------------------
                         relative delay                         1.336    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.265      3.735


Slack (MET) :             3.735ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.970ns
  Reference Relative Delay:  -0.283ns
  Relative CRPR:              0.468ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.265ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.141     1.266    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.305 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.092     1.397    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.696     2.320    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.320    
    SLICE_X181Y456       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.367    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.397    
                         clock arrival                          2.367    
  -------------------------------------------------------------------
                         relative delay                        -0.970    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.290     1.429    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     1.482 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.243     1.725    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.508     1.984    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.984    
    SLICE_X180Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.008    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.725    
                         clock arrival                          2.008    
  -------------------------------------------------------------------
                         relative delay                        -0.283    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.243      3.757


Slack (MET) :             3.757ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.665ns
  Reference Relative Delay:   1.296ns
  Relative CRPR:              0.434ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.243ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.506     1.982    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.022 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.110     2.132    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.281     1.420    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.420    
    SLICE_X183Y455       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.467    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          1.467    
  -------------------------------------------------------------------
                         relative delay                         0.665    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.686     2.310    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.364 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.219     2.583    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.138     1.263    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.263    
    SLICE_X181Y455       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.287    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.583    
                         clock arrival                          1.287    
  -------------------------------------------------------------------
                         relative delay                         1.296    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.203      3.797


Slack (MET) :             3.797ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.994ns
  Reference Relative Delay:  -0.401ns
  Relative CRPR:              0.435ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.203ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.122     1.247    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.287 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.093     1.380    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.703     2.327    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.327    
    SLICE_X185Y455       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.374    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.380    
                         clock arrival                          2.374    
  -------------------------------------------------------------------
                         relative delay                        -0.994    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.268     1.407    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.459 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.166     1.625    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.526     2.002    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.002    
    SLICE_X186Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.026    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.625    
                         clock arrival                          2.026    
  -------------------------------------------------------------------
                         relative delay                        -0.401    



Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu May  4 02:47:24 2023
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type max -sort_by_slack -file reports/report_bus_skew.txt -append
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
20  270       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.717      2.386
7   211       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.668      2.435
5   202       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.666      2.437
6   206       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.664      2.439
8   215       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.624      2.479
2   189       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.511      2.592
1   185       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.498      2.605
19  266       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.468      2.635
4   198       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.461      2.642
3   194       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.446      2.657
25  293       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.367      2.736
23  284       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.365      2.738
11  230       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.350      2.753
28  306       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.347      2.756
43  451       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.342      2.761
22  279       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.339      2.764
32  327       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.337      2.766
18  261       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.323      2.780
26  297       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.322      2.781
40  375       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.320      2.783
38  354       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.309      2.794
37  349       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.308      2.795
21  275       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.304      2.799
12  234       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.297      2.806
24  288       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.296      2.807
27  302       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.296      2.807
44  455       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.292      2.811
17  257       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.287      2.816
33  331       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.285      2.818
36  345       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.272      2.831
34  336       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.263      2.840
39  358       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.263      2.840
31  320       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.258      2.845
35  340       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.247      2.856
29  311       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.246      2.857
30  315       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.238      2.865
41  382       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.364      3.636
13  239       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.319      3.681
14  243       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.303      3.697
42  386       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.298      3.702
9   221       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.278      3.722
15  248       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.265      3.735
16  252       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.243      3.757
10  225       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.203      3.797


2. Bus Skew Report Per Constraint
---------------------------------

Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.717      2.386


Slack (MET) :             2.386ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.065ns
  Reference Relative Delay:  -0.872ns
  Relative CRPR:              0.354ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.717ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.336     1.475    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     1.527 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.610     2.137    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.561     2.048    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.048    
    SLICE_X220Y513       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     2.072    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.137    
                         clock arrival                          2.072    
  -------------------------------------------------------------------
                         relative delay                         0.065    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.183     1.308    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.347 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.092     1.439    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.748     2.264    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.264    
    SLICE_X220Y514       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.311    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.439    
                         clock arrival                          2.311    
  -------------------------------------------------------------------
                         relative delay                        -0.872    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                                                                                                            Fast         0.668      2.435


Slack (MET) :             2.435ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.056ns
  Reference Relative Delay:  -0.628ns
  Relative CRPR:              0.315ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.668ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.696     1.835    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X158Y542       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y542       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     1.887 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=4, routed)           0.405     2.292    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.577     2.212    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.212    
    SLICE_X158Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     2.236    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.292    
                         clock arrival                          2.236    
  -------------------------------------------------------------------
                         relative delay                         0.056    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.506     1.631    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y540       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.669 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/Q
                         net (fo=2, routed)           0.168     1.837    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[6]
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.758     2.418    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/C
                         clock pessimism              0.000     2.418    
    SLICE_X161Y540       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.465    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           1.837    
                         clock arrival                          2.465    
  -------------------------------------------------------------------
                         relative delay                        -0.628    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Fast         0.666      2.437


Slack (MET) :             2.437ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.249ns
  Reference Relative Delay:   0.496ns
  Relative CRPR:              0.386ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.666ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.733     2.393    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.052     2.445 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=5, routed)           0.446     2.891    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.493     1.618    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.618    
    SLICE_X154Y551       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.642    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.891    
                         clock arrival                          1.642    
  -------------------------------------------------------------------
                         relative delay                         1.249    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.550     2.185    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.225 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=4, routed)           0.141     2.366    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.684     1.823    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.823    
    SLICE_X154Y550       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.870    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.366    
                         clock arrival                          1.870    
  -------------------------------------------------------------------
                         relative delay                         0.496    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                                                            Fast         0.664      2.439


Slack (MET) :             2.439ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.082ns
  Reference Relative Delay:  -0.628ns
  Relative CRPR:              0.345ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.664ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.681     1.820    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y548       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.051     1.871 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.423     2.294    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.553     2.188    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.188    
    SLICE_X153Y548       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     2.212    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.294    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.082    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.489     1.614    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y547       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.653 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=4, routed)           0.153     1.806    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.727     2.387    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.387    
    SLICE_X151Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.434    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           1.806    
                         clock arrival                          2.434    
  -------------------------------------------------------------------
                         relative delay                        -0.628    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                                                                                                            Fast         0.624      2.479


Slack (MET) :             2.479ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.114ns
  Reference Relative Delay:   0.509ns
  Relative CRPR:              0.280ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.624ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.768     2.428    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X157Y541       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y541       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.051     2.479 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.304     2.783    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.520     1.645    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.645    
    SLICE_X158Y539       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.669    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.783    
                         clock arrival                          1.669    
  -------------------------------------------------------------------
                         relative delay                         1.114    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.577     2.212    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y540       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.251 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/Q
                         net (fo=2, routed)           0.133     2.384    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[6]
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.689     1.828    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/C
                         clock pessimism              0.000     1.828    
    SLICE_X160Y540       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.875    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.384    
                         clock arrival                          1.875    
  -------------------------------------------------------------------
                         relative delay                         0.509    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.511      2.592


Slack (MET) :             2.592ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.126ns
  Reference Relative Delay:  -0.739ns
  Relative CRPR:              0.401ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.511ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.726     1.865    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     1.918 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=2, routed)           0.212     2.130    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.597     2.232    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.232    
    SLICE_X178Y570       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.256    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.130    
                         clock arrival                          2.256    
  -------------------------------------------------------------------
                         relative delay                        -0.126    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.532     1.657    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.697 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=4, routed)           0.063     1.760    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.792     2.452    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.452    
    SLICE_X178Y571       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.499    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.760    
                         clock arrival                          2.499    
  -------------------------------------------------------------------
                         relative delay                        -0.739    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.498      2.605


Slack (MET) :             2.605ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.038ns
  Reference Relative Delay:   0.470ns
  Relative CRPR:              0.368ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.498ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.781     2.441    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.495 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=2, routed)           0.219     2.714    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.527     1.652    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.652    
    SLICE_X177Y571       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.676    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.714    
                         clock arrival                          1.676    
  -------------------------------------------------------------------
                         relative delay                         1.038    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.592     2.227    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.268 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.117     2.385    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.729     1.868    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.868    
    SLICE_X179Y571       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.915    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.385    
                         clock arrival                          1.915    
  -------------------------------------------------------------------
                         relative delay                         0.470    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.468      2.635


Slack (MET) :             2.635ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.499ns
  Reference Relative Delay:   0.844ns
  Relative CRPR:              0.321ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.468ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.757     2.273    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.327 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.523     2.850    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.202     1.327    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.327    
    SLICE_X221Y512       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.351    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.850    
                         clock arrival                          1.351    
  -------------------------------------------------------------------
                         relative delay                         1.499    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.574     2.061    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.101 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.268     2.369    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.339     1.478    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.478    
    SLICE_X220Y512       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.525    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.369    
                         clock arrival                          1.525    
  -------------------------------------------------------------------
                         relative delay                         0.844    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.461      2.642


Slack (MET) :             2.642ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.101ns
  Reference Relative Delay:  -0.669ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.461ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.696     1.835    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.887 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.257     2.144    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.585     2.220    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.220    
    SLICE_X167Y549       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     2.245    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.144    
                         clock arrival                          2.245    
  -------------------------------------------------------------------
                         relative delay                        -0.101    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.507     1.632    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.673 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.140     1.813    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.775     2.435    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.435    
    SLICE_X167Y549       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.482    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.813    
                         clock arrival                          2.482    
  -------------------------------------------------------------------
                         relative delay                        -0.669    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.446      2.657


Slack (MET) :             2.657ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.035ns
  Reference Relative Delay:   0.495ns
  Relative CRPR:              0.392ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.446ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.671     2.295    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.820     0.475 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.641    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.660 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.767     2.427    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     2.481 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.210     2.691    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.507     1.632    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.632    
    SLICE_X169Y547       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.656    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.691    
                         clock arrival                          1.656    
  -------------------------------------------------------------------
                         relative delay                         1.035    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.493     1.969    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.497     0.472 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.618    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.635 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.580     2.215    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.256 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.123     2.379    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.698     1.837    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.837    
    SLICE_X169Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.884    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.379    
                         clock arrival                          1.884    
  -------------------------------------------------------------------
                         relative delay                         0.495    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.367      2.736


Slack (MET) :             2.736ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.192ns
  Reference Relative Delay:  -0.779ns
  Relative CRPR:              0.354ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.367ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.311     1.450    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.501 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.361     1.862    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.543     2.030    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.030    
    SLICE_X207Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     2.054    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.862    
                         clock arrival                          2.054    
  -------------------------------------------------------------------
                         relative delay                        -0.192    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.161     1.286    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.325 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.185     1.510    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.726     2.242    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.242    
    SLICE_X206Y509       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.289    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.510    
                         clock arrival                          2.289    
  -------------------------------------------------------------------
                         relative delay                        -0.779    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.365      2.738


Slack (MET) :             2.738ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.212ns
  Reference Relative Delay:  -0.424ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.365ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.828     1.967    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.021 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.249     2.270    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.547     2.034    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.034    
    SLICE_X207Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     2.058    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.270    
                         clock arrival                          2.058    
  -------------------------------------------------------------------
                         relative delay                         0.212    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.622     1.747    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.787 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.080     1.867    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.728     2.244    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.244    
    SLICE_X207Y532       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.291    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.867    
                         clock arrival                          2.291    
  -------------------------------------------------------------------
                         relative delay                        -0.424    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.350      2.753


Slack (MET) :             2.753ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.825ns
  Reference Relative Delay:   0.204ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.350ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.764     2.280    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     2.332 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.257     2.589    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.615     1.740    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.740    
    SLICE_X210Y546       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.764    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.589    
                         clock arrival                          1.764    
  -------------------------------------------------------------------
                         relative delay                         0.825    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.579     2.066    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.106 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.106     2.212    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.822     1.961    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.961    
    SLICE_X210Y547       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.008    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.212    
                         clock arrival                          2.008    
  -------------------------------------------------------------------
                         relative delay                         0.204    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.347      2.756


Slack (MET) :             2.756ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.171ns
  Reference Relative Delay:   0.601ns
  Relative CRPR:              0.357ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.347ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.683     2.199    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.253 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.274     2.527    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.207     1.332    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.332    
    SLICE_X198Y513       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.356    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.527    
                         clock arrival                          1.356    
  -------------------------------------------------------------------
                         relative delay                         1.171    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.506     1.993    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.033 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.114     2.147    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.360     1.499    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.499    
    SLICE_X198Y512       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.546    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.147    
                         clock arrival                          1.546    
  -------------------------------------------------------------------
                         relative delay                         0.601    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      gtwiz_userclk_rx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.342      2.761


Slack (MET) :             2.761ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.336ns
  Reference Relative Delay:   0.751ns
  Relative CRPR:              0.290ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.342ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.845     1.984    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X212Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y655       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     2.035 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.308     2.343    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.857     0.983    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     0.983    
    SLICE_X213Y655       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.007    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.343    
                         clock arrival                          1.007    
  -------------------------------------------------------------------
                         relative delay                         1.336    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.638     1.763    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X211Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y655       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.803 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.118     1.921    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.984     1.123    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.123    
    SLICE_X212Y656       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.170    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.921    
                         clock arrival                          1.170    
  -------------------------------------------------------------------
                         relative delay                         0.751    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.339      2.764


Slack (MET) :             2.764ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.208ns
  Reference Relative Delay:  -0.783ns
  Relative CRPR:              0.370ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.339ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.366     1.505    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.559 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.262     1.821    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.518     2.005    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.005    
    SLICE_X203Y527       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     2.029    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.821    
                         clock arrival                          2.029    
  -------------------------------------------------------------------
                         relative delay                        -0.208    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.205     1.330    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.370 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.107     1.477    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.697     2.213    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.213    
    SLICE_X203Y527       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.260    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.477    
                         clock arrival                          2.260    
  -------------------------------------------------------------------
                         relative delay                        -0.783    



Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         0.337      2.766


Slack (MET) :             2.766ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.018ns
  Reference Relative Delay:   0.365ns
  Relative CRPR:              0.362ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.337ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.774     1.913    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.968 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.347     2.315    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.148     1.273    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.273    
    SLICE_X192Y512       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.297    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.315    
                         clock arrival                          1.297    
  -------------------------------------------------------------------
                         relative delay                         1.018    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.574     1.699    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.738 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.114     1.852    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.301     1.440    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.440    
    SLICE_X193Y512       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.487    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.852    
                         clock arrival                          1.487    
  -------------------------------------------------------------------
                         relative delay                         0.365    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.323      2.780


Slack (MET) :             2.780ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.214ns
  Reference Relative Delay:  -0.518ns
  Relative CRPR:              0.454ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.323ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.737     1.876    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     1.928 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.321     2.249    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.535     2.011    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.011    
    SLICE_X167Y604       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     2.035    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.249    
                         clock arrival                          2.035    
  -------------------------------------------------------------------
                         relative delay                         0.214    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.542     1.667    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.706 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.157     1.863    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.710     2.334    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.334    
    SLICE_X168Y599       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.381    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.863    
                         clock arrival                          2.381    
  -------------------------------------------------------------------
                         relative delay                        -0.518    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.322      2.781


Slack (MET) :             2.781ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.205ns
  Reference Relative Delay:   0.699ns
  Relative CRPR:              0.318ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.322ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.715     2.231    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     2.283 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.243     2.526    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.172     1.297    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.297    
    SLICE_X206Y508       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.321    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.526    
                         clock arrival                          1.321    
  -------------------------------------------------------------------
                         relative delay                         1.205    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.535     2.022    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.061 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.132     2.193    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.308     1.447    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.447    
    SLICE_X206Y510       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.494    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.193    
                         clock arrival                          1.494    
  -------------------------------------------------------------------
                         relative delay                         0.699    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.320      2.783


Slack (MET) :             2.783ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.198ns
  Reference Relative Delay:  -0.428ns
  Relative CRPR:              0.353ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.320ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.387     1.526    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.580 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.287     1.867    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.520     1.645    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.645    
    SLICE_X163Y493       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.669    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.867    
                         clock arrival                          1.669    
  -------------------------------------------------------------------
                         relative delay                         0.198    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.223     1.348    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.388 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.089     1.477    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.719     1.858    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.858    
    SLICE_X163Y492       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.905    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.477    
                         clock arrival                          1.905    
  -------------------------------------------------------------------
                         relative delay                        -0.428    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.309      2.794


Slack (MET) :             2.794ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.327ns
  Reference Relative Delay:  -0.253ns
  Relative CRPR:              0.317ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.309ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.497     1.636    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.691 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.235     1.926    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.450     1.575    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.575    
    SLICE_X118Y504       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.599    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.926    
                         clock arrival                          1.599    
  -------------------------------------------------------------------
                         relative delay                         0.327    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.331     1.456    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y503       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y503       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.496 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.063     1.559    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.626     1.765    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.765    
    SLICE_X117Y504       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.812    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.559    
                         clock arrival                          1.812    
  -------------------------------------------------------------------
                         relative delay                        -0.253    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.308      2.795


Slack (MET) :             2.795ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.682ns
  Reference Relative Delay:   0.066ns
  Relative CRPR:              0.355ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.308ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.628     1.767    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.819 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.314     2.133    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.302     1.427    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.427    
    SLICE_X136Y524       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     1.451    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.133    
                         clock arrival                          1.451    
  -------------------------------------------------------------------
                         relative delay                         0.682    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.443     1.568    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.608 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.109     1.717    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.465     1.604    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.604    
    SLICE_X136Y526       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.651    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.717    
                         clock arrival                          1.651    
  -------------------------------------------------------------------
                         relative delay                         0.066    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.304      2.799


Slack (MET) :             2.799ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.129ns
  Reference Relative Delay:   0.590ns
  Relative CRPR:              0.369ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.304ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.694     2.210    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     2.264 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.223     2.487    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.209     1.334    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.334    
    SLICE_X203Y528       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     1.358    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.487    
                         clock arrival                          1.358    
  -------------------------------------------------------------------
                         relative delay                         1.129    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.516     2.003    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.043 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.103     2.146    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.370     1.509    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.509    
    SLICE_X203Y528       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.556    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.146    
                         clock arrival                          1.556    
  -------------------------------------------------------------------
                         relative delay                         0.590    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.297      2.806


Slack (MET) :             2.806ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.141ns
  Reference Relative Delay:  -0.427ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.297ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.818     1.957    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     2.009 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.222     2.231    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.579     2.066    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.066    
    SLICE_X210Y545       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     2.090    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.231    
                         clock arrival                          2.090    
  -------------------------------------------------------------------
                         relative delay                         0.141    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.615     1.740    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.779 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.126     1.905    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.769     2.285    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.285    
    SLICE_X210Y544       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.332    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.905    
                         clock arrival                          2.332    
  -------------------------------------------------------------------
                         relative delay                        -0.427    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.296      2.807


Slack (MET) :             2.807ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.728ns
  Reference Relative Delay:   0.169ns
  Relative CRPR:              0.397ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.296ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.689     2.205    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     2.257 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.218     2.475    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.598     1.723    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.723    
    SLICE_X205Y534       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.747    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.475    
                         clock arrival                          1.747    
  -------------------------------------------------------------------
                         relative delay                         0.728    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.511     1.998    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.038 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.112     2.150    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.795     1.934    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.934    
    SLICE_X205Y532       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.981    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.150    
                         clock arrival                          1.981    
  -------------------------------------------------------------------
                         relative delay                         0.169    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.296      2.807


Slack (MET) :             2.807ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.249ns
  Reference Relative Delay:  -0.769ns
  Relative CRPR:              0.358ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.296ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.365     1.504    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     1.556 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.211     1.767    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.505     1.992    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.992    
    SLICE_X197Y512       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.016    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.767    
                         clock arrival                          2.016    
  -------------------------------------------------------------------
                         relative delay                        -0.249    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.203     1.328    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.368 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.106     1.474    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.680     2.196    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.196    
    SLICE_X198Y514       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.243    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.474    
                         clock arrival                          2.243    
  -------------------------------------------------------------------
                         relative delay                        -0.769    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]
                      gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.292      2.811


Slack (MET) :             2.811ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.373ns
  Reference Relative Delay:  -0.950ns
  Relative CRPR:              0.332ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.292ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.982     1.121    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.174 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.234     1.408    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.632     1.757    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.757    
    SLICE_X207Y656       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.781    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.408    
                         clock arrival                          1.781    
  -------------------------------------------------------------------
                         relative delay                        -0.373    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.857     0.983    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.022 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.062     1.084    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.848     1.987    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.987    
    SLICE_X207Y657       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.034    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.084    
                         clock arrival                          2.034    
  -------------------------------------------------------------------
                         relative delay                        -0.950    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.287      2.816


Slack (MET) :             2.816ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.988ns
  Reference Relative Delay:   0.266ns
  Relative CRPR:              0.481ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.287ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.706     2.330    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.383 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.264     2.647    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.510     1.635    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.635    
    SLICE_X168Y598       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.659    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.647    
                         clock arrival                          1.659    
  -------------------------------------------------------------------
                         relative delay                         0.988    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.520     1.996    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.036 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.122     2.158    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.706     1.845    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.845    
    SLICE_X169Y598       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.892    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.158    
                         clock arrival                          1.892    
  -------------------------------------------------------------------
                         relative delay                         0.266    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.285      2.818


Slack (MET) :             2.818ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.042ns
  Reference Relative Delay:  -0.554ns
  Relative CRPR:              0.357ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.285ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.299     1.438    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y512       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.491 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.272     1.763    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.572     1.697    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.697    
    SLICE_X190Y512       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.721    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.763    
                         clock arrival                          1.721    
  -------------------------------------------------------------------
                         relative delay                         0.042    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.147     1.272    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y512       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.311 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.107     1.418    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.786     1.925    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.925    
    SLICE_X189Y515       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.972    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.418    
                         clock arrival                          1.972    
  -------------------------------------------------------------------
                         relative delay                        -0.554    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.272      2.831


Slack (MET) :             2.831ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.324ns
  Reference Relative Delay:  -0.258ns
  Relative CRPR:              0.357ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.272ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.461     1.600    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.652 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.275     1.927    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.454     1.579    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.579    
    SLICE_X135Y527       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.603    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.927    
                         clock arrival                          1.603    
  -------------------------------------------------------------------
                         relative delay                         0.324    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.295     1.420    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y528       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.459 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.110     1.569    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.641     1.780    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.780    
    SLICE_X135Y527       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.827    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.569    
                         clock arrival                          1.827    
  -------------------------------------------------------------------
                         relative delay                        -0.258    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         0.263      2.840


Slack (MET) :             2.840ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.909ns
  Reference Relative Delay:   0.366ns
  Relative CRPR:              0.326ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.263ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.787     1.926    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.978 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.235     2.213    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X191Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.155     1.280    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X191Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.280    
    SLICE_X191Y491       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.304    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.213    
                         clock arrival                          1.304    
  -------------------------------------------------------------------
                         relative delay                         0.909    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.587     1.712    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.751 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.112     1.863    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.311     1.450    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.450    
    SLICE_X190Y491       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.497    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.863    
                         clock arrival                          1.497    
  -------------------------------------------------------------------
                         relative delay                         0.366    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                                                            Fast         0.263      2.840


Slack (MET) :             2.840ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.637ns
  Reference Relative Delay:   0.074ns
  Relative CRPR:              0.347ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.263ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.638     1.777    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y503       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y503       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.828 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.300     2.128    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.342     1.467    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.467    
    SLICE_X118Y501       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.491    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.128    
                         clock arrival                          1.491    
  -------------------------------------------------------------------
                         relative delay                         0.637    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.448     1.573    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y502       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.611 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=2, routed)           0.156     1.767    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.507     1.646    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.646    
    SLICE_X118Y502       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.693    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.767    
                         clock arrival                          1.693    
  -------------------------------------------------------------------
                         relative delay                         0.074    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.258      2.845


Slack (MET) :             2.845ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.398ns
  Reference Relative Delay:  -0.151ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.258ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.379     1.518    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     1.570 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.224     1.794    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.247     1.372    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.372    
    SLICE_X167Y487       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.396    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.794    
                         clock arrival                          1.396    
  -------------------------------------------------------------------
                         relative delay                         0.398    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.218     1.343    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.382 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.069     1.451    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.416     1.555    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.555    
    SLICE_X167Y487       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.602    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.451    
                         clock arrival                          1.602    
  -------------------------------------------------------------------
                         relative delay                        -0.151    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.247      2.856


Slack (MET) :             2.856ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.044ns
  Reference Relative Delay:  -0.571ns
  Relative CRPR:              0.327ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.247ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.312     1.451    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.505 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.188     1.693    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.588     1.713    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.713    
    SLICE_X188Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.737    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.693    
                         clock arrival                          1.737    
  -------------------------------------------------------------------
                         relative delay                        -0.044    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.158     1.283    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.323 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.091     1.414    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.799     1.938    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.938    
    SLICE_X189Y493       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.985    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.414    
                         clock arrival                          1.985    
  -------------------------------------------------------------------
                         relative delay                        -0.571    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.246      2.857


Slack (MET) :             2.857ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.063ns
  Reference Relative Delay:  -0.623ns
  Relative CRPR:              0.485ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.246ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.694     1.833    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     1.885 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.197     2.082    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.519     1.995    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.995    
    SLICE_X175Y587       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     2.019    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.082    
                         clock arrival                          2.019    
  -------------------------------------------------------------------
                         relative delay                         0.063    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.504     1.629    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.669 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.087     1.756    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.708     2.332    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.332    
    SLICE_X174Y585       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.379    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.756    
                         clock arrival                          2.379    
  -------------------------------------------------------------------
                         relative delay                        -0.623    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.238      2.865


Slack (MET) :             2.865ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.028ns
  Reference Relative Delay:   0.314ns
  Relative CRPR:              0.522ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.238ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.746     2.370    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.424 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.292     2.716    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.539     1.664    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.664    
    SLICE_X177Y596       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.688    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.716    
                         clock arrival                          1.688    
  -------------------------------------------------------------------
                         relative delay                         1.028    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.555     2.031    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.071 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.170     2.241    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       1.741     1.880    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.880    
    SLICE_X177Y597       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.927    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.241    
                         clock arrival                          1.927    
  -------------------------------------------------------------------
                         relative delay                         0.314    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.364      3.636


Slack (MET) :             3.636ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.375ns
  Reference Relative Delay:   0.793ns
  Relative CRPR:              0.352ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.364ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.772     2.288    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     2.341 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.257     2.598    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.074     1.199    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.199    
    SLICE_X210Y441       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.223    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.598    
                         clock arrival                          1.223    
  -------------------------------------------------------------------
                         relative delay                         1.375    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.581     2.068    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.107 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.094     2.201    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.222     1.361    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.361    
    SLICE_X210Y442       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.408    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.201    
                         clock arrival                          1.408    
  -------------------------------------------------------------------
                         relative delay                         0.793    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.319      3.681


Slack (MET) :             3.681ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.473ns
  Reference Relative Delay:  -1.023ns
  Relative CRPR:              0.365ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.319ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.230     1.369    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     1.421 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.208     1.629    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.591     2.078    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.078    
    SLICE_X216Y426       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     2.102    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.629    
                         clock arrival                          2.102    
  -------------------------------------------------------------------
                         relative delay                        -0.473    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.085     1.210    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.250 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.071     1.321    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.781     2.297    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.297    
    SLICE_X216Y426       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.344    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.321    
                         clock arrival                          2.344    
  -------------------------------------------------------------------
                         relative delay                        -1.023    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.303      3.697


Slack (MET) :             3.697ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.280ns
  Reference Relative Delay:   0.761ns
  Relative CRPR:              0.350ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.303ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.773     2.289    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.342 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.165     2.507    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.078     1.203    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.203    
    SLICE_X215Y427       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.227    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.507    
                         clock arrival                          1.227    
  -------------------------------------------------------------------
                         relative delay                         1.280    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.584     2.071    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.111 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.060     2.171    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.224     1.363    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.363    
    SLICE_X215Y426       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.410    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.171    
                         clock arrival                          1.410    
  -------------------------------------------------------------------
                         relative delay                         0.761    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.298      3.702


Slack (MET) :             3.702ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.464ns
  Reference Relative Delay:  -0.977ns
  Relative CRPR:              0.349ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.298ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.213     1.352    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.406 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.216     1.622    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.477     1.953    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.629     0.324 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.470    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.487 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.575     2.062    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.062    
    SLICE_X209Y443       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     2.086    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.622    
                         clock arrival                          2.086    
  -------------------------------------------------------------------
                         relative delay                        -0.464    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.071     1.196    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.236 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.121     1.357    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        1.650     2.274    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.943     0.331 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.497    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.516 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       1.771     2.287    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.287    
    SLICE_X209Y445       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.334    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.357    
                         clock arrival                          2.334    
  -------------------------------------------------------------------
                         relative delay                        -0.977    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.278      3.722


Slack (MET) :             3.722ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.336ns
  Reference Relative Delay:   0.667ns
  Relative CRPR:              0.436ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.278ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.700     2.324    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     2.376 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.238     2.614    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.129     1.254    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.254    
    SLICE_X186Y454       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.278    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.614    
                         clock arrival                          1.278    
  -------------------------------------------------------------------
                         relative delay                         1.336    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.518     1.994    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.034 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.092     2.126    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.273     1.412    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.412    
    SLICE_X185Y456       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.459    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.126    
                         clock arrival                          1.459    
  -------------------------------------------------------------------
                         relative delay                         0.667    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.265      3.735


Slack (MET) :             3.735ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.283ns
  Reference Relative Delay:  -0.970ns
  Relative CRPR:              0.468ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.265ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.290     1.429    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     1.482 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.243     1.725    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.508     1.984    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.984    
    SLICE_X180Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.008    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.725    
                         clock arrival                          2.008    
  -------------------------------------------------------------------
                         relative delay                        -0.283    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.141     1.266    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.305 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.092     1.397    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.696     2.320    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.320    
    SLICE_X181Y456       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.367    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.397    
                         clock arrival                          2.367    
  -------------------------------------------------------------------
                         relative delay                        -0.970    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.243      3.757


Slack (MET) :             3.757ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.296ns
  Reference Relative Delay:   0.665ns
  Relative CRPR:              0.434ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.243ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.686     2.310    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.364 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.219     2.583    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.138     1.263    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.263    
    SLICE_X181Y455       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.287    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.583    
                         clock arrival                          1.287    
  -------------------------------------------------------------------
                         relative delay                         1.296    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.506     1.982    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.022 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.110     2.132    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.281     1.420    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.420    
    SLICE_X183Y455       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.467    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          1.467    
  -------------------------------------------------------------------
                         relative delay                         0.665    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.203      3.797


Slack (MET) :             3.797ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.401ns
  Reference Relative Delay:  -0.994ns
  Relative CRPR:              0.435ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.203ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.268     1.407    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.459 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.166     1.625    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.526     2.002    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.002    
    SLICE_X186Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.026    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.625    
                         clock arrival                          2.026    
  -------------------------------------------------------------------
                         relative delay                        -0.401    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.122     1.247    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.287 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.093     1.380    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        1.703     2.327    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.327    
    SLICE_X185Y455       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.374    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.380    
                         clock arrival                          2.374    
  -------------------------------------------------------------------
                         relative delay                        -0.994    



Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu May  4 02:47:41 2023
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type min -sort_by_slack -file reports/report_bus_skew.txt -append
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
20  270       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       1.125      1.978
6   206       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.971      2.132
5   202       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.968      2.135
7   211       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.928      2.175
8   215       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.873      2.230
19  266       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.740      2.363
1   185       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.676      2.427
2   189       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.671      2.432
40  375       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.612      2.491
4   198       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.605      2.498
28  306       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.599      2.504
3   194       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.583      2.520
43  451       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.579      2.524
32  327       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.579      2.524
25  293       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.571      2.532
22  279       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.569      2.534
11  230       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.568      2.535
18  261       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.560      2.543
23  284       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.544      2.559
38  354       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.537      2.566
44  455       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.527      2.576
17  257       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.524      2.579
21  275       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.519      2.584
33  331       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.510      2.593
37  349       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.499      2.604
26  297       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.484      2.619
31  320       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.479      2.624
39  358       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.476      2.627
36  345       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.461      2.642
12  234       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.453      2.650
27  302       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.448      2.655
34  336       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.445      2.658
24  288       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.424      2.679
29  311       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.421      2.682
30  315       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.413      2.690
35  340       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.408      2.695
41  382       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.594      3.406
9   221       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.472      3.528
13  239       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.468      3.532
15  248       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.464      3.536
42  386       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.461      3.539
14  243       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.439      3.561
16  252       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.403      3.597
10  225       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.342      3.658


2. Bus Skew Report Per Constraint
---------------------------------

Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         1.125      1.978


Slack (MET) :             1.978ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.488ns
  Reference Relative Delay:  -0.010ns
  Relative CRPR:              0.488ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            1.125ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.898     2.090    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.149 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.118     2.267    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.853     3.693    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.693    
    SLICE_X220Y514       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.755    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.267    
                         clock arrival                          3.755    
  -------------------------------------------------------------------
                         relative delay                        -1.488    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.139     2.354    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.434 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           1.001     3.435    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.552     3.420    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.420    
    SLICE_X220Y513       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.445    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.435    
                         clock arrival                          3.445    
  -------------------------------------------------------------------
                         relative delay                        -0.010    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.971      2.132


Slack (MET) :             2.132ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.052ns
  Reference Relative Delay:   0.067ns
  Relative CRPR:              0.447ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.971ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.424     2.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y547       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.674 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=4, routed)           0.204     2.878    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.799     3.868    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     3.868    
    SLICE_X151Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.930    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.878    
                         clock arrival                          3.930    
  -------------------------------------------------------------------
                         relative delay                        -1.052    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.720     2.935    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y548       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.013 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.715     3.728    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.527     3.636    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.636    
    SLICE_X153Y548       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.661    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.728    
                         clock arrival                          3.661    
  -------------------------------------------------------------------
                         relative delay                         0.067    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         0.968      2.135


Slack (MET) :             2.135ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.870ns
  Reference Relative Delay:   2.062ns
  Relative CRPR:              0.523ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.968ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.524     3.633    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.693 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=4, routed)           0.178     3.871    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.725     2.940    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.940    
    SLICE_X154Y550       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.001    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.871    
                         clock arrival                          3.001    
  -------------------------------------------------------------------
                         relative delay                         0.870    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.814     3.883    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.962 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=5, routed)           0.747     4.709    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.430     2.622    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.622    
    SLICE_X154Y551       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.647    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.709    
                         clock arrival                          2.647    
  -------------------------------------------------------------------
                         relative delay                         2.062    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         0.928      2.175


Slack (MET) :             2.175ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.055ns
  Reference Relative Delay:  -0.030ns
  Relative CRPR:              0.396ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.928ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.455     2.647    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y540       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.705 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/Q
                         net (fo=2, routed)           0.223     2.928    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[6]
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.852     3.921    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/C
                         clock pessimism              0.000     3.921    
    SLICE_X161Y540       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.983    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.928    
                         clock arrival                          3.983    
  -------------------------------------------------------------------
                         relative delay                        -1.055    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.747     2.962    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X158Y542       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y542       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.041 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=4, routed)           0.632     3.673    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.569     3.678    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     3.678    
    SLICE_X158Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.703    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.673    
                         clock arrival                          3.703    
  -------------------------------------------------------------------
                         relative delay                        -0.030    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.873      2.230


Slack (MET) :             2.230ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.901ns
  Reference Relative Delay:   1.817ns
  Relative CRPR:              0.342ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.873ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.569     3.678    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y540       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.736 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=3, routed)           0.174     3.910    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.732     2.947    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.947    
    SLICE_X160Y540       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.009    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.910    
                         clock arrival                          3.009    
  -------------------------------------------------------------------
                         relative delay                         0.901    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.880     3.949    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X157Y541       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y541       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.027 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.474     4.501    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.467     2.659    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.659    
    SLICE_X158Y539       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.684    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.501    
                         clock arrival                          2.684    
  -------------------------------------------------------------------
                         relative delay                         1.817    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.740      2.363


Slack (MET) :             2.363ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.418ns
  Reference Relative Delay:   2.457ns
  Relative CRPR:              0.433ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.740ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.576     3.444    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.503 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.339     3.842    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.148     2.363    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.363    
    SLICE_X220Y512       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.424    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.842    
                         clock arrival                          2.424    
  -------------------------------------------------------------------
                         relative delay                         1.418    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.864     3.704    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.785 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.820     4.605    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.931     2.123    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.123    
    SLICE_X221Y512       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.148    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.605    
                         clock arrival                          2.148    
  -------------------------------------------------------------------
                         relative delay                         2.457    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Slow         0.676      2.427


Slack (MET) :             2.427ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.833ns
  Reference Relative Delay:   1.693ns
  Relative CRPR:              0.483ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.676ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.594     3.703    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.764 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.136     3.900    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.790     3.005    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.005    
    SLICE_X179Y571       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.067    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.900    
                         clock arrival                          3.067    
  -------------------------------------------------------------------
                         relative delay                         0.833    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.885     3.954    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.035 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=2, routed)           0.358     4.393    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.483     2.675    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.675    
    SLICE_X177Y571       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.700    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.393    
                         clock arrival                          2.700    
  -------------------------------------------------------------------
                         relative delay                         1.693    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.671      2.432


Slack (MET) :             2.432ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.220ns
  Reference Relative Delay:  -0.315ns
  Relative CRPR:              0.533ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.671ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.490     2.682    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.742 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=4, routed)           0.075     2.817    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.906     3.975    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.975    
    SLICE_X178Y571       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.037    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.817    
                         clock arrival                          4.037    
  -------------------------------------------------------------------
                         relative delay                        -1.220    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.782     2.997    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.078 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=3, routed)           0.343     3.421    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.602     3.711    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.711    
    SLICE_X178Y570       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.736    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.421    
                         clock arrival                          3.736    
  -------------------------------------------------------------------
                         relative delay                        -0.315    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.612      2.491


Slack (MET) :             2.491ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.728ns
  Reference Relative Delay:   0.377ns
  Relative CRPR:              0.539ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.612ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.957     2.149    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.208 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.112     2.320    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.771     2.986    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.986    
    SLICE_X163Y492       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.048    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.320    
                         clock arrival                          3.048    
  -------------------------------------------------------------------
                         relative delay                        -0.728    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.219     2.434    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.515 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.549     3.064    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.470     2.662    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.662    
    SLICE_X163Y493       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.687    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.064    
                         clock arrival                          2.687    
  -------------------------------------------------------------------
                         relative delay                         0.377    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.605      2.498


Slack (MET) :             2.498ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.089ns
  Reference Relative Delay:  -0.255ns
  Relative CRPR:              0.528ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.605ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.457     2.649    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.709 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.201     2.910    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.868     3.937    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     3.937    
    SLICE_X168Y550       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.999    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.910    
                         clock arrival                          3.999    
  -------------------------------------------------------------------
                         relative delay                        -1.089    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.749     2.964    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.044 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.418     3.462    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.583     3.692    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.692    
    SLICE_X167Y549       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.717    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.462    
                         clock arrival                          3.717    
  -------------------------------------------------------------------
                         relative delay                        -0.255    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.599      2.504


Slack (MET) :             2.504ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.095ns
  Reference Relative Delay:   2.044ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.599ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.459     3.327    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.387 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.151     3.538    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.166     2.381    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.381    
    SLICE_X198Y512       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.443    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.538    
                         clock arrival                          2.443    
  -------------------------------------------------------------------
                         relative delay                         1.095    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.744     3.584    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.665 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.527     4.192    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.931     2.123    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.123    
    SLICE_X198Y513       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.148    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.192    
                         clock arrival                          2.148    
  -------------------------------------------------------------------
                         relative delay                         2.044    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.583      2.520


Slack (MET) :             2.520ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.871ns
  Reference Relative Delay:   1.691ns
  Relative CRPR:              0.536ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.583ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.577     3.686    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.747 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.152     3.899    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.751     2.966    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.966    
    SLICE_X169Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.028    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.899    
                         clock arrival                          3.028    
  -------------------------------------------------------------------
                         relative delay                         0.871    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.877     3.946    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.026 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.338     4.364    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.456     2.648    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.648    
    SLICE_X169Y547       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.673    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.364    
                         clock arrival                          2.673    
  -------------------------------------------------------------------
                         relative delay                         1.691    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      gtwiz_userclk_rx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.579      2.524


Slack (MET) :             2.524ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.248ns
  Reference Relative Delay:   2.217ns
  Relative CRPR:              0.436ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.579ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.671     2.863    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X211Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y655       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.923 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.148     3.071    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.546     1.761    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.761    
    SLICE_X212Y656       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.823    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.071    
                         clock arrival                          1.823    
  -------------------------------------------------------------------
                         relative delay                         1.248    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.984     3.199    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X212Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y655       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.276 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.507     3.783    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.349     1.541    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.541    
    SLICE_X213Y655       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.566    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.783    
                         clock arrival                          1.566    
  -------------------------------------------------------------------
                         relative delay                         2.217    



Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.579      2.524


Slack (MET) :             2.524ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.608ns
  Reference Relative Delay:   1.693ns
  Relative CRPR:              0.552ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.579ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.558     2.750    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.808 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.155     2.963    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.078     2.293    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.293    
    SLICE_X193Y512       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.355    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.963    
                         clock arrival                          2.355    
  -------------------------------------------------------------------
                         relative delay                         0.608    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.856     3.071    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.152 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.590     3.742    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.832     2.024    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.024    
    SLICE_X192Y512       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.049    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.742    
                         clock arrival                          2.049    
  -------------------------------------------------------------------
                         relative delay                         1.693    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.571      2.532


Slack (MET) :             2.532ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.369ns
  Reference Relative Delay:  -0.441ns
  Relative CRPR:              0.492ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.571ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.862     2.054    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.114 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.240     2.354    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.821     3.661    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.661    
    SLICE_X206Y509       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.723    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.354    
                         clock arrival                          3.723    
  -------------------------------------------------------------------
                         relative delay                        -1.369    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.100     2.315    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.392 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.579     2.971    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.519     3.387    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.387    
    SLICE_X207Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.412    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.971    
                         clock arrival                          3.412    
  -------------------------------------------------------------------
                         relative delay                        -0.441    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.569      2.534


Slack (MET) :             2.534ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.364ns
  Reference Relative Delay:  -0.417ns
  Relative CRPR:              0.512ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.569ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.933     2.125    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.184 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.128     2.312    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.774     3.614    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.614    
    SLICE_X203Y527       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.676    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.312    
                         clock arrival                          3.676    
  -------------------------------------------------------------------
                         relative delay                        -1.364    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.174     2.389    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.469 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.487     2.956    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.480     3.348    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.348    
    SLICE_X203Y527       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.373    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.956    
                         clock arrival                          3.373    
  -------------------------------------------------------------------
                         relative delay                        -0.417    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.568      2.535


Slack (MET) :             2.535ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.423ns
  Reference Relative Delay:   1.411ns
  Relative CRPR:              0.555ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.568ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.584     3.452    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.512 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.139     3.651    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.951     3.166    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.166    
    SLICE_X210Y547       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.228    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.651    
                         clock arrival                          3.228    
  -------------------------------------------------------------------
                         relative delay                         0.423    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.877     3.717    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.797 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.465     4.262    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.634     2.826    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.826    
    SLICE_X210Y546       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.851    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.262    
                         clock arrival                          2.851    
  -------------------------------------------------------------------
                         relative delay                         1.411    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.560      2.543


Slack (MET) :             2.543ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.793ns
  Reference Relative Delay:   0.339ns
  Relative CRPR:              0.617ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.560ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.514     2.706    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.766 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.202     2.968    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.781     3.699    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.699    
    SLICE_X168Y599       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.761    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.968    
                         clock arrival                          3.761    
  -------------------------------------------------------------------
                         relative delay                        -0.793    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.822     3.037    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.116 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.526     3.642    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.508     3.278    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.278    
    SLICE_X167Y604       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.303    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.642    
                         clock arrival                          3.303    
  -------------------------------------------------------------------
                         relative delay                         0.339    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.544      2.559


Slack (MET) :             2.559ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.736ns
  Reference Relative Delay:   0.223ns
  Relative CRPR:              0.549ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.544ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.638     2.830    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.890 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.098     2.988    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.822     3.662    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.662    
    SLICE_X207Y532       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.724    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.988    
                         clock arrival                          3.724    
  -------------------------------------------------------------------
                         relative delay                        -0.736    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.943     3.158    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.239 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.406     3.645    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.529     3.397    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.397    
    SLICE_X207Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.422    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.645    
                         clock arrival                          3.422    
  -------------------------------------------------------------------
                         relative delay                         0.223    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.537      2.566


Slack (MET) :             2.566ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.426ns
  Reference Relative Delay:   0.548ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.537ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.139     2.331    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y503       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y503       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.391 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.075     2.466    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.615     2.830    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.830    
    SLICE_X117Y504       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.892    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.466    
                         clock arrival                          2.892    
  -------------------------------------------------------------------
                         relative delay                        -0.426    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.398     2.613    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.694 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.419     3.113    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.348     2.540    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.540    
    SLICE_X118Y504       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.565    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.113    
                         clock arrival                          2.565    
  -------------------------------------------------------------------
                         relative delay                         0.548    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]
                      gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.527      2.576


Slack (MET) :             2.576ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.611ns
  Reference Relative Delay:  -0.626ns
  Relative CRPR:              0.504ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.527ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.348     1.540    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.599 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.070     1.669    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       3.003     3.218    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.218    
    SLICE_X207Y657       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.280    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.669    
                         clock arrival                          3.280    
  -------------------------------------------------------------------
                         relative delay                        -1.611    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.537     1.752    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.833 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.422     2.255    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.664     2.856    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.856    
    SLICE_X207Y656       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.881    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.255    
                         clock arrival                          2.881    
  -------------------------------------------------------------------
                         relative delay                        -0.626    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.524      2.579


Slack (MET) :             2.579ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.425ns
  Reference Relative Delay:   1.555ns
  Relative CRPR:              0.652ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.524ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.486     3.256    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.316 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.157     3.473    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.771     2.986    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.986    
    SLICE_X169Y598       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.048    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.473    
                         clock arrival                          3.048    
  -------------------------------------------------------------------
                         relative delay                         0.425    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.770     3.688    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.769 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.462     4.231    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.459     2.651    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.651    
    SLICE_X168Y598       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.676    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.231    
                         clock arrival                          2.676    
  -------------------------------------------------------------------
                         relative delay                         1.555    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.519      2.584


Slack (MET) :             2.584ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.072ns
  Reference Relative Delay:   1.972ns
  Relative CRPR:              0.515ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.519ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.480     3.348    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.407 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.128     3.535    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.186     2.401    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.401    
    SLICE_X203Y528       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.463    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.535    
                         clock arrival                          2.463    
  -------------------------------------------------------------------
                         relative delay                         1.072    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.770     3.610    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.690 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.438     4.128    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.939     2.131    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.131    
    SLICE_X203Y528       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.156    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.128    
                         clock arrival                          2.156    
  -------------------------------------------------------------------
                         relative delay                         1.972    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.510      2.593


Slack (MET) :             2.593ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.916ns
  Reference Relative Delay:   0.073ns
  Relative CRPR:              0.525ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.510ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.831     2.023    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y512       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.083 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.155     2.238    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X190Y514       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.877     3.092    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X190Y514       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.092    
    SLICE_X190Y514       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.154    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.238    
                         clock arrival                          3.154    
  -------------------------------------------------------------------
                         relative delay                        -0.916    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.082     2.297    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y511       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y511       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.377 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.485     2.862    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.572     2.764    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.764    
    SLICE_X189Y515       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.789    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.862    
                         clock arrival                          2.789    
  -------------------------------------------------------------------
                         relative delay                         0.073    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.499      2.604


Slack (MET) :             2.604ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.105ns
  Reference Relative Delay:   1.102ns
  Relative CRPR:              0.545ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.499ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.340     2.532    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.590 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=2, routed)           0.136     2.726    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.344     2.559    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.559    
    SLICE_X136Y526       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.621    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.726    
                         clock arrival                          2.621    
  -------------------------------------------------------------------
                         relative delay                         0.105    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.618     2.833    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.913 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.491     3.404    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.085     2.277    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.277    
    SLICE_X136Y524       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.302    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.404    
                         clock arrival                          2.302    
  -------------------------------------------------------------------
                         relative delay                         1.102    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.484      2.619


Slack (MET) :             2.619ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.254ns
  Reference Relative Delay:   2.032ns
  Relative CRPR:              0.429ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.484ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.510     3.378    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.438 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.227     3.665    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.135     2.350    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.350    
    SLICE_X206Y508       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.411    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.665    
                         clock arrival                          2.411    
  -------------------------------------------------------------------
                         relative delay                         1.254    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.794     3.634    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.713 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.395     4.108    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.859     2.051    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.051    
    SLICE_X206Y510       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.076    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.108    
                         clock arrival                          2.076    
  -------------------------------------------------------------------
                         relative delay                         2.032    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.479      2.624


Slack (MET) :             2.624ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.247ns
  Reference Relative Delay:   0.710ns
  Relative CRPR:              0.524ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.479ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.949     2.141    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.200 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.088     2.288    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.258     2.473    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.473    
    SLICE_X167Y487       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.535    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.288    
                         clock arrival                          2.535    
  -------------------------------------------------------------------
                         relative delay                        -0.247    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.206     2.421    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.500 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.422     2.922    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.995     2.187    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.187    
    SLICE_X167Y487       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.212    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.922    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.710    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.476      2.627


Slack (MET) :             2.627ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.085ns
  Reference Relative Delay:   1.069ns
  Relative CRPR:              0.554ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.476ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.346     2.538    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y502       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.599 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.200     2.799    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.437     2.652    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.652    
    SLICE_X118Y501       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.714    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.799    
                         clock arrival                          2.714    
  -------------------------------------------------------------------
                         relative delay                         0.085    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.628     2.843    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y502       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.923 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.510     3.433    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X119Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.147     2.339    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X119Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.339    
    SLICE_X119Y502       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.364    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.433    
                         clock arrival                          2.364    
  -------------------------------------------------------------------
                         relative delay                         1.069    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.461      2.642


Slack (MET) :             2.642ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.420ns
  Reference Relative Delay:   0.521ns
  Relative CRPR:              0.526ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.461ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.076     2.268    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y528       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.328 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.172     2.500    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.643     2.858    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.858    
    SLICE_X135Y528       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.920    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.500    
                         clock arrival                          2.920    
  -------------------------------------------------------------------
                         relative delay                        -0.420    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.339     2.554    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.634 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.458     3.092    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.354     2.546    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.546    
    SLICE_X135Y527       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.571    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.092    
                         clock arrival                          2.571    
  -------------------------------------------------------------------
                         relative delay                         0.521    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.453      2.650


Slack (MET) :             2.650ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.738ns
  Reference Relative Delay:   0.162ns
  Relative CRPR:              0.581ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.453ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.634     2.826    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.886 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.166     3.052    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.889     3.729    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.729    
    SLICE_X210Y544       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.790    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.052    
                         clock arrival                          3.790    
  -------------------------------------------------------------------
                         relative delay                        -0.738    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.940     3.155    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.234 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.411     3.645    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.590     3.458    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.458    
    SLICE_X210Y544       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.483    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.645    
                         clock arrival                          3.483    
  -------------------------------------------------------------------
                         relative delay                         0.162    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.448      2.655


Slack (MET) :             2.655ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.327ns
  Reference Relative Delay:  -0.529ns
  Relative CRPR:              0.485ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.448ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.925     2.117    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.177 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.140     2.317    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.742     3.582    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.582    
    SLICE_X198Y514       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.644    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.317    
                         clock arrival                          3.644    
  -------------------------------------------------------------------
                         relative delay                        -1.327    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.173     2.388    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.468 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.356     2.824    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.460     3.328    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.328    
    SLICE_X197Y512       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.353    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.824    
                         clock arrival                          3.353    
  -------------------------------------------------------------------
                         relative delay                        -0.529    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Slow         0.445      2.658


Slack (MET) :             2.658ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.600ns
  Reference Relative Delay:   1.570ns
  Relative CRPR:              0.571ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.445ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.579     2.771    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.829 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.136     2.965    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.088     2.303    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.303    
    SLICE_X190Y491       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.365    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.965    
                         clock arrival                          2.365    
  -------------------------------------------------------------------
                         relative delay                         0.600    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.884     3.099    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.179 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.459     3.638    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.851     2.043    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.043    
    SLICE_X190Y491       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.068    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.638    
                         clock arrival                          2.068    
  -------------------------------------------------------------------
                         relative delay                         1.570    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.424      2.679


Slack (MET) :             2.679ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.382ns
  Reference Relative Delay:   1.209ns
  Relative CRPR:              0.537ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.424ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.475     3.343    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.403 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.147     3.550    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.892     3.107    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.107    
    SLICE_X205Y532       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.168    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.550    
                         clock arrival                          3.168    
  -------------------------------------------------------------------
                         relative delay                         0.382    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.754     3.594    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.673 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.348     4.021    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.595     2.787    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.787    
    SLICE_X205Y534       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.812    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.021    
                         clock arrival                          2.812    
  -------------------------------------------------------------------
                         relative delay                         1.209    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.421      2.682


Slack (MET) :             2.682ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.942ns
  Reference Relative Delay:   0.089ns
  Relative CRPR:              0.656ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.421ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.451     2.643    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.703 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.112     2.815    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.777     3.695    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.695    
    SLICE_X174Y585       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.757    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.815    
                         clock arrival                          3.757    
  -------------------------------------------------------------------
                         relative delay                        -0.942    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.740     2.955    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.034 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.336     3.370    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.486     3.256    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.256    
    SLICE_X175Y587       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.281    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.370    
                         clock arrival                          3.281    
  -------------------------------------------------------------------
                         relative delay                         0.089    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.413      2.690


Slack (MET) :             2.690ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.484ns
  Reference Relative Delay:   1.568ns
  Relative CRPR:              0.716ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.413ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.540     3.310    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.370 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.218     3.588    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.827     3.042    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.042    
    SLICE_X177Y597       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.104    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.588    
                         clock arrival                          3.104    
  -------------------------------------------------------------------
                         relative delay                         0.484    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.831     3.749    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.830 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.461     4.291    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.506     2.698    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.698    
    SLICE_X177Y596       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.723    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.291    
                         clock arrival                          2.723    
  -------------------------------------------------------------------
                         relative delay                         1.568    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.408      2.695


Slack (MET) :             2.695ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.964ns
  Reference Relative Delay:  -0.109ns
  Relative CRPR:              0.494ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.408ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.854     2.046    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.106 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.118     2.224    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.911     3.126    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     3.126    
    SLICE_X189Y493       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.188    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.224    
                         clock arrival                          3.188    
  -------------------------------------------------------------------
                         relative delay                        -0.964    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.091     2.306    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.387 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.304     2.691    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.583     2.775    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.775    
    SLICE_X188Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.800    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.691    
                         clock arrival                          2.800    
  -------------------------------------------------------------------
                         relative delay                        -0.109    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.594      3.406


Slack (MET) :             3.406ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.394ns
  Reference Relative Delay:   2.338ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.594ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.582     3.450    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.509 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.115     3.624    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.953     2.168    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.168    
    SLICE_X210Y442       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.230    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.624    
                         clock arrival                          2.230    
  -------------------------------------------------------------------
                         relative delay                         1.394    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.887     3.727    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.807 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.469     4.276    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.721     1.913    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.913    
    SLICE_X210Y441       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.938    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.276    
                         clock arrival                          1.938    
  -------------------------------------------------------------------
                         relative delay                         2.338    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.472      3.528


Slack (MET) :             3.528ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.115ns
  Reference Relative Delay:   2.131ns
  Relative CRPR:              0.589ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.472ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.484     3.254    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.314 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.110     3.424    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.032     2.247    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.247    
    SLICE_X185Y456       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.309    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.424    
                         clock arrival                          2.309    
  -------------------------------------------------------------------
                         relative delay                         1.115    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.764     3.682    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.762 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.395     4.157    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.809     2.001    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.001    
    SLICE_X186Y454       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.026    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.157    
                         clock arrival                          2.026    
  -------------------------------------------------------------------
                         relative delay                         2.131    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.468      3.532


Slack (MET) :             3.532ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.724ns
  Reference Relative Delay:  -0.891ns
  Relative CRPR:              0.499ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.468ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.740     1.932    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.992 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.083     2.075    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.898     3.738    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.738    
    SLICE_X216Y426       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.799    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.075    
                         clock arrival                          3.799    
  -------------------------------------------------------------------
                         relative delay                        -1.724    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.963     2.178    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.258 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.342     2.600    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.598     3.466    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.466    
    SLICE_X216Y426       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.491    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.600    
                         clock arrival                          3.491    
  -------------------------------------------------------------------
                         relative delay                        -0.891    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.464      3.536


Slack (MET) :             3.536ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.552ns
  Reference Relative Delay:  -0.486ns
  Relative CRPR:              0.648ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.464ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.829     2.021    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.080 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.115     2.195    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.767     3.685    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.685    
    SLICE_X181Y456       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.747    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.195    
                         clock arrival                          3.747    
  -------------------------------------------------------------------
                         relative delay                        -1.552    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.064     2.279    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.359 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.413     2.772    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.463     3.233    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.233    
    SLICE_X180Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.772    
                         clock arrival                          3.258    
  -------------------------------------------------------------------
                         relative delay                        -0.486    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.461      3.539


Slack (MET) :             3.539ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.670ns
  Reference Relative Delay:  -0.869ns
  Relative CRPR:              0.474ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.461ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.717     1.909    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.968 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.152     2.120    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.888     3.728    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.728    
    SLICE_X209Y445       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.790    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.120    
                         clock arrival                          3.790    
  -------------------------------------------------------------------
                         relative delay                        -1.670    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.940     2.155    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.235 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.360     2.595    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.571     3.439    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.439    
    SLICE_X209Y443       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.464    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.595    
                         clock arrival                          3.464    
  -------------------------------------------------------------------
                         relative delay                        -0.869    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.439      3.561


Slack (MET) :             3.561ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.350ns
  Reference Relative Delay:   2.127ns
  Relative CRPR:              0.472ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.439ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.587     3.455    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.515 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.071     3.586    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.959     2.174    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.174    
    SLICE_X215Y426       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.236    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.586    
                         clock arrival                          2.236    
  -------------------------------------------------------------------
                         relative delay                         1.350    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.881     3.721    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.802 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.272     4.074    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.730     1.922    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.922    
    SLICE_X215Y427       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.947    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.074    
                         clock arrival                          1.947    
  -------------------------------------------------------------------
                         relative delay                         2.127    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.403      3.597


Slack (MET) :             3.597ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.109ns
  Reference Relative Delay:   2.059ns
  Relative CRPR:              0.592ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.403ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.460     3.230    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.289 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.148     3.437    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.051     2.266    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.266    
    SLICE_X183Y455       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.328    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.437    
                         clock arrival                          2.328    
  -------------------------------------------------------------------
                         relative delay                         1.109    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.743     3.661    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.742 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.358     4.100    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.824     2.016    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.016    
    SLICE_X181Y455       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.041    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.100    
                         clock arrival                          2.041    
  -------------------------------------------------------------------
                         relative delay                         2.059    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.342      3.658


Slack (MET) :             3.658ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.582ns
  Reference Relative Delay:  -0.697ns
  Relative CRPR:              0.588ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.342ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.801     1.993    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.053 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.112     2.165    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.767     3.685    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.685    
    SLICE_X185Y455       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.747    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.165    
                         clock arrival                          3.747    
  -------------------------------------------------------------------
                         relative delay                        -1.582    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.025     2.240    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.320 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.272     2.592    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.494     3.264    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.264    
    SLICE_X186Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.289    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.592    
                         clock arrival                          3.289    
  -------------------------------------------------------------------
                         relative delay                        -0.697    



Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu May  4 02:47:59 2023
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type max -sort_by_slack -file reports/report_bus_skew.txt -append
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
20  270       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       1.125      1.978
6   206       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.971      2.132
5   202       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.968      2.135
7   211       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.928      2.175
8   215       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.873      2.230
19  266       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.740      2.363
1   185       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.676      2.427
2   189       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.671      2.432
40  375       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.612      2.491
4   198       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.605      2.498
28  306       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.599      2.504
3   194       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.583      2.520
43  451       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.579      2.524
32  327       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.579      2.524
25  293       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.571      2.532
22  279       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.569      2.534
11  230       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.568      2.535
18  261       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.560      2.543
23  284       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.544      2.559
38  354       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.537      2.566
44  455       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.527      2.576
17  257       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.524      2.579
21  275       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.519      2.584
33  331       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.510      2.593
37  349       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.499      2.604
26  297       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.484      2.619
31  320       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.479      2.624
39  358       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.476      2.627
36  345       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.461      2.642
12  234       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.453      2.650
27  302       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.448      2.655
34  336       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.445      2.658
24  288       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.424      2.679
29  311       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.421      2.682
30  315       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.413      2.690
35  340       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.408      2.695
41  382       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.594      3.406
9   221       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.472      3.528
13  239       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.468      3.532
15  248       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.464      3.536
42  386       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.461      3.539
14  243       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.439      3.561
16  252       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.403      3.597
10  225       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.342      3.658


2. Bus Skew Report Per Constraint
---------------------------------

Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         1.125      1.978


Slack (MET) :             1.978ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.010ns
  Reference Relative Delay:  -1.488ns
  Relative CRPR:              0.488ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            1.125ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.139     2.354    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.434 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           1.001     3.435    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.552     3.420    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.420    
    SLICE_X220Y513       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.445    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.435    
                         clock arrival                          3.445    
  -------------------------------------------------------------------
                         relative delay                        -0.010    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.898     2.090    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X220Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y513       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.149 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.118     2.267    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.853     3.693    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X220Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.693    
    SLICE_X220Y514       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.755    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.267    
                         clock arrival                          3.755    
  -------------------------------------------------------------------
                         relative delay                        -1.488    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                                                            Slow         0.971      2.132


Slack (MET) :             2.132ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.067ns
  Reference Relative Delay:  -1.052ns
  Relative CRPR:              0.447ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.971ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.720     2.935    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y548       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.013 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.715     3.728    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.527     3.636    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.636    
    SLICE_X153Y548       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.661    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.728    
                         clock arrival                          3.661    
  -------------------------------------------------------------------
                         relative delay                         0.067    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.424     2.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X152Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y547       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.674 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=4, routed)           0.204     2.878    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.799     3.868    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X151Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     3.868    
    SLICE_X151Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.930    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.878    
                         clock arrival                          3.930    
  -------------------------------------------------------------------
                         relative delay                        -1.052    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Slow         0.968      2.135


Slack (MET) :             2.135ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.062ns
  Reference Relative Delay:   0.870ns
  Relative CRPR:              0.523ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.968ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.814     3.883    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.962 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=5, routed)           0.747     4.709    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.430     2.622    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.622    
    SLICE_X154Y551       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.647    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.709    
                         clock arrival                          2.647    
  -------------------------------------------------------------------
                         relative delay                         2.062    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.524     3.633    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y551       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y551       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.693 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=4, routed)           0.178     3.871    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.725     2.940    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X154Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.940    
    SLICE_X154Y550       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.001    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.871    
                         clock arrival                          3.001    
  -------------------------------------------------------------------
                         relative delay                         0.870    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                                                                                                            Slow         0.928      2.175


Slack (MET) :             2.175ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.030ns
  Reference Relative Delay:  -1.055ns
  Relative CRPR:              0.396ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.928ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.747     2.962    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X158Y542       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y542       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.041 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=4, routed)           0.632     3.673    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.569     3.678    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X158Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     3.678    
    SLICE_X158Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.703    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.673    
                         clock arrival                          3.703    
  -------------------------------------------------------------------
                         relative delay                        -0.030    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.455     2.647    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y540       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.705 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/Q
                         net (fo=2, routed)           0.223     2.928    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[6]
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.852     3.921    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X161Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/C
                         clock pessimism              0.000     3.921    
    SLICE_X161Y540       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.983    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.928    
                         clock arrival                          3.983    
  -------------------------------------------------------------------
                         relative delay                        -1.055    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                                                            Slow         0.873      2.230


Slack (MET) :             2.230ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.817ns
  Reference Relative Delay:   0.901ns
  Relative CRPR:              0.342ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.873ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.880     3.949    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X157Y541       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y541       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.027 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.474     4.501    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.467     2.659    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X158Y539       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.659    
    SLICE_X158Y539       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.684    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.501    
                         clock arrival                          2.684    
  -------------------------------------------------------------------
                         relative delay                         1.817    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.569     3.678    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y540       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.736 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=3, routed)           0.174     3.910    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.732     2.947    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y540       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.947    
    SLICE_X160Y540       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.009    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.910    
                         clock arrival                          3.009    
  -------------------------------------------------------------------
                         relative delay                         0.901    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.740      2.363


Slack (MET) :             2.363ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.457ns
  Reference Relative Delay:   1.418ns
  Relative CRPR:              0.433ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.740ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.864     3.704    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.785 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.820     4.605    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.931     2.123    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.123    
    SLICE_X221Y512       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.148    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.605    
                         clock arrival                          2.148    
  -------------------------------------------------------------------
                         relative delay                         2.457    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.576     3.444    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X221Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y512       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.503 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.339     3.842    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.148     2.363    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X220Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.363    
    SLICE_X220Y512       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.424    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.842    
                         clock arrival                          2.424    
  -------------------------------------------------------------------
                         relative delay                         1.418    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.676      2.427


Slack (MET) :             2.427ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.693ns
  Reference Relative Delay:   0.833ns
  Relative CRPR:              0.483ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.676ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.885     3.954    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.035 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=2, routed)           0.358     4.393    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.483     2.675    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.675    
    SLICE_X177Y571       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.700    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.393    
                         clock arrival                          2.700    
  -------------------------------------------------------------------
                         relative delay                         1.693    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.594     3.703    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X177Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y571       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.764 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.136     3.900    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.790     3.005    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X179Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.005    
    SLICE_X179Y571       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.067    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.900    
                         clock arrival                          3.067    
  -------------------------------------------------------------------
                         relative delay                         0.833    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.671      2.432


Slack (MET) :             2.432ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.315ns
  Reference Relative Delay:  -1.220ns
  Relative CRPR:              0.533ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.671ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.782     2.997    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.078 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=3, routed)           0.343     3.421    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.602     3.711    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.711    
    SLICE_X178Y570       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.736    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.421    
                         clock arrival                          3.736    
  -------------------------------------------------------------------
                         relative delay                        -0.315    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.490     2.682    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X178Y570       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y570       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.742 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=4, routed)           0.075     2.817    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.906     3.975    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X178Y571       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.975    
    SLICE_X178Y571       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.037    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.817    
                         clock arrival                          4.037    
  -------------------------------------------------------------------
                         relative delay                        -1.220    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.612      2.491


Slack (MET) :             2.491ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.377ns
  Reference Relative Delay:  -0.728ns
  Relative CRPR:              0.539ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.612ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.219     2.434    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.515 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.549     3.064    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.470     2.662    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y493       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.662    
    SLICE_X163Y493       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.687    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.064    
                         clock arrival                          2.687    
  -------------------------------------------------------------------
                         relative delay                         0.377    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.957     2.149    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X163Y494       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y494       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.208 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.112     2.320    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.771     2.986    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X163Y492       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.986    
    SLICE_X163Y492       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.048    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.320    
                         clock arrival                          3.048    
  -------------------------------------------------------------------
                         relative delay                        -0.728    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.605      2.498


Slack (MET) :             2.498ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.255ns
  Reference Relative Delay:  -1.089ns
  Relative CRPR:              0.528ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.605ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.749     2.964    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.044 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.418     3.462    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.583     3.692    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y549       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.692    
    SLICE_X167Y549       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.717    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.462    
                         clock arrival                          3.717    
  -------------------------------------------------------------------
                         relative delay                        -0.255    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.457     2.649    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y550       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.709 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.201     2.910    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.868     3.937    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X168Y550       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     3.937    
    SLICE_X168Y550       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.999    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.910    
                         clock arrival                          3.999    
  -------------------------------------------------------------------
                         relative delay                        -1.089    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.599      2.504


Slack (MET) :             2.504ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.044ns
  Reference Relative Delay:   1.095ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.599ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.744     3.584    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.665 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.527     4.192    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.931     2.123    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y513       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.123    
    SLICE_X198Y513       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.148    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.192    
                         clock arrival                          2.148    
  -------------------------------------------------------------------
                         relative delay                         2.044    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.459     3.327    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y512       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.387 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.151     3.538    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.166     2.381    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X198Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.381    
    SLICE_X198Y512       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.443    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.538    
                         clock arrival                          2.443    
  -------------------------------------------------------------------
                         relative delay                         1.095    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.583      2.520


Slack (MET) :             2.520ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.691ns
  Reference Relative Delay:   0.871ns
  Relative CRPR:              0.536ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.583ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.724     3.642    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.846     0.796 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     1.041    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.069 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.877     3.946    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.026 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.338     4.364    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.456     2.648    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.648    
    SLICE_X169Y547       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.673    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.364    
                         clock arrival                          2.673    
  -------------------------------------------------------------------
                         relative delay                         1.691    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.458     3.228    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.358     0.870 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     1.085    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.109 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.577     3.686    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y547       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y547       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.747 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.152     3.899    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.751     2.966    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y548       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.966    
    SLICE_X169Y548       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.028    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.899    
                         clock arrival                          3.028    
  -------------------------------------------------------------------
                         relative delay                         0.871    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      gtwiz_userclk_rx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.579      2.524


Slack (MET) :             2.524ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.217ns
  Reference Relative Delay:   1.248ns
  Relative CRPR:              0.436ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.579ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.984     3.199    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X212Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y655       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.276 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.507     3.783    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.349     1.541    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X213Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.541    
    SLICE_X213Y655       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.566    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.783    
                         clock arrival                          1.566    
  -------------------------------------------------------------------
                         relative delay                         2.217    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.671     2.863    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/rdclk
    SLICE_X211Y655       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y655       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.923 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.148     3.071    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.546     1.761    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X212Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.761    
    SLICE_X212Y656       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.823    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.071    
                         clock arrival                          1.823    
  -------------------------------------------------------------------
                         relative delay                         1.248    



Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         0.579      2.524


Slack (MET) :             2.524ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.693ns
  Reference Relative Delay:   0.608ns
  Relative CRPR:              0.552ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.579ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.856     3.071    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.152 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.590     3.742    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.832     2.024    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X192Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.024    
    SLICE_X192Y512       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.049    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.742    
                         clock arrival                          2.049    
  -------------------------------------------------------------------
                         relative delay                         1.693    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.558     2.750    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y512       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.808 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.155     2.963    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.078     2.293    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X193Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.293    
    SLICE_X193Y512       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.355    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.963    
                         clock arrival                          2.355    
  -------------------------------------------------------------------
                         relative delay                         0.608    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.571      2.532


Slack (MET) :             2.532ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.441ns
  Reference Relative Delay:  -1.369ns
  Relative CRPR:              0.492ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.571ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.100     2.315    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.392 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.579     2.971    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.519     3.387    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.387    
    SLICE_X207Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.412    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.971    
                         clock arrival                          3.412    
  -------------------------------------------------------------------
                         relative delay                        -0.441    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.862     2.054    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y509       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.114 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.240     2.354    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.821     3.661    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X206Y509       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.661    
    SLICE_X206Y509       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.723    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.354    
                         clock arrival                          3.723    
  -------------------------------------------------------------------
                         relative delay                        -1.369    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.569      2.534


Slack (MET) :             2.534ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.417ns
  Reference Relative Delay:  -1.364ns
  Relative CRPR:              0.512ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.569ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.174     2.389    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.469 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.487     2.956    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.480     3.348    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.348    
    SLICE_X203Y527       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.373    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.956    
                         clock arrival                          3.373    
  -------------------------------------------------------------------
                         relative delay                        -0.417    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.933     2.125    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y527       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.184 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.128     2.312    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.774     3.614    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X203Y527       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.614    
    SLICE_X203Y527       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.676    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.312    
                         clock arrival                          3.676    
  -------------------------------------------------------------------
                         relative delay                        -1.364    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.568      2.535


Slack (MET) :             2.535ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.411ns
  Reference Relative Delay:   0.423ns
  Relative CRPR:              0.555ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.568ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.877     3.717    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.797 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.465     4.262    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.634     2.826    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.826    
    SLICE_X210Y546       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.851    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.262    
                         clock arrival                          2.851    
  -------------------------------------------------------------------
                         relative delay                         1.411    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.584     3.452    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X210Y546       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y546       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.512 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.139     3.651    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.951     3.166    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y547       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.166    
    SLICE_X210Y547       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.228    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.651    
                         clock arrival                          3.228    
  -------------------------------------------------------------------
                         relative delay                         0.423    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.560      2.543


Slack (MET) :             2.543ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.339ns
  Reference Relative Delay:  -0.793ns
  Relative CRPR:              0.617ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.560ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.822     3.037    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.116 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.526     3.642    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.508     3.278    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.278    
    SLICE_X167Y604       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.303    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.642    
                         clock arrival                          3.303    
  -------------------------------------------------------------------
                         relative delay                         0.339    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.514     2.706    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y604       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y604       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.766 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.202     2.968    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.781     3.699    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X168Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.699    
    SLICE_X168Y599       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.761    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.968    
                         clock arrival                          3.761    
  -------------------------------------------------------------------
                         relative delay                        -0.793    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.544      2.559


Slack (MET) :             2.559ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.223ns
  Reference Relative Delay:  -0.736ns
  Relative CRPR:              0.549ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.544ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.943     3.158    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.239 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.406     3.645    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.529     3.397    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.397    
    SLICE_X207Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.422    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.645    
                         clock arrival                          3.422    
  -------------------------------------------------------------------
                         relative delay                         0.223    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.638     2.830    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X207Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y533       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.890 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.098     2.988    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.822     3.662    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X207Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.662    
    SLICE_X207Y532       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.724    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.988    
                         clock arrival                          3.724    
  -------------------------------------------------------------------
                         relative delay                        -0.736    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.537      2.566


Slack (MET) :             2.566ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.548ns
  Reference Relative Delay:  -0.426ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.537ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.398     2.613    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.694 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.419     3.113    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.348     2.540    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X118Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.540    
    SLICE_X118Y504       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.565    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.113    
                         clock arrival                          2.565    
  -------------------------------------------------------------------
                         relative delay                         0.548    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.139     2.331    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X117Y503       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y503       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.391 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.075     2.466    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.615     2.830    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X117Y504       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.830    
    SLICE_X117Y504       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.892    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.466    
                         clock arrival                          2.892    
  -------------------------------------------------------------------
                         relative delay                        -0.426    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]
                      gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.527      2.576


Slack (MET) :             2.576ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.626ns
  Reference Relative Delay:  -1.611ns
  Relative CRPR:              0.504ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.527ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.537     1.752    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.833 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.422     2.255    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.664     2.856    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.856    
    SLICE_X207Y656       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.881    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.255    
                         clock arrival                          2.881    
  -------------------------------------------------------------------
                         relative delay                        -0.626    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X1Y270       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.348     1.540    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/wrclk
    SLICE_X207Y656       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y656       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.599 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.070     1.669    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       3.003     3.218    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X207Y657       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.218    
    SLICE_X207Y657       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.280    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.669    
                         clock arrival                          3.280    
  -------------------------------------------------------------------
                         relative delay                        -1.611    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.524      2.579


Slack (MET) :             2.579ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.555ns
  Reference Relative Delay:   0.425ns
  Relative CRPR:              0.652ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.524ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.770     3.688    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.769 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.462     4.231    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.459     2.651    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.651    
    SLICE_X168Y598       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.676    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.231    
                         clock arrival                          2.676    
  -------------------------------------------------------------------
                         relative delay                         1.555    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.486     3.256    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X168Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y598       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.316 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.157     3.473    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.771     2.986    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y598       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.986    
    SLICE_X169Y598       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.048    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.473    
                         clock arrival                          3.048    
  -------------------------------------------------------------------
                         relative delay                         0.425    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.519      2.584


Slack (MET) :             2.584ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.972ns
  Reference Relative Delay:   1.072ns
  Relative CRPR:              0.515ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.519ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.770     3.610    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.690 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.438     4.128    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.939     2.131    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.131    
    SLICE_X203Y528       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.156    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.128    
                         clock arrival                          2.156    
  -------------------------------------------------------------------
                         relative delay                         1.972    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.480     3.348    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X203Y529       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y529       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.407 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.128     3.535    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.186     2.401    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X203Y528       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.401    
    SLICE_X203Y528       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.463    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.535    
                         clock arrival                          2.463    
  -------------------------------------------------------------------
                         relative delay                         1.072    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.510      2.593


Slack (MET) :             2.593ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.073ns
  Reference Relative Delay:  -0.916ns
  Relative CRPR:              0.525ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.510ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.082     2.297    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y511       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y511       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.377 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.485     2.862    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.572     2.764    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y515       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.764    
    SLICE_X189Y515       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.789    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.862    
                         clock arrival                          2.789    
  -------------------------------------------------------------------
                         relative delay                         0.073    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.831     2.023    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X190Y512       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y512       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.083 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.155     2.238    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X190Y514       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.877     3.092    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X190Y514       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.092    
    SLICE_X190Y514       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.154    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.238    
                         clock arrival                          3.154    
  -------------------------------------------------------------------
                         relative delay                        -0.916    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                                                            Slow         0.499      2.604


Slack (MET) :             2.604ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.102ns
  Reference Relative Delay:   0.105ns
  Relative CRPR:              0.545ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.499ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.618     2.833    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.913 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.491     3.404    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.085     2.277    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y524       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.277    
    SLICE_X136Y524       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.302    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.404    
                         clock arrival                          2.302    
  -------------------------------------------------------------------
                         relative delay                         1.102    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.340     2.532    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y526       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.590 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=2, routed)           0.136     2.726    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.344     2.559    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X136Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.559    
    SLICE_X136Y526       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.621    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.726    
                         clock arrival                          2.621    
  -------------------------------------------------------------------
                         relative delay                         0.105    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.484      2.619


Slack (MET) :             2.619ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.032ns
  Reference Relative Delay:   1.254ns
  Relative CRPR:              0.429ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.484ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.794     3.634    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.713 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.395     4.108    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        1.859     2.051    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.051    
    SLICE_X206Y510       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.076    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.108    
                         clock arrival                          2.076    
  -------------------------------------------------------------------
                         relative delay                         2.032    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.510     3.378    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X206Y510       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y510       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.438 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.227     3.665    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y285       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1560, routed)        2.135     2.350    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X206Y508       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.350    
    SLICE_X206Y508       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.411    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.665    
                         clock arrival                          2.411    
  -------------------------------------------------------------------
                         relative delay                         1.254    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.479      2.624


Slack (MET) :             2.624ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.710ns
  Reference Relative Delay:  -0.247ns
  Relative CRPR:              0.524ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.479ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.206     2.421    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.500 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.422     2.922    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.995     2.187    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.187    
    SLICE_X167Y487       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.212    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.922    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.710    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.949     2.141    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X167Y488       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y488       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.200 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.088     2.288    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.258     2.473    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y487       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.473    
    SLICE_X167Y487       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.535    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.288    
                         clock arrival                          2.535    
  -------------------------------------------------------------------
                         relative delay                        -0.247    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.476      2.627


Slack (MET) :             2.627ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.069ns
  Reference Relative Delay:   0.085ns
  Relative CRPR:              0.554ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.476ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.628     2.843    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y502       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.923 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.510     3.433    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X119Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.147     2.339    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X119Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.339    
    SLICE_X119Y502       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.364    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.433    
                         clock arrival                          2.364    
  -------------------------------------------------------------------
                         relative delay                         1.069    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.346     2.538    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X118Y502       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y502       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.599 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.200     2.799    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.437     2.652    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X118Y501       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.652    
    SLICE_X118Y501       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.714    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.799    
                         clock arrival                          2.714    
  -------------------------------------------------------------------
                         relative delay                         0.085    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Slow         0.461      2.642


Slack (MET) :             2.642ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.521ns
  Reference Relative Delay:  -0.420ns
  Relative CRPR:              0.526ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.461ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.339     2.554    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y526       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y526       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.634 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.458     3.092    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.354     2.546    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y527       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.546    
    SLICE_X135Y527       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.571    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.092    
                         clock arrival                          2.571    
  -------------------------------------------------------------------
                         relative delay                         0.521    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.076     2.268    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y528       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.328 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.172     2.500    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.643     2.858    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X135Y528       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.858    
    SLICE_X135Y528       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.920    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.500    
                         clock arrival                          2.920    
  -------------------------------------------------------------------
                         relative delay                        -0.420    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.453      2.650


Slack (MET) :             2.650ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.162ns
  Reference Relative Delay:  -0.738ns
  Relative CRPR:              0.581ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.453ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.940     3.155    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.234 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.411     3.645    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.590     3.458    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.458    
    SLICE_X210Y544       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.483    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.645    
                         clock arrival                          3.483    
  -------------------------------------------------------------------
                         relative delay                         0.162    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.634     2.826    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X210Y545       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y545       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.886 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.166     3.052    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.889     3.729    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X210Y544       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.729    
    SLICE_X210Y544       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.790    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.052    
                         clock arrival                          3.790    
  -------------------------------------------------------------------
                         relative delay                        -0.738    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.448      2.655


Slack (MET) :             2.655ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.529ns
  Reference Relative Delay:  -1.327ns
  Relative CRPR:              0.485ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.448ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        2.173     2.388    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.468 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.356     2.824    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.460     3.328    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.328    
    SLICE_X197Y512       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.353    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.824    
                         clock arrival                          3.353    
  -------------------------------------------------------------------
                         relative delay                        -0.529    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y272       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1897, routed)        1.925     2.117    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X197Y512       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y512       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.177 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.140     2.317    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.742     3.582    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X198Y514       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.582    
    SLICE_X198Y514       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.644    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.317    
                         clock arrival                          3.644    
  -------------------------------------------------------------------
                         relative delay                        -1.327    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         0.445      2.658


Slack (MET) :             2.658ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.570ns
  Reference Relative Delay:   0.600ns
  Relative CRPR:              0.571ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.445ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.884     3.099    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.179 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.459     3.638    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.851     2.043    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.043    
    SLICE_X190Y491       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.068    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.638    
                         clock arrival                          2.068    
  -------------------------------------------------------------------
                         relative delay                         1.570    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.579     2.771    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.829 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.136     2.965    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.088     2.303    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X190Y491       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.303    
    SLICE_X190Y491       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.365    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.965    
                         clock arrival                          2.365    
  -------------------------------------------------------------------
                         relative delay                         0.600    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gtwiz_userclk_tx_srcclk_out[0]
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.424      2.679


Slack (MET) :             2.679ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.209ns
  Reference Relative Delay:   0.382ns
  Relative CRPR:              0.537ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.424ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.754     3.594    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.673 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.348     4.021    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.595     2.787    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y534       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.787    
    SLICE_X205Y534       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.812    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.021    
                         clock arrival                          2.812    
  -------------------------------------------------------------------
                         relative delay                         1.209    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.475     3.343    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y532       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.403 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.147     3.550    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.892     3.107    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X205Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.107    
    SLICE_X205Y532       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.168    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.550    
                         clock arrival                          3.168    
  -------------------------------------------------------------------
                         relative delay                         0.382    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.421      2.682


Slack (MET) :             2.682ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.089ns
  Reference Relative Delay:  -0.942ns
  Relative CRPR:              0.656ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.421ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.740     2.955    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.034 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.336     3.370    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.486     3.256    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.256    
    SLICE_X175Y587       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.281    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.370    
                         clock arrival                          3.281    
  -------------------------------------------------------------------
                         relative delay                         0.089    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.451     2.643    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X175Y587       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y587       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.703 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.112     2.815    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.777     3.695    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X174Y585       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.695    
    SLICE_X174Y585       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.757    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.815    
                         clock arrival                          3.757    
  -------------------------------------------------------------------
                         relative delay                        -0.942    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.413      2.690


Slack (MET) :             2.690ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.568ns
  Reference Relative Delay:   0.484ns
  Relative CRPR:              0.716ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.413ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.831     3.749    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.830 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.461     4.291    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.506     2.698    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.698    
    SLICE_X177Y596       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.723    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.291    
                         clock arrival                          2.723    
  -------------------------------------------------------------------
                         relative delay                         1.568    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.540     3.310    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X177Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y596       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.370 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.218     3.588    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.827     3.042    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X177Y597       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.042    
    SLICE_X177Y597       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.104    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.588    
                         clock arrival                          3.104    
  -------------------------------------------------------------------
                         relative delay                         0.484    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gtwiz_userclk_tx_srcclk_out[0]
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.408      2.695


Slack (MET) :             2.695ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.109ns
  Reference Relative Delay:  -0.964ns
  Relative CRPR:              0.494ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.408ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.091     2.306    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.387 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.304     2.691    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.583     2.775    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.775    
    SLICE_X188Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.800    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.691    
                         clock arrival                          2.800    
  -------------------------------------------------------------------
                         relative delay                        -0.109    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.854     2.046    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X188Y492       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y492       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.106 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.118     2.224    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X1Y273       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=90506, routed)       2.911     3.126    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X189Y493       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     3.126    
    SLICE_X189Y493       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.188    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.224    
                         clock arrival                          3.188    
  -------------------------------------------------------------------
                         relative delay                        -0.964    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.594      3.406


Slack (MET) :             3.406ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.338ns
  Reference Relative Delay:   1.394ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.594ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.887     3.727    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.807 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.469     4.276    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.721     1.913    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.913    
    SLICE_X210Y441       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.938    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.276    
                         clock arrival                          1.938    
  -------------------------------------------------------------------
                         relative delay                         2.338    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.582     3.450    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X210Y441       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y441       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.509 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.115     3.624    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.953     2.168    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X210Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.168    
    SLICE_X210Y442       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.230    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.624    
                         clock arrival                          2.230    
  -------------------------------------------------------------------
                         relative delay                         1.394    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.472      3.528


Slack (MET) :             3.528ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.131ns
  Reference Relative Delay:   1.115ns
  Relative CRPR:              0.589ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.472ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.764     3.682    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.762 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.395     4.157    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.809     2.001    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X186Y454       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.001    
    SLICE_X186Y454       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.026    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.157    
                         clock arrival                          2.026    
  -------------------------------------------------------------------
                         relative delay                         2.131    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.484     3.254    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y456       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.314 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.110     3.424    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.032     2.247    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.247    
    SLICE_X185Y456       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.309    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.424    
                         clock arrival                          2.309    
  -------------------------------------------------------------------
                         relative delay                         1.115    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.468      3.532


Slack (MET) :             3.532ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.891ns
  Reference Relative Delay:  -1.724ns
  Relative CRPR:              0.499ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.468ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.963     2.178    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.258 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.342     2.600    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.598     3.466    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.466    
    SLICE_X216Y426       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.491    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.600    
                         clock arrival                          3.491    
  -------------------------------------------------------------------
                         relative delay                        -0.891    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.740     1.932    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X216Y424       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y424       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.992 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.083     2.075    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.898     3.738    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.738    
    SLICE_X216Y426       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.799    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.075    
                         clock arrival                          3.799    
  -------------------------------------------------------------------
                         relative delay                        -1.724    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.464      3.536


Slack (MET) :             3.536ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.486ns
  Reference Relative Delay:  -1.552ns
  Relative CRPR:              0.648ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.464ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.064     2.279    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.359 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.413     2.772    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.463     3.233    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.233    
    SLICE_X180Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.772    
                         clock arrival                          3.258    
  -------------------------------------------------------------------
                         relative delay                        -0.486    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.829     2.021    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X180Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y455       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.080 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.115     2.195    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.767     3.685    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X181Y456       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.685    
    SLICE_X181Y456       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.747    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.195    
                         clock arrival                          3.747    
  -------------------------------------------------------------------
                         relative delay                        -1.552    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.461      3.539


Slack (MET) :             3.539ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.869ns
  Reference Relative Delay:  -1.670ns
  Relative CRPR:              0.474ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.461ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.940     2.155    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.235 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.360     2.595    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.571     3.439    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.439    
    SLICE_X209Y443       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.464    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.595    
                         clock arrival                          3.464    
  -------------------------------------------------------------------
                         relative delay                        -0.869    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.717     1.909    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X209Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y443       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.968 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.152     2.120    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.888     3.728    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X209Y445       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.728    
    SLICE_X209Y445       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.790    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.120    
                         clock arrival                          3.790    
  -------------------------------------------------------------------
                         relative delay                        -1.670    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.439      3.561


Slack (MET) :             3.561ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.127ns
  Reference Relative Delay:   1.350ns
  Relative CRPR:              0.472ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.439ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.702     3.620    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.053     0.567 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.812    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.840 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.881     3.721    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.802 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.272     4.074    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.730     1.922    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.922    
    SLICE_X215Y427       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.947    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.074    
                         clock arrival                          1.947    
  -------------------------------------------------------------------
                         relative delay                         2.127    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1594, routed)        2.440     3.210    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.582     0.628 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.216     0.844    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y131        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.868 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=15796, routed)       2.587     3.455    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X215Y427       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y427       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.515 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.071     3.586    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.959     2.174    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X215Y426       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.174    
    SLICE_X215Y426       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.236    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.586    
                         clock arrival                          2.236    
  -------------------------------------------------------------------
                         relative delay                         1.350    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.403      3.597


Slack (MET) :             3.597ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.059ns
  Reference Relative Delay:   1.109ns
  Relative CRPR:              0.592ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.403ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.743     3.661    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.742 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.358     4.100    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.824     2.016    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.016    
    SLICE_X181Y455       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.041    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.100    
                         clock arrival                          2.041    
  -------------------------------------------------------------------
                         relative delay                         2.059    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.460     3.230    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.289 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.148     3.437    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.051     2.266    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X183Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.266    
    SLICE_X183Y455       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.328    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.437    
                         clock arrival                          2.328    
  -------------------------------------------------------------------
                         relative delay                         1.109    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.342      3.658


Slack (MET) :             3.658ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.697ns
  Reference Relative Delay:  -1.582ns
  Relative CRPR:              0.588ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.342ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       2.025     2.240    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.320 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.272     2.592    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.494     3.264    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.264    
    SLICE_X186Y455       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.289    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.592    
                         clock arrival                          3.289    
  -------------------------------------------------------------------
                         relative delay                        -0.697    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/GT_TXOUTCLK[0]
    BUFG_GT_X1Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57002, routed)       1.801     1.993    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y455       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.053 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.112     2.165    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X5Y7 (CLOCK_ROOT)    net (fo=1594, routed)        2.767     3.685    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X185Y455       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.685    
    SLICE_X185Y455       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.747    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.165    
                         clock arrival                          3.747    
  -------------------------------------------------------------------
                         relative delay                        -1.582    



