============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 14 2025  12:25:24 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34402 ps) Late External Delay Assertion at pin io_pad[2]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_0_io_out_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[2]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     598                  
             Slack:=   34402                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_39_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_0_io_out_reg[2]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_0_io_out_reg[2]/Q  -       CK->Q R     DFFTRXL        3 13.2   124   598   10598    (-,-) 
  io_pad[2]              -       -     R     (port)         -    -     -     0   10598    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 2: MET (34402 ps) Late External Delay Assertion at pin io_pad[3]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_0_io_out_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[3]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     598                  
             Slack:=   34402                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_38_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_0_io_out_reg[3]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_0_io_out_reg[3]/Q  -       CK->Q R     DFFTRXL        3 13.2   124   598   10598    (-,-) 
  io_pad[3]              -       -     R     (port)         -    -     -     0   10598    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 3: MET (34402 ps) Late External Delay Assertion at pin io_pad[6]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_1_io_out_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[6]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     598                  
             Slack:=   34402                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_35_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_1_io_out_reg[2]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_1_io_out_reg[2]/Q  -       CK->Q R     DFFTRXL        3 13.2   124   598   10598    (-,-) 
  io_pad[6]              -       -     R     (port)         -    -     -     0   10598    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 4: MET (34402 ps) Late External Delay Assertion at pin io_pad[7]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_1_io_out_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[7]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     598                  
             Slack:=   34402                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_34_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_1_io_out_reg[3]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_1_io_out_reg[3]/Q  -       CK->Q R     DFFTRXL        3 13.2   124   598   10598    (-,-) 
  io_pad[7]              -       -     R     (port)         -    -     -     0   10598    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 5: MET (34437 ps) Late External Delay Assertion at pin p_out[0]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[0]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_51_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[0]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[0]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[0]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (34437 ps) Late External Delay Assertion at pin p_out[1]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[1]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_50_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[1]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[1]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[1]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (34437 ps) Late External Delay Assertion at pin p_out[2]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[2]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_49_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[2]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[2]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[2]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (34437 ps) Late External Delay Assertion at pin p_out[3]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[3]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_48_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[3]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[3]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[3]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (34437 ps) Late External Delay Assertion at pin p_out[4]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[4]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[4]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_47_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[4]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[4]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[4]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (34437 ps) Late External Delay Assertion at pin p_out[5]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[5]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[5]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_46_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[5]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[5]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[5]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (34437 ps) Late External Delay Assertion at pin p_out[6]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[6]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[6]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_45_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[6]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[6]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[6]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (34437 ps) Late External Delay Assertion at pin p_out[7]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[7]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[7]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_44_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[7]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[7]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[7]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (34437 ps) Late External Delay Assertion at pin p_out[8]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[8]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[8]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_43_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[8]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[8]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[8]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (34437 ps) Late External Delay Assertion at pin p_out[9]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[9]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[9]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     563                  
             Slack:=   34437                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_42_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[9]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[9]/Q  -       CK->Q R     SDFFQX1        2 11.0    63   563   10563    (-,-) 
  p_out[9]                   -       -     R     (port)         -    -     -     0   10563    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30643__7410/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[11][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 16: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30643__7410/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[11][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 17: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30638__9315/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[10][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 18: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30638__9315/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[10][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 19: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30625__3680/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[3][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 20: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30625__3680/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[3][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 21: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30625__3680/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[3][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 22: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30625__3680/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[3][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 23: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30624__6783/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 24: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30624__6783/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[2][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 25: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30624__6783/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[2][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 26: MET (34696 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30624__6783/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 27: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30651__5526/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[11][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 28: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30651__5526/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[11][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 29: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30651__5526/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[11][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 30: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30651__5526/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[11][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 31: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[10][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[10][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30571__8246/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[10][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 32: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[10][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[10][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30571__8246/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[10][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 33: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[10][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[10][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30571__8246/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[10][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 34: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[10][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[10][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30571__8246/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[10][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 35: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30583__1666/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[3][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 36: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30583__1666/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[3][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 37: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30583__1666/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[3][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 38: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30583__1666/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[3][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 39: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30582__2346/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[2][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 40: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30582__2346/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[2][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 41: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30582__2346/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[2][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 42: MET (34696 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                          -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                          -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                          -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                          -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31061__6131/Y                    -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30582__2346/Y                    -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram1_ram_array_reg[2][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 43: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[11][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[11][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30595__1617/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[11][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 44: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[11][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[11][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30595__1617/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[11][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 45: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[11][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[11][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30595__1617/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[11][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 46: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[11][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[11][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30595__1617/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[11][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 47: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30594__3680/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[10][3]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 48: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30594__3680/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[10][2]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 49: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30594__3680/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[10][1]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 50: MET (34696 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -206                  
       Uncertainty:-    5000                  
     Required Time:=   55206                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     483                  
             Slack:=   34696                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      7 17.8    52     0   20027    (-,-) 
  g31569/Y                           -       A->Y  F     INVX1          9 22.6   128    80   20108    (-,-) 
  g31342/Y                           -       A1->Y R     OAI21X1        5 13.5   162   115   20222    (-,-) 
  g31324/Y                           -       A->Y  F     INVX1          2  6.3    64    56   20279    (-,-) 
  g31159/Y                           -       C->Y  F     OR3X1          2  6.3    38    54   20333    (-,-) 
  g31065__4733/Y                     -       B->Y  F     OR2X1          8 21.0   114    84   20416    (-,-) 
  g30594__3680/Y                     -       A->Y  R     NOR2X1         4 11.9   143    93   20510    (-,-) 
  ram_0_ram0_ram_array_reg[10][0]/SE -       -     R     SDFFQX1        4    -     -     0   20510    (-,-) 
#-----------------------------------------------------------------------------------------------------------


