;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 105
	SPL 0, <332
	SPL 0, <332
	SUB #12, @200
	SUB #72, @200
	DJN 600, 700
	DJN 600, 700
	JMP -1, @-20
	DJN -1, @-20
	SUB #72, @200
	ADD <-30, 9
	DJN 300, 90
	ADD <-30, 9
	DJN 300, 90
	DJN 300, 90
	JMP -1, @-20
	MOV -1, <-20
	JMZ -1, @-20
	DJN 900, 703
	CMP 12, @10
	JMZ -1, @-20
	SUB -1, <-20
	SUB #72, @200
	ADD <-30, 9
	CMP #72, @200
	SUB 4, -0
	JMP -1, @-20
	SUB 70, @60
	SPL 704, 600
	ADD 270, 60
	SUB <0, 30
	SPL 4
	DJN 600, 700
	DJN 900, 703
	SPL 704, 600
	SLT <300, 90
	JMP -1, @-20
	DJN 900, 703
	MOV -7, <-20
	DJN 900, 703
	CMP 12, @10
	SUB #72, @200
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
