(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : DPU_PoE_A1_Oct-12.brd                         )
(    Software Version : 22.1P001                                      )
(    Date/Time        : Sat Oct 11 16:20:39 2025                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist'
Design Directory:            'F:/3-MyLaptopDIR/DPU_PoE_Version/PCB'
Old design name:             'F:/3-MyLaptopDIR/DPU_PoE_Version/PCB/DPU_PoE_A1_Oct-12.brd'
New design name:             'F:/3-MyLaptopDIR/DPU_PoE_Version/PCB/DPU_PoE_A1_Oct-12.brd'

CmdLine: netrev -$ -i F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist -y 1 -h -q netrev_constraint_report.xml F:/3-MyLaptopDIR/DPU_PoE_Version/PCB/#Taaabvs04052.tmp

------ Preparing to read pst files ------

Starting to read F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist/pstchip.dat 
   Finished reading F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist/pstchip.dat (00:00:00.01)
Starting to read F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist/pstxprt.dat 
   Finished reading F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist/pstxprt.dat (00:00:00.00)
Starting to read F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist/pstxnet.dat 
   Finished reading F:/3-MyLaptopDIR/DPU_PoE_Version/Schematic/Netlist/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_22.1/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_22.1/share/local/pcb/symbols 
           C:/Cadence/SPB_22.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_22.1/share/pcb/allegrolib/symbols 
           F:/MyTemporary/Github/PhotonDetector/Processing_Board/PCB/Footprint/psm 
           F:/MyTemporary/Github/AllegroPCBFootprints/psm 
           F:/MyTemporary/Github/AllegroPCBFootprints/mechanical 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_22.1/share/local/pcb/padstacks 
           C:/Cadence/SPB_22.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_22.1/share/pcb/allegrolib/symbols 
           F:/MyTemporary/Github/PhotonDetector/Processing_Board/PCB/Footprint/pad 
           F:/MyTemporary/Github/AllegroPCBFootprints/pad 
           F:/MyTemporary/Github/AllegroPCBFootprints/via 
           F:/MyTemporary/Github/AllegroPCBFootprints/shape 


------ Summary Statistics ------


netrev run on Oct 11 16:20:39 2025
   DESIGN NAME : 'DPU'
   PACKAGING ON Oct  6 2022 20:42:06

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:00
elapsed time  0:00:00

