Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nFirst Order"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
uplimit "[1723.000000]"
tsamp "-1"
}
Block {
BlockType SubSystem
Name "d"
SID "6"
Ports [2, 1]
RequestExecContextInheritance off
System {
Name "d"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "54"
}
Block {
BlockType Inport
Name "h"
SID "61"
Port "2"
}
Block {
BlockType ActionPort
Name "l" Port"
SID "66"
ActionPortLabel "else { }"
}
Block {
BlockType Delay
Name "b"
SID "76"
Ports [1, 1]
InputPortMap "u0"
}
Block {
BlockType UnitDelay
Name "f"
SID "73"
SampleTime "-1"
HasFrameUpgradeWarning on
}
Block {
BlockType Sum
Name "g"
SID "64"
Ports [2, 1]
IconShape "rectangular"
Inputs "+-"
}
Block {
BlockType Constant
Name "h"
SID "65"
Value "[585329817.229122]"
SampleTime "1"
}
Block {
BlockType Outport
Name "l"
SID "63"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "k"
SID "69"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "b"
SID "70"
Port "3"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "m"
SID "71"
Port "3"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "l"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
Branch {
DstBlock "e"
DstPort 1
}
Branch {
DstBlock "g"
DstPort 2
}
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "m"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "e"
SID "71"
Ports [4, 1]
RequestExecContextInheritance off
System {
Name "e"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "57"
}
Block {
BlockType Inport
Name "h"
SID "63"
Port "2"
}
Block {
BlockType ActionPort
Name "d" Port"
SID "55"
ActionPortLabel "if { }"
}
Block {
BlockType Product
Name "e"
SID "57"
Ports [2, 1]
}
Block {
BlockType Constant
Name "j"
SID "58"
Value "[-882773981.626716]"
SampleTime "1"
}
Block {
BlockType Outport
Name "k"
SID "53"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "l"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "n"
DstPort 1
}
Line {
SrcBlock "n"
SrcPort 1
DstBlock "f"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "p"
SID "53"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "q"
SID "44"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
Branch {
DstBlock "e"
DstPort 2
}
Branch {
DstBlock "f"
DstPort 3
}
}
Line {
SrcBlock "g"
SrcPort 2
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 3
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 2
DstBlock "g"
DstPort 2
}
Line {
SrcBlock "f"
SrcPort 3
DstBlock "g"
DstPort 4
}
Line {
SrcBlock "f"
SrcPort 2
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "i"
DstPort 3
}
}
}