INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Doc/Vivado2019_1/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Doc/Vivado2019_1/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Doc/Vivado2019_1/FIFO/FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Doc/Vivado2019_1/FIFO/FIFO.srcs/sources_1/new/fifo_16_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_16_1024
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd_en' is not allowed [D:/Doc/Vivado2019_1/FIFO/FIFO.srcs/sources_1/new/fifo_16_1024.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Doc/Vivado2019_1/FIFO/FIFO.srcs/sim_1/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_test
