# TCL File Generated by Component Editor 11.0
# Sun Dec 11 11:08:06 EST 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | sonic_blocksync_sim_top "sonic_blocksync_sim_top" v1.0
# | Han Wang 2011.12.11.11:08:06
# | 
# | 
# | /home/hwang/sonic/projects/sonic_fpga_bugfix/pcie-refactor-twovc/testsuite/full_blocksync_sim/testbench/sonic_blocksync_testbench.sv
# | 
# |    ./sonic_blocksync_testbench.sv syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module sonic_blocksync_sim_top
# | 
set_module_property NAME sonic_blocksync_sim_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Han Wang"
set_module_property DISPLAY_NAME sonic_blocksync_sim_top
set_module_property TOP_LEVEL_HDL_FILE sonic_blocksync_testbench.sv
set_module_property TOP_LEVEL_HDL_MODULE sonic_blocksync_testbench
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file sonic_blocksync_testbench.sv {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter PIPE_MODE_SIM STD_LOGIC_VECTOR 1
set_parameter_property PIPE_MODE_SIM DEFAULT_VALUE 1
set_parameter_property PIPE_MODE_SIM DISPLAY_NAME PIPE_MODE_SIM
set_parameter_property PIPE_MODE_SIM WIDTH 2
set_parameter_property PIPE_MODE_SIM TYPE STD_LOGIC_VECTOR
set_parameter_property PIPE_MODE_SIM UNITS None
set_parameter_property PIPE_MODE_SIM ALLOWED_RANGES 0:3
set_parameter_property PIPE_MODE_SIM AFFECTS_GENERATION false
set_parameter_property PIPE_MODE_SIM HDL_PARAMETER true
add_parameter TEST_LEVEL INTEGER 1
set_parameter_property TEST_LEVEL DEFAULT_VALUE 1
set_parameter_property TEST_LEVEL DISPLAY_NAME TEST_LEVEL
set_parameter_property TEST_LEVEL TYPE INTEGER
set_parameter_property TEST_LEVEL UNITS None
set_parameter_property TEST_LEVEL ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TEST_LEVEL AFFECTS_GENERATION false
set_parameter_property TEST_LEVEL HDL_PARAMETER true
add_parameter NUM_CONNECTED_LANES INTEGER 8
set_parameter_property NUM_CONNECTED_LANES DEFAULT_VALUE 8
set_parameter_property NUM_CONNECTED_LANES DISPLAY_NAME NUM_CONNECTED_LANES
set_parameter_property NUM_CONNECTED_LANES TYPE INTEGER
set_parameter_property NUM_CONNECTED_LANES UNITS None
set_parameter_property NUM_CONNECTED_LANES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_CONNECTED_LANES AFFECTS_GENERATION false
set_parameter_property NUM_CONNECTED_LANES HDL_PARAMETER true
add_parameter FAST_COUNTERS STD_LOGIC_VECTOR 1
set_parameter_property FAST_COUNTERS DEFAULT_VALUE 1
set_parameter_property FAST_COUNTERS DISPLAY_NAME FAST_COUNTERS
set_parameter_property FAST_COUNTERS WIDTH 2
set_parameter_property FAST_COUNTERS TYPE STD_LOGIC_VECTOR
set_parameter_property FAST_COUNTERS UNITS None
set_parameter_property FAST_COUNTERS ALLOWED_RANGES 0:3
set_parameter_property FAST_COUNTERS AFFECTS_GENERATION false
set_parameter_property FAST_COUNTERS HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point xcvr_clk
# | 
add_interface xcvr_clk clock end
set_interface_property xcvr_clk clockRate 0

set_interface_property xcvr_clk ENABLED true

add_interface_port xcvr_clk xcvr_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point xcvr_rx_dataout_0
# | 
add_interface xcvr_rx_dataout_0 avalon_streaming end
set_interface_property xcvr_rx_dataout_0 associatedClock xcvr_clk
set_interface_property xcvr_rx_dataout_0 associatedReset xcvr_clk_reset
set_interface_property xcvr_rx_dataout_0 dataBitsPerSymbol 40
set_interface_property xcvr_rx_dataout_0 errorDescriptor ""
set_interface_property xcvr_rx_dataout_0 firstSymbolInHighOrderBits true
set_interface_property xcvr_rx_dataout_0 maxChannel 1
set_interface_property xcvr_rx_dataout_0 readyLatency 0

set_interface_property xcvr_rx_dataout_0 ENABLED true

add_interface_port xcvr_rx_dataout_0 xcvr_rx_dataout_0 data Input 40
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point xcvr_rx_dataout_1
# | 
add_interface xcvr_rx_dataout_1 avalon_streaming end
set_interface_property xcvr_rx_dataout_1 associatedClock xcvr_clk
set_interface_property xcvr_rx_dataout_1 associatedReset xcvr_clk_reset
set_interface_property xcvr_rx_dataout_1 dataBitsPerSymbol 40
set_interface_property xcvr_rx_dataout_1 errorDescriptor ""
set_interface_property xcvr_rx_dataout_1 firstSymbolInHighOrderBits true
set_interface_property xcvr_rx_dataout_1 maxChannel 1
set_interface_property xcvr_rx_dataout_1 readyLatency 0

set_interface_property xcvr_rx_dataout_1 ENABLED true

add_interface_port xcvr_rx_dataout_1 xcvr_rx_dataout_1 data Input 40
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point xcvr_tx_datain_0
# | 
add_interface xcvr_tx_datain_0 avalon_streaming start
set_interface_property xcvr_tx_datain_0 associatedClock xcvr_clk
set_interface_property xcvr_tx_datain_0 associatedReset xcvr_clk_reset
set_interface_property xcvr_tx_datain_0 dataBitsPerSymbol 40
set_interface_property xcvr_tx_datain_0 errorDescriptor ""
set_interface_property xcvr_tx_datain_0 firstSymbolInHighOrderBits true
set_interface_property xcvr_tx_datain_0 maxChannel 1
set_interface_property xcvr_tx_datain_0 readyLatency 0

set_interface_property xcvr_tx_datain_0 ENABLED true

add_interface_port xcvr_tx_datain_0 xcvr_tx_datain_0 data Output 40
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point xcvr_tx_datain_1
# | 
add_interface xcvr_tx_datain_1 avalon_streaming start
set_interface_property xcvr_tx_datain_1 associatedClock xcvr_clk
set_interface_property xcvr_tx_datain_1 associatedReset xcvr_clk_reset
set_interface_property xcvr_tx_datain_1 dataBitsPerSymbol 40
set_interface_property xcvr_tx_datain_1 errorDescriptor ""
set_interface_property xcvr_tx_datain_1 firstSymbolInHighOrderBits true
set_interface_property xcvr_tx_datain_1 maxChannel 1
set_interface_property xcvr_tx_datain_1 readyLatency 0

set_interface_property xcvr_tx_datain_1 ENABLED true

add_interface_port xcvr_tx_datain_1 xcvr_tx_datain_1 data Output 40
# | 
# +-----------------------------------
