Analysis & Synthesis report for lab4
Wed Nov 24 16:01:23 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1
 15. Parameter Settings for User Entity Instance: ex4:inst|Mul:inst13|74283:inst6
 16. Parameter Settings for User Entity Instance: ex4:inst|Mul:inst13|74283:inst5
 17. Parameter Settings for User Entity Instance: ram:inst2|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. In-System Memory Content Editor Settings
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 24 16:01:23 2021            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; lab4                                             ;
; Top-level Entity Name              ; lab4                                             ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 476                                              ;
;     Total combinational functions  ; 423                                              ;
;     Dedicated logic registers      ; 153                                              ;
; Total registers                    ; 153                                              ;
; Total pins                         ; 71                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; lab4               ; lab4               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------+---------+
; ram.mif                          ; yes             ; User Memory Initialization File          ; F:/Term5/Design/lab4/lab4/ram.mif                                      ;         ;
; ram.vhd                          ; yes             ; User Wizard-Generated File               ; F:/Term5/Design/lab4/lab4/ram.vhd                                      ;         ;
; lab4.bdf                         ; yes             ; User Block Diagram/Schematic File        ; F:/Term5/Design/lab4/lab4/lab4.bdf                                     ;         ;
; beat.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/beat.bdf                                     ;         ;
; 2-4.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/2-4.bdf                                      ;         ;
; control.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/control.bdf                                  ;         ;
; 4_16.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/4_16.bdf                                     ;         ;
; 74138.bdf                        ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/74138.bdf           ;         ;
; ex4.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/ex4.bdf                                      ;         ;
; register.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/register.bdf                                 ;         ;
; mul.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/mul.bdf                                      ;         ;
; 74283.tdf                        ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/74283.tdf           ;         ;
; aglobal.inc                      ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/aglobal.inc           ;         ;
; f74283.bdf                       ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/f74283.bdf          ;         ;
; mul_unit.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/mul_unit.bdf                                 ;         ;
; 74285.bdf                        ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/74285.bdf           ;         ;
; 74284.bdf                        ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/74284.bdf           ;         ;
; data_choose.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/data_choose.bdf                              ;         ;
; register_clr.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/register_clr.bdf                             ;         ;
; alu.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/alu.bdf                                      ;         ;
; 74181.bdf                        ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/74181.bdf           ;         ;
; 74182.bdf                        ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/others/maxplus2/74182.bdf           ;         ;
; shifter.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/shifter.bdf                                  ;         ;
; three_state.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Term5/Design/lab4/lab4/three_state.bdf                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; d:/quartusii13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8kt3.tdf           ; yes             ; Auto-Generated Megafunction              ; F:/Term5/Design/lab4/lab4/db/altsyncram_8kt3.tdf                       ;         ;
; db/altsyncram_p2r2.tdf           ; yes             ; Auto-Generated Megafunction              ; F:/Term5/Design/lab4/lab4/db/altsyncram_p2r2.tdf                       ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 476                      ;
;                                             ;                          ;
; Total combinational functions               ; 423                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 267                      ;
;     -- 3 input functions                    ; 69                       ;
;     -- <=2 input functions                  ; 87                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 404                      ;
;     -- arithmetic mode                      ; 19                       ;
;                                             ;                          ;
; Total registers                             ; 153                      ;
;     -- Dedicated logic registers            ; 153                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 71                       ;
; Total memory bits                           ; 2048                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 146                      ;
; Total fan-out                               ; 2256                     ;
; Average fan-out                             ; 3.07                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab4                                                               ; 423 (2)           ; 153 (0)      ; 2048        ; 0            ; 0       ; 0         ; 71   ; 0            ; |lab4                                                                                                                                                       ; work         ;
;    |4_16:inst3|                                                     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|4_16:inst3                                                                                                                                            ; work         ;
;       |74138:inst1|                                                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|4_16:inst3|74138:inst1                                                                                                                                ; work         ;
;    |Beat:inst1|                                                     ; 7 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|Beat:inst1                                                                                                                                            ; work         ;
;       |2-4:inst|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|Beat:inst1|2-4:inst                                                                                                                                   ; work         ;
;    |Control:inst4|                                                  ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|Control:inst4                                                                                                                                         ; work         ;
;    |ex4:inst|                                                       ; 182 (38)          ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst                                                                                                                                              ; work         ;
;       |2-4:inst2|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|2-4:inst2                                                                                                                                    ; work         ;
;       |ALU:inst3|                                                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|ALU:inst3                                                                                                                                    ; work         ;
;          |74181:inst1|                                              ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|ALU:inst3|74181:inst1                                                                                                                        ; work         ;
;          |74181:inst|                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|ALU:inst3|74181:inst                                                                                                                         ; work         ;
;          |74182:inst2|                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|ALU:inst3|74182:inst2                                                                                                                        ; work         ;
;       |Data_choose:inst14|                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Data_choose:inst14                                                                                                                           ; work         ;
;       |Data_choose:inst|                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Data_choose:inst                                                                                                                             ; work         ;
;       |Mul:inst13|                                                  ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13                                                                                                                                   ; work         ;
;          |74283:inst5|                                              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|74283:inst5                                                                                                                       ; work         ;
;             |f74283:sub|                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|74283:inst5|f74283:sub                                                                                                            ; work         ;
;          |74283:inst6|                                              ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|74283:inst6                                                                                                                       ; work         ;
;             |f74283:sub|                                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|74283:inst6|f74283:sub                                                                                                            ; work         ;
;          |Mul_unit:inst1|                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst1                                                                                                                    ; work         ;
;             |74285:inst1|                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst1|74285:inst1                                                                                                        ; work         ;
;          |Mul_unit:inst2|                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst2                                                                                                                    ; work         ;
;             |74285:inst1|                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst2|74285:inst1                                                                                                        ; work         ;
;          |Mul_unit:inst|                                            ; 54 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst                                                                                                                     ; work         ;
;             |74284:inst|                                            ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst|74284:inst                                                                                                          ; work         ;
;             |74285:inst1|                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Mul:inst13|Mul_unit:inst|74285:inst1                                                                                                         ; work         ;
;       |Three_state:inst28|                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|Three_state:inst28                                                                                                                           ; work         ;
;       |register:IR|                                                 ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|register:IR                                                                                                                                  ; work         ;
;       |register:R0|                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|register:R0                                                                                                                                  ; work         ;
;       |register:R1|                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|register:R1                                                                                                                                  ; work         ;
;       |register_CLR:MAR|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|register_CLR:MAR                                                                                                                             ; work         ;
;       |register_CLR:PC|                                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ex4:inst|register_CLR:PC                                                                                                                              ; work         ;
;    |ram:inst2|                                                      ; 56 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ram:inst2                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 56 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ram:inst2|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_8kt3:auto_generated|                           ; 56 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated                                                                              ; work         ;
;             |altsyncram_p2r2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 56 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                               ; 113 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 112 (75)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                               ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ram.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |lab4|ram:inst2 ; F:/Term5/Design/lab4/lab4/ram.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                             ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 153   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |lab4|ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex4:inst|Mul:inst13|74283:inst6 ;
+------------------------+--------------+--------------------------------------+
; Parameter Name         ; Value        ; Type                                 ;
+------------------------+--------------+--------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                       ;
+------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex4:inst|Mul:inst13|74283:inst5 ;
+------------------------+--------------+--------------------------------------+
; Parameter Name         ; Value        ; Type                                 ;
+------------------------+--------------+--------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                       ;
+------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_8kt3      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 0                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; ram         ; 8     ; 256   ; Read/Write ; ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 24 16:01:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file lab4.bdf
    Info (12023): Found entity 1: lab4
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Warning (12125): Using design file beat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Beat
Info (12128): Elaborating entity "Beat" for hierarchy "Beat:inst1"
Warning (12125): Using design file 2-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2-4
Info (12128): Elaborating entity "2-4" for hierarchy "Beat:inst1|2-4:inst"
Warning (12125): Using design file control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Control
Info (12128): Elaborating entity "Control" for hierarchy "Control:inst4"
Warning (12125): Using design file 4_16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4_16
Info (12128): Elaborating entity "4_16" for hierarchy "4_16:inst3"
Warning (275011): Block or symbol "NOT" of instance "inst10" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst12" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst14" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst16" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst18" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst20" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst22" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst24" overlaps another block or symbol
Info (12128): Elaborating entity "74138" for hierarchy "4_16:inst3|74138:inst"
Info (12130): Elaborated megafunction instantiation "4_16:inst3|74138:inst"
Warning (12125): Using design file ex4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ex4
Info (12128): Elaborating entity "ex4" for hierarchy "ex4:inst"
Warning (12125): Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: register
Info (12128): Elaborating entity "register" for hierarchy "ex4:inst|register:IR"
Warning (12125): Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mul
Info (12128): Elaborating entity "Mul" for hierarchy "ex4:inst|Mul:inst13"
Info (12128): Elaborating entity "74283" for hierarchy "ex4:inst|Mul:inst13|74283:inst6"
Info (12130): Elaborated megafunction instantiation "ex4:inst|Mul:inst13|74283:inst6"
Info (12128): Elaborating entity "f74283" for hierarchy "ex4:inst|Mul:inst13|74283:inst6|f74283:sub"
Info (12131): Elaborated megafunction instantiation "ex4:inst|Mul:inst13|74283:inst6|f74283:sub", which is child of megafunction instantiation "ex4:inst|Mul:inst13|74283:inst6"
Warning (12125): Using design file mul_unit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mul_unit
Info (12128): Elaborating entity "Mul_unit" for hierarchy "ex4:inst|Mul:inst13|Mul_unit:inst"
Info (12128): Elaborating entity "74285" for hierarchy "ex4:inst|Mul:inst13|Mul_unit:inst|74285:inst1"
Info (12130): Elaborated megafunction instantiation "ex4:inst|Mul:inst13|Mul_unit:inst|74285:inst1"
Info (12128): Elaborating entity "74284" for hierarchy "ex4:inst|Mul:inst13|Mul_unit:inst|74284:inst"
Info (12130): Elaborated megafunction instantiation "ex4:inst|Mul:inst13|Mul_unit:inst|74284:inst"
Warning (12125): Using design file data_choose.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Data_choose
Info (12128): Elaborating entity "Data_choose" for hierarchy "ex4:inst|Data_choose:inst"
Warning (12125): Using design file register_clr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: register_CLR
Info (12128): Elaborating entity "register_CLR" for hierarchy "ex4:inst|register_CLR:PC"
Warning (12125): Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "ex4:inst|ALU:inst3"
Info (12128): Elaborating entity "74181" for hierarchy "ex4:inst|ALU:inst3|74181:inst"
Info (12130): Elaborated megafunction instantiation "ex4:inst|ALU:inst3|74181:inst"
Info (12128): Elaborating entity "74182" for hierarchy "ex4:inst|ALU:inst3|74182:inst2"
Info (12130): Elaborated megafunction instantiation "ex4:inst|ALU:inst3|74182:inst2"
Warning (12125): Using design file shifter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shifter
Info (12128): Elaborating entity "shifter" for hierarchy "ex4:inst|shifter:inst1"
Warning (12125): Using design file three_state.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Three_state
Info (12128): Elaborating entity "Three_state" for hierarchy "ex4:inst|Three_state:inst28"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8kt3.tdf
    Info (12023): Found entity 1: altsyncram_8kt3
Info (12128): Elaborating entity "altsyncram_8kt3" for hierarchy "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p2r2.tdf
    Info (12023): Found entity 1: altsyncram_p2r2
Info (12128): Elaborating entity "altsyncram_p2r2" for hierarchy "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (13014): Ignored 65 buffer(s)
    Info (13015): Ignored 6 CARRY buffer(s)
    Info (13019): Ignored 59 SOFT buffer(s)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Control:inst4|inst38~synth
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Control:inst4|inst93~synth
    Warning (19017): Found clock multiplexer Control:inst4|inst34~synth
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst7" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst6" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst5" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst4" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst3" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst2" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst1" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ex4:inst|Three_state:inst28|inst" to the node "ram:inst2|altsyncram:altsyncram_component|altsyncram_8kt3:auto_generated|altsyncram_p2r2:altsyncram1|q_a[0]" into an OR gate
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 571 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 487 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Wed Nov 24 16:01:23 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


