# FPGA-Designs
This project demonstrates a simple FPGA design that create a module with one input and one output that behaves like a wire.

## ğŸ“ŒDescription
- **Module name:** Simple-Wire
- **Function:**    This module has one input and one output, where the output simply mirrors the input like a wire.
- **Purpose:**     The purpose of this design is to practice basic HDL coding and verify the FPGA toolchain flow.

## ğŸ“‚Files
- `Simple-Wire.v`        - Verilog   implementation
- `Simple-Wire.vhd`      - VHDL      implementation
- `tb_Simple-Wire.v`     - Verilog   implementation
- `tb_Simple-Wire.vhd`   - VHDL      implementation
- `waveform.png`         - Simulation result (identical for both Verilog and VHDL)

## ğŸ“Notes
- Tools:    Vivado Simulator.
- Both Verilog and VHDL implementations produce the same result.
