{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700236824525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700236824535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 17:00:24 2023 " "Processing started: Fri Nov 17 17:00:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700236824535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236824535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_image_rom -c display_image_rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_image_rom -c display_image_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236824535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700236825014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700236825014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_image_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_image_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_image_rom-beh " "Found design unit 1: display_image_rom-beh" {  } { { "display_image_rom.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/display_image_rom.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_image_rom " "Found entity 1: display_image_rom" {  } { { "display_image_rom.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/display_image_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236839403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_r-SYN " "Found design unit 1: img_rom_r-SYN" {  } { { "img_rom_r.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/img_rom_r.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_r " "Found entity 1: img_rom_r" {  } { { "img_rom_r.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/img_rom_r.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236839403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_g-SYN " "Found design unit 1: img_rom_g-SYN" {  } { { "img_rom_g.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/img_rom_g.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_g " "Found entity 1: img_rom_g" {  } { { "img_rom_g.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/img_rom_g.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236839403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_b-SYN " "Found design unit 1: img_rom_b-SYN" {  } { { "img_rom_b.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/img_rom_b.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_b " "Found entity 1: img_rom_b" {  } { { "img_rom_b.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/img_rom_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700236839403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236839403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_image_rom " "Elaborating entity \"display_image_rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700236839639 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "7 8 display_image_rom.vhd(84) " "VHDL expression error at display_image_rom.vhd(84): expression has 7 elements, but must have 8 elements" {  } { { "display_image_rom.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/display_image_rom.vhd" 84 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1700236839639 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address display_image_rom.vhd(84) " "VHDL error at display_image_rom.vhd(84): formal port or parameter \"address\" must have actual or default value" {  } { { "display_image_rom.vhd" "" { Text "C:/Users/Administrator/Downloads/ImageGenerator/display_image_rom.vhd" 84 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1700236839639 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700236839639 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700236839815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 17:00:39 2023 " "Processing ended: Fri Nov 17 17:00:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700236839815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700236839815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700236839815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236839815 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700236840486 ""}
