{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 14:57:10 2013 " "Info: Processing started: Wed Dec 18 14:57:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "aluFlag " "Info: Assuming node \"aluFlag\" is an undefined clock" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aluFlag" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluFlag register signedT\[1\] register d\[2\]~reg0 22.57 MHz 44.3 ns Internal " "Info: Clock \"aluFlag\" has Internal fmax of 22.57 MHz between source register \"signedT\[1\]\" and destination register \"d\[2\]~reg0\" (period= 44.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.300 ns + Longest register register " "Info: + Longest register to register delay is 40.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns signedT\[1\] 1 REG LC1_E37 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E37; Fanout = 28; REG Node = 'signedT\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { signedT[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 4.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 2 COMB LC6_E36 2 " "Info: 2: + IC(2.800 ns) + CELL(1.400 ns) = 4.200 ns; Loc. = LC6_E36; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { signedT[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 3 COMB LC7_E36 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 4.500 ns; Loc. = LC7_E36; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.800 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 4 COMB LC8_E36 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.800 ns; Loc. = LC8_E36; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 6.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 5 COMB LC1_E38 2 " "Info: 5: + IC(1.100 ns) + CELL(0.300 ns) = 6.200 ns; Loc. = LC1_E38; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 6 COMB LC2_E38 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 6.500 ns; Loc. = LC2_E38; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.800 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 7 COMB LC3_E38 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 6.800 ns; Loc. = LC3_E38; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.100 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 8 COMB LC4_E38 1 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 7.100 ns; Loc. = LC4_E38; Fanout = 1; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 8.300 ns lpm_add_sub:Add2\|addcore:adder\|unreg_res_node\[8\] 9 COMB LC5_E38 1 " "Info: 9: + IC(0.000 ns) + CELL(1.200 ns) = 8.300 ns; Loc. = LC5_E38; Fanout = 1; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|unreg_res_node\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.500 ns d~72 10 COMB LC8_E38 1 " "Info: 10: + IC(0.500 ns) + CELL(2.700 ns) = 11.500 ns; Loc. = LC8_E38; Fanout = 1; COMB Node = 'd~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] d~72 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.400 ns d~73 11 COMB LC6_E38 7 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 14.400 ns; Loc. = LC6_E38; Fanout = 7; COMB Node = 'd~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { d~72 d~73 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 19.800 ns d~75 12 COMB LC1_E41 10 " "Info: 12: + IC(3.000 ns) + CELL(2.400 ns) = 19.800 ns; Loc. = LC1_E41; Fanout = 10; COMB Node = 'd~75'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { d~73 d~75 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.400 ns) 25.900 ns d~108 13 COMB LC1_E43 1 " "Info: 13: + IC(3.700 ns) + CELL(2.400 ns) = 25.900 ns; Loc. = LC1_E43; Fanout = 1; COMB Node = 'd~108'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { d~75 d~108 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.100 ns Mux5~0 14 COMB LC2_E43 1 " "Info: 14: + IC(0.500 ns) + CELL(2.700 ns) = 29.100 ns; Loc. = LC2_E43; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { d~108 Mux5~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 32.300 ns Mux5~1 15 COMB LC4_E43 1 " "Info: 15: + IC(0.500 ns) + CELL(2.700 ns) = 32.300 ns; Loc. = LC4_E43; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux5~0 Mux5~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 35.500 ns Mux23~0 16 COMB LC3_E43 1 " "Info: 16: + IC(0.500 ns) + CELL(2.700 ns) = 35.500 ns; Loc. = LC3_E43; Fanout = 1; COMB Node = 'Mux23~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux5~1 Mux23~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 40.300 ns d\[2\]~reg0 17 REG LC6_E47 2 " "Info: 17: + IC(2.800 ns) + CELL(2.000 ns) = 40.300 ns; Loc. = LC6_E47; Fanout = 2; REG Node = 'd\[2\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Mux23~0 d[2]~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.400 ns ( 60.55 % ) " "Info: Total cell delay = 24.400 ns ( 60.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.900 ns ( 39.45 % ) " "Info: Total interconnect delay = 15.900 ns ( 39.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.300 ns" { signedT[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] d~72 d~73 d~75 d~108 Mux5~0 Mux5~1 Mux23~0 d[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.300 ns" { signedT[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] {} d~72 {} d~73 {} d~75 {} d~108 {} Mux5~0 {} Mux5~1 {} Mux23~0 {} d[2]~reg0 {} } { 0.000ns 2.800ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.500ns 3.000ns 3.700ns 0.500ns 0.500ns 0.500ns 2.800ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"aluFlag\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 34 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 34; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns d\[2\]~reg0 2 REG LC6_E47 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_E47; Fanout = 2; REG Node = 'd\[2\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { aluFlag d[2]~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag d[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} d[2]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"aluFlag\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 34 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 34; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns signedT\[1\] 2 REG LC1_E37 28 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_E37; Fanout = 28; REG Node = 'signedT\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { aluFlag signedT[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag signedT[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} signedT[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag d[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} d[2]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag signedT[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} signedT[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.300 ns" { signedT[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] d~72 d~73 d~75 d~108 Mux5~0 Mux5~1 Mux23~0 d[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.300 ns" { signedT[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add2|addcore:adder|unreg_res_node[8] {} d~72 {} d~73 {} d~75 {} d~108 {} Mux5~0 {} Mux5~1 {} Mux23~0 {} d[2]~reg0 {} } { 0.000ns 2.800ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.500ns 3.000ns 3.700ns 0.500ns 0.500ns 0.500ns 2.800ns } { 0.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag d[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} d[2]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag signedT[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} signedT[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "d\[7\]~reg0 s\[7\] aluFlag 57.800 ns register " "Info: tsu for register \"d\[7\]~reg0\" (data pin = \"s\[7\]\", clock pin = \"aluFlag\") is 57.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "62.200 ns + Longest pin register " "Info: + Longest pin to register delay is 62.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns s\[7\] 1 PIN PIN_240 12 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_240; Fanout = 12; PIN Node = 's\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.400 ns) 22.200 ns LessThan0~12 2 COMB LC5_E20 2 " "Info: 2: + IC(9.500 ns) + CELL(2.400 ns) = 22.200 ns; Loc. = LC5_E20; Fanout = 2; COMB Node = 'LessThan0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { s[7] LessThan0~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 29.300 ns LessThan0~16 3 COMB LC2_E48 1 " "Info: 3: + IC(4.400 ns) + CELL(2.700 ns) = 29.300 ns; Loc. = LC2_E48; Fanout = 1; COMB Node = 'LessThan0~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { LessThan0~12 LessThan0~16 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.000 ns) 33.900 ns LessThan0~35 4 COMB LC7_E51 1 " "Info: 4: + IC(2.600 ns) + CELL(2.000 ns) = 33.900 ns; Loc. = LC7_E51; Fanout = 1; COMB Node = 'LessThan0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { LessThan0~16 LessThan0~35 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 35.900 ns LessThan0~19 5 COMB LC8_E51 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 35.900 ns; Loc. = LC8_E51; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~35 LessThan0~19 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 39.100 ns LessThan0~10 6 COMB LC6_E51 8 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 39.100 ns; Loc. = LC6_E51; Fanout = 8; COMB Node = 'LessThan0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~19 LessThan0~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.700 ns) 47.100 ns Mux0~2 7 COMB LC2_E20 1 " "Info: 7: + IC(5.300 ns) + CELL(2.700 ns) = 47.100 ns; Loc. = LC2_E20; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { LessThan0~10 Mux0~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 50.000 ns Mux0~3 8 COMB LC3_E20 1 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 50.000 ns; Loc. = LC3_E20; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux0~2 Mux0~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 56.500 ns Mux0~4 9 COMB LC7_E41 1 " "Info: 9: + IC(3.800 ns) + CELL(2.700 ns) = 56.500 ns; Loc. = LC7_E41; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Mux0~3 Mux0~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 59.700 ns Mux18~0 10 COMB LC8_E41 1 " "Info: 10: + IC(0.500 ns) + CELL(2.700 ns) = 59.700 ns; Loc. = LC8_E41; Fanout = 1; COMB Node = 'Mux18~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux0~4 Mux18~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 62.200 ns d\[7\]~reg0 11 REG LC4_E41 2 " "Info: 11: + IC(0.500 ns) + CELL(2.000 ns) = 62.200 ns; Loc. = LC4_E41; Fanout = 2; REG Node = 'd\[7\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux18~0 d[7]~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.600 ns ( 55.63 % ) " "Info: Total cell delay = 34.600 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.600 ns ( 44.37 % ) " "Info: Total interconnect delay = 27.600 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.200 ns" { s[7] LessThan0~12 LessThan0~16 LessThan0~35 LessThan0~19 LessThan0~10 Mux0~2 Mux0~3 Mux0~4 Mux18~0 d[7]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.200 ns" { s[7] {} s[7]~out {} LessThan0~12 {} LessThan0~16 {} LessThan0~35 {} LessThan0~19 {} LessThan0~10 {} Mux0~2 {} Mux0~3 {} Mux0~4 {} Mux18~0 {} d[7]~reg0 {} } { 0.000ns 0.000ns 9.500ns 4.400ns 2.600ns 0.000ns 0.500ns 5.300ns 0.500ns 3.800ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.000ns 2.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"aluFlag\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 34 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 34; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns d\[7\]~reg0 2 REG LC4_E41 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_E41; Fanout = 2; REG Node = 'd\[7\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { aluFlag d[7]~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag d[7]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} d[7]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.200 ns" { s[7] LessThan0~12 LessThan0~16 LessThan0~35 LessThan0~19 LessThan0~10 Mux0~2 Mux0~3 Mux0~4 Mux18~0 d[7]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.200 ns" { s[7] {} s[7]~out {} LessThan0~12 {} LessThan0~16 {} LessThan0~35 {} LessThan0~19 {} LessThan0~10 {} Mux0~2 {} Mux0~3 {} Mux0~4 {} Mux18~0 {} d[7]~reg0 {} } { 0.000ns 0.000ns 9.500ns 4.400ns 2.600ns 0.000ns 0.500ns 5.300ns 0.500ns 3.800ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.700ns 2.000ns 2.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag d[7]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} d[7]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "aluFlag zero zero~reg0 17.700 ns register " "Info: tco from clock \"aluFlag\" to destination pin \"zero\" through register \"zero~reg0\" is 17.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"aluFlag\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 34 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 34; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns zero~reg0 2 REG LC1_E13 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_E13; Fanout = 1; REG Node = 'zero~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { aluFlag zero~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag zero~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} zero~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.300 ns + Longest register pin " "Info: + Longest register to pin delay is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zero~reg0 1 REG LC1_E13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E13; Fanout = 1; REG Node = 'zero~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zero~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(5.000 ns) 9.300 ns zero 2 PIN PIN_159 0 " "Info: 2: + IC(4.300 ns) + CELL(5.000 ns) = 9.300 ns; Loc. = PIN_159; Fanout = 0; PIN Node = 'zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { zero~reg0 zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 53.76 % ) " "Info: Total cell delay = 5.000 ns ( 53.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 46.24 % ) " "Info: Total interconnect delay = 4.300 ns ( 46.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { zero~reg0 zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { zero~reg0 {} zero {} } { 0.000ns 4.300ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag zero~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} zero~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { zero~reg0 zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { zero~reg0 {} zero {} } { 0.000ns 4.300ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "overflow~reg0 opCode\[0\] aluFlag -4.100 ns register " "Info: th for register \"overflow~reg0\" (data pin = \"opCode\[0\]\", clock pin = \"aluFlag\") is -4.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"aluFlag\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 34 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 34; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns overflow~reg0 2 REG LC5_E3 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_E3; Fanout = 1; REG Node = 'overflow~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { aluFlag overflow~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag overflow~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} overflow~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 PIN PIN_92 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 18; PIN Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(2.700 ns) 12.000 ns Mux34~2 2 COMB LC6_E3 1 " "Info: 2: + IC(6.400 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC6_E3; Fanout = 1; COMB Node = 'Mux34~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { opCode[0] Mux34~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 14.200 ns overflow~reg0 3 REG LC5_E3 1 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 14.200 ns; Loc. = LC5_E3; Fanout = 1; REG Node = 'overflow~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Mux34~2 overflow~reg0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 51.41 % ) " "Info: Total cell delay = 7.300 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 48.59 % ) " "Info: Total interconnect delay = 6.900 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { opCode[0] Mux34~2 overflow~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { opCode[0] {} opCode[0]~out {} Mux34~2 {} overflow~reg0 {} } { 0.000ns 0.000ns 6.400ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { aluFlag overflow~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { aluFlag {} aluFlag~out {} overflow~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { opCode[0] Mux34~2 overflow~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { opCode[0] {} opCode[0]~out {} Mux34~2 {} overflow~reg0 {} } { 0.000ns 0.000ns 6.400ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 14:57:11 2013 " "Info: Processing ended: Wed Dec 18 14:57:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
