# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim . 
# Start time: 15:23:36 on Mar 10,2025
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:23:36 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
open testbench.ucdb
# file13
cls
# invalid command name "cls"
ls
# compile.f
# compile.log
# coverage
# Makefile
# modelsim.ini
# rtl.f
# tb.f
# testbench.log
# testbench.ucdb
# transcript
# vsim.dbg
# vsim.wlf
# work
coverage testbench.ucdb
# unknown or ambiguous subcommand "testbench.ucdb": must be alluserattrs, analyze, attribute, clear, configure, create, edit, exclude, export, goal, import, isucdb, lastsavedfilename, loadtestassoc, open, ranktest, reload, report, save, tags, testnames, unlinked, or weight






















































clear
# [H[2J[3J

l
# ambiguous command name "l": label labelframe langOf lappend lassign lattice_edition layout lconcat lecho left library_image light_green_class_image lindex linsert linux_edition list listbox live_item_image llength lmap load loadTreeClassBindings loadValueClassBindings local log log_diagnostic_msg log_nlview lost_file_image lower lrange lremove lrepeat lreplace lreverse lrmdups lrmdups2 ls lscopecompare lsearch lset lshift lsort lsublist ltTime lteTime luniq
ls
# compile.f
# compile.log
# coverage
# Makefile
# modelsim.ini
# rtl.f
# tb.f
# testbench.log
# testbench.ucdb
# transcript
# vsim.dbg
# vsim.wlf
# work
clean
ls
# compile.f
# compile.log
# coverage
# Makefile
# modelsim.ini
# rtl.f
# tb.f
# testbench.log
# testbench.ucdb
# transcript
# vsim.dbg
# vsim.wlf
# work
open testbench.ucdb
# file14
coverage open testbench.ucdb
# coverage read -dataset testbench testbench.ucdb
# testbench.ucdb opened as coverage dataset "testbench"
