Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Sep 10 13:20:39 2023
| Host         : DESKTOP-8RKC9IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUonBoard_timing_summary_routed.rpt -pb PipelineCPUonBoard_timing_summary_routed.pb -rpx PipelineCPUonBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUonBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1783)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5503)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1783)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNR (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ID_EX/EX_ALUop_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/IntControl/wait1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/IntControl/wait2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/IntControl/wait3_reg/Q (HIGH)

 There are 1645 register/latch pins with no clock driven by root clock pin: getClk/clk_N_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: getDisplayClk/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5503)
---------------------------------------------------
 There are 5503 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.731        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.731        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.002%)  route 3.406ns (58.998%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.003    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.922    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[28]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X48Y72         FDRE (Setup_fdre_C_R)       -0.429    14.733    getDisplayClk/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.002%)  route 3.406ns (58.998%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.003    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.922    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[29]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X48Y72         FDRE (Setup_fdre_C_R)       -0.429    14.733    getDisplayClk/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.002%)  route 3.406ns (58.998%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.003    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.922    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[30]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X48Y72         FDRE (Setup_fdre_C_R)       -0.429    14.733    getDisplayClk/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.002%)  route 3.406ns (58.998%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.003    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499    14.922    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  getDisplayClk/cnt_reg[31]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X48Y72         FDRE (Setup_fdre_C_R)       -0.429    14.733    getDisplayClk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.004%)  route 3.406ns (58.996%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.002    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.924    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[24]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    14.735    getDisplayClk/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.004%)  route 3.406ns (58.996%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.002    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.924    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[25]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    14.735    getDisplayClk/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.004%)  route 3.406ns (58.996%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.002    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.924    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[26]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    14.735    getDisplayClk/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.367ns (41.004%)  route 3.406ns (58.996%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          1.097    11.002    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.924    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  getDisplayClk/cnt_reg[27]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X48Y71         FDRE (Setup_fdre_C_R)       -0.429    14.735    getDisplayClk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.367ns (42.037%)  route 3.264ns (57.963%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.955    10.860    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y70         FDRE                                         r  getDisplayClk/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.925    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  getDisplayClk/cnt_reg[20]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X48Y70         FDRE (Setup_fdre_C_R)       -0.429    14.736    getDisplayClk/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 getDisplayClk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.367ns (42.037%)  route 3.264ns (57.963%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.627     5.230    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  getDisplayClk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  getDisplayClk/cnt_reg[0]/Q
                         net (fo=3, routed)           0.655     6.341    getDisplayClk/cnt_reg[0]
    SLICE_X49Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.921 r  getDisplayClk/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    getDisplayClk/cnt_reg[0]_i_10_n_1
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  getDisplayClk/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.035    getDisplayClk/cnt_reg[0]_i_11_n_1
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  getDisplayClk/cnt_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.149    getDisplayClk/cnt_reg[0]_i_12_n_1
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  getDisplayClk/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.263    getDisplayClk/cnt_reg[0]_i_13_n_1
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  getDisplayClk/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.377    getDisplayClk/cnt_reg[0]_i_14_n_1
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  getDisplayClk/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.491    getDisplayClk/cnt_reg[0]_i_15_n_1
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 f  getDisplayClk/cnt_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.848     8.673    getDisplayClk/cnt_reg[0]_i_16_n_7
    SLICE_X50Y70         LUT6 (Prop_lut6_I4_O)        0.303     8.976 r  getDisplayClk/cnt[0]_i_7/O
                         net (fo=1, routed)           0.806     9.781    getDisplayClk/cnt[0]_i_7_n_1
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.905 r  getDisplayClk/cnt[0]_i_1/O
                         net (fo=33, routed)          0.955    10.860    getDisplayClk/cnt[0]_i_1_n_1
    SLICE_X48Y70         FDRE                                         r  getDisplayClk/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.925    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  getDisplayClk/cnt_reg[21]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X48Y70         FDRE (Setup_fdre_C_R)       -0.429    14.736    getDisplayClk/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  3.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  getClk/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[11]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[8]_i_1__0_n_5
    SLICE_X53Y93         FDRE                                         r  getClk/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  getClk/cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  getClk/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[15]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[12]_i_1__0_n_5
    SLICE_X53Y94         FDRE                                         r  getClk/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  getClk/cnt_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  getClk/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[19]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[16]_i_1__0_n_5
    SLICE_X53Y95         FDRE                                         r  getClk/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  getClk/cnt_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  getClk/cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.743    getClk/cnt_reg[23]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  getClk/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.851    getClk/cnt_reg[20]_i_1__0_n_5
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  getClk/cnt_reg[23]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    getClk/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  getClk/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  getClk/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.744    getClk/cnt_reg[27]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  getClk/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.852    getClk/cnt_reg[24]_i_1__0_n_5
    SLICE_X53Y97         FDRE                                         r  getClk/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  getClk/cnt_reg[27]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105     1.589    getClk/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  getClk/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  getClk/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.744    getClk/cnt_reg[31]
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  getClk/cnt_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.852    getClk/cnt_reg[28]_i_1__0_n_5
    SLICE_X53Y98         FDRE                                         r  getClk/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  getClk/cnt_reg[31]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    getClk/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.482    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  getClk/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  getClk/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.742    getClk/cnt_reg[3]
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  getClk/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.850    getClk/cnt_reg[0]_i_2__0_n_5
    SLICE_X53Y91         FDRE                                         r  getClk/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  getClk/cnt_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.105     1.587    getClk/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 getClk/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.482    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  getClk/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  getClk/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.742    getClk/cnt_reg[7]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  getClk/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.850    getClk/cnt_reg[4]_i_1__0_n_5
    SLICE_X53Y92         FDRE                                         r  getClk/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  getClk/cnt_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    getClk/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 getClk/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getClk/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  getClk/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  getClk/clk_N_reg/Q
                         net (fo=2, routed)           0.175     1.823    getClk/clk_CPU
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  getClk/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     1.868    getClk/clk_N_i_1__0_n_1
    SLICE_X54Y96         FDRE                                         r  getClk/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.999    getClk/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  getClk/clk_N_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.120     1.603    getClk/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 getDisplayClk/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getDisplayClk/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.486    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  getDisplayClk/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  getDisplayClk/clk_N_reg/Q
                         net (fo=4, routed)           0.175     1.826    getDisplayClk/CLK
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.871 r  getDisplayClk/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.871    getDisplayClk/clk_N_i_1_n_1
    SLICE_X42Y59         FDRE                                         r  getDisplayClk/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    getDisplayClk/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  getDisplayClk/clk_N_reg/C
                         clock pessimism             -0.515     1.486    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.606    getDisplayClk/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    getClk/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y91    getClk/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    getClk/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y93    getClk/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    getClk/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    getClk/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    getClk/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    getClk/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    getClk/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y66    getDisplayClk/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y66    getDisplayClk/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y66    getDisplayClk/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y66    getDisplayClk/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    getClk/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    getClk/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    getClk/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    getClk/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    getDisplayClk/cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    getDisplayClk/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    getDisplayClk/cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72    getDisplayClk/cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    getClk/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    getClk/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y91    getClk/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y91    getClk/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    getClk/cnt_reg[10]/C



