Generate a 2state_fsm module.

module state_machine(
  input a,
  input b,
  input clk,
  input rst,
  output reg [3:0] state
);