# Asynchronous-FIFO
 

Verilog code for an asynchronous FIFO with dual-clock domains utilizes dual flip-flops for synchronization, managing data transfer between clocks while addressing metastability issues for reliable operation.

RTL design:
![image](https://github.com/user-attachments/assets/b61268d4-3fc8-4d26-836f-58ce154fa992)

RTL Design Modules:

Memory, 
Read Control, 
Write Control,
Synchronizer, 
Gray code conversion in both directions. 


Simulation:

![image](https://github.com/user-attachments/assets/c49d3992-600d-4ab0-8b43-2933d04397f2)


Data_in -> Data_out table for first few data.

![image](https://github.com/user-attachments/assets/6932de41-0e15-48f8-a439-3c996ccaeed5)

Example for UF_test:

![image](https://github.com/user-attachments/assets/1ca1f66c-d48e-44f4-aae8-11df668a91cc)


