
jpeg:     file format elf32-zip


Disassembly of section .rocode:

02000000 <_boot_address>:
 2000000:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 2000004:	6a 40 00 00 
 2000008:	7b 47 c0 0f 	MOV        $60+PC,uPC
 200000c:	03 43 c0 02 	LJSR       @0x02000058    // 2000058 <_bootloader>
 2000010:	7c 87 c0 00 
 2000014:	02 00 00 58 

02000018 <_after_bootloader>:
 2000018:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 200001c:	6a 40 00 00 
 2000020:	70 c0 40 00 	OR         $16384,CC
 2000024:	0e 00 00 00 	CLR        R1
 2000028:	13 43 c0 09 	MOV        0x02000050,R2  // 2000050 <_argv>
 200002c:	1a 03 20 40 	LDI        0x0204f258,R3  // 204f258 <__env>
 2000030:	1a 40 f2 58 
 2000034:	87 fa fc f8 	JSR        0x02000134     // 2000134 <main>
 2000038:	02 00 01 34 

0200003c <_graceful_kernel_exit>:
 200003c:	87 fa fc f8 	JSR        0x020009ec     // 20009ec <exit>
 2000040:	02 00 09 ec 

02000044 <_hw_shutdown>:
 2000044:	7f c0 03 01 	NEXIT      R1

02000048 <_kernel_is_dead>:
 2000048:	70 c0 00 10 	HALT
 200004c:	78 83 ff f8 	BRA        @0x02000048    // 2000048 <_kernel_is_dead>

02000050 <_argv>:
	...

02000058 <_bootloader>:
 2000058:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 200005c:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2000060:	12 00 00 40 	LDI        0x02000134,R2  // 2000134 <main>
 2000064:	12 40 01 34 
 2000068:	1a 00 00 40 	LDI        0x02000134,R3  // 2000134 <main>
 200006c:	1a 40 01 34 
 2000070:	8f 90 93 98 	MOV        R2,R1          | CMP        R3,R2
 2000074:	78 88 00 14 	BZ         @0x0200008c    // 200008c <_bootloader+0x34>
 2000078:	22 00 02 80 	LDI        0x01400000,R4  // 1400000 <_bkram>
 200007c:	22 40 00 00 
 2000080:	8f 98 a3 90 	MOV        R3,R1          | CMP        R2,R4
 2000084:	78 b8 00 04 	BNC        @0x0200008c    // 200008c <_bootloader+0x34>
 2000088:	78 80 00 2c 	BRA        @0x020000b8    // 20000b8 <_bootloader+0x60>
 200008c:	32 03 20 40 	LDI        0x0204f214,R6  // 204f214 <__malloc_current_mallinfo>
 2000090:	32 40 f2 14 
 2000094:	12 00 00 40 	LDI        0x02000000,R2  // 2000000 <_boot_address>
 2000098:	12 40 00 00 
 200009c:	af b0 a8 90 	MOV        R6,R5          | SUB        R2,R5
 20000a0:	29 c0 00 02 	ASR        $2,R5
 20000a4:	9e 00 a7 90 	CLR        R3             | MOV        R2,R4
 20000a8:	2c 00 00 01 	CMP        $1,R5
 20000ac:	78 b0 00 34 	BGE        @0x020000e4    // 20000e4 <_bootloader+0x8c>
 20000b0:	0b 40 80 00 	MOV        R2,R1
 20000b4:	78 80 00 44 	BRA        @0x020000fc    // 20000fc <_bootloader+0xa4>
 20000b8:	0b 41 00 00 	MOV        R4,R1
 20000bc:	09 03 ff ff 	XOR        $-1,R1
 20000c0:	8a 90 89 7c 	ADD        R2,R1          | AND        $-4,R1
 20000c4:	8a 04 97 98 	ADD        $4,R1          | MOV        R3,R2
 20000c8:	92 88 8f 90 	ADD        R1,R2          | MOV        R2,R1
 20000cc:	13 41 00 00 	MOV        R4,R2
 20000d0:	92 04 a4 98 	ADD        $4,R2          | LW         (R3),R4
 20000d4:	a5 94 9a 04 	SW         R4,$-4(R2)     | ADD        $4,R3
 20000d8:	0c 04 c0 00 	CMP        R3,R1
 20000dc:	78 ab ff f0 	BNZ        @0x020000d0    // 20000d0 <_bootloader+0x78>
 20000e0:	78 83 ff a8 	BRA        @0x0200008c    // 200008c <_bootloader+0x34>
 20000e4:	a2 04 bc 88 	ADD        $4,R4          | LW         (R1),R7
 20000e8:	8a 04 bd a4 	ADD        $4,R1          | SW         R7,$-4(R4)
 20000ec:	9a 01 9b a8 	ADD        $1,R3          | CMP        R5,R3
 20000f0:	78 ab ff f0 	BNZ        @0x020000e4    // 20000e4 <_bootloader+0x8c>
 20000f4:	19 80 00 02 	LSL        $2,R3
 20000f8:	8f 90 8a 98 	MOV        R2,R1          | ADD        R3,R1
 20000fc:	1a 03 20 40 	LDI        0x0204f260,R3  // 204f260 <_bss_image_end>
 2000100:	1a 40 f2 60 
 2000104:	18 05 80 00 	SUB        R6,R3
 2000108:	19 c0 00 02 	ASR        $2,R3
 200010c:	1c 00 00 01 	CMP        $1,R3
 2000110:	78 90 00 14 	BLT        @0x02000128    // 2000128 <_bootloader+0xd0>
 2000114:	16 00 00 00 	CLR        R2
 2000118:	8a 04 a6 00 	ADD        $4,R1          | CLR        R4
 200011c:	a5 8c 92 01 	SW         R4,$-4(R1)     | ADD        $1,R2
 2000120:	14 04 c0 00 	CMP        R3,R2
 2000124:	78 ab ff f0 	BNZ        @0x02000118    // 2000118 <_bootloader+0xc0>
 2000128:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200012c:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 2000130:	7b 40 00 00 	RTN

02000134 <main>:
 2000134:	e8 38 85 18 	SUB        $56,SP         | SW         R0,$24(SP)
 2000138:	ad 1c b5 20 	SW         R5,$28(SP)     | SW         R6,$32(SP)
 200013c:	bd 24 c5 28 	SW         R7,$36(SP)     | SW         R8,$40(SP)
 2000140:	cd 2c d5 30 	SW         R9,$44(SP)     | SW         R10,$48(SP)
 2000144:	5c c7 40 34 	SW         R11,$52(SP)
 2000148:	3a 03 00 40 	LDI        0x0200f1f0,R7  // 200f1f0 <ptrs>
 200014c:	3a 40 f1 f0 
 2000150:	0e 04 00 04 	LDI        $262148,R1
 2000154:	c7 b8 c2 88 	MOV        R7,R8          | ADD        R1,R8
 2000158:	06 00 01 00 	LDI        $256,R0
 200015c:	04 c6 00 00 	SW         R0,(R8)
 2000160:	0e 04 00 08 	LDI        $262152,R1
 2000164:	cf b8 ca 88 	MOV        R7,R9          | ADD        R1,R9
 2000168:	04 c6 40 00 	SW         R0,(R9)
 200016c:	0e 04 00 1c 	LDI        $262172,R1
 2000170:	d7 b8 d2 88 	MOV        R7,R10         | ADD        R1,R10
 2000174:	02 00 02 80 	LDI        0x01401000,R0  // 1401000 <_bkram+0x1000>
 2000178:	02 40 10 00 
 200017c:	04 c6 80 00 	SW         R0,(R10)
 2000180:	0e 04 00 20 	LDI        $262176,R1
 2000184:	df b8 da 88 	MOV        R7,R11         | ADD        R1,R11
 2000188:	02 40 10 04 	LDILO      $4100,R0
 200018c:	04 c6 c0 00 	SW         R0,(R11)
 2000190:	0e 08 00 00 	LDI        $524288,R1
 2000194:	87 fa fc f8 	JSR        0x02000a28     // 2000a28 <malloc>
 2000198:	02 00 0a 28 
 200019c:	af 88 8e 04 	MOV        R1,R5          | LDI        $4,R1
 20001a0:	87 fa fc f8 	JSR        0x02000a28     // 2000a28 <malloc>
 20001a4:	02 00 0a 28 
 20001a8:	2c 00 00 00 	CMP        $0,R5
 20001ac:	78 88 02 04 	BZ         @0x020003b4    // 20003b4 <main+0x280>
 20001b0:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 20001b4:	78 88 02 04 	BZ         @0x020003bc    // 20003bc <main+0x288>
 20001b8:	ad 08 bd 04 	SW         R5,$8(SP)      | SW         R7,$4(SP)
 20001bc:	02 03 00 40 	LDI        0x0200e2d0,R0  // 200e2d0 <__errno+0x2c>
 20001c0:	02 40 e2 d0 
 20001c4:	04 c7 40 00 	SW         R0,(SP)
 20001c8:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 20001cc:	02 00 18 64 
 20001d0:	34 c7 40 04 	SW         R6,$4(SP)
 20001d4:	02 03 00 40 	LDI        0x0200e2f4,R0  // 200e2f4 <__errno+0x50>
 20001d8:	02 40 e2 f4 
 20001dc:	04 c7 40 00 	SW         R0,(SP)
 20001e0:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 20001e4:	02 00 18 64 
 20001e8:	9c c0 8c c8 	LW         (R8),R3        | LW         (R9),R1
 20001ec:	1b 04 40 00 	MPY        R1,R3
 20001f0:	9a 98 9b 01 	ADD        R3,R3          | CMP        $1,R3
 20001f4:	78 b0 00 38 	BGE        @0x02000230    // 2000230 <main+0xfc>
 20001f8:	8c d0 8c 88 	LW         (R10),R1       | LW         (R1),R1
 20001fc:	16 04 00 00 	LDI        $262144,R2
 2000200:	ba 90 8d b8 	ADD        R2,R7          | SW         R1,(R7)
 2000204:	23 41 40 00 	MOV        R5,R4
 2000208:	1a 03 00 40 	LDI        0x0200f1f0,R3  // 200f1f0 <ptrs>
 200020c:	1a 40 f1 f0 
 2000210:	16 00 ff ff 	LDI        $65535,R2
 2000214:	87 fa fc f8 	JSR        0x0200082c     // 200082c <split>
 2000218:	02 00 08 2c 
 200021c:	8c d8 8c 88 	LW         (R11),R1       | LW         (R1),R1
 2000220:	8d b0 8c b8 	SW         R1,(R6)        | LW         (R7),R1
 2000224:	0c 00 00 00 	CMP        $0,R1
 2000228:	78 a8 00 2c 	BNZ        @0x02000258    // 2000258 <main+0x124>
 200022c:	78 80 00 14 	BRA        @0x02000244    // 2000244 <main+0x110>
 2000230:	19 80 00 02 	LSL        $2,R3
 2000234:	96 00 8f a8 	CLR        R2             | MOV        R5,R1
 2000238:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 200023c:	02 00 15 f0 
 2000240:	78 83 ff b4 	BRA        @0x020001f8    // 20001f8 <main+0xc4>
 2000244:	0a 03 00 40 	LDI        0x0200e304,R1  // 200e304 <__errno+0x60>
 2000248:	0a 40 e3 04 
 200024c:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 2000250:	02 00 19 38 
 2000254:	78 80 00 6c 	BRA        @0x020002c4    // 20002c4 <main+0x190>
 2000258:	0c 00 00 01 	CMP        $1,R1
 200025c:	78 a8 00 14 	BNZ        @0x02000274    // 2000274 <main+0x140>
 2000260:	0a 03 00 40 	LDI        0x0200e31c,R1  // 200e31c <__errno+0x78>
 2000264:	0a 40 e3 1c 
 2000268:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 200026c:	02 00 19 38 
 2000270:	78 80 00 50 	BRA        @0x020002c4    // 20002c4 <main+0x190>
 2000274:	0c 00 00 02 	CMP        $2,R1
 2000278:	78 a8 00 14 	BNZ        @0x02000290    // 2000290 <main+0x15c>
 200027c:	0a 03 00 40 	LDI        0x0200e334,R1  // 200e334 <__errno+0x90>
 2000280:	0a 40 e3 34 
 2000284:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 2000288:	02 00 19 38 
 200028c:	78 80 00 34 	BRA        @0x020002c4    // 20002c4 <main+0x190>
 2000290:	0a 03 00 40 	LDI        0x0200e34c,R1  // 200e34c <__errno+0xa8>
 2000294:	0a 40 e3 4c 
 2000298:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 200029c:	02 00 19 38 
 20002a0:	0b 41 40 00 	MOV        R5,R1
 20002a4:	87 fa fc f8 	JSR        0x02000a48     // 2000a48 <free>
 20002a8:	02 00 0a 48 
 20002ac:	0b 41 80 00 	MOV        R6,R1
 20002b0:	87 fa fc f8 	JSR        0x02000a48     // 2000a48 <free>
 20002b4:	02 00 0a 48 
 20002b8:	0e 00 00 01 	LDI        $1,R1
 20002bc:	87 fa fc f8 	JSR        0x020009ec     // 20009ec <exit>
 20002c0:	02 00 09 ec 
 20002c4:	8c b0 8b 00 	LW         (R6),R1        | CMP        $0,R1
 20002c8:	78 a8 00 14 	BNZ        @0x020002e0    // 20002e0 <main+0x1ac>
 20002cc:	0a 03 00 40 	LDI        0x0200e370,R1  // 200e370 <__errno+0xcc>
 20002d0:	0a 40 e3 70 
 20002d4:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 20002d8:	02 00 19 38 
 20002dc:	78 80 00 50 	BRA        @0x02000330    // 2000330 <main+0x1fc>
 20002e0:	0c 00 00 01 	CMP        $1,R1
 20002e4:	78 a8 00 14 	BNZ        @0x020002fc    // 20002fc <main+0x1c8>
 20002e8:	0a 03 00 40 	LDI        0x0200e394,R1  // 200e394 <__errno+0xf0>
 20002ec:	0a 40 e3 94 
 20002f0:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 20002f4:	02 00 19 38 
 20002f8:	78 80 00 34 	BRA        @0x02000330    // 2000330 <main+0x1fc>
 20002fc:	0a 03 00 40 	LDI        0x0200e3ac,R1  // 200e3ac <__errno+0x108>
 2000300:	0a 40 e3 ac 
 2000304:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 2000308:	02 00 19 38 
 200030c:	0b 41 40 00 	MOV        R5,R1
 2000310:	87 fa fc f8 	JSR        0x02000a48     // 2000a48 <free>
 2000314:	02 00 0a 48 
 2000318:	0b 41 80 00 	MOV        R6,R1
 200031c:	87 fa fc f8 	JSR        0x02000a48     // 2000a48 <free>
 2000320:	02 00 0a 48 
 2000324:	0e 00 00 02 	LDI        $2,R1
 2000328:	87 fa fc f8 	JSR        0x020009ec     // 20009ec <exit>
 200032c:	02 00 09 ec 
 2000330:	94 c0 8c c8 	LW         (R8),R2        | LW         (R9),R1
 2000334:	03 40 80 00 	MOV        R2,R0
 2000338:	03 04 40 00 	MPY        R1,R0
 200033c:	0b 40 00 00 	MOV        R0,R1
 2000340:	09 80 00 02 	LSL        $2,R1
 2000344:	bf a8 ba 88 	MOV        R5,R7          | ADD        R1,R7
 2000348:	84 b0 85 14 	LW         (R6),R0        | SW         R0,$20(SP)
 200034c:	b5 10 bd 0c 	SW         R6,$16(SP)     | SW         R7,$12(SP)
 2000350:	ad 08 95 04 	SW         R5,$8(SP)      | SW         R2,$4(SP)
 2000354:	02 03 00 40 	LDI        0x0200e3d8,R0  // 200e3d8 <__errno+0x134>
 2000358:	02 40 e3 d8 
 200035c:	04 c7 40 00 	SW         R0,(SP)
 2000360:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 2000364:	02 00 18 64 
 2000368:	0a 03 00 40 	LDI        0x0200e424,R1  // 200e424 <__errno+0x180>
 200036c:	0a 40 e4 24 
 2000370:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 2000374:	02 00 19 38 
 2000378:	a7 b0 9f b8 	MOV        R6,R4          | MOV        R7,R3
 200037c:	97 a8 8c c0 	MOV        R5,R2          | LW         (R8),R1
 2000380:	87 fa fc f8 	JSR        0x02000680     // 2000680 <lifting>
 2000384:	02 00 06 80 
 2000388:	0a 03 00 40 	LDI        0x0200e438,R1  // 200e438 <__errno+0x194>
 200038c:	0a 40 e4 38 
 2000390:	87 fa fc f8 	JSR        0x02001938     // 2001938 <puts>
 2000394:	02 00 19 38 
 2000398:	1e 03 ff fc 	LDI        $262140,R3
 200039c:	13 41 40 00 	MOV        R5,R2
 20003a0:	0a 03 00 40 	LDI        0x0200f1f0,R1  // 200f1f0 <ptrs>
 20003a4:	0a 40 f1 f0 
 20003a8:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 20003ac:	02 00 14 20 
 20003b0:	78 83 ff fc 	BUSY
 20003b4:	0e 00 00 02 	LDI        $2,R1
 20003b8:	78 80 00 04 	BRA        @0x020003c0    // 20003c0 <main+0x28c>
 20003bc:	0e 00 00 05 	LDI        $5,R1
 20003c0:	84 18 ac 1c 	LW         24(SP),R0      | LW         28(SP),R5
 20003c4:	b4 20 bc 24 	LW         32(SP),R6      | LW         36(SP),R7
 20003c8:	c4 28 cc 2c 	LW         40(SP),R8      | LW         44(SP),R9
 20003cc:	d4 30 dc 34 	LW         48(SP),R10     | LW         52(SP),R11
 20003d0:	ea 38 ff 80 	ADD        $56,SP         | RTN

020003d4 <singlelift>:
 20003d4:	14 00 00 01 	CMP        $1,R2
 20003d8:	78 90 01 38 	BLT        @0x02000514    // 2000514 <singlelift+0x140>
 20003dc:	78 80 01 38 	BRA        @0x02000518    // 2000518 <singlelift+0x144>
 20003e0:	e8 38 ad 18 	SUB        $56,SP         | SW         R5,$24(SP)
 20003e4:	b5 1c bd 20 	SW         R6,$28(SP)     | SW         R7,$32(SP)
 20003e8:	c5 24 cd 28 	SW         R8,$36(SP)     | SW         R9,$40(SP)
 20003ec:	d5 2c dd 30 	SW         R10,$44(SP)    | SW         R11,$48(SP)
 20003f0:	e5 34 b7 90 	SW         R12,$52(SP)    | MOV        R2,R6
 20003f4:	33 04 40 00 	MPY        R1,R6
 20003f8:	2b 41 80 00 	MOV        R6,R5
 20003fc:	29 40 00 1f 	LSR        $31,R5
 2000400:	28 85 80 00 	ADD        R6,R5
 2000404:	29 c0 00 01 	ASR        $1,R5
 2000408:	29 80 00 02 	LSL        $2,R5
 200040c:	ad 14 cf 88 	SW         R5,$20(SP)     | MOV        R1,R9
 2000410:	49 80 00 02 	LSL        $2,R9
 2000414:	0b 40 80 00 	MOV        R2,R1
 2000418:	09 c0 00 01 	ASR        $1,R1
 200041c:	8d 0c e7 a0 	SW         R1,$12(SP)     | MOV        R4,R12
 2000420:	a2 a8 a5 04 	ADD        R5,R4          | SW         R4,$4(SP)
 2000424:	08 83 ff fe 	ADD        $-2,R1
 2000428:	0b 06 40 00 	MPY        R9,R1
 200042c:	df e0 da 88 	MOV        R12,R11        | ADD        R1,R11
 2000430:	dd 08 df 98 	SW         R11,$8(SP)     | MOV        R3,R11
 2000434:	58 80 00 10 	ADD        $16,R11
 2000438:	11 80 00 02 	LSL        $2,R2
 200043c:	8f e0 8a 90 	MOV        R12,R1         | ADD        R2,R1
 2000440:	8d 10 d4 0c 	SW         R1,$16(SP)     | LW         12(SP),R10
 2000444:	50 83 ff ff 	ADD        $-1,R10
 2000448:	af e0 a4 04 	MOV        R12,R5         | LW         4(SP),R4
 200044c:	14 86 ff f0 	LW         -16(R11),R2
 2000450:	1c 86 ff f4 	LW         -12(R11),R3
 2000454:	3c 86 ff f8 	LW         -8(R11),R7
 2000458:	b4 dc 90 98 	LW         -4(R11),R6     | SUB        R3,R2
 200045c:	8f 98 8a b0 	MOV        R3,R1          | ADD        R6,R1
 2000460:	09 c0 00 01 	ASR        $1,R1
 2000464:	b8 88 8f b8 	SUB        R1,R7          | MOV        R7,R1
 2000468:	95 e0 92 b8 	SW         R2,(R12)       | ADD        R7,R2
 200046c:	10 80 00 02 	ADD        $2,R2
 2000470:	11 c0 00 02 	ASR        $2,R2
 2000474:	92 98 95 a0 	ADD        R3,R2          | SW         R2,(R4)
 2000478:	94 0c 93 03 	LW         12(SP),R2      | CMP        $3,R2
 200047c:	78 90 00 50 	BLT        @0x020004d0    // 20004d0 <singlelift+0xfc>
 2000480:	97 d8 c6 01 	MOV        R11,R2         | LDI        $1,R8
 2000484:	5c c7 40 00 	SW         R11,(SP)
 2000488:	aa c8 a2 c8 	ADD        R9,R5          | ADD        R9,R4
 200048c:	3c 84 80 04 	LW         4(R2),R7
 2000490:	9f b8 9a b0 	MOV        R7,R3          | ADD        R6,R3
 2000494:	19 c0 00 01 	ASR        $1,R3
 2000498:	dc 90 d8 98 	LW         (R2),R11       | SUB        R3,R11
 200049c:	9f d8 8d a8 	MOV        R11,R3         | SW         R1,(R5)
 20004a0:	da 88 8f d8 	ADD        R1,R11         | MOV        R11,R1
 20004a4:	08 80 00 02 	ADD        $2,R1
 20004a8:	09 c0 00 02 	ASR        $2,R1
 20004ac:	8a b0 8d a0 	ADD        R6,R1          | SW         R1,(R4)
 20004b0:	92 08 c2 01 	ADD        $8,R2          | ADD        $1,R8
 20004b4:	8f 98 b7 b8 	MOV        R3,R1          | MOV        R7,R6
 20004b8:	44 06 80 00 	CMP        R10,R8
 20004bc:	78 ab ff c8 	BNZ        @0x02000488    // 2000488 <singlelift+0xb4>
 20004c0:	dc 00 ac 08 	LW         (SP),R11       | LW         8(SP),R5
 20004c4:	a7 a8 8c 14 	MOV        R5,R4          | LW         20(SP),R1
 20004c8:	a2 88 94 04 	ADD        R1,R4          | LW         4(SP),R2
 20004cc:	78 80 00 08 	BRA        @0x020004d8    // 20004d8 <singlelift+0x104>
 20004d0:	bf b0 9f 88 	MOV        R6,R7          | MOV        R1,R3
 20004d4:	13 41 00 00 	MOV        R4,R2
 20004d8:	aa c8 9d a8 	ADD        R9,R5          | SW         R3,(R5)
 20004dc:	a2 c8 9a 01 	ADD        R9,R4          | ADD        $1,R3
 20004e0:	19 c0 00 03 	ASR        $3,R3
 20004e4:	9a b8 9d a0 	ADD        R7,R3          | SW         R3,(R4)
 20004e8:	e2 04 92 04 	ADD        $4,R12         | ADD        $4,R2
 20004ec:	95 04 9c 08 	SW         R2,$4(SP)      | LW         8(SP),R3
 20004f0:	9a 04 9d 08 	ADD        $4,R3          | SW         R3,$8(SP)
 20004f4:	da c8 a4 10 	ADD        R9,R11         | LW         16(SP),R4
 20004f8:	24 07 00 00 	CMP        R12,R4
 20004fc:	78 ab ff 48 	BNZ        @0x02000448    // 2000448 <singlelift+0x74>
 2000500:	ac 18 b4 1c 	LW         24(SP),R5      | LW         28(SP),R6
 2000504:	bc 20 c4 24 	LW         32(SP),R7      | LW         36(SP),R8
 2000508:	cc 28 d4 2c 	LW         40(SP),R9      | LW         44(SP),R10
 200050c:	dc 30 e4 34 	LW         48(SP),R11     | LW         52(SP),R12
 2000510:	ea 38 ff 80 	ADD        $56,SP         | RTN
 2000514:	7b 40 00 00 	RTN
 2000518:	78 83 fe c4 	BRA        @0x020003e0    // 20003e0 <singlelift+0xc>

0200051c <ilift>:
 200051c:	14 00 00 01 	CMP        $1,R2
 2000520:	78 90 01 54 	BLT        @0x02000678    // 2000678 <ilift+0x15c>
 2000524:	78 80 01 54 	BRA        @0x0200067c    // 200067c <ilift+0x160>
 2000528:	e8 3c ad 1c 	SUB        $60,SP         | SW         R5,$28(SP)
 200052c:	b5 20 bd 24 	SW         R6,$32(SP)     | SW         R7,$36(SP)
 2000530:	c5 28 cd 2c 	SW         R8,$40(SP)     | SW         R9,$44(SP)
 2000534:	d5 30 dd 34 	SW         R10,$48(SP)    | SW         R11,$52(SP)
 2000538:	e5 38 b7 90 	SW         R12,$56(SP)    | MOV        R2,R6
 200053c:	33 04 40 00 	MPY        R1,R6
 2000540:	2b 41 80 00 	MOV        R6,R5
 2000544:	29 40 00 1f 	LSR        $31,R5
 2000548:	28 85 80 00 	ADD        R6,R5
 200054c:	29 c0 00 01 	ASR        $1,R5
 2000550:	29 80 00 02 	LSL        $2,R5
 2000554:	53 40 40 00 	MOV        R1,R10
 2000558:	51 80 00 02 	LSL        $2,R10
 200055c:	0b 40 80 00 	MOV        R2,R1
 2000560:	09 c0 00 01 	ASR        $1,R1
 2000564:	8d 0c 9d 04 	SW         R1,$12(SP)     | SW         R3,$4(SP)
 2000568:	cf 98 ca d0 	MOV        R3,R9          | ADD        R10,R9
 200056c:	cd 00 8f 98 	SW         R9,(SP)        | MOV        R3,R1
 2000570:	8a a8 8d 08 	ADD        R5,R1          | SW         R1,$8(SP)
 2000574:	63 41 00 00 	MOV        R4,R12
 2000578:	11 80 00 02 	LSL        $2,R2
 200057c:	cf 98 ca 90 	MOV        R3,R9          | ADD        R2,R9
 2000580:	cd 10 8c 0c 	SW         R9,$16(SP)     | LW         12(SP),R1
 2000584:	09 80 00 03 	LSL        $3,R1
 2000588:	0b 40 5f f0 	MOV        $-16+R1,R1
 200058c:	8d 18 8c 0c 	SW         R1,$24(SP)     | LW         12(SP),R1
 2000590:	08 83 ff fe 	ADD        $-2,R1
 2000594:	0b 06 80 00 	MPY        R10,R1
 2000598:	8a a8 88 d0 	ADD        R5,R1          | SUB        R10,R1
 200059c:	8d 14 dc 0c 	SW         R1,$20(SP)     | LW         12(SP),R11
 20005a0:	58 83 ff ff 	ADD        $-1,R11
 20005a4:	9f e0 a4 08 	MOV        R12,R3         | LW         8(SP),R4
 20005a8:	8c 04 ac 88 	LW         4(SP),R1       | LW         (R1),R5
 20005ac:	bc 00 b4 b8 	LW         (SP),R7        | LW         (R7),R6
 20005b0:	8f a8 8a b0 	MOV        R5,R1          | ADD        R6,R1
 20005b4:	08 80 00 02 	ADD        $2,R1
 20005b8:	09 c0 00 02 	ASR        $2,R1
 20005bc:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 20005c0:	aa 90 ad e0 	ADD        R2,R5          | SW         R5,(R12)
 20005c4:	14 c7 00 04 	SW         R2,$4(R12)
 20005c8:	cc 0c af b0 	LW         12(SP),R9      | MOV        R6,R5
 20005cc:	4c 00 00 03 	CMP        $3,R9
 20005d0:	78 90 00 50 	BLT        @0x02000624    // 2000624 <ilift+0x108>
 20005d4:	c7 90 ce 01 	MOV        R2,R8          | LDI        $1,R9
 20005d8:	78 80 00 04 	BRA        @0x020005e0    // 20005e0 <ilift+0xc4>
 20005dc:	43 40 80 00 	MOV        R2,R8
 20005e0:	9a 08 ba d0 	ADD        $8,R3          | ADD        R10,R7
 20005e4:	a2 d0 ac b8 	ADD        R10,R4         | LW         (R7),R5
 20005e8:	8f a8 8a b0 	MOV        R5,R1          | ADD        R6,R1
 20005ec:	08 80 00 02 	ADD        $2,R1
 20005f0:	09 c0 00 02 	ASR        $2,R1
 20005f4:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 20005f8:	8f 90 8a c0 	MOV        R2,R1          | ADD        R8,R1
 20005fc:	09 c0 00 01 	ASR        $1,R1
 2000600:	8a b0 8d 98 	ADD        R6,R1          | SW         R1,(R3)
 2000604:	14 c4 c0 04 	SW         R2,$4(R3)
 2000608:	ca 01 b7 a8 	ADD        $1,R9          | MOV        R5,R6
 200060c:	4c 06 c0 00 	CMP        R11,R9
 2000610:	78 ab ff c8 	BNZ        @0x020005dc    // 20005dc <ilift+0xc0>
 2000614:	9f e0 8c 18 	MOV        R12,R3         | LW         24(SP),R1
 2000618:	9a 88 a4 14 	ADD        R1,R3          | LW         20(SP),R4
 200061c:	94 00 a2 90 	LW         (SP),R2        | ADD        R2,R4
 2000620:	78 80 00 00 	BRA        @0x02000624    // 2000624 <ilift+0x108>
 2000624:	a2 d0 8f a8 	ADD        R10,R4         | MOV        R5,R1
 2000628:	08 80 00 01 	ADD        $1,R1
 200062c:	09 c0 00 03 	ASR        $3,R1
 2000630:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000634:	8f 90 8a c0 	MOV        R2,R1          | ADD        R8,R1
 2000638:	09 c0 00 01 	ASR        $1,R1
 200063c:	08 85 40 00 	ADD        R5,R1
 2000640:	0c c4 c0 08 	SW         R1,$8(R3)
 2000644:	14 c4 c0 0c 	SW         R2,$12(R3)
 2000648:	cc 04 ca 04 	LW         4(SP),R9       | ADD        $4,R9
 200064c:	cd 04 8c 00 	SW         R9,$4(SP)      | LW         (SP),R1
 2000650:	8a 04 8d 00 	ADD        $4,R1          | SW         R1,(SP)
 2000654:	94 08 92 04 	LW         8(SP),R2       | ADD        $4,R2
 2000658:	95 08 e2 d0 	SW         R2,$8(SP)      | ADD        R10,R12
 200065c:	8c 10 8b c8 	LW         16(SP),R1      | CMP        R9,R1
 2000660:	78 ab ff 40 	BNZ        @0x020005a4    // 20005a4 <ilift+0x88>
 2000664:	ac 1c b4 20 	LW         28(SP),R5      | LW         32(SP),R6
 2000668:	bc 24 c4 28 	LW         36(SP),R7      | LW         40(SP),R8
 200066c:	cc 2c d4 30 	LW         44(SP),R9      | LW         48(SP),R10
 2000670:	dc 34 e4 38 	LW         52(SP),R11     | LW         56(SP),R12
 2000674:	ea 3c ff 80 	ADD        $60,SP         | RTN
 2000678:	7b 40 00 00 	RTN
 200067c:	78 83 fe a8 	BRA        @0x02000528    // 2000528 <ilift+0xc>

02000680 <lifting>:
 2000680:	e8 38 85 14 	SUB        $56,SP         | SW         R0,$20(SP)
 2000684:	ad 18 b5 1c 	SW         R5,$24(SP)     | SW         R6,$28(SP)
 2000688:	bd 20 c5 24 	SW         R7,$32(SP)     | SW         R8,$36(SP)
 200068c:	cd 28 d5 2c 	SW         R9,$40(SP)     | SW         R10,$44(SP)
 2000690:	dd 30 e5 34 	SW         R11,$48(SP)    | SW         R12,$52(SP)
 2000694:	b7 88 95 00 	MOV        R1,R6          | SW         R2,(SP)
 2000698:	e7 98 a5 04 	MOV        R3,R12         | SW         R4,$4(SP)
 200069c:	df e8 da 08 	MOV        SP,R11         | ADD        $8,R11
 20006a0:	d7 d8 c7 98 	MOV        R11,R10        | MOV        R3,R8
 20006a4:	bf 90 af 88 	MOV        R2,R7          | MOV        R1,R5
 20006a8:	4e 00 00 01 	LDI        $1,R9
 20006ac:	78 80 00 10 	BRA        @0x020006c0    // 20006c0 <lifting+0x40>
 20006b0:	29 c0 00 01 	ASR        $1,R5
 20006b4:	09 80 00 02 	LSL        $2,R1
 20006b8:	ba 88 c2 88 	ADD        R1,R7          | ADD        R1,R8
 20006bc:	ca 01 d2 04 	ADD        $1,R9          | ADD        $4,R10
 20006c0:	a7 c0 9f b8 	MOV        R8,R4          | MOV        R7,R3
 20006c4:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20006c8:	87 fa fc f8 	JSR        0x020003d4     // 20003d4 <singlelift>
 20006cc:	02 00 03 d4 
 20006d0:	a7 b8 9f c0 	MOV        R7,R4          | MOV        R8,R3
 20006d4:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20006d8:	87 fa fc f8 	JSR        0x020003d4     // 20003d4 <singlelift>
 20006dc:	02 00 03 d4 
 20006e0:	13 41 80 00 	MOV        R6,R2
 20006e4:	13 05 40 00 	MPY        R5,R2
 20006e8:	0b 40 80 00 	MOV        R2,R1
 20006ec:	09 40 00 1f 	LSR        $31,R1
 20006f0:	08 84 80 00 	ADD        R2,R1
 20006f4:	09 c0 00 01 	ASR        $1,R1
 20006f8:	13 41 40 00 	MOV        R5,R2
 20006fc:	11 40 00 1f 	LSR        $31,R2
 2000700:	10 85 40 00 	ADD        R5,R2
 2000704:	11 c0 00 01 	ASR        $1,R2
 2000708:	8a 90 cb 01 	ADD        R2,R1          | CMP        $1,R9
 200070c:	78 88 00 5c 	BZ         @0x0200076c    // 200076c <lifting+0xec>
 2000710:	94 d4 92 88 	LW         -4(R10),R2     | ADD        R1,R2
 2000714:	95 d0 cb 03 	SW         R2,(R10)       | CMP        $3,R9
 2000718:	78 ab ff 94 	BNZ        @0x020006b0    // 20006b0 <lifting+0x30>
 200071c:	94 04 8c 90 	LW         4(SP),R2       | LW         (R2),R1
 2000720:	0c 00 00 00 	CMP        $0,R1
 2000724:	78 88 00 80 	BZ         @0x020007a8    // 20007a8 <lifting+0x128>
 2000728:	78 80 00 88 	BRA        @0x020007b4    // 20007b4 <lifting+0x134>
 200072c:	0c 86 c0 04 	LW         4(R11),R1
 2000730:	09 80 00 02 	LSL        $2,R1
 2000734:	cf c0 ca 88 	MOV        R8,R9          | ADD        R1,R9
 2000738:	d7 e0 d2 88 	MOV        R12,R10        | ADD        R1,R10
 200073c:	a7 d0 9f c8 	MOV        R10,R4         | MOV        R9,R3
 2000740:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000744:	87 fa fc f8 	JSR        0x0200051c     // 200051c <ilift>
 2000748:	02 00 05 1c 
 200074c:	a7 c8 9f d0 	MOV        R9,R4          | MOV        R10,R3
 2000750:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000754:	87 fa fc f8 	JSR        0x0200051c     // 200051c <ilift>
 2000758:	02 00 05 1c 
 200075c:	aa a8 da 7c 	ADD        R5,R5          | ADD        $-4,R11
 2000760:	3c 06 c0 00 	CMP        R11,R7
 2000764:	78 ab ff c4 	BNZ        @0x0200072c    // 200072c <lifting+0xac>
 2000768:	78 80 00 0c 	BRA        @0x02000778    // 2000778 <lifting+0xf8>
 200076c:	0c c6 80 00 	SW         R1,(R10)
 2000770:	29 c0 00 01 	ASR        $1,R5
 2000774:	78 83 ff 3c 	BRA        @0x020006b4    // 20006b4 <lifting+0x34>
 2000778:	a7 e0 9c 00 	MOV        R12,R4         | LW         (SP),R3
 200077c:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000780:	87 fa fc f8 	JSR        0x0200051c     // 200051c <ilift>
 2000784:	02 00 05 1c 
 2000788:	a4 00 9f e0 	LW         (SP),R4        | MOV        R12,R3
 200078c:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000790:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 2000794:	b4 1c bc 20 	LW         28(SP),R6      | LW         32(SP),R7
 2000798:	c4 24 cc 28 	LW         36(SP),R8      | LW         40(SP),R9
 200079c:	d4 2c dc 30 	LW         44(SP),R10     | LW         48(SP),R11
 20007a0:	e4 34 ea 38 	LW         52(SP),R12     | ADD        $56,SP
 20007a4:	78 83 fd 74 	BRA        @0x0200051c    // 200051c <ilift>
 20007a8:	a9 7e bf e8 	AND        $-2,R5         | MOV        SP,R7
 20007ac:	44 87 40 00 	LW         (SP),R8
 20007b0:	78 83 ff 78 	BRA        @0x0200072c    // 200072c <lifting+0xac>
 20007b4:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 20007b8:	b4 1c bc 20 	LW         28(SP),R6      | LW         32(SP),R7
 20007bc:	c4 24 cc 28 	LW         36(SP),R8      | LW         40(SP),R9
 20007c0:	d4 2c dc 30 	LW         44(SP),R10     | LW         48(SP),R11
 20007c4:	e4 34 ea 38 	LW         52(SP),R12     | ADD        $56,SP
 20007c8:	7b 40 00 00 	RTN

020007cc <clrram>:
 20007cc:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 20007d0:	9f 88 8b 01 	MOV        R1,R3          | CMP        $1,R1
 20007d4:	78 90 00 18 	BLT        @0x020007f0    // 20007f0 <clrram+0x24>
 20007d8:	0b 40 80 00 	MOV        R2,R1
 20007dc:	19 80 00 02 	LSL        $2,R3
 20007e0:	96 00 84 00 	CLR        R2             | LW         (SP),R0
 20007e4:	68 80 00 04 	ADD        $4,SP
 20007e8:	7c 87 c0 00 	LJMP       @0x020015f0    // 20015f0 <memset>
 20007ec:	02 00 15 f0 
 20007f0:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 20007f4:	7b 40 00 00 	RTN

020007f8 <out2inpbuf>:
 20007f8:	0c 00 00 01 	CMP        $1,R1
 20007fc:	78 90 00 24 	BLT        @0x02000824    // 2000824 <out2inpbuf+0x2c>
 2000800:	78 80 00 24 	BRA        @0x02000828    // 2000828 <out2inpbuf+0x30>
 2000804:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2000808:	26 00 00 00 	CLR        R4
 200080c:	ac 90 ad 98 	LW         (R2),R5        | SW         R5,(R3)
 2000810:	9a 04 92 04 	ADD        $4,R3          | ADD        $4,R2
 2000814:	a2 01 8b a0 	ADD        $1,R4          | CMP        R4,R1
 2000818:	78 ab ff f0 	BNZ        @0x0200080c    // 200080c <out2inpbuf+0x14>
 200081c:	ac 00 ea 04 	LW         (SP),R5        | ADD        $4,SP
 2000820:	7b 40 00 00 	RTN
 2000824:	7b 40 00 00 	RTN
 2000828:	78 83 ff d8 	BRA        @0x02000804    // 2000804 <out2inpbuf+0xc>

0200082c <split>:
 200082c:	14 00 00 01 	CMP        $1,R2
 2000830:	78 90 01 b0 	BLT        @0x020009e4    // 20009e4 <split+0x1b8>
 2000834:	78 80 01 b0 	BRA        @0x020009e8    // 20009e8 <split+0x1bc>
 2000838:	e8 2c 85 10 	SUB        $44,SP         | SW         R0,$16(SP)
 200083c:	ad 14 b5 18 	SW         R5,$20(SP)     | SW         R6,$24(SP)
 2000840:	bd 1c c5 20 	SW         R7,$28(SP)     | SW         R8,$32(SP)
 2000844:	cd 24 d5 28 	SW         R9,$36(SP)     | SW         R10,$40(SP)
 2000848:	af 88 c7 90 	MOV        R1,R5          | MOV        R2,R8
 200084c:	b7 98 bf a0 	MOV        R3,R6          | MOV        R4,R7
 2000850:	0c 00 00 00 	CMP        $0,R1
 2000854:	78 88 01 20 	BZ         @0x02000978    // 2000978 <split+0x14c>
 2000858:	0c 00 00 02 	CMP        $2,R1
 200085c:	78 88 00 c0 	BZ         @0x02000920    // 2000920 <split+0xf4>
 2000860:	0c 00 00 01 	CMP        $1,R1
 2000864:	78 88 00 58 	BZ         @0x020008c0    // 20008c0 <split+0x94>
 2000868:	2e 00 00 00 	CLR        R5
 200086c:	4a 03 00 40 	LDI        0x0200e2b0,R9  // 200e2b0 <__errno+0xc>
 2000870:	4a 40 e2 b0 
 2000874:	8c b0 96 00 	LW         (R6),R1        | CLR        R2
 2000878:	95 b8 ab 04 	SW         R2,(R7)        | CMP        $4,R5
 200087c:	78 90 00 1c 	BLT        @0x0200089c    // 200089c <split+0x70>
 2000880:	2c 00 ff fd 	CMP        $65533,R5
 2000884:	78 90 00 28 	BLT        @0x020008b0    // 20008b0 <split+0x84>
 2000888:	95 0c 95 08 	SW         R2,$12(SP)     | SW         R2,$8(SP)
 200088c:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 2000890:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 2000894:	02 00 18 64 
 2000898:	78 80 00 14 	BRA        @0x020008b0    // 20008b0 <split+0x84>
 200089c:	95 0c 86 00 	SW         R2,$12(SP)     | CLR        R0
 20008a0:	85 08 8d 04 	SW         R0,$8(SP)      | SW         R1,$4(SP)
 20008a4:	4c c7 40 00 	SW         R9,(SP)
 20008a8:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 20008ac:	02 00 18 64 
 20008b0:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 20008b4:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 20008b8:	78 ab ff b8 	BNZ        @0x02000874    // 2000874 <split+0x48>
 20008bc:	78 80 01 10 	BRA        @0x020009d0    // 20009d0 <split+0x1a4>
 20008c0:	2e 00 00 00 	CLR        R5
 20008c4:	56 07 fc 00 	LDI        $523264,R10
 20008c8:	4a 03 00 40 	LDI        0x0200e2b0,R9  // 200e2b0 <__errno+0xc>
 20008cc:	4a 40 e2 b0 
 20008d0:	8c b0 9f 88 	LW         (R6),R1        | MOV        R1,R3
 20008d4:	99 d0 97 98 	AND        R10,R3         | MOV        R3,R2
 20008d8:	11 c0 00 08 	ASR        $8,R2
 20008dc:	95 b8 ab 04 	SW         R2,(R7)        | CMP        $4,R5
 20008e0:	78 b0 00 14 	BGE        @0x020008f8    // 20008f8 <split+0xcc>
 20008e4:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 20008e8:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 20008ec:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 20008f0:	02 00 18 64 
 20008f4:	78 80 00 18 	BRA        @0x02000910    // 2000910 <split+0xe4>
 20008f8:	2c 00 ff fd 	CMP        $65533,R5
 20008fc:	78 90 00 10 	BLT        @0x02000910    // 2000910 <split+0xe4>
 2000900:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 2000904:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 2000908:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 200090c:	02 00 18 64 
 2000910:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 2000914:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 2000918:	78 ab ff b4 	BNZ        @0x020008d0    // 20008d0 <split+0xa4>
 200091c:	78 80 00 b0 	BRA        @0x020009d0    // 20009d0 <split+0x1a4>
 2000920:	2e 00 00 00 	CLR        R5
 2000924:	4a 03 00 40 	LDI        0x0200e2b0,R9  // 200e2b0 <__errno+0xc>
 2000928:	4a 40 e2 b0 
 200092c:	94 b0 8f 90 	LW         (R6),R2        | MOV        R2,R1
 2000930:	08 40 01 ff 	AND        $511,R1
 2000934:	8d b8 ab 04 	SW         R1,(R7)        | CMP        $4,R5
 2000938:	78 b0 00 14 	BGE        @0x02000950    // 2000950 <split+0x124>
 200093c:	8d 0c 8d 08 	SW         R1,$12(SP)     | SW         R1,$8(SP)
 2000940:	95 04 cd 00 	SW         R2,$4(SP)      | SW         R9,(SP)
 2000944:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 2000948:	02 00 18 64 
 200094c:	78 80 00 18 	BRA        @0x02000968    // 2000968 <split+0x13c>
 2000950:	2c 00 ff fd 	CMP        $65533,R5
 2000954:	78 90 00 10 	BLT        @0x02000968    // 2000968 <split+0x13c>
 2000958:	8d 0c 8d 08 	SW         R1,$12(SP)     | SW         R1,$8(SP)
 200095c:	95 04 cd 00 	SW         R2,$4(SP)      | SW         R9,(SP)
 2000960:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 2000964:	02 00 18 64 
 2000968:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 200096c:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 2000970:	78 ab ff b8 	BNZ        @0x0200092c    // 200092c <split+0x100>
 2000974:	78 80 00 58 	BRA        @0x020009d0    // 20009d0 <split+0x1a4>
 2000978:	52 00 0f f8 	BREV       $4088,R10
 200097c:	4a 03 00 40 	LDI        0x0200e2b0,R9  // 200e2b0 <__errno+0xc>
 2000980:	4a 40 e2 b0 
 2000984:	8c b0 9f 88 	LW         (R6),R1        | MOV        R1,R3
 2000988:	99 d0 97 98 	AND        R10,R3         | MOV        R3,R2
 200098c:	11 c0 00 14 	ASR        $20,R2
 2000990:	95 b8 ab 04 	SW         R2,(R7)        | CMP        $4,R5
 2000994:	78 b0 00 14 	BGE        @0x020009ac    // 20009ac <split+0x180>
 2000998:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 200099c:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 20009a0:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 20009a4:	02 00 18 64 
 20009a8:	78 80 00 18 	BRA        @0x020009c4    // 20009c4 <split+0x198>
 20009ac:	2c 00 ff fd 	CMP        $65533,R5
 20009b0:	78 90 00 10 	BLT        @0x020009c4    // 20009c4 <split+0x198>
 20009b4:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 20009b8:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 20009bc:	87 fa fc f8 	JSR        0x02001864     // 2001864 <printf>
 20009c0:	02 00 18 64 
 20009c4:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 20009c8:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 20009cc:	78 ab ff b4 	BNZ        @0x02000984    // 2000984 <split+0x158>
 20009d0:	84 10 ac 14 	LW         16(SP),R0      | LW         20(SP),R5
 20009d4:	b4 18 bc 1c 	LW         24(SP),R6      | LW         28(SP),R7
 20009d8:	c4 20 cc 24 	LW         32(SP),R8      | LW         36(SP),R9
 20009dc:	d4 28 ea 2c 	LW         40(SP),R10     | ADD        $44,SP
 20009e0:	7b 40 00 00 	RTN
 20009e4:	7b 40 00 00 	RTN
 20009e8:	78 83 fe 4c 	BRA        @0x02000838    // 2000838 <split+0xc>

020009ec <exit>:
 20009ec:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 20009f0:	ad 04 af 88 	SW         R5,$4(SP)      | MOV        R1,R5
 20009f4:	16 00 00 00 	CLR        R2
 20009f8:	87 fa fc f8 	JSR        0x02003dcc     // 2003dcc <__call_exitprocs>
 20009fc:	02 00 3d cc 
 2000a00:	0a 03 00 40 	LDI        0x0200e44c,R1  // 200e44c <_global_impure_ptr>
 2000a04:	0a 40 e4 4c 
 2000a08:	0c 84 40 00 	LW         (R1),R1
 2000a0c:	14 84 40 3c 	LW         60(R1),R2
 2000a10:	14 00 00 00 	CMP        $0,R2
 2000a14:	78 88 00 04 	BZ         @0x02000a1c    // 2000a1c <exit+0x30>
 2000a18:	87 f9 ff 90 	JSR        R2
 2000a1c:	0b 41 40 00 	MOV        R5,R1
 2000a20:	87 fa fc f8 	JSR        0x0200c9dc     // 200c9dc <_exit>
 2000a24:	02 00 c9 dc 

02000a28 <malloc>:
 2000a28:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000a2c:	13 40 40 00 	MOV        R1,R2
 2000a30:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2000a34:	0a 40 e8 34 
 2000a38:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2000a3c:	68 80 00 04 	ADD        $4,SP
 2000a40:	7c 87 c0 00 	LJMP       @0x02000a68    // 2000a68 <_malloc_r>
 2000a44:	02 00 0a 68 

02000a48 <free>:
 2000a48:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000a4c:	13 40 40 00 	MOV        R1,R2
 2000a50:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2000a54:	0a 40 e8 34 
 2000a58:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2000a5c:	68 80 00 04 	ADD        $4,SP
 2000a60:	7c 87 c0 00 	LJMP       @0x02006658    // 2006658 <_free_r>
 2000a64:	02 00 66 58 

02000a68 <_malloc_r>:
 2000a68:	e8 3c 85 18 	SUB        $60,SP         | SW         R0,$24(SP)
 2000a6c:	ad 1c b5 20 	SW         R5,$28(SP)     | SW         R6,$32(SP)
 2000a70:	bd 24 c5 28 	SW         R7,$36(SP)     | SW         R8,$40(SP)
 2000a74:	cd 2c d5 30 	SW         R9,$44(SP)     | SW         R10,$48(SP)
 2000a78:	dd 34 e5 38 	SW         R11,$52(SP)    | SW         R12,$56(SP)
 2000a7c:	e7 88 af 90 	MOV        R1,R12         | MOV        R2,R5
 2000a80:	aa 0b ab 17 	ADD        $11,R5         | CMP        $23,R5
 2000a84:	78 98 09 4c 	BC         @0x020013d4    // 20013d4 <_malloc_r+0x96c>
 2000a88:	a9 78 9f a8 	AND        $-8,R5         | MOV        R5,R3
 2000a8c:	19 40 00 1f 	LSR        $31,R3
 2000a90:	ab 90 96 00 	CMP        R2,R5          | CLR        R2
 2000a94:	12 58 00 01 	LDILO.C    $1,R2
 2000a98:	10 c4 c0 00 	OR         R3,R2
 2000a9c:	78 88 00 0c 	BZ         @0x02000aac    // 2000aac <_malloc_r+0x44>
 2000aa0:	8e 0c 8d e0 	LDI        $12,R1         | SW         R1,(R12)
 2000aa4:	0e 00 00 00 	CLR        R1
 2000aa8:	78 80 09 5c 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 2000aac:	87 fa fc f8 	JSR        0x0200183c     // 200183c <__malloc_lock>
 2000ab0:	02 00 18 3c 
 2000ab4:	2c 00 01 f8 	CMP        $504,R5
 2000ab8:	78 b8 00 70 	BNC        @0x02000b2c    // 2000b2c <_malloc_r+0xc4>
 2000abc:	03 41 40 00 	MOV        R5,R0
 2000ac0:	01 40 00 03 	LSR        $3,R0
 2000ac4:	0b 41 40 08 	MOV        $8+R5,R1
 2000ac8:	42 03 00 40 	LDI        0x0200ec74,R8  // 200ec74 <__malloc_av_>
 2000acc:	42 40 ec 74 
 2000ad0:	97 c0 92 88 	MOV        R8,R2          | ADD        R1,R2
 2000ad4:	0b 40 80 00 	MOV        R2,R1
 2000ad8:	4c 84 80 04 	LW         4(R2),R9
 2000adc:	92 78 cb 90 	ADD        $-8,R2         | CMP        R2,R9
 2000ae0:	78 a8 00 0c 	BNZ        @0x02000af0    // 2000af0 <_malloc_r+0x88>
 2000ae4:	4c 84 40 0c 	LW         12(R1),R9
 2000ae8:	82 02 8b c8 	ADD        $2,R0          | CMP        R9,R1
 2000aec:	78 88 01 ac 	BZ         @0x02000c9c    // 2000c9c <_malloc_r+0x234>
 2000af0:	04 86 40 04 	LW         4(R9),R0
 2000af4:	00 43 ff fc 	AND        $-4,R0
 2000af8:	0c 86 40 0c 	LW         12(R9),R1
 2000afc:	14 86 40 08 	LW         8(R9),R2
 2000b00:	0c c4 80 0c 	SW         R1,$12(R2)
 2000b04:	14 c4 40 08 	SW         R2,$8(R1)
 2000b08:	8f c8 8a 80 	MOV        R9,R1          | ADD        R0,R1
 2000b0c:	04 84 40 04 	LW         4(R1),R0
 2000b10:	00 c0 00 01 	OR         $1,R0
 2000b14:	04 c4 40 04 	SW         R0,$4(R1)
 2000b18:	0b 43 00 00 	MOV        R12,R1
 2000b1c:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2000b20:	02 00 18 40 
 2000b24:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000b28:	78 80 08 dc 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 2000b2c:	03 41 40 00 	MOV        R5,R0
 2000b30:	01 40 00 09 	LSR        $9,R0
 2000b34:	78 88 00 b8 	BZ         @0x02000bf0    // 2000bf0 <_malloc_r+0x188>
 2000b38:	04 00 00 05 	CMP        $5,R0
 2000b3c:	78 b8 00 18 	BNC        @0x02000b58    // 2000b58 <_malloc_r+0xf0>
 2000b40:	03 41 40 00 	MOV        R5,R0
 2000b44:	01 40 00 06 	LSR        $6,R0
 2000b48:	9f 80 9a 38 	MOV        R0,R3          | ADD        $56,R3
 2000b4c:	82 39 8f 80 	ADD        $57,R0         | MOV        R0,R1
 2000b50:	09 80 00 03 	LSL        $3,R1
 2000b54:	78 80 00 ac 	BRA        @0x02000c04    // 2000c04 <_malloc_r+0x19c>
 2000b58:	04 00 00 15 	CMP        $21,R0
 2000b5c:	78 b8 00 18 	BNC        @0x02000b78    // 2000b78 <_malloc_r+0x110>
 2000b60:	1b 40 00 00 	MOV        R0,R3
 2000b64:	18 80 00 5b 	ADD        $91,R3
 2000b68:	00 80 00 5c 	ADD        $92,R0
 2000b6c:	0b 40 00 00 	MOV        R0,R1
 2000b70:	09 80 00 03 	LSL        $3,R1
 2000b74:	78 80 00 8c 	BRA        @0x02000c04    // 2000c04 <_malloc_r+0x19c>
 2000b78:	04 00 00 55 	CMP        $85,R0
 2000b7c:	78 b8 00 20 	BNC        @0x02000ba0    // 2000ba0 <_malloc_r+0x138>
 2000b80:	03 41 40 00 	MOV        R5,R0
 2000b84:	01 40 00 0c 	LSR        $12,R0
 2000b88:	1b 40 00 00 	MOV        R0,R3
 2000b8c:	18 80 00 6e 	ADD        $110,R3
 2000b90:	00 80 00 6f 	ADD        $111,R0
 2000b94:	0b 40 00 00 	MOV        R0,R1
 2000b98:	09 80 00 03 	LSL        $3,R1
 2000b9c:	78 80 00 64 	BRA        @0x02000c04    // 2000c04 <_malloc_r+0x19c>
 2000ba0:	04 00 01 55 	CMP        $341,R0
 2000ba4:	78 b8 00 20 	BNC        @0x02000bc8    // 2000bc8 <_malloc_r+0x160>
 2000ba8:	03 41 40 00 	MOV        R5,R0
 2000bac:	01 40 00 0f 	LSR        $15,R0
 2000bb0:	1b 40 00 00 	MOV        R0,R3
 2000bb4:	18 80 00 77 	ADD        $119,R3
 2000bb8:	00 80 00 78 	ADD        $120,R0
 2000bbc:	0b 40 00 00 	MOV        R0,R1
 2000bc0:	09 80 00 03 	LSL        $3,R1
 2000bc4:	78 80 00 3c 	BRA        @0x02000c04    // 2000c04 <_malloc_r+0x19c>
 2000bc8:	04 00 05 55 	CMP        $1365,R0
 2000bcc:	78 b8 00 2c 	BNC        @0x02000bfc    // 2000bfc <_malloc_r+0x194>
 2000bd0:	03 41 40 00 	MOV        R5,R0
 2000bd4:	01 40 00 12 	LSR        $18,R0
 2000bd8:	1b 40 00 00 	MOV        R0,R3
 2000bdc:	18 80 00 7c 	ADD        $124,R3
 2000be0:	00 80 00 7d 	ADD        $125,R0
 2000be4:	0b 40 00 00 	MOV        R0,R1
 2000be8:	09 80 00 03 	LSL        $3,R1
 2000bec:	78 80 00 14 	BRA        @0x02000c04    // 2000c04 <_malloc_r+0x19c>
 2000bf0:	0e 00 02 00 	LDI        $512,R1
 2000bf4:	86 40 9e 3f 	LDI        $64,R0         | LDI        $63,R3
 2000bf8:	78 80 00 08 	BRA        @0x02000c04    // 2000c04 <_malloc_r+0x19c>
 2000bfc:	0e 00 03 f8 	LDI        $1016,R1
 2000c00:	86 7f 9e 7e 	LDI        $127,R0        | LDI        $126,R3
 2000c04:	42 03 00 40 	LDI        0x0200ec74,R8  // 200ec74 <__malloc_av_>
 2000c08:	42 40 ec 74 
 2000c0c:	a7 c0 a2 88 	MOV        R8,R4          | ADD        R1,R4
 2000c10:	97 a0 92 78 	MOV        R4,R2          | ADD        $-8,R2
 2000c14:	4c 85 00 04 	LW         4(R4),R9
 2000c18:	14 06 40 00 	CMP        R9,R2
 2000c1c:	78 88 00 7c 	BZ         @0x02000c9c    // 2000c9c <_malloc_r+0x234>
 2000c20:	0c 86 40 04 	LW         4(R9),R1
 2000c24:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000c28:	78 b8 00 1c 	BNC        @0x02000c48    // 2000c48 <_malloc_r+0x1e0>
 2000c2c:	78 80 00 60 	BRA        @0x02000c90    // 2000c90 <_malloc_r+0x228>
 2000c30:	0c 86 40 04 	LW         4(R9),R1
 2000c34:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000c38:	78 b8 00 0c 	BNC        @0x02000c48    // 2000c48 <_malloc_r+0x1e0>
 2000c3c:	2c 04 40 00 	CMP        R1,R5
 2000c40:	78 a8 00 4c 	BNZ        @0x02000c90    // 2000c90 <_malloc_r+0x228>
 2000c44:	78 80 00 14 	BRA        @0x02000c5c    // 2000c5c <_malloc_r+0x1f4>
 2000c48:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000c4c:	04 00 00 10 	CMP        $16,R0
 2000c50:	78 98 00 08 	BC         @0x02000c5c    // 2000c5c <_malloc_r+0x1f4>
 2000c54:	03 40 c0 00 	MOV        R3,R0
 2000c58:	78 80 00 40 	BRA        @0x02000c9c    // 2000c9c <_malloc_r+0x234>
 2000c5c:	04 86 40 0c 	LW         12(R9),R0
 2000c60:	14 86 40 08 	LW         8(R9),R2
 2000c64:	04 c4 80 0c 	SW         R0,$12(R2)
 2000c68:	14 c4 00 08 	SW         R2,$8(R0)
 2000c6c:	b7 c8 b2 88 	MOV        R9,R6          | ADD        R1,R6
 2000c70:	04 85 80 04 	LW         4(R6),R0
 2000c74:	00 c0 00 01 	OR         $1,R0
 2000c78:	04 c5 80 04 	SW         R0,$4(R6)
 2000c7c:	0b 43 00 00 	MOV        R12,R1
 2000c80:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2000c84:	02 00 18 40 
 2000c88:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000c8c:	78 80 07 78 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 2000c90:	4c 86 40 0c 	LW         12(R9),R9
 2000c94:	14 06 40 00 	CMP        R9,R2
 2000c98:	78 ab ff 94 	BNZ        @0x02000c30    // 2000c30 <_malloc_r+0x1c8>
 2000c9c:	4c 86 00 10 	LW         16(R8),R9
 2000ca0:	12 03 00 40 	LDI        0x0200ec7c,R2  // 200ec7c <__malloc_av_+0x8>
 2000ca4:	12 40 ec 7c 
 2000ca8:	4c 04 80 00 	CMP        R2,R9
 2000cac:	78 a8 00 08 	BNZ        @0x02000cb8    // 2000cb8 <_malloc_r+0x250>
 2000cb0:	24 86 00 04 	LW         4(R8),R4
 2000cb4:	78 80 01 f8 	BRA        @0x02000eb0    // 2000eb0 <_malloc_r+0x448>
 2000cb8:	0c 86 40 04 	LW         4(R9),R1
 2000cbc:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000cc0:	78 b8 00 14 	BNC        @0x02000cd8    // 2000cd8 <_malloc_r+0x270>
 2000cc4:	14 c6 00 14 	SW         R2,$20(R8)
 2000cc8:	14 c6 00 10 	SW         R2,$16(R8)
 2000ccc:	0c 00 02 00 	CMP        $512,R1
 2000cd0:	78 b8 00 a8 	BNC        @0x02000d7c    // 2000d7c <_malloc_r+0x314>
 2000cd4:	78 80 00 4c 	BRA        @0x02000d24    // 2000d24 <_malloc_r+0x2bc>
 2000cd8:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000cdc:	04 00 00 10 	CMP        $16,R0
 2000ce0:	78 98 06 fc 	BC         @0x020013e0    // 20013e0 <_malloc_r+0x978>
 2000ce4:	9f c8 9a a8 	MOV        R9,R3          | ADD        R5,R3
 2000ce8:	28 c0 00 01 	OR         $1,R5
 2000cec:	2c c6 40 04 	SW         R5,$4(R9)
 2000cf0:	1c c6 00 14 	SW         R3,$20(R8)
 2000cf4:	1c c6 00 10 	SW         R3,$16(R8)
 2000cf8:	14 c4 c0 0c 	SW         R2,$12(R3)
 2000cfc:	14 c4 c0 08 	SW         R2,$8(R3)
 2000d00:	13 40 00 00 	MOV        R0,R2
 2000d04:	10 c0 00 01 	OR         $1,R2
 2000d08:	14 c4 c0 04 	SW         R2,$4(R3)
 2000d0c:	bf c8 ba 88 	MOV        R9,R7          | ADD        R1,R7
 2000d10:	85 b8 8f e0 	SW         R0,(R7)        | MOV        R12,R1
 2000d14:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2000d18:	02 00 18 40 
 2000d1c:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000d20:	78 80 06 e4 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 2000d24:	09 40 00 03 	LSR        $3,R1
 2000d28:	1b 40 40 00 	MOV        R1,R3
 2000d2c:	19 c0 00 02 	ASR        $2,R3
 2000d30:	97 98 92 60 	MOV        R3,R2          | ADD        $-32,R2
 2000d34:	78 90 00 08 	BLT        @0x02000d40    // 2000d40 <_malloc_r+0x2d8>
 2000d38:	16 00 00 00 	CLR        R2
 2000d3c:	78 80 00 08 	BRA        @0x02000d48    // 2000d48 <_malloc_r+0x2e0>
 2000d40:	16 00 00 01 	LDI        $1,R2
 2000d44:	11 84 c0 00 	LSL        R3,R2
 2000d48:	24 86 00 04 	LW         4(R8),R4
 2000d4c:	20 c4 80 00 	OR         R2,R4
 2000d50:	24 c6 00 04 	SW         R4,$4(R8)
 2000d54:	08 80 00 01 	ADD        $1,R1
 2000d58:	09 80 00 03 	LSL        $3,R1
 2000d5c:	97 c0 92 88 	MOV        R8,R2          | ADD        R1,R2
 2000d60:	8f 90 94 90 	MOV        R2,R1          | LW         (R2),R2
 2000d64:	9f 88 9a 78 	MOV        R1,R3          | ADD        $-8,R3
 2000d68:	1c c6 40 0c 	SW         R3,$12(R9)
 2000d6c:	14 c6 40 08 	SW         R2,$8(R9)
 2000d70:	4c c4 40 00 	SW         R9,(R1)
 2000d74:	4c c4 80 0c 	SW         R9,$12(R2)
 2000d78:	78 80 01 34 	BRA        @0x02000eb0    // 2000eb0 <_malloc_r+0x448>
 2000d7c:	13 40 40 00 	MOV        R1,R2
 2000d80:	11 40 00 09 	LSR        $9,R2
 2000d84:	14 00 00 05 	CMP        $5,R2
 2000d88:	78 b8 00 18 	BNC        @0x02000da4    // 2000da4 <_malloc_r+0x33c>
 2000d8c:	13 40 40 00 	MOV        R1,R2
 2000d90:	11 40 00 06 	LSR        $6,R2
 2000d94:	9f 90 9a 38 	MOV        R2,R3          | ADD        $56,R3
 2000d98:	10 80 00 39 	ADD        $57,R2
 2000d9c:	11 80 00 03 	LSL        $3,R2
 2000da0:	78 80 00 90 	BRA        @0x02000e34    // 2000e34 <_malloc_r+0x3cc>
 2000da4:	14 00 00 15 	CMP        $21,R2
 2000da8:	78 b8 00 14 	BNC        @0x02000dc0    // 2000dc0 <_malloc_r+0x358>
 2000dac:	1b 40 80 00 	MOV        R2,R3
 2000db0:	18 80 00 5b 	ADD        $91,R3
 2000db4:	10 80 00 5c 	ADD        $92,R2
 2000db8:	11 80 00 03 	LSL        $3,R2
 2000dbc:	78 80 00 74 	BRA        @0x02000e34    // 2000e34 <_malloc_r+0x3cc>
 2000dc0:	14 00 00 55 	CMP        $85,R2
 2000dc4:	78 b8 00 1c 	BNC        @0x02000de4    // 2000de4 <_malloc_r+0x37c>
 2000dc8:	13 40 40 00 	MOV        R1,R2
 2000dcc:	11 40 00 0c 	LSR        $12,R2
 2000dd0:	1b 40 80 00 	MOV        R2,R3
 2000dd4:	18 80 00 6e 	ADD        $110,R3
 2000dd8:	10 80 00 6f 	ADD        $111,R2
 2000ddc:	11 80 00 03 	LSL        $3,R2
 2000de0:	78 80 00 50 	BRA        @0x02000e34    // 2000e34 <_malloc_r+0x3cc>
 2000de4:	14 00 01 55 	CMP        $341,R2
 2000de8:	78 b8 00 1c 	BNC        @0x02000e08    // 2000e08 <_malloc_r+0x3a0>
 2000dec:	13 40 40 00 	MOV        R1,R2
 2000df0:	11 40 00 0f 	LSR        $15,R2
 2000df4:	1b 40 80 00 	MOV        R2,R3
 2000df8:	18 80 00 77 	ADD        $119,R3
 2000dfc:	10 80 00 78 	ADD        $120,R2
 2000e00:	11 80 00 03 	LSL        $3,R2
 2000e04:	78 80 00 2c 	BRA        @0x02000e34    // 2000e34 <_malloc_r+0x3cc>
 2000e08:	14 00 05 55 	CMP        $1365,R2
 2000e0c:	78 b8 00 1c 	BNC        @0x02000e2c    // 2000e2c <_malloc_r+0x3c4>
 2000e10:	13 40 40 00 	MOV        R1,R2
 2000e14:	11 40 00 12 	LSR        $18,R2
 2000e18:	1b 40 80 00 	MOV        R2,R3
 2000e1c:	18 80 00 7c 	ADD        $124,R3
 2000e20:	10 80 00 7d 	ADD        $125,R2
 2000e24:	11 80 00 03 	LSL        $3,R2
 2000e28:	78 80 00 08 	BRA        @0x02000e34    // 2000e34 <_malloc_r+0x3cc>
 2000e2c:	16 00 03 f8 	LDI        $1016,R2
 2000e30:	1e 00 00 7e 	LDI        $126,R3
 2000e34:	a7 c0 a2 90 	MOV        R8,R4          | ADD        R2,R4
 2000e38:	b7 a0 b2 78 	MOV        R4,R6          | ADD        $-8,R6
 2000e3c:	94 a0 b3 90 	LW         (R4),R2        | CMP        R2,R6
 2000e40:	78 a8 00 40 	BNZ        @0x02000e84    // 2000e84 <_malloc_r+0x41c>
 2000e44:	19 c0 00 02 	ASR        $2,R3
 2000e48:	8f 98 8a 60 	MOV        R3,R1          | ADD        $-32,R1
 2000e4c:	78 90 00 08 	BLT        @0x02000e58    // 2000e58 <_malloc_r+0x3f0>
 2000e50:	0e 00 00 00 	CLR        R1
 2000e54:	78 80 00 08 	BRA        @0x02000e60    // 2000e60 <_malloc_r+0x3f8>
 2000e58:	0e 00 00 01 	LDI        $1,R1
 2000e5c:	09 84 c0 00 	LSL        R3,R1
 2000e60:	24 86 00 04 	LW         4(R8),R4
 2000e64:	20 c4 40 00 	OR         R1,R4
 2000e68:	24 c6 00 04 	SW         R4,$4(R8)
 2000e6c:	8f b0 b7 90 	MOV        R6,R1          | MOV        R2,R6
 2000e70:	78 80 00 2c 	BRA        @0x02000ea0    // 2000ea0 <_malloc_r+0x438>
 2000e74:	14 84 80 08 	LW         8(R2),R2
 2000e78:	34 04 80 00 	CMP        R2,R6
 2000e7c:	78 88 00 18 	BZ         @0x02000e98    // 2000e98 <_malloc_r+0x430>
 2000e80:	78 80 00 00 	BRA        @0x02000e84    // 2000e84 <_malloc_r+0x41c>
 2000e84:	1c 84 80 04 	LW         4(R2),R3
 2000e88:	99 7c 8b 98 	AND        $-4,R3         | CMP        R3,R1
 2000e8c:	78 9b ff e4 	BC         @0x02000e74    // 2000e74 <_malloc_r+0x40c>
 2000e90:	33 40 80 00 	MOV        R2,R6
 2000e94:	78 80 00 00 	BRA        @0x02000e98    // 2000e98 <_malloc_r+0x430>
 2000e98:	0c 85 80 0c 	LW         12(R6),R1
 2000e9c:	24 86 00 04 	LW         4(R8),R4
 2000ea0:	0c c6 40 0c 	SW         R1,$12(R9)
 2000ea4:	34 c6 40 08 	SW         R6,$8(R9)
 2000ea8:	4c c4 40 08 	SW         R9,$8(R1)
 2000eac:	4c c5 80 0c 	SW         R9,$12(R6)
 2000eb0:	13 40 00 00 	MOV        R0,R2
 2000eb4:	11 c0 00 02 	ASR        $2,R2
 2000eb8:	8f 90 8a 60 	MOV        R2,R1          | ADD        $-32,R1
 2000ebc:	78 90 00 10 	BLT        @0x02000ed0    // 2000ed0 <_malloc_r+0x468>
 2000ec0:	96 01 d6 01 	LDI        $1,R2          | LDI        $1,R10
 2000ec4:	51 84 40 00 	LSL        R1,R10
 2000ec8:	5e 00 00 00 	CLR        R11
 2000ecc:	78 80 00 0c 	BRA        @0x02000edc    // 2000edc <_malloc_r+0x474>
 2000ed0:	d6 00 de 00 	CLR        R10            | CLR        R11
 2000ed4:	8e 01 de 01 	LDI        $1,R1          | LDI        $1,R11
 2000ed8:	59 84 80 00 	LSL        R2,R11
 2000edc:	9f a0 96 00 	MOV        R4,R3          | CLR        R2
 2000ee0:	14 06 80 00 	CMP        R10,R2
 2000ee4:	1c 0e c0 00 	CMP.Z      R11,R3
 2000ee8:	78 98 01 fc 	BC         @0x020010e8    // 20010e8 <_malloc_r+0x680>
 2000eec:	b7 d0 bf d8 	MOV        R10,R6         | MOV        R11,R7
 2000ef0:	b9 98 b1 90 	AND        R3,R7          | AND        R2,R6
 2000ef4:	34 00 00 00 	CMP        $0,R6
 2000ef8:	3c 08 00 00 	CMP.Z      $0,R7
 2000efc:	78 a8 00 3c 	BNZ        @0x02000f3c    // 2000f3c <_malloc_r+0x4d4>
 2000f00:	81 7c 82 04 	AND        $-4,R0         | ADD        $4,R0
 2000f04:	58 86 c0 00 	ADD        R11,R11
 2000f08:	50 98 00 01 	ADD.C      $1,R10
 2000f0c:	d2 d0 b7 90 	ADD        R10,R10        | MOV        R2,R6
 2000f10:	bf 98 b9 d8 	MOV        R3,R7          | AND        R11,R7
 2000f14:	b1 d0 b3 00 	AND        R10,R6         | CMP        $0,R6
 2000f18:	3c 08 00 00 	CMP.Z      $0,R7
 2000f1c:	78 a8 00 1c 	BNZ        @0x02000f3c    // 2000f3c <_malloc_r+0x4d4>
 2000f20:	82 04 da d8 	ADD        $4,R0          | ADD        R11,R11
 2000f24:	50 98 00 01 	ADD.C      $1,R10
 2000f28:	d2 d0 b7 90 	ADD        R10,R10        | MOV        R2,R6
 2000f2c:	bf 98 b9 d8 	MOV        R3,R7          | AND        R11,R7
 2000f30:	b1 d0 b3 00 	AND        R10,R6         | CMP        $0,R6
 2000f34:	3c 08 00 00 	CMP.Z      $0,R7
 2000f38:	78 8b ff e4 	BZ         @0x02000f20    // 2000f20 <_malloc_r+0x4b8>
 2000f3c:	0b 40 00 00 	MOV        R0,R1
 2000f40:	09 80 00 03 	LSL        $3,R1
 2000f44:	bf c0 ba 88 	MOV        R8,R7          | ADD        R1,R7
 2000f48:	9f b8 97 80 	MOV        R7,R3          | MOV        R0,R2
 2000f4c:	4c 84 c0 0c 	LW         12(R3),R9
 2000f50:	1c 06 40 00 	CMP        R9,R3
 2000f54:	78 88 00 c8 	BZ         @0x02001020    // 2001020 <_malloc_r+0x5b8>
 2000f58:	0c 86 40 04 	LW         4(R9),R1
 2000f5c:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000f60:	78 b8 00 14 	BNC        @0x02000f78    // 2000f78 <_malloc_r+0x510>
 2000f64:	78 80 00 ac 	BRA        @0x02001014    // 2001014 <_malloc_r+0x5ac>
 2000f68:	0c 86 40 04 	LW         4(R9),R1
 2000f6c:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000f70:	78 98 00 a0 	BC         @0x02001014    // 2001014 <_malloc_r+0x5ac>
 2000f74:	78 80 00 00 	BRA        @0x02000f78    // 2000f78 <_malloc_r+0x510>
 2000f78:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000f7c:	04 00 00 10 	CMP        $16,R0
 2000f80:	78 98 00 58 	BC         @0x02000fdc    // 2000fdc <_malloc_r+0x574>
 2000f84:	97 c8 92 a8 	MOV        R9,R2          | ADD        R5,R2
 2000f88:	28 c0 00 01 	OR         $1,R5
 2000f8c:	2c c6 40 04 	SW         R5,$4(R9)
 2000f90:	1c 86 40 0c 	LW         12(R9),R3
 2000f94:	24 86 40 08 	LW         8(R9),R4
 2000f98:	1c c5 00 0c 	SW         R3,$12(R4)
 2000f9c:	24 c4 c0 08 	SW         R4,$8(R3)
 2000fa0:	14 c6 00 14 	SW         R2,$20(R8)
 2000fa4:	14 c6 00 10 	SW         R2,$16(R8)
 2000fa8:	32 03 00 40 	LDI        0x0200ec7c,R6  // 200ec7c <__malloc_av_+0x8>
 2000fac:	32 40 ec 7c 
 2000fb0:	34 c4 80 0c 	SW         R6,$12(R2)
 2000fb4:	34 c4 80 08 	SW         R6,$8(R2)
 2000fb8:	1b 40 00 00 	MOV        R0,R3
 2000fbc:	18 c0 00 01 	OR         $1,R3
 2000fc0:	1c c4 80 04 	SW         R3,$4(R2)
 2000fc4:	bf c8 ba 88 	MOV        R9,R7          | ADD        R1,R7
 2000fc8:	85 b8 8f e0 	SW         R0,(R7)        | MOV        R12,R1
 2000fcc:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2000fd0:	02 00 18 40 
 2000fd4:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000fd8:	78 80 04 2c 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 2000fdc:	87 c8 82 88 	MOV        R9,R0          | ADD        R1,R0
 2000fe0:	0b 40 00 00 	MOV        R0,R1
 2000fe4:	04 84 00 04 	LW         4(R0),R0
 2000fe8:	00 c0 00 01 	OR         $1,R0
 2000fec:	04 c4 40 04 	SW         R0,$4(R1)
 2000ff0:	04 86 40 0c 	LW         12(R9),R0
 2000ff4:	0c 86 40 08 	LW         8(R9),R1
 2000ff8:	04 c4 40 0c 	SW         R0,$12(R1)
 2000ffc:	0c c4 00 08 	SW         R1,$8(R0)
 2001000:	0b 43 00 00 	MOV        R12,R1
 2001004:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2001008:	02 00 18 40 
 200100c:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2001010:	78 80 03 f4 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 2001014:	4c 86 40 0c 	LW         12(R9),R9
 2001018:	1c 06 40 00 	CMP        R9,R3
 200101c:	78 ab ff 48 	BNZ        @0x02000f68    // 2000f68 <_malloc_r+0x500>
 2001020:	9a 08 92 01 	ADD        $8,R3          | ADD        $1,R2
 2001024:	8f 90 89 03 	MOV        R2,R1          | AND        $3,R1
 2001028:	78 ab ff 20 	BNZ        @0x02000f4c    // 2000f4c <_malloc_r+0x4e4>
 200102c:	8f 80 89 03 	MOV        R0,R1          | AND        $3,R1
 2001030:	78 a8 00 14 	BNZ        @0x02001048    // 2001048 <_malloc_r+0x5e0>
 2001034:	03 42 c0 00 	MOV        R11,R0
 2001038:	01 03 ff ff 	XOR        $-1,R0
 200103c:	20 44 00 00 	AND        R0,R4
 2001040:	24 c6 00 04 	SW         R4,$4(R8)
 2001044:	78 80 00 0c 	BRA        @0x02001054    // 2001054 <_malloc_r+0x5ec>
 2001048:	82 7f 8c b8 	ADD        $-1,R0         | LW         (R7),R1
 200104c:	ba 78 bb 88 	ADD        $-8,R7         | CMP        R1,R7
 2001050:	78 8b ff d8 	BZ         @0x0200102c    // 200102c <_malloc_r+0x5c4>
 2001054:	b7 d0 bf d8 	MOV        R10,R6         | MOV        R11,R7
 2001058:	38 86 c0 00 	ADD        R11,R7
 200105c:	30 98 00 01 	ADD.C      $1,R6
 2001060:	b2 d0 b5 00 	ADD        R10,R6         | SW         R6,(SP)
 2001064:	bd 04 d7 b0 	SW         R7,$4(SP)      | MOV        R6,R10
 2001068:	df b8 a5 14 	MOV        R7,R11         | SW         R4,$20(SP)
 200106c:	be 00 bd 10 	CLR        R7             | SW         R7,$16(SP)
 2001070:	1b 42 80 00 	MOV        R10,R3
 2001074:	18 c6 c0 00 	OR         R11,R3
 2001078:	9b b8 9e 00 	CMP        R7,R3          | CLR        R3
 200107c:	1a 68 00 01 	LDILO.NZ   $1,R3
 2001080:	be 01 84 10 	LDI        $1,R7          | LW         16(SP),R0
 2001084:	8c 14 83 d0 	LW         20(SP),R1      | CMP        R10,R0
 2001088:	78 98 00 08 	BC         @0x02001094    // 2001094 <_malloc_r+0x62c>
 200108c:	0c 0e c0 00 	CMP.Z      R11,R1
 2001090:	78 b8 00 04 	BNC        @0x02001098    // 2001098 <_malloc_r+0x630>
 2001094:	3e 00 00 00 	CLR        R7
 2001098:	18 45 c0 00 	AND        R7,R3
 200109c:	18 40 00 ff 	AND        $255,R3
 20010a0:	78 88 00 44 	BZ         @0x020010e8    // 20010e8 <_malloc_r+0x680>
 20010a4:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 20010a8:	84 10 8c 14 	LW         16(SP),R0      | LW         20(SP),R1
 20010ac:	b9 88 b1 80 	AND        R1,R7          | AND        R0,R6
 20010b0:	87 90 b3 00 	MOV        R2,R0          | CMP        $0,R6
 20010b4:	3c 08 00 00 	CMP.Z      $0,R7
 20010b8:	78 ab fe 80 	BNZ        @0x02000f3c    // 2000f3c <_malloc_r+0x4d4>
 20010bc:	87 90 8f c0 	MOV        R2,R0          | MOV        R8,R1
 20010c0:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 20010c4:	82 04 da d8 	ADD        $4,R0          | ADD        R11,R11
 20010c8:	50 98 00 01 	ADD.C      $1,R10
 20010cc:	d2 d0 97 c0 	ADD        R10,R10        | MOV        R8,R2
 20010d0:	9f c8 99 d8 	MOV        R9,R3          | AND        R11,R3
 20010d4:	91 d0 93 00 	AND        R10,R2         | CMP        $0,R2
 20010d8:	1c 08 00 00 	CMP.Z      $0,R3
 20010dc:	78 8b ff e4 	BZ         @0x020010c4    // 20010c4 <_malloc_r+0x65c>
 20010e0:	43 40 40 00 	MOV        R1,R8
 20010e4:	78 83 fe 54 	BRA        @0x02000f3c    // 2000f3c <_malloc_r+0x4d4>
 20010e8:	4c 86 00 08 	LW         8(R8),R9
 20010ec:	54 86 40 04 	LW         4(R9),R10
 20010f0:	d1 7c bf d0 	AND        $-4,R10        | MOV        R10,R7
 20010f4:	b8 a8 b6 00 	SUB        R5,R7          | CLR        R6
 20010f8:	d3 a8 86 00 	CMP        R5,R10         | CLR        R0
 20010fc:	02 58 00 01 	LDILO.C    $1,R0
 2001100:	8e 01 b3 00 	LDI        $1,R1          | CMP        $0,R6
 2001104:	78 90 00 10 	BLT        @0x02001118    // 2001118 <_malloc_r+0x6b0>
 2001108:	78 a8 00 08 	BNZ        @0x02001114    // 2001114 <_malloc_r+0x6ac>
 200110c:	3c 00 00 0e 	CMP        $14,R7
 2001110:	78 98 00 04 	BC         @0x02001118    // 2001118 <_malloc_r+0x6b0>
 2001114:	0e 00 00 00 	CLR        R1
 2001118:	00 c4 40 00 	OR         R1,R0
 200111c:	00 40 00 ff 	AND        $255,R0
 2001120:	78 88 02 68 	BZ         @0x0200138c    // 200138c <_malloc_r+0x924>
 2001124:	02 03 20 40 	LDI        0x0204f24c,R0  // 204f24c <__malloc_top_pad>
 2001128:	02 40 f2 4c 
 200112c:	04 84 00 04 	LW         4(R0),R0
 2001130:	8f a8 8a 80 	MOV        R5,R1          | ADD        R0,R1
 2001134:	03 40 40 00 	MOV        R1,R0
 2001138:	22 03 00 40 	LDI        0x0200ec68,R4  // 200ec68 <__malloc_sbrk_base>
 200113c:	22 40 ec 68 
 2001140:	8c a0 8b 7f 	LW         (R4),R1        | CMP        $-1,R1
 2001144:	78 a8 00 0c 	BNZ        @0x02001154    // 2001154 <_malloc_r+0x6ec>
 2001148:	82 10 85 10 	ADD        $16,R0         | SW         R0,$16(SP)
 200114c:	13 40 00 00 	MOV        R0,R2
 2001150:	78 80 00 0c 	BRA        @0x02001160    // 2001160 <_malloc_r+0x6f8>
 2001154:	00 80 10 0f 	ADD        $4111,R0
 2001158:	00 43 f0 00 	AND        $-4096,R0
 200115c:	85 10 97 80 	SW         R0,$16(SP)     | MOV        R0,R2
 2001160:	8f e0 a5 08 	MOV        R12,R1         | SW         R4,$8(SP)
 2001164:	87 fa fc f8 	JSR        0x0200c9c4     // 200c9c4 <_sbrk_r>
 2001168:	02 00 c9 c4 
 200116c:	df 88 8b 7f 	MOV        R1,R11         | CMP        $-1,R1
 2001170:	24 87 40 08 	LW         8(SP),R4
 2001174:	78 a8 00 10 	BNZ        @0x02001188    // 2001188 <_malloc_r+0x720>
 2001178:	4c 86 00 08 	LW         8(R8),R9
 200117c:	04 86 40 04 	LW         4(R9),R0
 2001180:	00 43 ff fc 	AND        $-4,R0
 2001184:	78 80 01 bc 	BRA        @0x02001344    // 2001344 <_malloc_r+0x8dc>
 2001188:	8f c8 8a d0 	MOV        R9,R1          | ADD        R10,R1
 200118c:	cb c0 86 00 	CMP        R8,R9          | CLR        R0
 2001190:	02 68 00 01 	LDILO.NZ   $1,R0
 2001194:	db 88 96 00 	CMP        R1,R11         | CLR        R2
 2001198:	12 58 00 01 	LDILO.C    $1,R2
 200119c:	00 44 80 00 	AND        R2,R0
 20011a0:	78 88 00 10 	BZ         @0x020011b4    // 20011b4 <_malloc_r+0x74c>
 20011a4:	4c 86 00 08 	LW         8(R8),R9
 20011a8:	04 86 40 04 	LW         4(R9),R0
 20011ac:	00 43 ff fc 	AND        $-4,R0
 20011b0:	78 80 01 90 	BRA        @0x02001344    // 2001344 <_malloc_r+0x8dc>
 20011b4:	1a 03 20 40 	LDI        0x0204f214,R3  // 204f214 <__malloc_current_mallinfo>
 20011b8:	1a 40 f2 14 
 20011bc:	84 98 94 10 	LW         (R3),R0        | LW         16(SP),R2
 20011c0:	92 80 95 98 	ADD        R0,R2          | SW         R2,(R3)
 20011c4:	0c 06 c0 00 	CMP        R11,R1
 20011c8:	78 a8 00 24 	BNZ        @0x020011f0    // 20011f0 <_malloc_r+0x788>
 20011cc:	03 40 40 00 	MOV        R1,R0
 20011d0:	00 40 0f ff 	AND        $4095,R0
 20011d4:	78 a8 00 18 	BNZ        @0x020011f0    // 20011f0 <_malloc_r+0x788>
 20011d8:	0c 86 00 08 	LW         8(R8),R1
 20011dc:	87 d0 9c 10 	MOV        R10,R0         | LW         16(SP),R3
 20011e0:	00 84 c0 00 	ADD        R3,R0
 20011e4:	00 c0 00 01 	OR         $1,R0
 20011e8:	04 c4 40 04 	SW         R0,$4(R1)
 20011ec:	78 80 00 e4 	BRA        @0x020012d4    // 20012d4 <_malloc_r+0x86c>
 20011f0:	84 a0 83 7f 	LW         (R4),R0        | CMP        $-1,R0
 20011f4:	78 a8 00 08 	BNZ        @0x02001200    // 2001200 <_malloc_r+0x798>
 20011f8:	5c c5 00 00 	SW         R11,(R4)
 20011fc:	78 80 00 08 	BRA        @0x02001208    // 2001208 <_malloc_r+0x7a0>
 2001200:	87 d8 80 88 	MOV        R11,R0         | SUB        R1,R0
 2001204:	82 90 85 98 	ADD        R2,R0          | SW         R0,(R3)
 2001208:	87 d8 81 07 	MOV        R11,R0         | AND        $7,R0
 200120c:	78 88 00 14 	BZ         @0x02001224    // 2001224 <_malloc_r+0x7bc>
 2001210:	58 04 00 00 	SUB        R0,R11
 2001214:	5b 42 c0 08 	MOV        $8+R11,R11
 2001218:	16 00 10 08 	LDI        $4104,R2
 200121c:	10 04 00 00 	SUB        R0,R2
 2001220:	78 80 00 04 	BRA        @0x02001228    // 2001228 <_malloc_r+0x7c0>
 2001224:	16 00 10 00 	LDI        $4096,R2
 2001228:	87 d8 a4 10 	MOV        R11,R0         | LW         16(SP),R4
 200122c:	00 85 00 00 	ADD        R4,R0
 2001230:	00 40 0f ff 	AND        $4095,R0
 2001234:	a7 90 a0 80 	MOV        R2,R4          | SUB        R0,R4
 2001238:	97 a0 8f e0 	MOV        R4,R2          | MOV        R12,R1
 200123c:	9d 0c a5 08 	SW         R3,$12(SP)     | SW         R4,$8(SP)
 2001240:	87 fa fc f8 	JSR        0x0200c9c4     // 200c9c4 <_sbrk_r>
 2001244:	02 00 c9 c4 
 2001248:	8b 7f 9c 0c 	CMP        $-1,R1         | LW         12(SP),R3
 200124c:	24 87 40 08 	LW         8(SP),R4
 2001250:	78 88 00 10 	BZ         @0x02001264    // 2001264 <_malloc_r+0x7fc>
 2001254:	87 88 80 d8 	MOV        R1,R0          | SUB        R11,R0
 2001258:	00 85 00 00 	ADD        R4,R0
 200125c:	00 c0 00 01 	OR         $1,R0
 2001260:	78 80 00 04 	BRA        @0x02001268    // 2001268 <_malloc_r+0x800>
 2001264:	86 01 a6 00 	LDI        $1,R0          | CLR        R4
 2001268:	8c 98 97 a0 	LW         (R3),R1        | MOV        R4,R2
 200126c:	92 88 95 98 	ADD        R1,R2          | SW         R2,(R3)
 2001270:	5c c6 00 08 	SW         R11,$8(R8)
 2001274:	04 c6 c0 04 	SW         R0,$4(R11)
 2001278:	4c 06 00 00 	CMP        R8,R9
 200127c:	78 88 00 54 	BZ         @0x020012d4    // 20012d4 <_malloc_r+0x86c>
 2001280:	54 00 00 10 	CMP        $16,R10
 2001284:	78 b8 00 0c 	BNC        @0x02001294    // 2001294 <_malloc_r+0x82c>
 2001288:	36 00 00 01 	LDI        $1,R6
 200128c:	34 c6 c0 04 	SW         R6,$4(R11)
 2001290:	78 80 00 e4 	BRA        @0x02001378    // 2001378 <_malloc_r+0x910>
 2001294:	d2 74 d1 78 	ADD        $-12,R10       | AND        $-8,R10
 2001298:	04 86 40 04 	LW         4(R9),R0
 200129c:	00 40 00 01 	AND        $1,R0
 20012a0:	00 c6 80 00 	OR         R10,R0
 20012a4:	04 c6 40 04 	SW         R0,$4(R9)
 20012a8:	87 c8 82 d0 	MOV        R9,R0          | ADD        R10,R0
 20012ac:	0e 00 00 05 	LDI        $5,R1
 20012b0:	0c c4 00 04 	SW         R1,$4(R0)
 20012b4:	0c c4 00 08 	SW         R1,$8(R0)
 20012b8:	54 00 00 10 	CMP        $16,R10
 20012bc:	78 98 00 14 	BC         @0x020012d4    // 20012d4 <_malloc_r+0x86c>
 20012c0:	97 c8 92 08 	MOV        R9,R2          | ADD        $8,R2
 20012c4:	8f e0 9d 0c 	MOV        R12,R1         | SW         R3,$12(SP)
 20012c8:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 20012cc:	02 00 66 58 
 20012d0:	9c 0c 94 98 	LW         12(SP),R3      | LW         (R3),R2
 20012d4:	8f 90 87 90 	MOV        R2,R1          | MOV        R2,R0
 20012d8:	01 c0 00 1f 	ASR        $31,R0
 20012dc:	22 03 20 40 	LDI        0x0204f244,R4  // 204f244 <__malloc_max_sbrked_mem>
 20012e0:	22 40 f2 44 
 20012e4:	14 85 00 00 	LW         (R4),R2
 20012e8:	1c 85 00 04 	LW         4(R4),R3
 20012ec:	14 04 00 00 	CMP        R0,R2
 20012f0:	78 98 00 08 	BC         @0x020012fc    // 20012fc <_malloc_r+0x894>
 20012f4:	1c 0c 40 00 	CMP.Z      R1,R3
 20012f8:	78 b8 00 08 	BNC        @0x02001304    // 2001304 <_malloc_r+0x89c>
 20012fc:	04 c5 00 00 	SW         R0,(R4)
 2001300:	0c c5 00 04 	SW         R1,$4(R4)
 2001304:	22 03 20 40 	LDI        0x0204f23c,R4  // 204f23c <__malloc_max_total_mem>
 2001308:	22 40 f2 3c 
 200130c:	14 85 00 00 	LW         (R4),R2
 2001310:	1c 85 00 04 	LW         4(R4),R3
 2001314:	14 04 00 00 	CMP        R0,R2
 2001318:	1c 0c 40 00 	CMP.Z      R1,R3
 200131c:	78 98 00 10 	BC         @0x02001330    // 2001330 <_malloc_r+0x8c8>
 2001320:	4c 86 00 08 	LW         8(R8),R9
 2001324:	04 86 40 04 	LW         4(R9),R0
 2001328:	00 43 ff fc 	AND        $-4,R0
 200132c:	78 80 00 14 	BRA        @0x02001344    // 2001344 <_malloc_r+0x8dc>
 2001330:	04 c5 00 00 	SW         R0,(R4)
 2001334:	0c c5 00 04 	SW         R1,$4(R4)
 2001338:	4c 86 00 08 	LW         8(R8),R9
 200133c:	04 86 40 04 	LW         4(R9),R0
 2001340:	00 43 ff fc 	AND        $-4,R0
 2001344:	bf 80 b8 a8 	MOV        R0,R7          | SUB        R5,R7
 2001348:	b6 00 8e 01 	CLR        R6             | LDI        $1,R1
 200134c:	34 00 00 00 	CMP        $0,R6
 2001350:	78 90 00 10 	BLT        @0x02001364    // 2001364 <_malloc_r+0x8fc>
 2001354:	78 a8 00 08 	BNZ        @0x02001360    // 2001360 <_malloc_r+0x8f8>
 2001358:	3c 00 00 0e 	CMP        $14,R7
 200135c:	78 98 00 04 	BC         @0x02001364    // 2001364 <_malloc_r+0x8fc>
 2001360:	0e 00 00 00 	CLR        R1
 2001364:	83 a8 86 00 	CMP        R5,R0          | CLR        R0
 2001368:	02 58 00 01 	LDILO.C    $1,R0
 200136c:	00 c4 40 00 	OR         R1,R0
 2001370:	00 40 00 ff 	AND        $255,R0
 2001374:	78 88 00 14 	BZ         @0x0200138c    // 200138c <_malloc_r+0x924>
 2001378:	0b 43 00 00 	MOV        R12,R1
 200137c:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2001380:	02 00 18 40 
 2001384:	0e 00 00 00 	CLR        R1
 2001388:	78 80 00 7c 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 200138c:	03 41 40 00 	MOV        R5,R0
 2001390:	00 c0 00 01 	OR         $1,R0
 2001394:	04 c6 40 04 	SW         R0,$4(R9)
 2001398:	87 c8 82 a8 	MOV        R9,R0          | ADD        R5,R0
 200139c:	04 c6 00 08 	SW         R0,$8(R8)
 20013a0:	0b 41 c0 00 	MOV        R7,R1
 20013a4:	08 c0 00 01 	OR         $1,R1
 20013a8:	0c c4 00 04 	SW         R1,$4(R0)
 20013ac:	0b 43 00 00 	MOV        R12,R1
 20013b0:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 20013b4:	02 00 18 40 
 20013b8:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 20013bc:	78 80 00 48 	BRA        @0x02001408    // 2001408 <_malloc_r+0x9a0>
 20013c0:	87 fa fc f8 	JSR        0x0200183c     // 200183c <__malloc_lock>
 20013c4:	02 00 18 3c 
 20013c8:	8e 18 86 02 	LDI        $24,R1         | LDI        $2,R0
 20013cc:	2e 00 00 10 	LDI        $16,R5
 20013d0:	78 83 f6 f4 	BRA        @0x02000ac8    // 2000ac8 <_malloc_r+0x60>
 20013d4:	14 00 00 11 	CMP        $17,R2
 20013d8:	78 9b ff e4 	BC         @0x020013c0    // 20013c0 <_malloc_r+0x958>
 20013dc:	78 83 f6 c0 	BRA        @0x02000aa0    // 2000aa0 <_malloc_r+0x38>
 20013e0:	14 c6 00 14 	SW         R2,$20(R8)
 20013e4:	14 c6 00 10 	SW         R2,$16(R8)
 20013e8:	97 c8 92 88 	MOV        R9,R2          | ADD        R1,R2
 20013ec:	04 84 80 04 	LW         4(R2),R0
 20013f0:	00 c0 00 01 	OR         $1,R0
 20013f4:	04 c4 80 04 	SW         R0,$4(R2)
 20013f8:	0b 43 00 00 	MOV        R12,R1
 20013fc:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2001400:	02 00 18 40 
 2001404:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2001408:	84 18 ac 1c 	LW         24(SP),R0      | LW         28(SP),R5
 200140c:	b4 20 bc 24 	LW         32(SP),R6      | LW         36(SP),R7
 2001410:	c4 28 cc 2c 	LW         40(SP),R8      | LW         44(SP),R9
 2001414:	d4 30 dc 34 	LW         48(SP),R10     | LW         52(SP),R11
 2001418:	e4 38 ea 3c 	LW         56(SP),R12     | ADD        $60,SP
 200141c:	7b 40 00 00 	RTN

02001420 <memcpy>:
 2001420:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 2001424:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2001428:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200142c:	d5 14 9b 20 	SW         R10,$20(SP)    | CMP        $32,R3
 2001430:	78 b8 00 10 	BNC        @0x02001444    // 2001444 <memcpy+0x24>
 2001434:	af 98 aa 7f 	MOV        R3,R5          | ADD        $-1,R5
 2001438:	1c 00 00 00 	CMP        $0,R3
 200143c:	78 a8 00 d4 	BNZ        @0x02001514    // 2001514 <memcpy+0xf4>
 2001440:	78 80 01 9c 	BRA        @0x020015e0    // 20015e0 <memcpy+0x1c0>
 2001444:	23 40 80 00 	MOV        R2,R4
 2001448:	20 c4 40 00 	OR         R1,R4
 200144c:	20 40 00 07 	AND        $7,R4
 2001450:	78 a8 01 7c 	BNZ        @0x020015d0    // 20015d0 <memcpy+0x1b0>
 2001454:	af 90 a7 88 	MOV        R2,R5          | MOV        R1,R4
 2001458:	33 40 c0 00 	MOV        R3,R6
 200145c:	3c 85 40 00 	LW         (R5),R7
 2001460:	44 85 40 04 	LW         4(R5),R8
 2001464:	3c c5 00 00 	SW         R7,(R4)
 2001468:	44 c5 00 04 	SW         R8,$4(R4)
 200146c:	3c 85 40 08 	LW         8(R5),R7
 2001470:	44 85 40 0c 	LW         12(R5),R8
 2001474:	3c c5 00 08 	SW         R7,$8(R4)
 2001478:	44 c5 00 0c 	SW         R8,$12(R4)
 200147c:	3c 85 40 10 	LW         16(R5),R7
 2001480:	44 85 40 14 	LW         20(R5),R8
 2001484:	3c c5 00 10 	SW         R7,$16(R4)
 2001488:	44 c5 00 14 	SW         R8,$20(R4)
 200148c:	a2 20 aa 20 	ADD        $32,R4         | ADD        $32,R5
 2001490:	3c 85 7f f8 	LW         -8(R5),R7
 2001494:	44 85 7f fc 	LW         -4(R5),R8
 2001498:	3c c5 3f f8 	SW         R7,$-8(R4)
 200149c:	c5 a4 b2 60 	SW         R8,$-4(R4)     | ADD        $-32,R6
 20014a0:	34 00 00 20 	CMP        $32,R6
 20014a4:	78 bb ff b4 	BNC        @0x0200145c    // 200145c <memcpy+0x3c>
 20014a8:	af 98 aa 60 	MOV        R3,R5          | ADD        $-32,R5
 20014ac:	a9 60 aa 20 	AND        $-32,R5        | ADD        $32,R5
 20014b0:	a7 88 a2 a8 	MOV        R1,R4          | ADD        R5,R4
 20014b4:	92 a8 af 98 	ADD        R5,R2          | MOV        R3,R5
 20014b8:	a9 1f ab 08 	AND        $31,R5         | CMP        $8,R5
 20014bc:	78 98 01 18 	BC         @0x020015d8    // 20015d8 <memcpy+0x1b8>
 20014c0:	34 84 80 00 	LW         (R2),R6
 20014c4:	3c 84 80 04 	LW         4(R2),R7
 20014c8:	34 c5 00 00 	SW         R6,(R4)
 20014cc:	3c c5 00 04 	SW         R7,$4(R4)
 20014d0:	b7 a8 b2 78 	MOV        R5,R6          | ADD        $-8,R6
 20014d4:	34 00 00 08 	CMP        $8,R6
 20014d8:	78 98 00 28 	BC         @0x02001504    // 2001504 <memcpy+0xe4>
 20014dc:	3c 84 80 08 	LW         8(R2),R7
 20014e0:	44 84 80 0c 	LW         12(R2),R8
 20014e4:	3c c5 00 08 	SW         R7,$8(R4)
 20014e8:	44 c5 00 0c 	SW         R8,$12(R4)
 20014ec:	aa 70 ab 08 	ADD        $-16,R5        | CMP        $8,R5
 20014f0:	78 98 00 10 	BC         @0x02001504    // 2001504 <memcpy+0xe4>
 20014f4:	3c 84 80 10 	LW         16(R2),R7
 20014f8:	44 84 80 14 	LW         20(R2),R8
 20014fc:	3c c5 00 10 	SW         R7,$16(R4)
 2001500:	44 c5 00 14 	SW         R8,$20(R4)
 2001504:	b1 78 b2 08 	AND        $-8,R6         | ADD        $8,R6
 2001508:	af 98 a9 07 	MOV        R3,R5          | AND        $7,R5
 200150c:	92 b0 a2 b0 	ADD        R6,R2          | ADD        R6,R4
 2001510:	78 80 00 c4 	BRA        @0x020015d8    // 20015d8 <memcpy+0x1b8>
 2001514:	23 40 40 00 	MOV        R1,R4
 2001518:	20 c4 80 00 	OR         R2,R4
 200151c:	a1 03 a6 00 	AND        $3,R4          | CLR        R4
 2001520:	22 48 00 01 	LDILO.Z    $1,R4
 2001524:	9b 09 b6 00 	CMP        $9,R3          | CLR        R6
 2001528:	32 78 00 01 	LDILO.NC   $1,R6
 200152c:	20 45 80 00 	AND        R6,R4
 2001530:	78 88 00 7c 	BZ         @0x020015b0    // 20015b0 <memcpy+0x190>
 2001534:	a7 98 a2 7c 	MOV        R3,R4          | ADD        $-4,R4
 2001538:	21 40 00 02 	LSR        $2,R4
 200153c:	a2 01 cf a0 	ADD        $1,R4          | MOV        R4,R9
 2001540:	49 80 00 02 	LSL        $2,R9
 2001544:	2c 00 00 03 	CMP        $3,R5
 2001548:	78 98 00 3c 	BC         @0x02001588    // 2001588 <memcpy+0x168>
 200154c:	c7 90 bf 88 	MOV        R2,R8          | MOV        R1,R7
 2001550:	36 00 00 00 	CLR        R6
 2001554:	d4 c0 d5 b8 	LW         (R8),R10       | SW         R10,(R7)
 2001558:	b2 01 c2 04 	ADD        $1,R6          | ADD        $4,R8
 200155c:	ba 04 b3 a0 	ADD        $4,R7          | CMP        R4,R6
 2001560:	78 9b ff f0 	BC         @0x02001554    // 2001554 <memcpy+0x134>
 2001564:	78 80 00 0c 	BRA        @0x02001574    // 2001574 <memcpy+0x154>
 2001568:	15 84 80 02 	LB         2(R2),R2
 200156c:	15 c5 00 02 	SB         R2,$2(R4)
 2001570:	78 80 00 6c 	BRA        @0x020015e0    // 20015e0 <memcpy+0x1c0>
 2001574:	a7 88 a2 c8 	MOV        R1,R4          | ADD        R9,R4
 2001578:	92 c8 a8 c8 	ADD        R9,R2          | SUB        R9,R5
 200157c:	1c 06 40 00 	CMP        R9,R3
 2001580:	78 a8 00 08 	BNZ        @0x0200158c    // 200158c <memcpy+0x16c>
 2001584:	78 80 00 58 	BRA        @0x020015e0    // 20015e0 <memcpy+0x1c0>
 2001588:	23 40 40 00 	MOV        R1,R4
 200158c:	1d 84 80 00 	LB         (R2),R3
 2001590:	1d c5 00 00 	SB         R3,(R4)
 2001594:	2c 00 00 00 	CMP        $0,R5
 2001598:	78 88 00 44 	BZ         @0x020015e0    // 20015e0 <memcpy+0x1c0>
 200159c:	35 84 80 01 	LB         1(R2),R6
 20015a0:	35 c5 00 01 	SB         R6,$1(R4)
 20015a4:	2c 00 00 01 	CMP        $1,R5
 20015a8:	78 ab ff bc 	BNZ        @0x02001568    // 2001568 <memcpy+0x148>
 20015ac:	78 80 00 30 	BRA        @0x020015e0    // 20015e0 <memcpy+0x1c0>
 20015b0:	a7 88 af 98 	MOV        R1,R4          | MOV        R3,R5
 20015b4:	9f a0 9a a8 	MOV        R4,R3          | ADD        R5,R3
 20015b8:	a2 01 92 01 	ADD        $1,R4          | ADD        $1,R2
 20015bc:	3d 84 bf ff 	LB         -1(R2),R7
 20015c0:	3d c5 3f ff 	SB         R7,$-1(R4)
 20015c4:	24 04 c0 00 	CMP        R3,R4
 20015c8:	78 ab ff ec 	BNZ        @0x020015b8    // 20015b8 <memcpy+0x198>
 20015cc:	78 80 00 10 	BRA        @0x020015e0    // 20015e0 <memcpy+0x1c0>
 20015d0:	af 98 aa 7f 	MOV        R3,R5          | ADD        $-1,R5
 20015d4:	78 83 ff 3c 	BRA        @0x02001514    // 2001514 <memcpy+0xf4>
 20015d8:	2c 00 00 00 	CMP        $0,R5
 20015dc:	78 ab ff d4 	BNZ        @0x020015b4    // 20015b4 <memcpy+0x194>
 20015e0:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 20015e4:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 20015e8:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 20015ec:	ea 18 ff 80 	ADD        $24,SP         | RTN

020015f0 <memset>:
 20015f0:	e8 20 ad 00 	SUB        $32,SP         | SW         R5,(SP)
 20015f4:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20015f8:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 20015fc:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2001600:	e5 1c a7 88 	SW         R12,$28(SP)    | MOV        R1,R4
 2001604:	20 40 00 07 	AND        $7,R4
 2001608:	78 88 00 38 	BZ         @0x02001644    // 2001644 <memset+0x54>
 200160c:	af 98 aa 7f 	MOV        R3,R5          | ADD        $-1,R5
 2001610:	1c 00 00 00 	CMP        $0,R3
 2001614:	78 88 02 10 	BZ         @0x02001828    // 2001828 <memset+0x238>
 2001618:	33 40 80 00 	MOV        R2,R6
 200161c:	30 40 00 ff 	AND        $255,R6
 2001620:	23 40 40 00 	MOV        R1,R4
 2001624:	78 80 00 08 	BRA        @0x02001630    // 2001630 <memset+0x40>
 2001628:	aa 7f ab 7f 	ADD        $-1,R5         | CMP        $-1,R5
 200162c:	78 88 01 f8 	BZ         @0x02001828    // 2001828 <memset+0x238>
 2001630:	20 80 00 01 	ADD        $1,R4
 2001634:	35 c5 3f ff 	SB         R6,$-1(R4)
 2001638:	9f a0 99 07 	MOV        R4,R3          | AND        $7,R3
 200163c:	78 ab ff e8 	BNZ        @0x02001628    // 2001628 <memset+0x38>
 2001640:	78 80 00 04 	BRA        @0x02001648    // 2001648 <memset+0x58>
 2001644:	a7 88 af 98 	MOV        R1,R4          | MOV        R3,R5
 2001648:	2c 00 00 08 	CMP        $8,R5
 200164c:	78 98 00 b4 	BC         @0x02001704    // 2001704 <memset+0x114>
 2001650:	1b 40 80 00 	MOV        R2,R3
 2001654:	18 40 00 ff 	AND        $255,R3
 2001658:	33 40 c0 00 	MOV        R3,R6
 200165c:	31 80 00 08 	LSL        $8,R6
 2001660:	5b 41 80 00 	MOV        R6,R11
 2001664:	58 c4 c0 00 	OR         R3,R11
 2001668:	d6 00 c7 d8 	CLR        R10            | MOV        R11,R8
 200166c:	41 40 00 10 	LSR        $16,R8
 2001670:	4b 42 c0 00 	MOV        R11,R9
 2001674:	49 80 00 10 	LSL        $16,R9
 2001678:	48 c6 c0 00 	OR         R11,R9
 200167c:	40 c6 80 00 	OR         R10,R8
 2001680:	b7 c8 be 00 	MOV        R9,R6          | CLR        R7
 2001684:	38 c6 40 00 	OR         R9,R7
 2001688:	30 c6 00 00 	OR         R8,R6
 200168c:	2c 00 00 20 	CMP        $32,R5
 2001690:	78 98 00 48 	BC         @0x020016dc    // 20016dc <memset+0xec>
 2001694:	9f a0 c7 a8 	MOV        R4,R3          | MOV        R5,R8
 2001698:	34 c4 c0 00 	SW         R6,(R3)
 200169c:	3c c4 c0 04 	SW         R7,$4(R3)
 20016a0:	34 c4 c0 08 	SW         R6,$8(R3)
 20016a4:	3c c4 c0 0c 	SW         R7,$12(R3)
 20016a8:	34 c4 c0 10 	SW         R6,$16(R3)
 20016ac:	3c c4 c0 14 	SW         R7,$20(R3)
 20016b0:	18 80 00 20 	ADD        $32,R3
 20016b4:	34 c4 ff f8 	SW         R6,$-8(R3)
 20016b8:	bd 9c c2 60 	SW         R7,$-4(R3)     | ADD        $-32,R8
 20016bc:	44 00 00 20 	CMP        $32,R8
 20016c0:	78 bb ff d4 	BNC        @0x02001698    // 2001698 <memset+0xa8>
 20016c4:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 20016c8:	99 60 9a 20 	AND        $-32,R3        | ADD        $32,R3
 20016cc:	a2 98 a9 1f 	ADD        R3,R4          | AND        $31,R5
 20016d0:	2c 00 00 08 	CMP        $8,R5
 20016d4:	78 b8 00 04 	BNC        @0x020016dc    // 20016dc <memset+0xec>
 20016d8:	78 80 00 28 	BRA        @0x02001704    // 2001704 <memset+0x114>
 20016dc:	c7 a0 9f a8 	MOV        R4,R8          | MOV        R5,R3
 20016e0:	40 80 00 08 	ADD        $8,R8
 20016e4:	34 c6 3f f8 	SW         R6,$-8(R8)
 20016e8:	bd c4 9a 78 	SW         R7,$-4(R8)     | ADD        $-8,R3
 20016ec:	1c 00 00 08 	CMP        $8,R3
 20016f0:	78 bb ff ec 	BNC        @0x020016e0    // 20016e0 <memset+0xf0>
 20016f4:	9f a8 9a 78 	MOV        R5,R3          | ADD        $-8,R3
 20016f8:	99 78 9a 08 	AND        $-8,R3         | ADD        $8,R3
 20016fc:	a9 07 a2 98 	AND        $7,R5          | ADD        R3,R4
 2001700:	78 80 00 00 	BRA        @0x02001704    // 2001704 <memset+0x114>
 2001704:	cf a8 ca 7f 	MOV        R5,R9          | ADD        $-1,R9
 2001708:	2c 00 00 00 	CMP        $0,R5
 200170c:	78 88 01 18 	BZ         @0x02001828    // 2001828 <memset+0x238>
 2001710:	10 40 00 ff 	AND        $255,R2
 2001714:	1b 41 1f ff 	MOV        $-1+R4,R3
 2001718:	19 03 ff ff 	XOR        $-1,R3
 200171c:	99 03 ab 98 	AND        $3,R3          | CMP        R3,R5
 2001720:	1b 59 40 00 	MOV.C      R5,R3
 2001724:	2c 00 00 07 	CMP        $7,R5
 2001728:	78 a8 00 10 	BNZ        @0x0200173c    // 200173c <memset+0x14c>
 200172c:	bf c8 b7 a0 	MOV        R9,R7          | MOV        R4,R6
 2001730:	1c 00 00 00 	CMP        $0,R3
 2001734:	78 88 00 70 	BZ         @0x020017a8    // 20017a8 <memset+0x1b8>
 2001738:	78 80 00 04 	BRA        @0x02001740    // 2001740 <memset+0x150>
 200173c:	1b 41 40 00 	MOV        R5,R3
 2001740:	b7 a0 b2 01 	MOV        R4,R6          | ADD        $1,R6
 2001744:	15 c5 00 00 	SB         R2,(R4)
 2001748:	bf a8 ba 7e 	MOV        R5,R7          | ADD        $-2,R7
 200174c:	1c 00 00 01 	CMP        $1,R3
 2001750:	78 88 00 48 	BZ         @0x0200179c    // 200179c <memset+0x1ac>
 2001754:	33 41 80 01 	MOV        $1+R6,R6
 2001758:	15 c5 00 01 	SB         R2,$1(R4)
 200175c:	bf bf 9b 02 	MOV        $-1+R7,R7      | CMP        $2,R3
 2001760:	78 88 00 38 	BZ         @0x0200179c    // 200179c <memset+0x1ac>
 2001764:	33 41 80 01 	MOV        $1+R6,R6
 2001768:	15 c5 00 02 	SB         R2,$2(R4)
 200176c:	bf bf 9b 03 	MOV        $-1+R7,R7      | CMP        $3,R3
 2001770:	78 88 00 28 	BZ         @0x0200179c    // 200179c <memset+0x1ac>
 2001774:	33 41 80 01 	MOV        $1+R6,R6
 2001778:	15 c5 00 03 	SB         R2,$3(R4)
 200177c:	bf bf 9b 04 	MOV        $-1+R7,R7      | CMP        $4,R3
 2001780:	78 88 00 18 	BZ         @0x0200179c    // 200179c <memset+0x1ac>
 2001784:	33 41 80 01 	MOV        $1+R6,R6
 2001788:	15 c5 00 04 	SB         R2,$4(R4)
 200178c:	bf bf 9b 06 	MOV        $-1+R7,R7      | CMP        $6,R3
 2001790:	30 88 00 01 	ADD.Z      $1,R6
 2001794:	15 cd 00 05 	SB.Z       R2,$5(R4)
 2001798:	38 8b ff ff 	ADD.Z      $-1,R7
 200179c:	2c 04 c0 00 	CMP        R3,R5
 20017a0:	78 a8 00 04 	BNZ        @0x020017a8    // 20017a8 <memset+0x1b8>
 20017a4:	78 80 00 80 	BRA        @0x02001828    // 2001828 <memset+0x238>
 20017a8:	a8 98 c7 a8 	SUB        R3,R5          | MOV        R5,R8
 20017ac:	40 83 ff fc 	ADD        $-4,R8
 20017b0:	41 40 00 02 	LSR        $2,R8
 20017b4:	c2 01 d7 c0 	ADD        $1,R8          | MOV        R8,R10
 20017b8:	51 80 00 02 	LSL        $2,R10
 20017bc:	c8 98 cb 03 	SUB        R3,R9          | CMP        $3,R9
 20017c0:	78 98 00 4c 	BC         @0x02001810    // 2001810 <memset+0x220>
 20017c4:	63 40 80 00 	MOV        R2,R12
 20017c8:	61 80 00 10 	LSL        $16,R12
 20017cc:	4b 40 80 00 	MOV        R2,R9
 20017d0:	49 80 00 18 	LSL        $24,R9
 20017d4:	5b 40 80 00 	MOV        R2,R11
 20017d8:	59 80 00 08 	LSL        $8,R11
 20017dc:	48 c7 00 00 	OR         R12,R9
 20017e0:	48 c6 c0 00 	OR         R11,R9
 20017e4:	48 c4 80 00 	OR         R2,R9
 20017e8:	a2 98 9e 00 	ADD        R3,R4          | CLR        R3
 20017ec:	cd a0 9a 01 	SW         R9,(R4)        | ADD        $1,R3
 20017f0:	a2 04 9b c0 	ADD        $4,R4          | CMP        R8,R3
 20017f4:	78 9b ff f4 	BC         @0x020017ec    // 20017ec <memset+0x1fc>
 20017f8:	78 80 00 08 	BRA        @0x02001804    // 2001804 <memset+0x214>
 20017fc:	15 c5 80 02 	SB         R2,$2(R6)
 2001800:	78 80 00 24 	BRA        @0x02001828    // 2001828 <memset+0x238>
 2001804:	b2 d0 b8 d0 	ADD        R10,R6         | SUB        R10,R7
 2001808:	2c 06 80 00 	CMP        R10,R5
 200180c:	78 88 00 18 	BZ         @0x02001828    // 2001828 <memset+0x238>
 2001810:	15 c5 80 00 	SB         R2,(R6)
 2001814:	3c 00 00 00 	CMP        $0,R7
 2001818:	78 88 00 0c 	BZ         @0x02001828    // 2001828 <memset+0x238>
 200181c:	15 c5 80 01 	SB         R2,$1(R6)
 2001820:	3c 00 00 01 	CMP        $1,R7
 2001824:	78 ab ff d4 	BNZ        @0x020017fc    // 20017fc <memset+0x20c>
 2001828:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200182c:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2001830:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2001834:	dc 18 e4 1c 	LW         24(SP),R11     | LW         28(SP),R12
 2001838:	ea 20 ff 80 	ADD        $32,SP         | RTN

0200183c <__malloc_lock>:
 200183c:	7b 40 00 00 	RTN

02001840 <__malloc_unlock>:
 2001840:	7b 40 00 00 	RTN

02001844 <_printf_r>:
 2001844:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2001848:	23 43 40 08 	MOV        $8+SP,R4
 200184c:	1c 87 40 04 	LW         4(SP),R3
 2001850:	14 84 40 08 	LW         8(R1),R2
 2001854:	87 fa fc f8 	JSR        0x02001afc     // 2001afc <_vfprintf_r>
 2001858:	02 00 1a fc 
 200185c:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 2001860:	7b 40 00 00 	RTN

02001864 <printf>:
 2001864:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2001868:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200186c:	0a 40 e8 34 
 2001870:	0c 84 40 00 	LW         (R1),R1
 2001874:	23 43 40 08 	MOV        $8+SP,R4
 2001878:	1c 87 40 04 	LW         4(SP),R3
 200187c:	14 84 40 08 	LW         8(R1),R2
 2001880:	87 fa fc f8 	JSR        0x02001afc     // 2001afc <_vfprintf_r>
 2001884:	02 00 1a fc 
 2001888:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 200188c:	7b 40 00 00 	RTN

02001890 <_puts_r>:
 2001890:	e8 28 85 1c 	SUB        $40,SP         | SW         R0,$28(SP)
 2001894:	ad 20 b5 24 	SW         R5,$32(SP)     | SW         R6,$36(SP)
 2001898:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 200189c:	0b 40 80 00 	MOV        R2,R1
 20018a0:	87 fa fc f8 	JSR        0x020019e8     // 20019e8 <strlen>
 20018a4:	02 00 19 e8 
 20018a8:	ad 0c 8d 10 	SW         R5,$12(SP)     | SW         R1,$16(SP)
 20018ac:	02 03 00 40 	LDI        0x0200e450,R0  // 200e450 <_global_impure_ptr+0x4>
 20018b0:	02 40 e4 50 
 20018b4:	85 14 86 01 	SW         R0,$20(SP)     | LDI        $1,R0
 20018b8:	85 18 8a 80 	SW         R0,$24(SP)     | ADD        R0,R1
 20018bc:	8d 08 8f e8 	SW         R1,$8(SP)      | MOV        SP,R1
 20018c0:	8a 0c 8d 00 	ADD        $12,R1         | SW         R1,(SP)
 20018c4:	86 02 85 04 	LDI        $2,R0          | SW         R0,$4(SP)
 20018c8:	2c 85 80 08 	LW         8(R6),R5
 20018cc:	0c 85 80 38 	LW         56(R6),R1
 20018d0:	0c 00 00 00 	CMP        $0,R1
 20018d4:	78 a8 00 0c 	BNZ        @0x020018e4    // 20018e4 <_puts_r+0x54>
 20018d8:	0b 41 80 00 	MOV        R6,R1
 20018dc:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 20018e0:	02 00 62 f8 
 20018e4:	0d 05 40 0c 	LH         12(R5),R1
 20018e8:	13 40 40 00 	MOV        R1,R2
 20018ec:	10 40 20 00 	AND        $8192,R2
 20018f0:	78 a8 00 18 	BNZ        @0x0200190c    // 200190c <_puts_r+0x7c>
 20018f4:	14 85 40 68 	LW         104(R5),R2
 20018f8:	08 c0 20 00 	OR         $8192,R1
 20018fc:	0d 45 40 0c 	SH         R1,$12(R5)
 2001900:	0b 40 80 00 	MOV        R2,R1
 2001904:	08 43 df ff 	AND        $-8193,R1
 2001908:	0c c5 40 68 	SW         R1,$104(R5)
 200190c:	9f e8 97 a8 	MOV        SP,R3          | MOV        R5,R2
 2001910:	0b 41 80 00 	MOV        R6,R1
 2001914:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 2001918:	02 00 69 d4 
 200191c:	0c 00 00 00 	CMP        $0,R1
 2001920:	0a 08 00 00 	LDI.Z      0x0000000a,R1  // a <_rom+0xa>
 2001924:	0a 48 00 0a 
 2001928:	0a 2b ff ff 	BREV.NZ    $-1,R1
 200192c:	84 1c ac 20 	LW         28(SP),R0      | LW         32(SP),R5
 2001930:	b4 24 ea 28 	LW         36(SP),R6      | ADD        $40,SP
 2001934:	7b 40 00 00 	RTN

02001938 <puts>:
 2001938:	e8 28 85 1c 	SUB        $40,SP         | SW         R0,$28(SP)
 200193c:	ad 20 b5 24 	SW         R5,$32(SP)     | SW         R6,$36(SP)
 2001940:	2b 40 40 00 	MOV        R1,R5
 2001944:	12 03 00 40 	LDI        0x0200e834,R2  // 200e834 <_impure_ptr>
 2001948:	12 40 e8 34 
 200194c:	34 84 80 00 	LW         (R2),R6
 2001950:	87 fa fc f8 	JSR        0x020019e8     // 20019e8 <strlen>
 2001954:	02 00 19 e8 
 2001958:	ad 0c 8d 10 	SW         R5,$12(SP)     | SW         R1,$16(SP)
 200195c:	02 03 00 40 	LDI        0x0200e450,R0  // 200e450 <_global_impure_ptr+0x4>
 2001960:	02 40 e4 50 
 2001964:	85 14 86 01 	SW         R0,$20(SP)     | LDI        $1,R0
 2001968:	85 18 8a 80 	SW         R0,$24(SP)     | ADD        R0,R1
 200196c:	8d 08 8f e8 	SW         R1,$8(SP)      | MOV        SP,R1
 2001970:	8a 0c 8d 00 	ADD        $12,R1         | SW         R1,(SP)
 2001974:	86 02 85 04 	LDI        $2,R0          | SW         R0,$4(SP)
 2001978:	2c 85 80 08 	LW         8(R6),R5
 200197c:	0c 85 80 38 	LW         56(R6),R1
 2001980:	0c 00 00 00 	CMP        $0,R1
 2001984:	78 a8 00 0c 	BNZ        @0x02001994    // 2001994 <puts+0x5c>
 2001988:	0b 41 80 00 	MOV        R6,R1
 200198c:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 2001990:	02 00 62 f8 
 2001994:	0d 05 40 0c 	LH         12(R5),R1
 2001998:	13 40 40 00 	MOV        R1,R2
 200199c:	10 40 20 00 	AND        $8192,R2
 20019a0:	78 a8 00 18 	BNZ        @0x020019bc    // 20019bc <puts+0x84>
 20019a4:	14 85 40 68 	LW         104(R5),R2
 20019a8:	08 c0 20 00 	OR         $8192,R1
 20019ac:	0d 45 40 0c 	SH         R1,$12(R5)
 20019b0:	0b 40 80 00 	MOV        R2,R1
 20019b4:	08 43 df ff 	AND        $-8193,R1
 20019b8:	0c c5 40 68 	SW         R1,$104(R5)
 20019bc:	9f e8 97 a8 	MOV        SP,R3          | MOV        R5,R2
 20019c0:	0b 41 80 00 	MOV        R6,R1
 20019c4:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 20019c8:	02 00 69 d4 
 20019cc:	0c 00 00 00 	CMP        $0,R1
 20019d0:	0a 08 00 00 	LDI.Z      0x0000000a,R1  // a <_rom+0xa>
 20019d4:	0a 48 00 0a 
 20019d8:	0a 2b ff ff 	BREV.NZ    $-1,R1
 20019dc:	84 1c ac 20 	LW         28(SP),R0      | LW         32(SP),R5
 20019e0:	b4 24 ea 28 	LW         36(SP),R6      | ADD        $40,SP
 20019e4:	7b 40 00 00 	RTN

020019e8 <strlen>:
 20019e8:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 20019ec:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20019f0:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 20019f4:	d5 14 97 88 	SW         R10,$20(SP)    | MOV        R1,R2
 20019f8:	10 40 00 07 	AND        $7,R2
 20019fc:	78 88 00 44 	BZ         @0x02001a44    // 2001a44 <strlen+0x5c>
 2001a00:	15 84 40 00 	LB         (R1),R2
 2001a04:	14 00 00 00 	CMP        $0,R2
 2001a08:	78 88 00 1c 	BZ         @0x02001a28    // 2001a28 <strlen+0x40>
 2001a0c:	13 40 40 00 	MOV        R1,R2
 2001a10:	78 80 00 1c 	BRA        @0x02001a30    // 2001a30 <strlen+0x48>
 2001a14:	1d 84 80 00 	LB         (R2),R3
 2001a18:	1c 00 00 00 	CMP        $0,R3
 2001a1c:	78 a8 00 10 	BNZ        @0x02001a30    // 2001a30 <strlen+0x48>
 2001a20:	90 88 8f 90 	SUB        R1,R2          | MOV        R2,R1
 2001a24:	78 80 00 c4 	BRA        @0x02001aec    // 2001aec <strlen+0x104>
 2001a28:	0b 40 80 00 	MOV        R2,R1
 2001a2c:	78 80 00 bc 	BRA        @0x02001aec    // 2001aec <strlen+0x104>
 2001a30:	92 01 9f 90 	ADD        $1,R2          | MOV        R2,R3
 2001a34:	18 40 00 07 	AND        $7,R3
 2001a38:	78 ab ff d8 	BNZ        @0x02001a14    // 2001a14 <strlen+0x2c>
 2001a3c:	53 40 80 00 	MOV        R2,R10
 2001a40:	78 80 00 04 	BRA        @0x02001a48    // 2001a48 <strlen+0x60>
 2001a44:	53 40 40 00 	MOV        R1,R10
 2001a48:	24 86 80 00 	LW         (R10),R4
 2001a4c:	2c 86 80 04 	LW         4(R10),R5
 2001a50:	42 01 7f 7f 	LDI        0xfefefefe,R8  // fefefefe <_top_of_stack+0xfbfefefe>
 2001a54:	42 40 fe fe 
 2001a58:	cf c1 97 a0 	MOV        $1+R8,R9       | MOV        R4,R2
 2001a5c:	9f a8 9a c8 	MOV        R5,R3          | ADD        R9,R3
 2001a60:	10 98 00 01 	ADD.C      $1,R2
 2001a64:	10 86 00 00 	ADD        R8,R2
 2001a68:	29 03 ff ff 	XOR        $-1,R5
 2001a6c:	21 03 ff ff 	XOR        $-1,R4
 2001a70:	99 a8 91 a0 	AND        R5,R3          | AND        R4,R2
 2001a74:	32 01 01 01 	LDI        0x80808080,R6  // 80808080 <_top_of_stack+0x7d808080>
 2001a78:	32 40 80 80 
 2001a7c:	bf b0 99 b8 	MOV        R6,R7          | AND        R7,R3
 2001a80:	91 b0 93 00 	AND        R6,R2          | CMP        $0,R2
 2001a84:	1c 08 00 00 	CMP.Z      $0,R3
 2001a88:	78 a8 00 3c 	BNZ        @0x02001ac8    // 2001ac8 <strlen+0xe0>
 2001a8c:	d2 08 94 d0 	ADD        $8,R10         | LW         (R10),R2
 2001a90:	1c 86 80 04 	LW         4(R10),R3
 2001a94:	a7 90 af 98 	MOV        R2,R4          | MOV        R3,R5
 2001a98:	28 86 40 00 	ADD        R9,R5
 2001a9c:	20 98 00 01 	ADD.C      $1,R4
 2001aa0:	20 86 00 00 	ADD        R8,R4
 2001aa4:	19 03 ff ff 	XOR        $-1,R3
 2001aa8:	11 03 ff ff 	XOR        $-1,R2
 2001aac:	99 a8 91 a0 	AND        R5,R3          | AND        R4,R2
 2001ab0:	99 b8 91 b0 	AND        R7,R3          | AND        R6,R2
 2001ab4:	14 00 00 00 	CMP        $0,R2
 2001ab8:	1c 08 00 00 	CMP.Z      $0,R3
 2001abc:	78 8b ff cc 	BZ         @0x02001a8c    // 2001a8c <strlen+0xa4>
 2001ac0:	13 42 80 00 	MOV        R10,R2
 2001ac4:	78 80 00 04 	BRA        @0x02001acc    // 2001acc <strlen+0xe4>
 2001ac8:	13 42 80 00 	MOV        R10,R2
 2001acc:	1d 86 80 00 	LB         (R10),R3
 2001ad0:	1c 00 00 00 	CMP        $0,R3
 2001ad4:	78 88 00 10 	BZ         @0x02001ae8    // 2001ae8 <strlen+0x100>
 2001ad8:	10 80 00 01 	ADD        $1,R2
 2001adc:	1d 84 80 00 	LB         (R2),R3
 2001ae0:	1c 00 00 00 	CMP        $0,R3
 2001ae4:	78 ab ff f0 	BNZ        @0x02001ad8    // 2001ad8 <strlen+0xf0>
 2001ae8:	90 88 8f 90 	SUB        R1,R2          | MOV        R2,R1
 2001aec:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2001af0:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2001af4:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2001af8:	ea 18 ff 80 	ADD        $24,SP         | RTN

02001afc <_vfprintf_r>:
 2001afc:	68 00 01 24 	SUB        $292,SP
 2001b00:	04 c7 41 00 	SW         R0,$256(SP)
 2001b04:	2c c7 41 04 	SW         R5,$260(SP)
 2001b08:	34 c7 41 08 	SW         R6,$264(SP)
 2001b0c:	3c c7 41 0c 	SW         R7,$268(SP)
 2001b10:	44 c7 41 10 	SW         R8,$272(SP)
 2001b14:	4c c7 41 14 	SW         R9,$276(SP)
 2001b18:	54 c7 41 18 	SW         R10,$280(SP)
 2001b1c:	5c c7 41 1c 	SW         R11,$284(SP)
 2001b20:	64 c7 41 20 	SW         R12,$288(SP)
 2001b24:	cf 88 e7 90 	MOV        R1,R9          | MOV        R2,R12
 2001b28:	d7 98 a5 28 	MOV        R3,R10         | SW         R4,$40(SP)
 2001b2c:	87 fa fc f8 	JSR        0x02006f80     // 2006f80 <_localeconv_r>
 2001b30:	02 00 6f 80 
 2001b34:	0c 84 40 00 	LW         (R1),R1
 2001b38:	0c c7 40 50 	SW         R1,$80(SP)
 2001b3c:	87 fa fc f8 	JSR        0x020019e8     // 20019e8 <strlen>
 2001b40:	02 00 19 e8 
 2001b44:	0c c7 40 5c 	SW         R1,$92(SP)
 2001b48:	4c 00 00 00 	CMP        $0,R9
 2001b4c:	78 88 00 18 	BZ         @0x02001b68    // 2001b68 <_vfprintf_r+0x6c>
 2001b50:	0c 86 40 38 	LW         56(R9),R1
 2001b54:	0c 00 00 00 	CMP        $0,R1
 2001b58:	78 a8 00 0c 	BNZ        @0x02001b68    // 2001b68 <_vfprintf_r+0x6c>
 2001b5c:	0b 42 40 00 	MOV        R9,R1
 2001b60:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 2001b64:	02 00 62 f8 
 2001b68:	15 07 00 0c 	LH         12(R12),R2
 2001b6c:	0b 40 80 00 	MOV        R2,R1
 2001b70:	08 40 ff ff 	AND        $65535,R1
 2001b74:	1b 40 40 00 	MOV        R1,R3
 2001b78:	18 40 20 00 	AND        $8192,R3
 2001b7c:	78 a8 00 20 	BNZ        @0x02001ba0    // 2001ba0 <_vfprintf_r+0xa4>
 2001b80:	1c 87 00 68 	LW         104(R12),R3
 2001b84:	0b 40 80 00 	MOV        R2,R1
 2001b88:	08 c0 20 00 	OR         $8192,R1
 2001b8c:	0d 47 00 0c 	SH         R1,$12(R12)
 2001b90:	13 40 c0 00 	MOV        R3,R2
 2001b94:	10 43 df ff 	AND        $-8193,R2
 2001b98:	14 c7 00 68 	SW         R2,$104(R12)
 2001b9c:	08 40 ff ff 	AND        $65535,R1
 2001ba0:	97 88 91 08 	MOV        R1,R2          | AND        $8,R2
 2001ba4:	78 88 00 0c 	BZ         @0x02001bb4    // 2001bb4 <_vfprintf_r+0xb8>
 2001ba8:	14 87 00 10 	LW         16(R12),R2
 2001bac:	14 00 00 00 	CMP        $0,R2
 2001bb0:	78 a8 00 18 	BNZ        @0x02001bcc    // 2001bcc <_vfprintf_r+0xd0>
 2001bb4:	97 e0 8f c8 	MOV        R12,R2         | MOV        R9,R1
 2001bb8:	87 fa fc f8 	JSR        0x02003c64     // 2003c64 <__swsetup_r>
 2001bbc:	02 00 3c 64 
 2001bc0:	0c 00 00 00 	CMP        $0,R1
 2001bc4:	78 a8 1e 44 	BNZ        @0x02003a0c    // 2003a0c <_vfprintf_r+0x1f10>
 2001bc8:	0d 07 00 0c 	LH         12(R12),R1
 2001bcc:	89 1a 8b 0a 	AND        $26,R1         | CMP        $10,R1
 2001bd0:	78 a8 00 2c 	BNZ        @0x02001c00    // 2001c00 <_vfprintf_r+0x104>
 2001bd4:	0d 07 00 0e 	LH         14(R12),R1
 2001bd8:	09 80 00 10 	LSL        $16,R1
 2001bdc:	09 c0 00 10 	ASR        $16,R1
 2001be0:	0c 00 00 00 	CMP        $0,R1
 2001be4:	78 90 00 18 	BLT        @0x02001c00    // 2001c00 <_vfprintf_r+0x104>
 2001be8:	a4 28 9f d0 	LW         40(SP),R4      | MOV        R10,R3
 2001bec:	97 e0 8f c8 	MOV        R12,R2         | MOV        R9,R1
 2001bf0:	87 fa fc f8 	JSR        0x02003bb0     // 2003bb0 <__sbprintf>
 2001bf4:	02 00 3b b0 
 2001bf8:	0c c7 40 30 	SW         R1,$48(SP)
 2001bfc:	78 80 1f 60 	BRA        @0x02003b60    // 2003b60 <_vfprintf_r+0x2064>
 2001c00:	3b 43 40 00 	MOV        SP,R7
 2001c04:	38 80 00 c0 	ADD        $192,R7
 2001c08:	3c c7 40 18 	SW         R7,$24(SP)
 2001c0c:	3c c7 40 8c 	SW         R7,$140(SP)
 2001c10:	0e 00 00 00 	CLR        R1
 2001c14:	0c c7 40 94 	SW         R1,$148(SP)
 2001c18:	0c c7 40 90 	SW         R1,$144(SP)
 2001c1c:	0c c7 40 34 	SW         R1,$52(SP)
 2001c20:	0c c7 40 58 	SW         R1,$88(SP)
 2001c24:	0c c7 40 54 	SW         R1,$84(SP)
 2001c28:	5b 41 c0 00 	MOV        R7,R11
 2001c2c:	0c c7 40 64 	SW         R1,$100(SP)
 2001c30:	0c c7 40 60 	SW         R1,$96(SP)
 2001c34:	0c c7 40 30 	SW         R1,$48(SP)
 2001c38:	3b 41 df cc 	MOV        $-52+R7,R7
 2001c3c:	3c c7 40 14 	SW         R7,$20(SP)
 2001c40:	3b 41 df f1 	MOV        $-15+R7,R7
 2001c44:	3c c7 40 10 	SW         R7,$16(SP)
 2001c48:	3b 41 c0 0e 	MOV        $14+R7,R7
 2001c4c:	bd 0c c7 e0 	SW         R7,$12(SP)     | MOV        R12,R8
 2001c50:	63 42 40 00 	MOV        R9,R12
 2001c54:	15 86 80 00 	LB         (R10),R2
 2001c58:	93 00 8e 00 	CMP        $0,R2          | CLR        R1
 2001c5c:	0a 68 00 01 	LDILO.NZ   $1,R1
 2001c60:	93 25 9e 00 	CMP        $37,R2         | CLR        R3
 2001c64:	1a 68 00 01 	LDILO.NZ   $1,R3
 2001c68:	08 44 c0 00 	AND        R3,R1
 2001c6c:	78 88 00 80 	BZ         @0x02001cf0    // 2001cf0 <_vfprintf_r+0x1f4>
 2001c70:	2b 42 80 00 	MOV        R10,R5
 2001c74:	28 80 00 01 	ADD        $1,R5
 2001c78:	15 85 40 00 	LB         (R5),R2
 2001c7c:	93 00 8e 00 	CMP        $0,R2          | CLR        R1
 2001c80:	0a 68 00 01 	LDILO.NZ   $1,R1
 2001c84:	93 25 9e 00 	CMP        $37,R2         | CLR        R3
 2001c88:	1a 68 00 01 	LDILO.NZ   $1,R3
 2001c8c:	08 44 c0 00 	AND        R3,R1
 2001c90:	78 ab ff e0 	BNZ        @0x02001c74    // 2001c74 <_vfprintf_r+0x178>
 2001c94:	b7 a8 b0 d0 	MOV        R5,R6          | SUB        R10,R6
 2001c98:	78 88 00 58 	BZ         @0x02001cf4    // 2001cf4 <_vfprintf_r+0x1f8>
 2001c9c:	54 c6 c0 00 	SW         R10,(R11)
 2001ca0:	34 c6 c0 04 	SW         R6,$4(R11)
 2001ca4:	0c 87 40 94 	LW         148(SP),R1
 2001ca8:	08 85 80 00 	ADD        R6,R1
 2001cac:	0c c7 40 94 	SW         R1,$148(SP)
 2001cb0:	0c 87 40 90 	LW         144(SP),R1
 2001cb4:	08 80 00 01 	ADD        $1,R1
 2001cb8:	0c c7 40 90 	SW         R1,$144(SP)
 2001cbc:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2001cc0:	78 90 00 1c 	BLT        @0x02001ce0    // 2001ce0 <_vfprintf_r+0x1e4>
 2001cc4:	1b 43 40 8c 	MOV        $140+SP,R3
 2001cc8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2001ccc:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2001cd0:	02 00 9c 60 
 2001cd4:	0c 00 00 00 	CMP        $0,R1
 2001cd8:	78 a8 1c 10 	BNZ        @0x020038ec    // 20038ec <_vfprintf_r+0x1df0>
 2001cdc:	5b 43 40 c0 	MOV        $192+SP,R11
 2001ce0:	bc 30 ba b0 	LW         48(SP),R7      | ADD        R6,R7
 2001ce4:	3c c7 40 30 	SW         R7,$48(SP)
 2001ce8:	15 85 40 00 	LB         (R5),R2
 2001cec:	78 80 00 04 	BRA        @0x02001cf4    // 2001cf4 <_vfprintf_r+0x1f8>
 2001cf0:	2b 42 80 00 	MOV        R10,R5
 2001cf4:	14 00 00 00 	CMP        $0,R2
 2001cf8:	78 88 1b c8 	BZ         @0x020038c4    // 20038c4 <_vfprintf_r+0x1dc8>
 2001cfc:	97 a8 92 01 	MOV        R5,R2          | ADD        $1,R2
 2001d00:	0e 00 00 00 	CLR        R1
 2001d04:	0d c7 40 71 	SB         R1,$113(SP)
 2001d08:	8e 00 a6 00 	CLR        R1             | CLR        R4
 2001d0c:	b6 ff 8d 38 	LDI        $-1,R6         | SW         R1,$56(SP)
 2001d10:	ce 00 ae 00 	CLR        R9             | CLR        R5
 2001d14:	1e 00 00 01 	LDI        $1,R3
 2001d18:	78 80 00 18 	BRA        @0x02001d34    // 2001d34 <_vfprintf_r+0x238>
 2001d1c:	8f 98 a6 2b 	MOV        R3,R1          | LDI        $43,R4
 2001d20:	78 80 00 0c 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001d24:	8f 98 a6 20 	MOV        R3,R1          | LDI        $32,R4
 2001d28:	78 80 00 04 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001d2c:	14 c7 40 28 	SW         R2,$40(SP)
 2001d30:	13 42 80 00 	MOV        R10,R2
 2001d34:	d7 90 d2 01 	MOV        R2,R10         | ADD        $1,R10
 2001d38:	3d 84 80 00 	LB         (R2),R7
 2001d3c:	3c 00 00 55 	CMP        $85,R7
 2001d40:	78 88 0a 80 	BZ         @0x020027c4    // 20027c4 <_vfprintf_r+0xcc8>
 2001d44:	3c 00 00 56 	CMP        $86,R7
 2001d48:	78 b0 00 90 	BGE        @0x02001ddc    // 2001ddc <_vfprintf_r+0x2e0>
 2001d4c:	3c 00 00 30 	CMP        $48,R7
 2001d50:	78 88 01 fc 	BZ         @0x02001f50    // 2001f50 <_vfprintf_r+0x454>
 2001d54:	3c 00 00 31 	CMP        $49,R7
 2001d58:	78 b0 00 40 	BGE        @0x02001d9c    // 2001d9c <_vfprintf_r+0x2a0>
 2001d5c:	3c 00 00 2a 	CMP        $42,R7
 2001d60:	78 88 01 4c 	BZ         @0x02001eb0    // 2001eb0 <_vfprintf_r+0x3b4>
 2001d64:	3c 00 00 2b 	CMP        $43,R7
 2001d68:	78 b0 00 14 	BGE        @0x02001d80    // 2001d80 <_vfprintf_r+0x284>
 2001d6c:	3c 00 00 20 	CMP        $32,R7
 2001d70:	78 88 01 28 	BZ         @0x02001e9c    // 2001e9c <_vfprintf_r+0x3a0>
 2001d74:	3c 00 00 23 	CMP        $35,R7
 2001d78:	78 88 01 2c 	BZ         @0x02001ea8    // 2001ea8 <_vfprintf_r+0x3ac>
 2001d7c:	78 80 0d fc 	BRA        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001d80:	3c 00 00 2d 	CMP        $45,R7
 2001d84:	78 88 01 48 	BZ         @0x02001ed0    // 2001ed0 <_vfprintf_r+0x3d4>
 2001d88:	3c 00 00 2e 	CMP        $46,R7
 2001d8c:	78 88 01 48 	BZ         @0x02001ed8    // 2001ed8 <_vfprintf_r+0x3dc>
 2001d90:	3c 00 00 2b 	CMP        $43,R7
 2001d94:	78 a8 0d e4 	BNZ        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001d98:	78 83 ff 80 	BRA        @0x02001d1c    // 2001d1c <_vfprintf_r+0x220>
 2001d9c:	3c 00 00 45 	CMP        $69,R7
 2001da0:	78 88 03 38 	BZ         @0x020020dc    // 20020dc <_vfprintf_r+0x5e0>
 2001da4:	3c 00 00 46 	CMP        $70,R7
 2001da8:	78 b0 00 14 	BGE        @0x02001dc0    // 2001dc0 <_vfprintf_r+0x2c4>
 2001dac:	3c 00 00 3a 	CMP        $58,R7
 2001db0:	78 90 01 a4 	BLT        @0x02001f58    // 2001f58 <_vfprintf_r+0x45c>
 2001db4:	3c 00 00 44 	CMP        $68,R7
 2001db8:	78 88 02 2c 	BZ         @0x02001fe8    // 2001fe8 <_vfprintf_r+0x4ec>
 2001dbc:	78 80 0d bc 	BRA        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001dc0:	3c 00 00 4c 	CMP        $76,R7
 2001dc4:	78 88 01 c8 	BZ         @0x02001f90    // 2001f90 <_vfprintf_r+0x494>
 2001dc8:	3c 00 00 4f 	CMP        $79,R7
 2001dcc:	78 88 08 68 	BZ         @0x02002638    // 2002638 <_vfprintf_r+0xb3c>
 2001dd0:	3c 00 00 47 	CMP        $71,R7
 2001dd4:	78 a8 0d a4 	BNZ        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001dd8:	78 80 03 00 	BRA        @0x020020dc    // 20020dc <_vfprintf_r+0x5e0>
 2001ddc:	3c 00 00 6c 	CMP        $108,R7
 2001de0:	78 88 01 bc 	BZ         @0x02001fa0    // 2001fa0 <_vfprintf_r+0x4a4>
 2001de4:	3c 00 00 6d 	CMP        $109,R7
 2001de8:	78 b0 00 3c 	BGE        @0x02001e28    // 2001e28 <_vfprintf_r+0x32c>
 2001dec:	3c 00 00 68 	CMP        $104,R7
 2001df0:	78 b0 00 24 	BGE        @0x02001e18    // 2001e18 <_vfprintf_r+0x31c>
 2001df4:	3c 00 00 65 	CMP        $101,R7
 2001df8:	78 b0 02 e0 	BGE        @0x020020dc    // 20020dc <_vfprintf_r+0x5e0>
 2001dfc:	3c 00 00 63 	CMP        $99,R7
 2001e00:	78 88 01 ac 	BZ         @0x02001fb0    // 2001fb0 <_vfprintf_r+0x4b4>
 2001e04:	3c 00 00 64 	CMP        $100,R7
 2001e08:	78 b0 00 64 	BGE        @0x02001e70    // 2001e70 <_vfprintf_r+0x374>
 2001e0c:	3c 00 00 58 	CMP        $88,R7
 2001e10:	78 88 00 6c 	BZ         @0x02001e80    // 2001e80 <_vfprintf_r+0x384>
 2001e14:	78 80 0d 64 	BRA        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001e18:	78 88 01 7c 	BZ         @0x02001f98    // 2001f98 <_vfprintf_r+0x49c>
 2001e1c:	3c 00 00 69 	CMP        $105,R7
 2001e20:	78 88 00 4c 	BZ         @0x02001e70    // 2001e70 <_vfprintf_r+0x374>
 2001e24:	78 80 0d 54 	BRA        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001e28:	3c 00 00 71 	CMP        $113,R7
 2001e2c:	78 88 01 78 	BZ         @0x02001fa8    // 2001fa8 <_vfprintf_r+0x4ac>
 2001e30:	3c 00 00 72 	CMP        $114,R7
 2001e34:	78 b0 00 1c 	BGE        @0x02001e54    // 2001e54 <_vfprintf_r+0x358>
 2001e38:	3c 00 00 6f 	CMP        $111,R7
 2001e3c:	78 88 07 fc 	BZ         @0x0200263c    // 200263c <_vfprintf_r+0xb40>
 2001e40:	3c 00 00 70 	CMP        $112,R7
 2001e44:	78 b0 08 60 	BGE        @0x020026a8    // 20026a8 <_vfprintf_r+0xbac>
 2001e48:	3c 00 00 6e 	CMP        $110,R7
 2001e4c:	78 88 07 8c 	BZ         @0x020025dc    // 20025dc <_vfprintf_r+0xae0>
 2001e50:	78 80 0d 28 	BRA        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001e54:	3c 00 00 75 	CMP        $117,R7
 2001e58:	78 88 09 6c 	BZ         @0x020027c8    // 20027c8 <_vfprintf_r+0xccc>
 2001e5c:	3c 00 00 78 	CMP        $120,R7
 2001e60:	78 88 09 d0 	BZ         @0x02002834    // 2002834 <_vfprintf_r+0xd38>
 2001e64:	3c 00 00 73 	CMP        $115,R7
 2001e68:	78 a8 0d 10 	BNZ        @0x02002b7c    // 2002b7c <_vfprintf_r+0x1080>
 2001e6c:	78 80 08 7c 	BRA        @0x020026ec    // 20026ec <_vfprintf_r+0xbf0>
 2001e70:	0c 00 00 00 	CMP        $0,R1
 2001e74:	78 88 01 7c 	BZ         @0x02001ff4    // 2001ff4 <_vfprintf_r+0x4f8>
 2001e78:	25 c7 40 71 	SB         R4,$113(SP)
 2001e7c:	78 80 01 74 	BRA        @0x02001ff4    // 2001ff4 <_vfprintf_r+0x4f8>
 2001e80:	0c 00 00 00 	CMP        $0,R1
 2001e84:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2001e88:	1e 00 00 58 	LDI        $88,R3
 2001e8c:	12 03 00 40 	LDI        0x0200e464,R2  // 200e464 <_global_impure_ptr+0x18>
 2001e90:	12 40 e4 64 
 2001e94:	14 c7 40 64 	SW         R2,$100(SP)
 2001e98:	78 80 09 b0 	BRA        @0x0200284c    // 200284c <_vfprintf_r+0xd50>
 2001e9c:	24 00 00 00 	CMP        $0,R4
 2001ea0:	78 8b fe 80 	BZ         @0x02001d24    // 2001d24 <_vfprintf_r+0x228>
 2001ea4:	78 83 fe 88 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001ea8:	48 c0 00 01 	OR         $1,R9
 2001eac:	78 83 fe 80 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001eb0:	94 28 92 04 	LW         40(SP),R2      | ADD        $4,R2
 2001eb4:	bc 28 bc b8 	LW         40(SP),R7      | LW         (R7),R7
 2001eb8:	bd 38 bb 00 	SW         R7,$56(SP)     | CMP        $0,R7
 2001ebc:	78 b3 fe 6c 	BGE        @0x02001d2c    // 2001d2c <_vfprintf_r+0x230>
 2001ec0:	3b 41 df ff 	MOV        $-1+R7,R7
 2001ec4:	39 03 ff ff 	XOR        $-1,R7
 2001ec8:	bd 38 95 28 	SW         R7,$56(SP)     | SW         R2,$40(SP)
 2001ecc:	78 80 00 00 	BRA        @0x02001ed0    // 2001ed0 <_vfprintf_r+0x3d4>
 2001ed0:	48 c0 00 04 	OR         $4,R9
 2001ed4:	78 83 fe 58 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001ed8:	b7 d0 b2 01 	MOV        R10,R6         | ADD        $1,R6
 2001edc:	3d 86 80 00 	LB         (R10),R7
 2001ee0:	3c 00 00 2a 	CMP        $42,R7
 2001ee4:	78 88 00 14 	BZ         @0x02001efc    // 2001efc <_vfprintf_r+0x400>
 2001ee8:	97 b8 92 50 	MOV        R7,R2          | ADD        $-48,R2
 2001eec:	14 00 00 0a 	CMP        $10,R2
 2001ef0:	78 98 00 28 	BC         @0x02001f1c    // 2001f1c <_vfprintf_r+0x420>
 2001ef4:	d7 b0 b7 a8 	MOV        R6,R10         | MOV        R5,R6
 2001ef8:	78 83 fe 40 	BRA        @0x02001d3c    // 2001d3c <_vfprintf_r+0x240>
 2001efc:	97 b0 bc 28 	MOV        R6,R2          | LW         40(SP),R7
 2001f00:	b4 b8 be ff 	LW         (R7),R6        | LDI        $-1,R7
 2001f04:	34 05 c0 00 	CMP        R7,R6
 2001f08:	33 51 c0 00 	MOV.LT     R7,R6
 2001f0c:	3c 87 40 28 	LW         40(SP),R7
 2001f10:	3b 41 c0 04 	MOV        $4+R7,R7
 2001f14:	bd 28 d7 90 	SW         R7,$40(SP)     | MOV        R2,R10
 2001f18:	78 83 fe 14 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001f1c:	d7 b0 bf a8 	MOV        R6,R10         | MOV        R5,R7
 2001f20:	33 41 c0 00 	MOV        R7,R6
 2001f24:	31 80 00 02 	LSL        $2,R6
 2001f28:	b2 b8 b2 b0 	ADD        R7,R6          | ADD        R6,R6
 2001f2c:	bf b0 ba 90 	MOV        R6,R7          | ADD        R2,R7
 2001f30:	50 80 00 01 	ADD        $1,R10
 2001f34:	35 86 bf ff 	LB         -1(R10),R6
 2001f38:	97 b0 92 50 	MOV        R6,R2          | ADD        $-48,R2
 2001f3c:	14 00 00 0a 	CMP        $10,R2
 2001f40:	78 9b ff dc 	BC         @0x02001f20    // 2001f20 <_vfprintf_r+0x424>
 2001f44:	97 b8 bf b0 	MOV        R7,R2          | MOV        R6,R7
 2001f48:	33 40 80 00 	MOV        R2,R6
 2001f4c:	78 83 fd ec 	BRA        @0x02001d3c    // 2001d3c <_vfprintf_r+0x240>
 2001f50:	48 c0 00 80 	OR         $128,R9
 2001f54:	78 83 fd d8 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001f58:	96 00 95 38 	CLR        R2             | SW         R2,$56(SP)
 2001f5c:	13 41 df d0 	MOV        $-48+R7,R2
 2001f60:	cd 1c ce 00 	SW         R9,$28(SP)     | CLR        R9
 2001f64:	3b 42 40 00 	MOV        R9,R7
 2001f68:	39 80 00 02 	LSL        $2,R7
 2001f6c:	ba c8 ba b8 	ADD        R9,R7          | ADD        R7,R7
 2001f70:	cf 90 ca b8 	MOV        R2,R9          | ADD        R7,R9
 2001f74:	50 80 00 01 	ADD        $1,R10
 2001f78:	3d 86 bf ff 	LB         -1(R10),R7
 2001f7c:	97 b8 92 50 	MOV        R7,R2          | ADD        $-48,R2
 2001f80:	14 00 00 0a 	CMP        $10,R2
 2001f84:	78 9b ff dc 	BC         @0x02001f64    // 2001f64 <_vfprintf_r+0x468>
 2001f88:	cd 38 cc 1c 	SW         R9,$56(SP)     | LW         28(SP),R9
 2001f8c:	78 83 fd ac 	BRA        @0x02001d3c    // 2001d3c <_vfprintf_r+0x240>
 2001f90:	48 c0 00 08 	OR         $8,R9
 2001f94:	78 83 fd 98 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001f98:	48 c0 00 40 	OR         $64,R9
 2001f9c:	78 83 fd 90 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001fa0:	48 c0 00 10 	OR         $16,R9
 2001fa4:	78 83 fd 88 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001fa8:	48 c0 00 10 	OR         $16,R9
 2001fac:	78 83 fd 80 	BRA        @0x02001d30    // 2001d30 <_vfprintf_r+0x234>
 2001fb0:	9c 28 8c 98 	LW         40(SP),R3      | LW         (R3),R1
 2001fb4:	0d c7 40 98 	SB         R1,$152(SP)
 2001fb8:	26 00 00 00 	CLR        R4
 2001fbc:	25 c7 40 71 	SB         R4,$113(SP)
 2001fc0:	1b 40 c0 04 	MOV        $4+R3,R3
 2001fc4:	9d 28 cd 20 	SW         R3,$40(SP)     | SW         R9,$32(SP)
 2001fc8:	ae 00 ad 2c 	CLR        R5             | SW         R5,$44(SP)
 2001fcc:	ae 01 ad 1c 	LDI        $1,R5          | SW         R5,$28(SP)
 2001fd0:	ad 24 b6 00 	SW         R5,$36(SP)     | CLR        R6
 2001fd4:	34 c7 40 4c 	SW         R6,$76(SP)
 2001fd8:	2b 43 40 00 	MOV        SP,R5
 2001fdc:	28 80 00 98 	ADD        $152,R5
 2001fe0:	2c c7 40 48 	SW         R5,$72(SP)
 2001fe4:	78 80 0b e4 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x10d0>
 2001fe8:	0c 00 00 00 	CMP        $0,R1
 2001fec:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2001ff0:	48 c0 00 10 	OR         $16,R9
 2001ff4:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 2001ff8:	78 88 00 28 	BZ         @0x02002024    // 2002024 <_vfprintf_r+0x528>
 2001ffc:	94 28 8c 90 	LW         40(SP),R2      | LW         (R2),R1
 2002000:	14 84 80 04 	LW         4(R2),R2
 2002004:	0c c7 40 68 	SW         R1,$104(SP)
 2002008:	14 c7 40 6c 	SW         R2,$108(SP)
 200200c:	0c c7 40 40 	SW         R1,$64(SP)
 2002010:	14 c7 40 44 	SW         R2,$68(SP)
 2002014:	1c 87 40 28 	LW         40(SP),R3
 2002018:	1b 40 c0 08 	MOV        $8+R3,R3
 200201c:	1c c7 40 28 	SW         R3,$40(SP)
 2002020:	78 80 00 70 	BRA        @0x02002094    // 2002094 <_vfprintf_r+0x598>
 2002024:	0b 42 40 00 	MOV        R9,R1
 2002028:	08 40 00 40 	AND        $64,R1
 200202c:	78 88 00 38 	BZ         @0x02002068    // 2002068 <_vfprintf_r+0x56c>
 2002030:	a4 28 8c a0 	LW         40(SP),R4      | LW         (R4),R1
 2002034:	09 80 00 10 	LSL        $16,R1
 2002038:	09 c0 00 10 	ASR        $16,R1
 200203c:	0c c7 40 44 	SW         R1,$68(SP)
 2002040:	13 40 40 00 	MOV        R1,R2
 2002044:	11 c0 00 1f 	ASR        $31,R2
 2002048:	14 c7 40 40 	SW         R2,$64(SP)
 200204c:	0c c7 40 6c 	SW         R1,$108(SP)
 2002050:	14 c7 40 68 	SW         R2,$104(SP)
 2002054:	23 41 00 04 	MOV        $4+R4,R4
 2002058:	24 c7 40 28 	SW         R4,$40(SP)
 200205c:	0c 87 40 68 	LW         104(SP),R1
 2002060:	14 87 40 6c 	LW         108(SP),R2
 2002064:	78 80 00 2c 	BRA        @0x02002094    // 2002094 <_vfprintf_r+0x598>
 2002068:	ac 28 8c a8 	LW         40(SP),R5      | LW         (R5),R1
 200206c:	0c c7 40 44 	SW         R1,$68(SP)
 2002070:	13 40 40 00 	MOV        R1,R2
 2002074:	11 c0 00 1f 	ASR        $31,R2
 2002078:	14 c7 40 40 	SW         R2,$64(SP)
 200207c:	0c c7 40 6c 	SW         R1,$108(SP)
 2002080:	14 c7 40 68 	SW         R2,$104(SP)
 2002084:	2b 41 40 04 	MOV        $4+R5,R5
 2002088:	2c c7 40 28 	SW         R5,$40(SP)
 200208c:	0c 87 40 68 	LW         104(SP),R1
 2002090:	14 87 40 6c 	LW         108(SP),R2
 2002094:	0c 00 00 00 	CMP        $0,R1
 2002098:	78 90 00 0c 	BLT        @0x020020a8    // 20020a8 <_vfprintf_r+0x5ac>
 200209c:	2d 87 40 71 	LB         113(SP),R5
 20020a0:	ad 2c 96 01 	SW         R5,$44(SP)     | LDI        $1,R2
 20020a4:	78 80 08 54 	BRA        @0x020028fc    // 20028fc <_vfprintf_r+0xe00>
 20020a8:	0c 87 40 40 	LW         64(SP),R1
 20020ac:	14 87 40 44 	LW         68(SP),R2
 20020b0:	11 03 ff ff 	XOR        $-1,R2
 20020b4:	09 03 ff ff 	XOR        $-1,R1
 20020b8:	10 80 00 01 	ADD        $1,R2
 20020bc:	08 98 00 01 	ADD.C      $1,R1
 20020c0:	0c c7 40 40 	SW         R1,$64(SP)
 20020c4:	14 c7 40 44 	SW         R2,$68(SP)
 20020c8:	16 00 00 2d 	LDI        $45,R2
 20020cc:	15 c7 40 71 	SB         R2,$113(SP)
 20020d0:	ae 2d ad 2c 	LDI        $45,R5         | SW         R5,$44(SP)
 20020d4:	16 00 00 01 	LDI        $1,R2
 20020d8:	78 80 08 20 	BRA        @0x020028fc    // 20028fc <_vfprintf_r+0xe00>
 20020dc:	0c 00 00 00 	CMP        $0,R1
 20020e0:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 20020e4:	8f c8 89 08 	MOV        R9,R1          | AND        $8,R1
 20020e8:	78 88 00 24 	BZ         @0x02002110    // 2002110 <_vfprintf_r+0x614>
 20020ec:	84 28 94 80 	LW         40(SP),R0      | LW         (R0),R2
 20020f0:	0c 84 00 04 	LW         4(R0),R1
 20020f4:	03 40 00 08 	MOV        $8+R0,R0
 20020f8:	04 c7 40 28 	SW         R0,$40(SP)
 20020fc:	14 c7 40 58 	SW         R2,$88(SP)
 2002100:	0c c7 40 54 	SW         R1,$84(SP)
 2002104:	2b 40 80 00 	MOV        R2,R5
 2002108:	14 87 40 54 	LW         84(SP),R2
 200210c:	78 80 00 20 	BRA        @0x02002130    // 2002130 <_vfprintf_r+0x634>
 2002110:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 2002114:	0c c7 40 58 	SW         R1,$88(SP)
 2002118:	14 87 40 28 	LW         40(SP),R2
 200211c:	14 84 80 04 	LW         4(R2),R2
 2002120:	14 c7 40 54 	SW         R2,$84(SP)
 2002124:	1c 87 40 28 	LW         40(SP),R3
 2002128:	1b 40 c0 08 	MOV        $8+R3,R3
 200212c:	9d 28 af 88 	SW         R3,$40(SP)     | MOV        R1,R5
 2002130:	0a 03 ff fe 	BREV       $-2,R1
 2002134:	28 44 40 00 	AND        R1,R5
 2002138:	1a 03 f7 fe 	BREV       $-2050,R3
 200213c:	a6 ff 8f a8 	LDI        $-1,R4         | MOV        R5,R1
 2002140:	87 fa fc f8 	JSR        0x0200d9bc     // 200d9bc <__unorddf2>
 2002144:	02 00 d9 bc 
 2002148:	8d 1c 8b 00 	SW         R1,$28(SP)     | CMP        $0,R1
 200214c:	78 a8 18 c4 	BNZ        @0x02003a14    // 2003a14 <_vfprintf_r+0x1f18>
 2002150:	1a 03 f7 fe 	BREV       $-2050,R3
 2002154:	a6 ff 8f a8 	LDI        $-1,R4         | MOV        R5,R1
 2002158:	14 87 40 54 	LW         84(SP),R2
 200215c:	87 fa fc f8 	JSR        0x0200d958     // 200d958 <__ledf2>
 2002160:	02 00 d9 58 
 2002164:	0c 00 00 01 	CMP        $1,R1
 2002168:	78 90 18 a8 	BLT        @0x02003a14    // 2003a14 <_vfprintf_r+0x1f18>
 200216c:	78 80 18 c4 	BRA        @0x02003a34    // 2003a34 <_vfprintf_r+0x1f38>
 2002170:	26 00 00 2d 	LDI        $45,R4
 2002174:	25 c7 40 71 	SB         R4,$113(SP)
 2002178:	ae 2d ad 2c 	LDI        $45,R5         | SW         R5,$44(SP)
 200217c:	3c 00 00 48 	CMP        $72,R7
 2002180:	2a 13 00 40 	LDI.LT     0x0200e454,R5  // 200e454 <_global_impure_ptr+0x8>
 2002184:	2a 50 e4 54 
 2002188:	2a 33 00 40 	LDI.GE     0x0200e458,R5  // 200e458 <_global_impure_ptr+0xc>
 200218c:	2a 70 e4 58 
 2002190:	2c c7 40 48 	SW         R5,$72(SP)
 2002194:	48 43 ff 7f 	AND        $-129,R9
 2002198:	cd 20 ae 03 	SW         R9,$32(SP)     | LDI        $3,R5
 200219c:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 20021a0:	36 00 00 00 	CLR        R6
 20021a4:	34 c7 40 4c 	SW         R6,$76(SP)
 20021a8:	2c 87 40 2c 	LW         44(SP),R5
 20021ac:	78 80 0a 0c 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 20021b0:	3c 00 00 48 	CMP        $72,R7
 20021b4:	2a 13 00 40 	LDI.LT     0x0200e45c,R5  // 200e45c <_global_impure_ptr+0x10>
 20021b8:	2a 50 e4 5c 
 20021bc:	2a 33 00 40 	LDI.GE     0x0200e460,R5  // 200e460 <_global_impure_ptr+0x14>
 20021c0:	2a 70 e4 60 
 20021c4:	2c c7 40 48 	SW         R5,$72(SP)
 20021c8:	48 43 ff 7f 	AND        $-129,R9
 20021cc:	4c c7 40 20 	SW         R9,$32(SP)
 20021d0:	2d 87 40 71 	LB         113(SP),R5
 20021d4:	ad 2c ae 03 	SW         R5,$44(SP)     | LDI        $3,R5
 20021d8:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 20021dc:	36 00 00 00 	CLR        R6
 20021e0:	34 c7 40 4c 	SW         R6,$76(SP)
 20021e4:	2c 87 40 2c 	LW         44(SP),R5
 20021e8:	78 80 09 d0 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 20021ec:	34 03 ff ff 	CMP        $-1,R6
 20021f0:	78 a8 00 0c 	BNZ        @0x02002200    // 2002200 <_vfprintf_r+0x704>
 20021f4:	87 b8 81 5f 	MOV        R7,R0          | AND        $-33,R0
 20021f8:	85 1c b6 06 	SW         R0,$28(SP)     | LDI        $6,R6
 20021fc:	78 80 00 30 	BRA        @0x02002230    // 2002230 <_vfprintf_r+0x734>
 2002200:	97 b8 91 5f 	MOV        R7,R2          | AND        $-33,R2
 2002204:	14 c7 40 1c 	SW         R2,$28(SP)
 2002208:	14 00 00 47 	CMP        $71,R2
 200220c:	13 40 40 00 	MOV        R1,R2
 2002210:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2002214:	12 48 00 01 
 2002218:	b3 00 9f 88 	CMP        $0,R6          | MOV        R1,R3
 200221c:	1a 08 00 00 	LDI.Z      0x00000001,R3  // 1 <_rom+0x1>
 2002220:	1a 48 00 01 
 2002224:	10 44 c0 00 	AND        R3,R2
 2002228:	10 40 00 ff 	AND        $255,R2
 200222c:	78 a8 19 08 	BNZ        @0x02003b38    // 2003b38 <_vfprintf_r+0x203c>
 2002230:	1b 42 40 00 	MOV        R9,R3
 2002234:	18 c0 01 00 	OR         $256,R3
 2002238:	1c c7 40 20 	SW         R3,$32(SP)
 200223c:	24 87 40 58 	LW         88(SP),R4
 2002240:	87 a0 a3 00 	MOV        R4,R0          | CMP        $0,R4
 2002244:	78 90 00 0c 	BLT        @0x02002254    // 2002254 <_vfprintf_r+0x758>
 2002248:	78 80 00 1c 	BRA        @0x02002268    // 2002268 <_vfprintf_r+0x76c>
 200224c:	ae 47 ad 1c 	LDI        $71,R5         | SW         R5,$28(SP)
 2002250:	b6 01 87 98 	LDI        $1,R6          | MOV        R3,R0
 2002254:	0a 00 00 01 	BREV       $1,R1
 2002258:	01 04 40 00 	XOR        R1,R0
 200225c:	85 24 8e 2d 	SW         R0,$36(SP)     | LDI        $45,R1
 2002260:	0c c7 40 3c 	SW         R1,$60(SP)
 2002264:	78 80 00 08 	BRA        @0x02002270    // 2002270 <_vfprintf_r+0x774>
 2002268:	a5 24 9e 00 	SW         R4,$36(SP)     | CLR        R3
 200226c:	1c c7 40 3c 	SW         R3,$60(SP)
 2002270:	24 87 40 1c 	LW         28(SP),R4
 2002274:	24 00 00 46 	CMP        $70,R4
 2002278:	78 88 18 34 	BZ         @0x02003ab0    // 2003ab0 <_vfprintf_r+0x1fb4>
 200227c:	24 00 00 45 	CMP        $69,R4
 2002280:	78 a8 17 ec 	BNZ        @0x02003a70    // 2003a70 <_vfprintf_r+0x1f74>
 2002284:	af b0 aa 01 	MOV        R6,R5          | ADD        $1,R5
 2002288:	ad 2c 8f e8 	SW         R5,$44(SP)     | MOV        SP,R1
 200228c:	08 80 00 84 	ADD        $132,R1
 2002290:	0c c7 40 08 	SW         R1,$8(SP)
 2002294:	0b 40 5f f4 	MOV        $-12+R1,R1
 2002298:	8d 04 8f 8c 	SW         R1,$4(SP)      | MOV        $-4+R1,R1
 200229c:	8d 00 a6 02 	SW         R1,(SP)        | LDI        $2,R4
 20022a0:	14 87 40 24 	LW         36(SP),R2
 20022a4:	1c 87 40 54 	LW         84(SP),R3
 20022a8:	0b 43 00 00 	MOV        R12,R1
 20022ac:	87 fa fc f8 	JSR        0x020041c4     // 20041c4 <_dtoa_r>
 20022b0:	02 00 41 c4 
 20022b4:	0c c7 40 48 	SW         R1,$72(SP)
 20022b8:	af 88 84 2c 	MOV        R1,R5          | LW         44(SP),R0
 20022bc:	78 80 17 a8 	BRA        @0x02003a68    // 2003a68 <_vfprintf_r+0x1f6c>
 20022c0:	0c 87 40 84 	LW         132(SP),R1
 20022c4:	78 80 00 68 	BRA        @0x02002330    // 2002330 <_vfprintf_r+0x834>
 20022c8:	0c 87 40 74 	LW         116(SP),R1
 20022cc:	78 80 00 08 	BRA        @0x020022d8    // 20022d8 <_vfprintf_r+0x7dc>
 20022d0:	8e 01 88 b0 	LDI        $1,R1          | SUB        R6,R1
 20022d4:	0c c7 40 74 	SW         R1,$116(SP)
 20022d8:	08 85 80 00 	ADD        R6,R1
 20022dc:	2c 87 40 48 	LW         72(SP),R5
 20022e0:	28 84 40 00 	ADD        R1,R5
 20022e4:	9e 00 a6 00 	CLR        R3             | CLR        R4
 20022e8:	0c 87 40 24 	LW         36(SP),R1
 20022ec:	14 87 40 54 	LW         84(SP),R2
 20022f0:	87 fa fc f8 	JSR        0x0200d7c8     // 200d7c8 <__eqdf2>
 20022f4:	02 00 d7 c8 
 20022f8:	0c 00 00 00 	CMP        $0,R1
 20022fc:	78 88 00 2c 	BZ         @0x0200232c    // 200232c <_vfprintf_r+0x830>
 2002300:	0c 87 40 84 	LW         132(SP),R1
 2002304:	0c 05 40 00 	CMP        R5,R1
 2002308:	78 b8 00 24 	BNC        @0x02002330    // 2002330 <_vfprintf_r+0x834>
 200230c:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2002310:	14 c7 40 84 	SW         R2,$132(SP)
 2002314:	16 00 00 30 	LDI        $48,R2
 2002318:	15 c4 40 00 	SB         R2,(R1)
 200231c:	0c 87 40 84 	LW         132(SP),R1
 2002320:	0c 05 40 00 	CMP        R5,R1
 2002324:	78 9b ff e4 	BC         @0x0200230c    // 200230c <_vfprintf_r+0x810>
 2002328:	78 80 00 04 	BRA        @0x02002330    // 2002330 <_vfprintf_r+0x834>
 200232c:	0b 41 40 00 	MOV        R5,R1
 2002330:	2c 87 40 48 	LW         72(SP),R5
 2002334:	88 a8 8d 34 	SUB        R5,R1          | SW         R1,$52(SP)
 2002338:	0c 87 40 1c 	LW         28(SP),R1
 200233c:	0c 00 00 47 	CMP        $71,R1
 2002340:	78 a8 00 28 	BNZ        @0x0200236c    // 200236c <_vfprintf_r+0x870>
 2002344:	2c 87 40 74 	LW         116(SP),R5
 2002348:	2c c7 40 4c 	SW         R5,$76(SP)
 200234c:	ab 7d 8e 00 	CMP        $-3,R5         | CLR        R1
 2002350:	0a 50 00 01 	LDILO.LT   $1,R1
 2002354:	34 05 40 00 	CMP        R5,R6
 2002358:	08 d0 00 01 	OR.LT      $1,R1
 200235c:	0c 00 00 00 	CMP        $0,R1
 2002360:	78 88 01 bc 	BZ         @0x02002520    // 2002520 <_vfprintf_r+0xa24>
 2002364:	ba 7e 8f a8 	ADD        $-2,R7         | MOV        R5,R1
 2002368:	78 80 00 14 	BRA        @0x02002380    // 2002380 <_vfprintf_r+0x884>
 200236c:	3c 00 00 66 	CMP        $102,R7
 2002370:	78 b0 01 28 	BGE        @0x0200249c    // 200249c <_vfprintf_r+0x9a0>
 2002374:	2c 87 40 74 	LW         116(SP),R5
 2002378:	2c c7 40 4c 	SW         R5,$76(SP)
 200237c:	0b 41 40 00 	MOV        R5,R1
 2002380:	08 83 ff ff 	ADD        $-1,R1
 2002384:	0c c7 40 74 	SW         R1,$116(SP)
 2002388:	3d c7 40 7d 	SB         R7,$125(SP)
 200238c:	0c 00 00 00 	CMP        $0,R1
 2002390:	78 b0 00 14 	BGE        @0x020023a8    // 20023a8 <_vfprintf_r+0x8ac>
 2002394:	0e 00 00 01 	LDI        $1,R1
 2002398:	2c 87 40 4c 	LW         76(SP),R5
 200239c:	88 a8 96 2d 	SUB        R5,R1          | LDI        $45,R2
 20023a0:	15 c7 40 7e 	SB         R2,$126(SP)
 20023a4:	78 80 00 08 	BRA        @0x020023b0    // 20023b0 <_vfprintf_r+0x8b4>
 20023a8:	1e 00 00 2b 	LDI        $43,R3
 20023ac:	1d c7 40 7e 	SB         R3,$126(SP)
 20023b0:	13 43 40 8b 	MOV        $139+SP,R2
 20023b4:	0c 00 00 0a 	CMP        $10,R1
 20023b8:	78 b0 00 08 	BGE        @0x020023c4    // 20023c4 <_vfprintf_r+0x8c8>
 20023bc:	78 80 00 64 	BRA        @0x02002424    // 2002424 <_vfprintf_r+0x928>
 20023c0:	13 41 40 00 	MOV        R5,R2
 20023c4:	af 90 aa 7f 	MOV        R2,R5          | ADD        $-1,R5
 20023c8:	23 40 40 00 	MOV        R1,R4
 20023cc:	23 c0 00 0a 	DIVS       $10,R4
 20023d0:	1b 41 00 00 	MOV        R4,R3
 20023d4:	19 80 00 02 	LSL        $2,R3
 20023d8:	9a a0 9a 98 	ADD        R4,R3          | ADD        R3,R3
 20023dc:	88 98 8a 30 	SUB        R3,R1          | ADD        $48,R1
 20023e0:	0d c4 bf ff 	SB         R1,$-1(R2)
 20023e4:	8f a0 a3 0a 	MOV        R4,R1          | CMP        $10,R4
 20023e8:	78 b3 ff d4 	BGE        @0x020023c0    // 20023c0 <_vfprintf_r+0x8c4>
 20023ec:	92 7e 8a 30 	ADD        $-2,R2         | ADD        $48,R1
 20023f0:	0d c5 7f ff 	SB         R1,$-1(R5)
 20023f4:	a4 0c 93 a0 	LW         12(SP),R4      | CMP        R4,R2
 20023f8:	78 b8 00 44 	BNC        @0x02002440    // 2002440 <_vfprintf_r+0x944>
 20023fc:	0b 43 40 7f 	MOV        $127+SP,R1
 2002400:	8a 01 92 01 	ADD        $1,R1          | ADD        $1,R2
 2002404:	1d 84 bf ff 	LB         -1(R2),R3
 2002408:	1d c4 7f ff 	SB         R3,$-1(R1)
 200240c:	14 05 00 00 	CMP        R4,R2
 2002410:	78 ab ff ec 	BNZ        @0x02002400    // 2002400 <_vfprintf_r+0x904>
 2002414:	8c 14 88 a8 	LW         20(SP),R1      | SUB        R5,R1
 2002418:	2b 43 40 7f 	MOV        $127+SP,R5
 200241c:	aa 88 8f a8 	ADD        R1,R5          | MOV        R5,R1
 2002420:	78 80 00 24 	BRA        @0x02002448    // 2002448 <_vfprintf_r+0x94c>
 2002424:	16 00 00 30 	LDI        $48,R2
 2002428:	15 c7 40 7f 	SB         R2,$127(SP)
 200242c:	08 80 00 30 	ADD        $48,R1
 2002430:	0d c7 40 80 	SB         R1,$128(SP)
 2002434:	0b 43 40 00 	MOV        SP,R1
 2002438:	08 80 00 81 	ADD        $129,R1
 200243c:	78 80 00 08 	BRA        @0x02002448    // 2002448 <_vfprintf_r+0x94c>
 2002440:	0b 43 40 00 	MOV        SP,R1
 2002444:	08 80 00 7f 	ADD        $127,R1
 2002448:	9c 10 88 98 	LW         16(SP),R3      | SUB        R3,R1
 200244c:	0c c7 40 60 	SW         R1,$96(SP)
 2002450:	ac 34 aa 88 	LW         52(SP),R5      | ADD        R1,R5
 2002454:	ad 24 ac 34 	SW         R5,$36(SP)     | LW         52(SP),R5
 2002458:	2c 00 00 02 	CMP        $2,R5
 200245c:	78 b0 00 1c 	BGE        @0x0200247c    // 200247c <_vfprintf_r+0x980>
 2002460:	48 40 00 01 	AND        $1,R9
 2002464:	4c c7 40 4c 	SW         R9,$76(SP)
 2002468:	78 a8 00 10 	BNZ        @0x0200247c    // 200247c <_vfprintf_r+0x980>
 200246c:	ac 24 ab c8 	LW         36(SP),R5      | CMP        R9,R5
 2002470:	2b 52 40 00 	MOV.LT     R9,R5
 2002474:	2c c7 40 1c 	SW         R5,$28(SP)
 2002478:	78 80 01 38 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 200247c:	24 87 40 24 	LW         36(SP),R4
 2002480:	2c 87 40 5c 	LW         92(SP),R5
 2002484:	a2 a8 a5 24 	ADD        R5,R4          | SW         R4,$36(SP)
 2002488:	8e 00 a3 88 	CLR        R1             | CMP        R1,R4
 200248c:	23 50 40 00 	MOV.LT     R1,R4
 2002490:	24 c7 40 1c 	SW         R4,$28(SP)
 2002494:	0c c7 40 4c 	SW         R1,$76(SP)
 2002498:	78 80 01 18 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 200249c:	78 88 00 0c 	BZ         @0x020024ac    // 20024ac <_vfprintf_r+0x9b0>
 20024a0:	3c 87 40 74 	LW         116(SP),R7
 20024a4:	3c c7 40 4c 	SW         R7,$76(SP)
 20024a8:	78 80 00 74 	BRA        @0x02002520    // 2002520 <_vfprintf_r+0xa24>
 20024ac:	2c 87 40 74 	LW         116(SP),R5
 20024b0:	2c c7 40 4c 	SW         R5,$76(SP)
 20024b4:	2c 00 00 01 	CMP        $1,R5
 20024b8:	78 90 00 38 	BLT        @0x020024f4    // 20024f4 <_vfprintf_r+0x9f8>
 20024bc:	34 00 00 00 	CMP        $0,R6
 20024c0:	78 a8 00 10 	BNZ        @0x020024d4    // 20024d4 <_vfprintf_r+0x9d8>
 20024c4:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 20024c8:	78 a8 00 08 	BNZ        @0x020024d4    // 20024d4 <_vfprintf_r+0x9d8>
 20024cc:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 20024d0:	78 80 00 e0 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 20024d4:	0c 87 40 4c 	LW         76(SP),R1
 20024d8:	14 87 40 5c 	LW         92(SP),R2
 20024dc:	8a 90 8a b0 	ADD        R2,R1          | ADD        R6,R1
 20024e0:	8d 24 8e 00 	SW         R1,$36(SP)     | CLR        R1
 20024e4:	ac 24 ab 88 	LW         36(SP),R5      | CMP        R1,R5
 20024e8:	2b 50 40 00 	MOV.LT     R1,R5
 20024ec:	2c c7 40 1c 	SW         R5,$28(SP)
 20024f0:	78 80 00 c0 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 20024f4:	34 00 00 00 	CMP        $0,R6
 20024f8:	78 a8 00 08 	BNZ        @0x02002504    // 2002504 <_vfprintf_r+0xa08>
 20024fc:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2002500:	78 88 00 a8 	BZ         @0x020025ac    // 20025ac <_vfprintf_r+0xab0>
 2002504:	0c 87 40 5c 	LW         92(SP),R1
 2002508:	8a 01 8a b0 	ADD        $1,R1          | ADD        R6,R1
 200250c:	8d 24 8e 00 	SW         R1,$36(SP)     | CLR        R1
 2002510:	ac 24 ab 88 	LW         36(SP),R5      | CMP        R1,R5
 2002514:	2b 50 40 00 	MOV.LT     R1,R5
 2002518:	2c c7 40 1c 	SW         R5,$28(SP)
 200251c:	78 80 00 94 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 2002520:	3c 87 40 4c 	LW         76(SP),R7
 2002524:	ac 34 bb a8 	LW         52(SP),R5      | CMP        R5,R7
 2002528:	78 90 00 3c 	BLT        @0x02002568    // 2002568 <_vfprintf_r+0xa6c>
 200252c:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2002530:	78 a8 00 18 	BNZ        @0x0200254c    // 200254c <_vfprintf_r+0xa50>
 2002534:	3c 04 40 00 	CMP        R1,R7
 2002538:	3b 50 40 00 	MOV.LT     R1,R7
 200253c:	3c c7 40 1c 	SW         R7,$28(SP)
 2002540:	3c 87 40 4c 	LW         76(SP),R7
 2002544:	bd 24 be 67 	SW         R7,$36(SP)     | LDI        $103,R7
 2002548:	78 80 00 68 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 200254c:	2b 41 c0 00 	MOV        R7,R5
 2002550:	3c 87 40 5c 	LW         92(SP),R7
 2002554:	aa b8 ad 24 	ADD        R7,R5          | SW         R5,$36(SP)
 2002558:	8e 00 ab 88 	CLR        R1             | CMP        R1,R5
 200255c:	2b 50 40 00 	MOV.LT     R1,R5
 2002560:	ad 1c be 67 	SW         R5,$28(SP)     | LDI        $103,R7
 2002564:	78 80 00 4c 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 2002568:	3c 87 40 5c 	LW         92(SP),R7
 200256c:	aa b8 ad 24 	ADD        R7,R5          | SW         R5,$36(SP)
 2002570:	2c 87 40 4c 	LW         76(SP),R5
 2002574:	2c 00 00 01 	CMP        $1,R5
 2002578:	78 90 00 14 	BLT        @0x02002590    // 2002590 <_vfprintf_r+0xa94>
 200257c:	8e 00 bc 24 	CLR        R1             | LW         36(SP),R7
 2002580:	3c 04 40 00 	CMP        R1,R7
 2002584:	3b 50 40 00 	MOV.LT     R1,R7
 2002588:	bd 1c be 67 	SW         R7,$28(SP)     | LDI        $103,R7
 200258c:	78 80 00 24 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 2002590:	8c 24 88 a8 	LW         36(SP),R1      | SUB        R5,R1
 2002594:	8f 89 8d 24 	MOV        $1+R1,R1       | SW         R1,$36(SP)
 2002598:	8e 00 bc 24 	CLR        R1             | LW         36(SP),R7
 200259c:	3c 04 40 00 	CMP        R1,R7
 20025a0:	3b 50 40 00 	MOV.LT     R1,R7
 20025a4:	bd 1c be 67 	SW         R7,$28(SP)     | LDI        $103,R7
 20025a8:	78 80 00 08 	BRA        @0x020025b4    // 20025b4 <_vfprintf_r+0xab8>
 20025ac:	ae 01 ad 1c 	LDI        $1,R5          | SW         R5,$28(SP)
 20025b0:	2c c7 40 24 	SW         R5,$36(SP)
 20025b4:	8c 3c 8b 00 	LW         60(SP),R1      | CMP        $0,R1
 20025b8:	78 a8 00 0c 	BNZ        @0x020025c8    // 20025c8 <_vfprintf_r+0xacc>
 20025bc:	2d 87 40 71 	LB         113(SP),R5
 20025c0:	ad 2c b7 88 	SW         R5,$44(SP)     | MOV        R1,R6
 20025c4:	78 80 05 f4 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 20025c8:	0e 00 00 2d 	LDI        $45,R1
 20025cc:	0d c7 40 71 	SB         R1,$113(SP)
 20025d0:	ae 2d ad 2c 	LDI        $45,R5         | SW         R5,$44(SP)
 20025d4:	36 00 00 00 	CLR        R6
 20025d8:	78 80 05 e8 	BRA        @0x02002bc4    // 2002bc4 <_vfprintf_r+0x10c8>
 20025dc:	0c 00 00 00 	CMP        $0,R1
 20025e0:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 20025e4:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 20025e8:	78 88 00 24 	BZ         @0x02002610    // 2002610 <_vfprintf_r+0xb14>
 20025ec:	bc 28 8c b8 	LW         40(SP),R7      | LW         (R7),R1
 20025f0:	3c 87 40 30 	LW         48(SP),R7
 20025f4:	3c c4 40 04 	SW         R7,$4(R1)
 20025f8:	13 41 c0 00 	MOV        R7,R2
 20025fc:	11 c0 00 1f 	ASR        $31,R2
 2002600:	95 88 bc 28 	SW         R2,(R1)        | LW         40(SP),R7
 2002604:	3b 41 c0 04 	MOV        $4+R7,R7
 2002608:	3c c7 40 28 	SW         R7,$40(SP)
 200260c:	78 83 f6 44 	BRA        @0x02001c54    // 2001c54 <_vfprintf_r+0x158>
 2002610:	0b 42 40 00 	MOV        R9,R1
 2002614:	08 40 00 40 	AND        $64,R1
 2002618:	bc 28 8c b8 	LW         40(SP),R7      | LW         (R7),R1
 200261c:	3c 87 40 30 	LW         48(SP),R7
 2002620:	3d 6c 40 00 	SH.NZ      R7,(R1)
 2002624:	3c cc 40 00 	SW.Z       R7,(R1)
 2002628:	3c 87 40 28 	LW         40(SP),R7
 200262c:	3b 41 c0 04 	MOV        $4+R7,R7
 2002630:	3c c7 40 28 	SW         R7,$40(SP)
 2002634:	78 83 f6 1c 	BRA        @0x02001c54    // 2001c54 <_vfprintf_r+0x158>
 2002638:	48 c0 00 10 	OR         $16,R9
 200263c:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 2002640:	78 88 00 20 	BZ         @0x02002664    // 2002664 <_vfprintf_r+0xb68>
 2002644:	94 28 8c 90 	LW         40(SP),R2      | LW         (R2),R1
 2002648:	14 84 80 04 	LW         4(R2),R2
 200264c:	0c c7 40 40 	SW         R1,$64(SP)
 2002650:	14 c7 40 44 	SW         R2,$68(SP)
 2002654:	1c 87 40 28 	LW         40(SP),R3
 2002658:	1b 40 c0 08 	MOV        $8+R3,R3
 200265c:	9d 28 96 00 	SW         R3,$40(SP)     | CLR        R2
 2002660:	78 80 02 8c 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 2002664:	13 42 40 00 	MOV        R9,R2
 2002668:	10 40 00 40 	AND        $64,R2
 200266c:	78 88 00 1c 	BZ         @0x0200268c    // 200268c <_vfprintf_r+0xb90>
 2002670:	a4 28 94 a0 	LW         40(SP),R4      | LW         (R4),R2
 2002674:	10 40 ff ff 	AND        $65535,R2
 2002678:	14 c7 40 44 	SW         R2,$68(SP)
 200267c:	0c c7 40 40 	SW         R1,$64(SP)
 2002680:	23 41 00 04 	MOV        $4+R4,R4
 2002684:	a5 28 97 88 	SW         R4,$40(SP)     | MOV        R1,R2
 2002688:	78 80 02 64 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 200268c:	ac 28 ac a8 	LW         40(SP),R5      | LW         (R5),R5
 2002690:	2c c7 40 44 	SW         R5,$68(SP)
 2002694:	14 c7 40 40 	SW         R2,$64(SP)
 2002698:	0c 87 40 28 	LW         40(SP),R1
 200269c:	0b 40 40 04 	MOV        $4+R1,R1
 20026a0:	0c c7 40 28 	SW         R1,$40(SP)
 20026a4:	78 80 02 48 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 20026a8:	bc 28 bc b8 	LW         40(SP),R7      | LW         (R7),R7
 20026ac:	3c c7 40 44 	SW         R7,$68(SP)
 20026b0:	0e 00 00 00 	CLR        R1
 20026b4:	0c c7 40 40 	SW         R1,$64(SP)
 20026b8:	48 c0 00 02 	OR         $2,R9
 20026bc:	16 00 00 30 	LDI        $48,R2
 20026c0:	15 c7 40 72 	SB         R2,$114(SP)
 20026c4:	1e 00 00 78 	LDI        $120,R3
 20026c8:	1d c7 40 73 	SB         R3,$115(SP)
 20026cc:	3c 87 40 28 	LW         40(SP),R7
 20026d0:	3b 41 c0 04 	MOV        $4+R7,R7
 20026d4:	3c c7 40 28 	SW         R7,$40(SP)
 20026d8:	3a 03 00 40 	LDI        0x0200e478,R7  // 200e478 <_global_impure_ptr+0x2c>
 20026dc:	3a 40 e4 78 
 20026e0:	3c c7 40 64 	SW         R7,$100(SP)
 20026e4:	96 02 be 78 	LDI        $2,R2          | LDI        $120,R7
 20026e8:	78 80 02 04 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 20026ec:	ac 28 aa 04 	LW         40(SP),R5      | ADD        $4,R5
 20026f0:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 20026f4:	0c c7 40 48 	SW         R1,$72(SP)
 20026f8:	16 00 00 00 	CLR        R2
 20026fc:	15 c7 40 71 	SB         R2,$113(SP)
 2002700:	0c 00 00 00 	CMP        $0,R1
 2002704:	78 a8 00 28 	BNZ        @0x02002730    // 2002730 <_vfprintf_r+0xc34>
 2002708:	8e 06 8b b0 	LDI        $6,R1          | CMP        R6,R1
 200270c:	33 58 40 00 	MOV.C      R1,R6
 2002710:	b5 1c ad 28 	SW         R6,$28(SP)     | SW         R5,$40(SP)
 2002714:	b5 24 cd 20 	SW         R6,$36(SP)     | SW         R9,$32(SP)
 2002718:	b6 00 b5 2c 	CLR        R6             | SW         R6,$44(SP)
 200271c:	34 c7 40 4c 	SW         R6,$76(SP)
 2002720:	2a 03 00 40 	LDI        0x0200e48c,R5  // 200e48c <_global_impure_ptr+0x40>
 2002724:	2a 40 e4 8c 
 2002728:	2c c7 40 48 	SW         R5,$72(SP)
 200272c:	78 80 04 9c 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x10d0>
 2002730:	34 03 ff ff 	CMP        $-1,R6
 2002734:	78 88 00 5c 	BZ         @0x02002794    // 2002794 <_vfprintf_r+0xc98>
 2002738:	9f b0 96 00 	MOV        R6,R3          | CLR        R2
 200273c:	87 fa fc f8 	JSR        0x02007420     // 2007420 <memchr>
 2002740:	02 00 74 20 
 2002744:	0c 00 00 00 	CMP        $0,R1
 2002748:	78 a8 00 1c 	BNZ        @0x02002768    // 2002768 <_vfprintf_r+0xc6c>
 200274c:	15 87 40 71 	LB         113(SP),R2
 2002750:	95 2c b5 1c 	SW         R2,$44(SP)     | SW         R6,$28(SP)
 2002754:	ad 28 b5 24 	SW         R5,$40(SP)     | SW         R6,$36(SP)
 2002758:	cd 20 b7 88 	SW         R9,$32(SP)     | MOV        R1,R6
 200275c:	0c c7 40 4c 	SW         R1,$76(SP)
 2002760:	2b 40 80 00 	MOV        R2,R5
 2002764:	78 80 04 54 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 2002768:	1c 87 40 48 	LW         72(SP),R3
 200276c:	88 98 8d 24 	SUB        R3,R1          | SW         R1,$36(SP)
 2002770:	b6 00 8b b0 	CLR        R6             | CMP        R6,R1
 2002774:	0b 51 80 00 	MOV.LT     R6,R1
 2002778:	0c c7 40 1c 	SW         R1,$28(SP)
 200277c:	25 87 40 71 	LB         113(SP),R4
 2002780:	a5 2c ad 28 	SW         R4,$44(SP)     | SW         R5,$40(SP)
 2002784:	4c c7 40 20 	SW         R9,$32(SP)
 2002788:	34 c7 40 4c 	SW         R6,$76(SP)
 200278c:	2b 41 00 00 	MOV        R4,R5
 2002790:	78 80 04 28 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 2002794:	87 fa fc f8 	JSR        0x020019e8     // 20019e8 <strlen>
 2002798:	02 00 19 e8 
 200279c:	8d 24 b6 00 	SW         R1,$36(SP)     | CLR        R6
 20027a0:	0c 05 80 00 	CMP        R6,R1
 20027a4:	0b 51 80 00 	MOV.LT     R6,R1
 20027a8:	0c c7 40 1c 	SW         R1,$28(SP)
 20027ac:	0d 87 40 71 	LB         113(SP),R1
 20027b0:	8d 2c ad 28 	SW         R1,$44(SP)     | SW         R5,$40(SP)
 20027b4:	4c c7 40 20 	SW         R9,$32(SP)
 20027b8:	34 c7 40 4c 	SW         R6,$76(SP)
 20027bc:	2b 40 40 00 	MOV        R1,R5
 20027c0:	78 80 03 f8 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 20027c4:	48 c0 00 10 	OR         $16,R9
 20027c8:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 20027cc:	78 88 00 20 	BZ         @0x020027f0    // 20027f0 <_vfprintf_r+0xcf4>
 20027d0:	9c 28 94 98 	LW         40(SP),R3      | LW         (R3),R2
 20027d4:	1c 84 c0 04 	LW         4(R3),R3
 20027d8:	14 c7 40 40 	SW         R2,$64(SP)
 20027dc:	1c c7 40 44 	SW         R3,$68(SP)
 20027e0:	24 87 40 28 	LW         40(SP),R4
 20027e4:	23 41 00 08 	MOV        $8+R4,R4
 20027e8:	a5 28 96 01 	SW         R4,$40(SP)     | LDI        $1,R2
 20027ec:	78 80 01 00 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 20027f0:	13 42 40 00 	MOV        R9,R2
 20027f4:	10 40 00 40 	AND        $64,R2
 20027f8:	78 88 00 1c 	BZ         @0x02002818    // 2002818 <_vfprintf_r+0xd1c>
 20027fc:	ac 28 94 a8 	LW         40(SP),R5      | LW         (R5),R2
 2002800:	10 40 ff ff 	AND        $65535,R2
 2002804:	14 c7 40 44 	SW         R2,$68(SP)
 2002808:	0c c7 40 40 	SW         R1,$64(SP)
 200280c:	2b 41 40 04 	MOV        $4+R5,R5
 2002810:	ad 28 96 01 	SW         R5,$40(SP)     | LDI        $1,R2
 2002814:	78 80 00 d8 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 2002818:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 200281c:	0c c7 40 44 	SW         R1,$68(SP)
 2002820:	14 c7 40 40 	SW         R2,$64(SP)
 2002824:	14 87 40 28 	LW         40(SP),R2
 2002828:	13 40 80 04 	MOV        $4+R2,R2
 200282c:	95 28 96 01 	SW         R2,$40(SP)     | LDI        $1,R2
 2002830:	78 80 00 bc 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 2002834:	0c 00 00 00 	CMP        $0,R1
 2002838:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 200283c:	1e 00 00 78 	LDI        $120,R3
 2002840:	22 03 00 40 	LDI        0x0200e478,R4  // 200e478 <_global_impure_ptr+0x2c>
 2002844:	22 40 e4 78 
 2002848:	24 c7 40 64 	SW         R4,$100(SP)
 200284c:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 2002850:	78 88 00 20 	BZ         @0x02002874    // 2002874 <_vfprintf_r+0xd78>
 2002854:	94 28 8c 90 	LW         40(SP),R2      | LW         (R2),R1
 2002858:	14 84 80 04 	LW         4(R2),R2
 200285c:	0c c7 40 40 	SW         R1,$64(SP)
 2002860:	14 c7 40 44 	SW         R2,$68(SP)
 2002864:	24 87 40 28 	LW         40(SP),R4
 2002868:	23 41 00 08 	MOV        $8+R4,R4
 200286c:	24 c7 40 28 	SW         R4,$40(SP)
 2002870:	78 80 00 40 	BRA        @0x020028b4    // 20028b4 <_vfprintf_r+0xdb8>
 2002874:	13 42 40 00 	MOV        R9,R2
 2002878:	10 40 00 40 	AND        $64,R2
 200287c:	78 88 00 1c 	BZ         @0x0200289c    // 200289c <_vfprintf_r+0xda0>
 2002880:	ac 28 94 a8 	LW         40(SP),R5      | LW         (R5),R2
 2002884:	10 40 ff ff 	AND        $65535,R2
 2002888:	14 c7 40 44 	SW         R2,$68(SP)
 200288c:	0c c7 40 40 	SW         R1,$64(SP)
 2002890:	2b 41 40 04 	MOV        $4+R5,R5
 2002894:	2c c7 40 28 	SW         R5,$40(SP)
 2002898:	78 80 00 18 	BRA        @0x020028b4    // 20028b4 <_vfprintf_r+0xdb8>
 200289c:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 20028a0:	0c c7 40 44 	SW         R1,$68(SP)
 20028a4:	14 c7 40 40 	SW         R2,$64(SP)
 20028a8:	14 87 40 28 	LW         40(SP),R2
 20028ac:	13 40 80 04 	MOV        $4+R2,R2
 20028b0:	14 c7 40 28 	SW         R2,$40(SP)
 20028b4:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 20028b8:	78 88 00 2c 	BZ         @0x020028e8    // 20028e8 <_vfprintf_r+0xdec>
 20028bc:	24 87 40 40 	LW         64(SP),R4
 20028c0:	2c 87 40 44 	LW         68(SP),R5
 20028c4:	96 02 a3 00 	LDI        $2,R2          | CMP        $0,R4
 20028c8:	2c 08 00 00 	CMP.Z      $0,R5
 20028cc:	78 88 00 20 	BZ         @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 20028d0:	2e 00 00 30 	LDI        $48,R5
 20028d4:	2d c7 40 72 	SB         R5,$114(SP)
 20028d8:	1d c7 40 73 	SB         R3,$115(SP)
 20028dc:	48 c0 00 02 	OR         $2,R9
 20028e0:	16 00 00 02 	LDI        $2,R2
 20028e4:	78 80 00 08 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 20028e8:	16 00 00 02 	LDI        $2,R2
 20028ec:	78 80 00 00 	BRA        @0x020028f0    // 20028f0 <_vfprintf_r+0xdf4>
 20028f0:	0e 00 00 00 	CLR        R1
 20028f4:	0d c7 40 71 	SB         R1,$113(SP)
 20028f8:	ae 00 ad 2c 	CLR        R5             | SW         R5,$44(SP)
 20028fc:	34 03 ff ff 	CMP        $-1,R6
 2002900:	78 88 00 34 	BZ         @0x02002938    // 2002938 <_vfprintf_r+0xe3c>
 2002904:	0b 42 40 00 	MOV        R9,R1
 2002908:	08 43 ff 7f 	AND        $-129,R1
 200290c:	0c c7 40 20 	SW         R1,$32(SP)
 2002910:	0c 87 40 40 	LW         64(SP),R1
 2002914:	1c 87 40 44 	LW         68(SP),R3
 2002918:	08 c4 c0 00 	OR         R3,R1
 200291c:	1e 00 00 00 	CLR        R3
 2002920:	1a 68 00 01 	LDILO.NZ   $1,R3
 2002924:	34 00 00 00 	CMP        $0,R6
 2002928:	18 e8 00 01 	OR.NZ      $1,R3
 200292c:	1c 00 00 00 	CMP        $0,R3
 2002930:	78 88 01 e4 	BZ         @0x02002b18    // 2002b18 <_vfprintf_r+0x101c>
 2002934:	4c 87 40 20 	LW         32(SP),R9
 2002938:	14 00 00 01 	CMP        $1,R2
 200293c:	78 88 00 b0 	BZ         @0x020029f0    // 20029f0 <_vfprintf_r+0xef4>
 2002940:	14 00 00 02 	CMP        $2,R2
 2002944:	78 88 01 54 	BZ         @0x02002a9c    // 2002a9c <_vfprintf_r+0xfa0>
 2002948:	13 43 40 c0 	MOV        $192+SP,R2
 200294c:	d5 1c bd 20 	SW         R10,$28(SP)    | SW         R7,$32(SP)
 2002950:	4c c7 40 24 	SW         R9,$36(SP)
 2002954:	24 87 40 40 	LW         64(SP),R4
 2002958:	2c 87 40 44 	LW         68(SP),R5
 200295c:	78 80 00 04 	BRA        @0x02002964    // 2002964 <_vfprintf_r+0xe68>
 2002960:	13 42 80 00 	MOV        R10,R2
 2002964:	d7 90 d2 7f 	MOV        R2,R10         | ADD        $-1,R10
 2002968:	8f a8 89 07 	MOV        R5,R1          | AND        $7,R1
 200296c:	08 80 00 30 	ADD        $48,R1
 2002970:	0d c4 bf ff 	SB         R1,$-1(R2)
 2002974:	3b 41 00 00 	MOV        R4,R7
 2002978:	39 80 00 1d 	LSL        $29,R7
 200297c:	1b 41 40 00 	MOV        R5,R3
 2002980:	19 40 00 03 	LSR        $3,R3
 2002984:	4b 41 00 00 	MOV        R4,R9
 2002988:	49 40 00 03 	LSR        $3,R9
 200298c:	a7 c8 af b8 	MOV        R9,R4          | MOV        R7,R5
 2002990:	28 c4 c0 00 	OR         R3,R5
 2002994:	24 00 00 00 	CMP        $0,R4
 2002998:	2c 08 00 00 	CMP.Z      $0,R5
 200299c:	78 ab ff c0 	BNZ        @0x02002960    // 2002960 <_vfprintf_r+0xe64>
 20029a0:	bc 20 cc 24 	LW         32(SP),R7      | LW         36(SP),R9
 20029a4:	24 c7 40 40 	SW         R4,$64(SP)
 20029a8:	2c c7 40 44 	SW         R5,$68(SP)
 20029ac:	9f d0 d4 1c 	MOV        R10,R3         | LW         28(SP),R10
 20029b0:	8b 30 8e 00 	CMP        $48,R1         | CLR        R1
 20029b4:	0a 68 00 01 	LDILO.NZ   $1,R1
 20029b8:	a7 c8 a1 88 	MOV        R9,R4          | AND        R1,R4
 20029bc:	78 a8 00 10 	BNZ        @0x020029d0    // 20029d0 <_vfprintf_r+0xed4>
 20029c0:	ac 18 a8 98 	LW         24(SP),R5      | SUB        R3,R5
 20029c4:	ad 24 cd 20 	SW         R5,$36(SP)     | SW         R9,$32(SP)
 20029c8:	1c c7 40 48 	SW         R3,$72(SP)
 20029cc:	78 80 01 94 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 20029d0:	10 83 ff fe 	ADD        $-2,R2
 20029d4:	14 c7 40 48 	SW         R2,$72(SP)
 20029d8:	0e 00 00 30 	LDI        $48,R1
 20029dc:	0d c4 ff ff 	SB         R1,$-1(R3)
 20029e0:	9c 18 98 90 	LW         24(SP),R3      | SUB        R2,R3
 20029e4:	9d 24 cd 20 	SW         R3,$36(SP)     | SW         R9,$32(SP)
 20029e8:	2b 40 c0 00 	MOV        R3,R5
 20029ec:	78 80 01 74 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 20029f0:	24 87 40 40 	LW         64(SP),R4
 20029f4:	2c 87 40 44 	LW         68(SP),R5
 20029f8:	24 00 00 00 	CMP        $0,R4
 20029fc:	78 a8 00 28 	BNZ        @0x02002a28    // 2002a28 <_vfprintf_r+0xf2c>
 2002a00:	2c 00 00 0a 	CMP        $10,R5
 2002a04:	78 b8 00 20 	BNC        @0x02002a28    // 2002a28 <_vfprintf_r+0xf2c>
 2002a08:	8f a8 8a 30 	MOV        R5,R1          | ADD        $48,R1
 2002a0c:	0d c7 40 bf 	SB         R1,$191(SP)
 2002a10:	cd 20 95 24 	SW         R9,$32(SP)     | SW         R2,$36(SP)
 2002a14:	2b 43 40 00 	MOV        SP,R5
 2002a18:	28 80 00 bf 	ADD        $191,R5
 2002a1c:	2c c7 40 48 	SW         R5,$72(SP)
 2002a20:	2b 40 80 00 	MOV        R2,R5
 2002a24:	78 80 01 3c 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 2002a28:	2b 43 40 c0 	MOV        $192+SP,R5
 2002a2c:	2c c7 40 48 	SW         R5,$72(SP)
 2002a30:	d5 1c bd 20 	SW         R10,$28(SP)    | SW         R7,$32(SP)
 2002a34:	3b 42 c0 00 	MOV        R11,R7
 2002a38:	54 87 40 40 	LW         64(SP),R10
 2002a3c:	5c 87 40 44 	LW         68(SP),R11
 2002a40:	aa 7f 9e 00 	ADD        $-1,R5         | CLR        R3
 2002a44:	a6 0a 8f d0 	LDI        $10,R4         | MOV        R10,R1
 2002a48:	13 42 c0 00 	MOV        R11,R2
 2002a4c:	87 fa fc f8 	JSR        0x0200c544     // 200c544 <__umoddi3>
 2002a50:	02 00 c5 44 
 2002a54:	10 80 00 30 	ADD        $48,R2
 2002a58:	15 c5 40 00 	SB         R2,(R5)
 2002a5c:	9e 00 a6 0a 	CLR        R3             | LDI        $10,R4
 2002a60:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 2002a64:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <__udivdi3>
 2002a68:	02 00 bf ec 
 2002a6c:	d7 88 df 90 	MOV        R1,R10         | MOV        R2,R11
 2002a70:	0c 00 00 00 	CMP        $0,R1
 2002a74:	14 08 00 00 	CMP.Z      $0,R2
 2002a78:	78 ab ff c4 	BNZ        @0x02002a40    // 2002a40 <_vfprintf_r+0xf44>
 2002a7c:	2c c7 40 48 	SW         R5,$72(SP)
 2002a80:	0c c7 40 40 	SW         R1,$64(SP)
 2002a84:	14 c7 40 44 	SW         R2,$68(SP)
 2002a88:	d4 1c df b8 	LW         28(SP),R10     | MOV        R7,R11
 2002a8c:	bc 20 8c 18 	LW         32(SP),R7      | LW         24(SP),R1
 2002a90:	88 a8 8d 24 	SUB        R5,R1          | SW         R1,$36(SP)
 2002a94:	cd 20 af 88 	SW         R9,$32(SP)     | MOV        R1,R5
 2002a98:	78 80 00 c8 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 2002a9c:	2b 43 40 c0 	MOV        $192+SP,R5
 2002aa0:	2c c7 40 48 	SW         R5,$72(SP)
 2002aa4:	d5 1c bd 20 	SW         R10,$28(SP)    | SW         R7,$32(SP)
 2002aa8:	0b 41 40 00 	MOV        R5,R1
 2002aac:	54 87 40 64 	LW         100(SP),R10
 2002ab0:	14 87 40 40 	LW         64(SP),R2
 2002ab4:	1c 87 40 44 	LW         68(SP),R3
 2002ab8:	8a 7f a7 98 	ADD        $-1,R1         | MOV        R3,R4
 2002abc:	a1 0f bf d0 	AND        $15,R4         | MOV        R10,R7
 2002ac0:	38 85 00 00 	ADD        R4,R7
 2002ac4:	25 85 c0 00 	LB         (R7),R4
 2002ac8:	25 c4 40 00 	SB         R4,(R1)
 2002acc:	2b 40 80 00 	MOV        R2,R5
 2002ad0:	29 80 00 1c 	LSL        $28,R5
 2002ad4:	23 40 c0 00 	MOV        R3,R4
 2002ad8:	21 40 00 04 	LSR        $4,R4
 2002adc:	3b 40 80 00 	MOV        R2,R7
 2002ae0:	39 40 00 04 	LSR        $4,R7
 2002ae4:	97 b8 9f a8 	MOV        R7,R2          | MOV        R5,R3
 2002ae8:	18 c5 00 00 	OR         R4,R3
 2002aec:	14 00 00 00 	CMP        $0,R2
 2002af0:	1c 08 00 00 	CMP.Z      $0,R3
 2002af4:	78 ab ff c0 	BNZ        @0x02002ab8    // 2002ab8 <_vfprintf_r+0xfbc>
 2002af8:	d4 1c bc 20 	LW         28(SP),R10     | LW         32(SP),R7
 2002afc:	0c c7 40 48 	SW         R1,$72(SP)
 2002b00:	14 c7 40 40 	SW         R2,$64(SP)
 2002b04:	1c c7 40 44 	SW         R3,$68(SP)
 2002b08:	94 18 90 88 	LW         24(SP),R2      | SUB        R1,R2
 2002b0c:	95 24 cd 20 	SW         R2,$36(SP)     | SW         R9,$32(SP)
 2002b10:	2b 40 80 00 	MOV        R2,R5
 2002b14:	78 80 00 4c 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 2002b18:	14 00 00 00 	CMP        $0,R2
 2002b1c:	78 a8 00 24 	BNZ        @0x02002b44    // 2002b44 <_vfprintf_r+0x1048>
 2002b20:	c9 01 cd 24 	AND        $1,R9          | SW         R9,$36(SP)
 2002b24:	78 88 00 30 	BZ         @0x02002b58    // 2002b58 <_vfprintf_r+0x105c>
 2002b28:	1e 00 00 30 	LDI        $48,R3
 2002b2c:	1d c7 40 bf 	SB         R3,$191(SP)
 2002b30:	2b 43 40 00 	MOV        SP,R5
 2002b34:	28 80 00 bf 	ADD        $191,R5
 2002b38:	2c c7 40 48 	SW         R5,$72(SP)
 2002b3c:	2b 42 40 00 	MOV        R9,R5
 2002b40:	78 80 00 20 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 2002b44:	1c c7 40 24 	SW         R3,$36(SP)
 2002b48:	2b 43 40 c0 	MOV        $192+SP,R5
 2002b4c:	2c c7 40 48 	SW         R5,$72(SP)
 2002b50:	2b 40 c0 00 	MOV        R3,R5
 2002b54:	78 80 00 0c 	BRA        @0x02002b64    // 2002b64 <_vfprintf_r+0x1068>
 2002b58:	2b 43 40 c0 	MOV        $192+SP,R5
 2002b5c:	2c c7 40 48 	SW         R5,$72(SP)
 2002b60:	2b 42 40 00 	MOV        R9,R5
 2002b64:	2c 05 80 00 	CMP        R6,R5
 2002b68:	2b 51 80 00 	MOV.LT     R6,R5
 2002b6c:	ad 1c ae 00 	SW         R5,$28(SP)     | CLR        R5
 2002b70:	2c c7 40 4c 	SW         R5,$76(SP)
 2002b74:	2c 87 40 2c 	LW         44(SP),R5
 2002b78:	78 80 00 40 	BRA        @0x02002bbc    // 2002bbc <_vfprintf_r+0x10c0>
 2002b7c:	0c 00 00 00 	CMP        $0,R1
 2002b80:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2002b84:	3c 00 00 00 	CMP        $0,R7
 2002b88:	78 88 0d 38 	BZ         @0x020038c4    // 20038c4 <_vfprintf_r+0x1dc8>
 2002b8c:	3d c7 40 98 	SB         R7,$152(SP)
 2002b90:	0e 00 00 00 	CLR        R1
 2002b94:	0d c7 40 71 	SB         R1,$113(SP)
 2002b98:	cd 20 ae 00 	SW         R9,$32(SP)     | CLR        R5
 2002b9c:	ad 2c ae 01 	SW         R5,$44(SP)     | LDI        $1,R5
 2002ba0:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 2002ba4:	36 00 00 00 	CLR        R6
 2002ba8:	34 c7 40 4c 	SW         R6,$76(SP)
 2002bac:	2b 43 40 00 	MOV        SP,R5
 2002bb0:	28 80 00 98 	ADD        $152,R5
 2002bb4:	2c c7 40 48 	SW         R5,$72(SP)
 2002bb8:	78 80 00 10 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x10d0>
 2002bbc:	2c 00 00 00 	CMP        $0,R5
 2002bc0:	78 88 00 08 	BZ         @0x02002bcc    // 2002bcc <_vfprintf_r+0x10d0>
 2002bc4:	ac 1c aa 01 	LW         28(SP),R5      | ADD        $1,R5
 2002bc8:	2c c7 40 1c 	SW         R5,$28(SP)
 2002bcc:	8c 20 89 02 	LW         32(SP),R1      | AND        $2,R1
 2002bd0:	0c c7 40 3c 	SW         R1,$60(SP)
 2002bd4:	78 88 00 08 	BZ         @0x02002be0    // 2002be0 <_vfprintf_r+0x10e4>
 2002bd8:	ac 1c aa 02 	LW         28(SP),R5      | ADD        $2,R5
 2002bdc:	2c c7 40 1c 	SW         R5,$28(SP)
 2002be0:	4c 87 40 20 	LW         32(SP),R9
 2002be4:	48 40 00 84 	AND        $132,R9
 2002be8:	78 88 00 0c 	BZ         @0x02002bf8    // 2002bf8 <_vfprintf_r+0x10fc>
 2002bec:	2c 87 40 94 	LW         148(SP),R5
 2002bf0:	0c 87 40 2c 	LW         44(SP),R1
 2002bf4:	78 80 00 ec 	BRA        @0x02002ce4    // 2002ce4 <_vfprintf_r+0x11e8>
 2002bf8:	ac 38 8c 1c 	LW         56(SP),R5      | LW         28(SP),R1
 2002bfc:	a8 88 ab 01 	SUB        R1,R5          | CMP        $1,R5
 2002c00:	78 b0 00 0c 	BGE        @0x02002c10    // 2002c10 <_vfprintf_r+0x1114>
 2002c04:	2c 87 40 94 	LW         148(SP),R5
 2002c08:	0c 87 40 2c 	LW         44(SP),R1
 2002c0c:	78 80 00 d4 	BRA        @0x02002ce4    // 2002ce4 <_vfprintf_r+0x11e8>
 2002c10:	2c 00 00 11 	CMP        $17,R5
 2002c14:	78 b0 00 0c 	BGE        @0x02002c24    // 2002c24 <_vfprintf_r+0x1128>
 2002c18:	14 87 40 94 	LW         148(SP),R2
 2002c1c:	0c 87 40 90 	LW         144(SP),R1
 2002c20:	78 80 00 5c 	BRA        @0x02002c80    // 2002c80 <_vfprintf_r+0x1184>
 2002c24:	14 87 40 94 	LW         148(SP),R2
 2002c28:	0c 87 40 90 	LW         144(SP),R1
 2002c2c:	1a 03 00 40 	LDI        0x0200e4a8,R3  // 200e4a8 <blanks.4493>
 2002c30:	1a 40 e4 a8 
 2002c34:	9d d8 a6 10 	SW         R3,(R11)       | LDI        $16,R4
 2002c38:	24 c6 c0 04 	SW         R4,$4(R11)
 2002c3c:	10 85 00 00 	ADD        R4,R2
 2002c40:	14 c7 40 94 	SW         R2,$148(SP)
 2002c44:	08 80 00 01 	ADD        $1,R1
 2002c48:	0c c7 40 90 	SW         R1,$144(SP)
 2002c4c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002c50:	78 90 00 24 	BLT        @0x02002c78    // 2002c78 <_vfprintf_r+0x117c>
 2002c54:	1b 43 40 8c 	MOV        $140+SP,R3
 2002c58:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002c5c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002c60:	02 00 9c 60 
 2002c64:	0c 00 00 00 	CMP        $0,R1
 2002c68:	78 a8 0c 88 	BNZ        @0x020038f4    // 20038f4 <_vfprintf_r+0x1df8>
 2002c6c:	14 87 40 94 	LW         148(SP),R2
 2002c70:	0c 87 40 90 	LW         144(SP),R1
 2002c74:	5b 43 40 c0 	MOV        $192+SP,R11
 2002c78:	aa 70 ab 11 	ADD        $-16,R5        | CMP        $17,R5
 2002c7c:	78 b3 ff ac 	BGE        @0x02002c2c    // 2002c2c <_vfprintf_r+0x1130>
 2002c80:	1a 03 00 40 	LDI        0x0200e4a8,R3  // 200e4a8 <blanks.4493>
 2002c84:	1a 40 e4 a8 
 2002c88:	1c c6 c0 00 	SW         R3,(R11)
 2002c8c:	2c c6 c0 04 	SW         R5,$4(R11)
 2002c90:	28 84 80 00 	ADD        R2,R5
 2002c94:	2c c7 40 94 	SW         R5,$148(SP)
 2002c98:	08 80 00 01 	ADD        $1,R1
 2002c9c:	0c c7 40 90 	SW         R1,$144(SP)
 2002ca0:	0c 00 00 08 	CMP        $8,R1
 2002ca4:	78 b0 00 10 	BGE        @0x02002cb8    // 2002cb8 <_vfprintf_r+0x11bc>
 2002ca8:	58 80 00 08 	ADD        $8,R11
 2002cac:	25 87 40 71 	LB         113(SP),R4
 2002cb0:	a5 2c 8f a0 	SW         R4,$44(SP)     | MOV        R4,R1
 2002cb4:	78 80 00 2c 	BRA        @0x02002ce4    // 2002ce4 <_vfprintf_r+0x11e8>
 2002cb8:	1b 43 40 8c 	MOV        $140+SP,R3
 2002cbc:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002cc0:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002cc4:	02 00 9c 60 
 2002cc8:	0c 00 00 00 	CMP        $0,R1
 2002ccc:	78 a8 0c 2c 	BNZ        @0x020038fc    // 20038fc <_vfprintf_r+0x1e00>
 2002cd0:	2d 87 40 71 	LB         113(SP),R5
 2002cd4:	2c c7 40 2c 	SW         R5,$44(SP)
 2002cd8:	2c 87 40 94 	LW         148(SP),R5
 2002cdc:	5b 43 40 c0 	MOV        $192+SP,R11
 2002ce0:	0c 87 40 2c 	LW         44(SP),R1
 2002ce4:	0c 00 00 00 	CMP        $0,R1
 2002ce8:	78 88 00 48 	BZ         @0x02002d34    // 2002d34 <_vfprintf_r+0x1238>
 2002cec:	13 43 40 71 	MOV        $113+SP,R2
 2002cf0:	95 d8 9e 01 	SW         R2,(R11)       | LDI        $1,R3
 2002cf4:	1c c6 c0 04 	SW         R3,$4(R11)
 2002cf8:	28 84 c0 00 	ADD        R3,R5
 2002cfc:	2c c7 40 94 	SW         R5,$148(SP)
 2002d00:	0c 87 40 90 	LW         144(SP),R1
 2002d04:	08 84 c0 00 	ADD        R3,R1
 2002d08:	0c c7 40 90 	SW         R1,$144(SP)
 2002d0c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002d10:	78 90 00 20 	BLT        @0x02002d34    // 2002d34 <_vfprintf_r+0x1238>
 2002d14:	1b 43 40 8c 	MOV        $140+SP,R3
 2002d18:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002d1c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002d20:	02 00 9c 60 
 2002d24:	0c 00 00 00 	CMP        $0,R1
 2002d28:	78 a8 0b d8 	BNZ        @0x02003904    // 2003904 <_vfprintf_r+0x1e08>
 2002d2c:	2c 87 40 94 	LW         148(SP),R5
 2002d30:	5b 43 40 c0 	MOV        $192+SP,R11
 2002d34:	a4 3c a3 00 	LW         60(SP),R4      | CMP        $0,R4
 2002d38:	78 88 00 48 	BZ         @0x02002d84    // 2002d84 <_vfprintf_r+0x1288>
 2002d3c:	0b 43 40 72 	MOV        $114+SP,R1
 2002d40:	8d d8 96 02 	SW         R1,(R11)       | LDI        $2,R2
 2002d44:	14 c6 c0 04 	SW         R2,$4(R11)
 2002d48:	28 84 80 00 	ADD        R2,R5
 2002d4c:	2c c7 40 94 	SW         R5,$148(SP)
 2002d50:	0c 87 40 90 	LW         144(SP),R1
 2002d54:	08 80 00 01 	ADD        $1,R1
 2002d58:	0c c7 40 90 	SW         R1,$144(SP)
 2002d5c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002d60:	78 90 00 20 	BLT        @0x02002d84    // 2002d84 <_vfprintf_r+0x1288>
 2002d64:	1b 43 40 8c 	MOV        $140+SP,R3
 2002d68:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002d6c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002d70:	02 00 9c 60 
 2002d74:	0c 00 00 00 	CMP        $0,R1
 2002d78:	78 a8 0b 90 	BNZ        @0x0200390c    // 200390c <_vfprintf_r+0x1e10>
 2002d7c:	2c 87 40 94 	LW         148(SP),R5
 2002d80:	5b 43 40 c0 	MOV        $192+SP,R11
 2002d84:	4c 00 00 80 	CMP        $128,R9
 2002d88:	78 a8 00 b8 	BNZ        @0x02002e44    // 2002e44 <_vfprintf_r+0x1348>
 2002d8c:	cc 38 9c 1c 	LW         56(SP),R9      | LW         28(SP),R3
 2002d90:	c8 98 cb 01 	SUB        R3,R9          | CMP        $1,R9
 2002d94:	78 90 00 ac 	BLT        @0x02002e44    // 2002e44 <_vfprintf_r+0x1348>
 2002d98:	0c 87 40 90 	LW         144(SP),R1
 2002d9c:	4c 00 00 11 	CMP        $17,R9
 2002da0:	78 90 00 58 	BLT        @0x02002dfc    // 2002dfc <_vfprintf_r+0x1300>
 2002da4:	0c 87 40 90 	LW         144(SP),R1
 2002da8:	22 03 00 40 	LDI        0x0200e498,R4  // 200e498 <zeroes.4494>
 2002dac:	22 40 e4 98 
 2002db0:	a5 d8 96 10 	SW         R4,(R11)       | LDI        $16,R2
 2002db4:	14 c6 c0 04 	SW         R2,$4(R11)
 2002db8:	28 84 80 00 	ADD        R2,R5
 2002dbc:	2c c7 40 94 	SW         R5,$148(SP)
 2002dc0:	08 80 00 01 	ADD        $1,R1
 2002dc4:	0c c7 40 90 	SW         R1,$144(SP)
 2002dc8:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002dcc:	78 90 00 24 	BLT        @0x02002df4    // 2002df4 <_vfprintf_r+0x12f8>
 2002dd0:	1b 43 40 8c 	MOV        $140+SP,R3
 2002dd4:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002dd8:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002ddc:	02 00 9c 60 
 2002de0:	0c 00 00 00 	CMP        $0,R1
 2002de4:	78 a8 0b 2c 	BNZ        @0x02003914    // 2003914 <_vfprintf_r+0x1e18>
 2002de8:	2c 87 40 94 	LW         148(SP),R5
 2002dec:	0c 87 40 90 	LW         144(SP),R1
 2002df0:	5b 43 40 c0 	MOV        $192+SP,R11
 2002df4:	ca 70 cb 11 	ADD        $-16,R9        | CMP        $17,R9
 2002df8:	78 b3 ff ac 	BGE        @0x02002da8    // 2002da8 <_vfprintf_r+0x12ac>
 2002dfc:	1a 03 00 40 	LDI        0x0200e498,R3  // 200e498 <zeroes.4494>
 2002e00:	1a 40 e4 98 
 2002e04:	1c c6 c0 00 	SW         R3,(R11)
 2002e08:	4c c6 c0 04 	SW         R9,$4(R11)
 2002e0c:	28 86 40 00 	ADD        R9,R5
 2002e10:	2c c7 40 94 	SW         R5,$148(SP)
 2002e14:	08 80 00 01 	ADD        $1,R1
 2002e18:	0c c7 40 90 	SW         R1,$144(SP)
 2002e1c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002e20:	78 90 00 20 	BLT        @0x02002e44    // 2002e44 <_vfprintf_r+0x1348>
 2002e24:	1b 43 40 8c 	MOV        $140+SP,R3
 2002e28:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002e2c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002e30:	02 00 9c 60 
 2002e34:	0c 00 00 00 	CMP        $0,R1
 2002e38:	78 a8 0a e0 	BNZ        @0x0200391c    // 200391c <_vfprintf_r+0x1e20>
 2002e3c:	2c 87 40 94 	LW         148(SP),R5
 2002e40:	5b 43 40 c0 	MOV        $192+SP,R11
 2002e44:	a4 24 b0 a0 	LW         36(SP),R4      | SUB        R4,R6
 2002e48:	34 00 00 01 	CMP        $1,R6
 2002e4c:	78 90 00 ac 	BLT        @0x02002efc    // 2002efc <_vfprintf_r+0x1400>
 2002e50:	0c 87 40 90 	LW         144(SP),R1
 2002e54:	34 00 00 11 	CMP        $17,R6
 2002e58:	78 90 00 58 	BLT        @0x02002eb4    // 2002eb4 <_vfprintf_r+0x13b8>
 2002e5c:	0c 87 40 90 	LW         144(SP),R1
 2002e60:	12 03 00 40 	LDI        0x0200e498,R2  // 200e498 <zeroes.4494>
 2002e64:	12 40 e4 98 
 2002e68:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 2002e6c:	1c c6 c0 04 	SW         R3,$4(R11)
 2002e70:	28 84 c0 00 	ADD        R3,R5
 2002e74:	2c c7 40 94 	SW         R5,$148(SP)
 2002e78:	08 80 00 01 	ADD        $1,R1
 2002e7c:	0c c7 40 90 	SW         R1,$144(SP)
 2002e80:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002e84:	78 90 00 24 	BLT        @0x02002eac    // 2002eac <_vfprintf_r+0x13b0>
 2002e88:	1b 43 40 8c 	MOV        $140+SP,R3
 2002e8c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002e90:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002e94:	02 00 9c 60 
 2002e98:	0c 00 00 00 	CMP        $0,R1
 2002e9c:	78 a8 0a 84 	BNZ        @0x02003924    // 2003924 <_vfprintf_r+0x1e28>
 2002ea0:	2c 87 40 94 	LW         148(SP),R5
 2002ea4:	0c 87 40 90 	LW         144(SP),R1
 2002ea8:	5b 43 40 c0 	MOV        $192+SP,R11
 2002eac:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2002eb0:	78 b3 ff ac 	BGE        @0x02002e60    // 2002e60 <_vfprintf_r+0x1364>
 2002eb4:	22 03 00 40 	LDI        0x0200e498,R4  // 200e498 <zeroes.4494>
 2002eb8:	22 40 e4 98 
 2002ebc:	24 c6 c0 00 	SW         R4,(R11)
 2002ec0:	34 c6 c0 04 	SW         R6,$4(R11)
 2002ec4:	28 85 80 00 	ADD        R6,R5
 2002ec8:	2c c7 40 94 	SW         R5,$148(SP)
 2002ecc:	08 80 00 01 	ADD        $1,R1
 2002ed0:	0c c7 40 90 	SW         R1,$144(SP)
 2002ed4:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002ed8:	78 90 00 20 	BLT        @0x02002efc    // 2002efc <_vfprintf_r+0x1400>
 2002edc:	1b 43 40 8c 	MOV        $140+SP,R3
 2002ee0:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002ee4:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002ee8:	02 00 9c 60 
 2002eec:	0c 00 00 00 	CMP        $0,R1
 2002ef0:	78 a8 0a 38 	BNZ        @0x0200392c    // 200392c <_vfprintf_r+0x1e30>
 2002ef4:	2c 87 40 94 	LW         148(SP),R5
 2002ef8:	5b 43 40 c0 	MOV        $192+SP,R11
 2002efc:	0c 87 40 20 	LW         32(SP),R1
 2002f00:	08 40 01 00 	AND        $256,R1
 2002f04:	78 a8 00 4c 	BNZ        @0x02002f54    // 2002f54 <_vfprintf_r+0x1458>
 2002f08:	3c 87 40 48 	LW         72(SP),R7
 2002f0c:	bd d8 a4 24 	SW         R7,(R11)       | LW         36(SP),R4
 2002f10:	24 c6 c0 04 	SW         R4,$4(R11)
 2002f14:	28 85 00 00 	ADD        R4,R5
 2002f18:	2c c7 40 94 	SW         R5,$148(SP)
 2002f1c:	0c 87 40 90 	LW         144(SP),R1
 2002f20:	08 80 00 01 	ADD        $1,R1
 2002f24:	0c c7 40 90 	SW         R1,$144(SP)
 2002f28:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002f2c:	78 90 08 90 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2002f30:	1b 43 40 8c 	MOV        $140+SP,R3
 2002f34:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002f38:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002f3c:	02 00 9c 60 
 2002f40:	0c 00 00 00 	CMP        $0,R1
 2002f44:	78 a8 09 ec 	BNZ        @0x02003934    // 2003934 <_vfprintf_r+0x1e38>
 2002f48:	2c 87 40 94 	LW         148(SP),R5
 2002f4c:	5b 43 40 c0 	MOV        $192+SP,R11
 2002f50:	78 80 08 6c 	BRA        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2002f54:	3c 00 00 66 	CMP        $102,R7
 2002f58:	78 90 06 04 	BLT        @0x02003560    // 2003560 <_vfprintf_r+0x1a64>
 2002f5c:	9e 00 a6 00 	CLR        R3             | CLR        R4
 2002f60:	0c 87 40 58 	LW         88(SP),R1
 2002f64:	14 87 40 54 	LW         84(SP),R2
 2002f68:	87 fa fc f8 	JSR        0x0200d7c8     // 200d7c8 <__eqdf2>
 2002f6c:	02 00 d7 c8 
 2002f70:	0c 00 00 00 	CMP        $0,R1
 2002f74:	78 a8 01 70 	BNZ        @0x020030e8    // 20030e8 <_vfprintf_r+0x15ec>
 2002f78:	3a 03 00 40 	LDI        0x0200e494,R7  // 200e494 <_global_impure_ptr+0x48>
 2002f7c:	3a 40 e4 94 
 2002f80:	bd d8 8e 01 	SW         R7,(R11)       | LDI        $1,R1
 2002f84:	0c c6 c0 04 	SW         R1,$4(R11)
 2002f88:	28 84 40 00 	ADD        R1,R5
 2002f8c:	2c c7 40 94 	SW         R5,$148(SP)
 2002f90:	0c 87 40 90 	LW         144(SP),R1
 2002f94:	08 80 00 01 	ADD        $1,R1
 2002f98:	0c c7 40 90 	SW         R1,$144(SP)
 2002f9c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002fa0:	78 90 00 1c 	BLT        @0x02002fc0    // 2002fc0 <_vfprintf_r+0x14c4>
 2002fa4:	1b 43 40 8c 	MOV        $140+SP,R3
 2002fa8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002fac:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2002fb0:	02 00 9c 60 
 2002fb4:	0c 00 00 00 	CMP        $0,R1
 2002fb8:	78 a8 09 80 	BNZ        @0x0200393c    // 200393c <_vfprintf_r+0x1e40>
 2002fbc:	5b 43 40 c0 	MOV        $192+SP,R11
 2002fc0:	0c 87 40 74 	LW         116(SP),R1
 2002fc4:	ac 34 8b a8 	LW         52(SP),R5      | CMP        R5,R1
 2002fc8:	78 90 00 10 	BLT        @0x02002fdc    // 2002fdc <_vfprintf_r+0x14e0>
 2002fcc:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 2002fd0:	78 a8 00 08 	BNZ        @0x02002fdc    // 2002fdc <_vfprintf_r+0x14e0>
 2002fd4:	2c 87 40 94 	LW         148(SP),R5
 2002fd8:	78 80 07 e4 	BRA        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2002fdc:	3c 87 40 50 	LW         80(SP),R7
 2002fe0:	3c c6 c0 00 	SW         R7,(R11)
 2002fe4:	3c 87 40 5c 	LW         92(SP),R7
 2002fe8:	3c c6 c0 04 	SW         R7,$4(R11)
 2002fec:	0c 87 40 94 	LW         148(SP),R1
 2002ff0:	af b8 aa 88 	MOV        R7,R5          | ADD        R1,R5
 2002ff4:	2c c7 40 94 	SW         R5,$148(SP)
 2002ff8:	0c 87 40 90 	LW         144(SP),R1
 2002ffc:	08 80 00 01 	ADD        $1,R1
 2003000:	0c c7 40 90 	SW         R1,$144(SP)
 2003004:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003008:	78 90 00 20 	BLT        @0x0200302c    // 200302c <_vfprintf_r+0x1530>
 200300c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003010:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003014:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003018:	02 00 9c 60 
 200301c:	0c 00 00 00 	CMP        $0,R1
 2003020:	78 a8 09 20 	BNZ        @0x02003944    // 2003944 <_vfprintf_r+0x1e48>
 2003024:	2c 87 40 94 	LW         148(SP),R5
 2003028:	5b 43 40 c0 	MOV        $192+SP,R11
 200302c:	b4 34 b2 7f 	LW         52(SP),R6      | ADD        $-1,R6
 2003030:	34 00 00 01 	CMP        $1,R6
 2003034:	78 90 07 88 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2003038:	0c 87 40 90 	LW         144(SP),R1
 200303c:	34 00 00 11 	CMP        $17,R6
 2003040:	78 90 00 58 	BLT        @0x0200309c    // 200309c <_vfprintf_r+0x15a0>
 2003044:	0c 87 40 90 	LW         144(SP),R1
 2003048:	12 03 00 40 	LDI        0x0200e498,R2  // 200e498 <zeroes.4494>
 200304c:	12 40 e4 98 
 2003050:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 2003054:	1c c6 c0 04 	SW         R3,$4(R11)
 2003058:	28 84 c0 00 	ADD        R3,R5
 200305c:	2c c7 40 94 	SW         R5,$148(SP)
 2003060:	08 80 00 01 	ADD        $1,R1
 2003064:	0c c7 40 90 	SW         R1,$144(SP)
 2003068:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 200306c:	78 90 00 24 	BLT        @0x02003094    // 2003094 <_vfprintf_r+0x1598>
 2003070:	1b 43 40 8c 	MOV        $140+SP,R3
 2003074:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003078:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 200307c:	02 00 9c 60 
 2003080:	0c 00 00 00 	CMP        $0,R1
 2003084:	78 a8 08 c4 	BNZ        @0x0200394c    // 200394c <_vfprintf_r+0x1e50>
 2003088:	2c 87 40 94 	LW         148(SP),R5
 200308c:	0c 87 40 90 	LW         144(SP),R1
 2003090:	5b 43 40 c0 	MOV        $192+SP,R11
 2003094:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2003098:	78 b3 ff ac 	BGE        @0x02003048    // 2003048 <_vfprintf_r+0x154c>
 200309c:	22 03 00 40 	LDI        0x0200e498,R4  // 200e498 <zeroes.4494>
 20030a0:	22 40 e4 98 
 20030a4:	24 c6 c0 00 	SW         R4,(R11)
 20030a8:	34 c6 c0 04 	SW         R6,$4(R11)
 20030ac:	28 85 80 00 	ADD        R6,R5
 20030b0:	2c c7 40 94 	SW         R5,$148(SP)
 20030b4:	08 80 00 01 	ADD        $1,R1
 20030b8:	0c c7 40 90 	SW         R1,$144(SP)
 20030bc:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20030c0:	78 90 06 fc 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 20030c4:	1b 43 40 8c 	MOV        $140+SP,R3
 20030c8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20030cc:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20030d0:	02 00 9c 60 
 20030d4:	0c 00 00 00 	CMP        $0,R1
 20030d8:	78 a8 08 78 	BNZ        @0x02003954    // 2003954 <_vfprintf_r+0x1e58>
 20030dc:	2c 87 40 94 	LW         148(SP),R5
 20030e0:	5b 43 40 c0 	MOV        $192+SP,R11
 20030e4:	78 80 06 d8 	BRA        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 20030e8:	14 87 40 74 	LW         116(SP),R2
 20030ec:	14 00 00 01 	CMP        $1,R2
 20030f0:	78 b0 01 b8 	BGE        @0x020032ac    // 20032ac <_vfprintf_r+0x17b0>
 20030f4:	3a 03 00 40 	LDI        0x0200e494,R7  // 200e494 <_global_impure_ptr+0x48>
 20030f8:	3a 40 e4 94 
 20030fc:	bd d8 8e 01 	SW         R7,(R11)       | LDI        $1,R1
 2003100:	0c c6 c0 04 	SW         R1,$4(R11)
 2003104:	28 84 40 00 	ADD        R1,R5
 2003108:	2c c7 40 94 	SW         R5,$148(SP)
 200310c:	0c 87 40 90 	LW         144(SP),R1
 2003110:	08 80 00 01 	ADD        $1,R1
 2003114:	0c c7 40 90 	SW         R1,$144(SP)
 2003118:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 200311c:	78 90 00 24 	BLT        @0x02003144    // 2003144 <_vfprintf_r+0x1648>
 2003120:	1b 43 40 8c 	MOV        $140+SP,R3
 2003124:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003128:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 200312c:	02 00 9c 60 
 2003130:	0c 00 00 00 	CMP        $0,R1
 2003134:	78 a8 08 24 	BNZ        @0x0200395c    // 200395c <_vfprintf_r+0x1e60>
 2003138:	14 87 40 74 	LW         116(SP),R2
 200313c:	2c 87 40 94 	LW         148(SP),R5
 2003140:	5b 43 40 c0 	MOV        $192+SP,R11
 2003144:	0c 87 40 34 	LW         52(SP),R1
 2003148:	08 c4 80 00 	OR         R2,R1
 200314c:	78 a8 00 08 	BNZ        @0x02003158    // 2003158 <_vfprintf_r+0x165c>
 2003150:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 2003154:	78 88 06 68 	BZ         @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2003158:	3c 87 40 50 	LW         80(SP),R7
 200315c:	3c c6 c0 00 	SW         R7,(R11)
 2003160:	3c 87 40 5c 	LW         92(SP),R7
 2003164:	3c c6 c0 04 	SW         R7,$4(R11)
 2003168:	9f b8 9a a8 	MOV        R7,R3          | ADD        R5,R3
 200316c:	1c c7 40 94 	SW         R3,$148(SP)
 2003170:	0c 87 40 90 	LW         144(SP),R1
 2003174:	08 80 00 01 	ADD        $1,R1
 2003178:	0c c7 40 90 	SW         R1,$144(SP)
 200317c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003180:	78 90 00 28 	BLT        @0x020031ac    // 20031ac <_vfprintf_r+0x16b0>
 2003184:	1b 43 40 8c 	MOV        $140+SP,R3
 2003188:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200318c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003190:	02 00 9c 60 
 2003194:	0c 00 00 00 	CMP        $0,R1
 2003198:	78 a8 07 c8 	BNZ        @0x02003964    // 2003964 <_vfprintf_r+0x1e68>
 200319c:	14 87 40 74 	LW         116(SP),R2
 20031a0:	1c 87 40 94 	LW         148(SP),R3
 20031a4:	0c 87 40 90 	LW         144(SP),R1
 20031a8:	5b 43 40 c0 	MOV        $192+SP,R11
 20031ac:	14 00 00 00 	CMP        $0,R2
 20031b0:	78 b0 00 b0 	BGE        @0x02003264    // 2003264 <_vfprintf_r+0x1768>
 20031b4:	2b 40 9f ff 	MOV        $-1+R2,R5
 20031b8:	29 03 ff ff 	XOR        $-1,R5
 20031bc:	14 03 ff f0 	CMP        $-16,R2
 20031c0:	78 b0 00 54 	BGE        @0x02003218    // 2003218 <_vfprintf_r+0x171c>
 20031c4:	12 03 00 40 	LDI        0x0200e498,R2  // 200e498 <zeroes.4494>
 20031c8:	12 40 e4 98 
 20031cc:	95 d8 a6 10 	SW         R2,(R11)       | LDI        $16,R4
 20031d0:	24 c6 c0 04 	SW         R4,$4(R11)
 20031d4:	18 85 00 00 	ADD        R4,R3
 20031d8:	1c c7 40 94 	SW         R3,$148(SP)
 20031dc:	08 80 00 01 	ADD        $1,R1
 20031e0:	0c c7 40 90 	SW         R1,$144(SP)
 20031e4:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20031e8:	78 90 00 24 	BLT        @0x02003210    // 2003210 <_vfprintf_r+0x1714>
 20031ec:	1b 43 40 8c 	MOV        $140+SP,R3
 20031f0:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20031f4:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20031f8:	02 00 9c 60 
 20031fc:	0c 00 00 00 	CMP        $0,R1
 2003200:	78 a8 07 68 	BNZ        @0x0200396c    // 200396c <_vfprintf_r+0x1e70>
 2003204:	1c 87 40 94 	LW         148(SP),R3
 2003208:	0c 87 40 90 	LW         144(SP),R1
 200320c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003210:	aa 70 ab 11 	ADD        $-16,R5        | CMP        $17,R5
 2003214:	78 b3 ff ac 	BGE        @0x020031c4    // 20031c4 <_vfprintf_r+0x16c8>
 2003218:	3a 03 00 40 	LDI        0x0200e498,R7  // 200e498 <zeroes.4494>
 200321c:	3a 40 e4 98 
 2003220:	3c c6 c0 00 	SW         R7,(R11)
 2003224:	2c c6 c0 04 	SW         R5,$4(R11)
 2003228:	18 85 40 00 	ADD        R5,R3
 200322c:	1c c7 40 94 	SW         R3,$148(SP)
 2003230:	da 08 8a 01 	ADD        $8,R11         | ADD        $1,R1
 2003234:	0c c7 40 90 	SW         R1,$144(SP)
 2003238:	0c 00 00 08 	CMP        $8,R1
 200323c:	78 90 00 24 	BLT        @0x02003264    // 2003264 <_vfprintf_r+0x1768>
 2003240:	1b 43 40 8c 	MOV        $140+SP,R3
 2003244:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003248:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 200324c:	02 00 9c 60 
 2003250:	0c 00 00 00 	CMP        $0,R1
 2003254:	78 a8 07 1c 	BNZ        @0x02003974    // 2003974 <_vfprintf_r+0x1e78>
 2003258:	1c 87 40 94 	LW         148(SP),R3
 200325c:	0c 87 40 90 	LW         144(SP),R1
 2003260:	5b 43 40 c0 	MOV        $192+SP,R11
 2003264:	2c 87 40 48 	LW         72(SP),R5
 2003268:	ad d8 bc 34 	SW         R5,(R11)       | LW         52(SP),R7
 200326c:	3c c6 c0 04 	SW         R7,$4(R11)
 2003270:	af b8 aa 98 	MOV        R7,R5          | ADD        R3,R5
 2003274:	2c c7 40 94 	SW         R5,$148(SP)
 2003278:	08 80 00 01 	ADD        $1,R1
 200327c:	0c c7 40 90 	SW         R1,$144(SP)
 2003280:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003284:	78 90 05 38 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2003288:	1b 43 40 8c 	MOV        $140+SP,R3
 200328c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003290:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003294:	02 00 9c 60 
 2003298:	0c 00 00 00 	CMP        $0,R1
 200329c:	78 a8 06 dc 	BNZ        @0x0200397c    // 200397c <_vfprintf_r+0x1e80>
 20032a0:	2c 87 40 94 	LW         148(SP),R5
 20032a4:	5b 43 40 c0 	MOV        $192+SP,R11
 20032a8:	78 80 05 14 	BRA        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 20032ac:	34 87 40 4c 	LW         76(SP),R6
 20032b0:	bc 34 b3 b8 	LW         52(SP),R7      | CMP        R7,R6
 20032b4:	33 71 c0 00 	MOV.GE     R7,R6
 20032b8:	34 00 00 01 	CMP        $1,R6
 20032bc:	78 90 00 48 	BLT        @0x02003308    // 2003308 <_vfprintf_r+0x180c>
 20032c0:	3c 87 40 48 	LW         72(SP),R7
 20032c4:	3c c6 c0 00 	SW         R7,(R11)
 20032c8:	34 c6 c0 04 	SW         R6,$4(R11)
 20032cc:	28 85 80 00 	ADD        R6,R5
 20032d0:	2c c7 40 94 	SW         R5,$148(SP)
 20032d4:	0c 87 40 90 	LW         144(SP),R1
 20032d8:	08 80 00 01 	ADD        $1,R1
 20032dc:	0c c7 40 90 	SW         R1,$144(SP)
 20032e0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20032e4:	78 90 00 20 	BLT        @0x02003308    // 2003308 <_vfprintf_r+0x180c>
 20032e8:	1b 43 40 8c 	MOV        $140+SP,R3
 20032ec:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20032f0:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20032f4:	02 00 9c 60 
 20032f8:	0c 00 00 00 	CMP        $0,R1
 20032fc:	78 a8 06 84 	BNZ        @0x02003984    // 2003984 <_vfprintf_r+0x1e88>
 2003300:	2c 87 40 94 	LW         148(SP),R5
 2003304:	5b 43 40 c0 	MOV        $192+SP,R11
 2003308:	8e 00 8b b0 	CLR        R1             | CMP        R6,R1
 200330c:	0b 51 80 00 	MOV.LT     R6,R1
 2003310:	34 87 40 4c 	LW         76(SP),R6
 2003314:	b0 88 b3 01 	SUB        R1,R6          | CMP        $1,R6
 2003318:	78 90 00 ac 	BLT        @0x020033c8    // 20033c8 <_vfprintf_r+0x18cc>
 200331c:	0c 87 40 90 	LW         144(SP),R1
 2003320:	34 00 00 11 	CMP        $17,R6
 2003324:	78 90 00 58 	BLT        @0x02003380    // 2003380 <_vfprintf_r+0x1884>
 2003328:	0c 87 40 90 	LW         144(SP),R1
 200332c:	12 03 00 40 	LDI        0x0200e498,R2  // 200e498 <zeroes.4494>
 2003330:	12 40 e4 98 
 2003334:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 2003338:	1c c6 c0 04 	SW         R3,$4(R11)
 200333c:	28 84 c0 00 	ADD        R3,R5
 2003340:	2c c7 40 94 	SW         R5,$148(SP)
 2003344:	08 80 00 01 	ADD        $1,R1
 2003348:	0c c7 40 90 	SW         R1,$144(SP)
 200334c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003350:	78 90 00 24 	BLT        @0x02003378    // 2003378 <_vfprintf_r+0x187c>
 2003354:	1b 43 40 8c 	MOV        $140+SP,R3
 2003358:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200335c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003360:	02 00 9c 60 
 2003364:	0c 00 00 00 	CMP        $0,R1
 2003368:	78 a8 06 20 	BNZ        @0x0200398c    // 200398c <_vfprintf_r+0x1e90>
 200336c:	2c 87 40 94 	LW         148(SP),R5
 2003370:	0c 87 40 90 	LW         144(SP),R1
 2003374:	5b 43 40 c0 	MOV        $192+SP,R11
 2003378:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200337c:	78 b3 ff ac 	BGE        @0x0200332c    // 200332c <_vfprintf_r+0x1830>
 2003380:	22 03 00 40 	LDI        0x0200e498,R4  // 200e498 <zeroes.4494>
 2003384:	22 40 e4 98 
 2003388:	24 c6 c0 00 	SW         R4,(R11)
 200338c:	34 c6 c0 04 	SW         R6,$4(R11)
 2003390:	28 85 80 00 	ADD        R6,R5
 2003394:	2c c7 40 94 	SW         R5,$148(SP)
 2003398:	08 80 00 01 	ADD        $1,R1
 200339c:	0c c7 40 90 	SW         R1,$144(SP)
 20033a0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20033a4:	78 90 00 20 	BLT        @0x020033c8    // 20033c8 <_vfprintf_r+0x18cc>
 20033a8:	1b 43 40 8c 	MOV        $140+SP,R3
 20033ac:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20033b0:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20033b4:	02 00 9c 60 
 20033b8:	0c 00 00 00 	CMP        $0,R1
 20033bc:	78 a8 05 d4 	BNZ        @0x02003994    // 2003994 <_vfprintf_r+0x1e98>
 20033c0:	2c 87 40 94 	LW         148(SP),R5
 20033c4:	5b 43 40 c0 	MOV        $192+SP,R11
 20033c8:	14 87 40 74 	LW         116(SP),R2
 20033cc:	bc 34 93 b8 	LW         52(SP),R7      | CMP        R7,R2
 20033d0:	78 90 00 08 	BLT        @0x020033dc    // 20033dc <_vfprintf_r+0x18e0>
 20033d4:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 20033d8:	78 88 00 5c 	BZ         @0x02003438    // 2003438 <_vfprintf_r+0x193c>
 20033dc:	3c 87 40 50 	LW         80(SP),R7
 20033e0:	3c c6 c0 00 	SW         R7,(R11)
 20033e4:	3c 87 40 5c 	LW         92(SP),R7
 20033e8:	3c c6 c0 04 	SW         R7,$4(R11)
 20033ec:	28 85 c0 00 	ADD        R7,R5
 20033f0:	2c c7 40 94 	SW         R5,$148(SP)
 20033f4:	0c 87 40 90 	LW         144(SP),R1
 20033f8:	08 80 00 01 	ADD        $1,R1
 20033fc:	0c c7 40 90 	SW         R1,$144(SP)
 2003400:	0c 00 00 08 	CMP        $8,R1
 2003404:	78 b0 00 08 	BGE        @0x02003410    // 2003410 <_vfprintf_r+0x1914>
 2003408:	da 08 bc 34 	ADD        $8,R11         | LW         52(SP),R7
 200340c:	78 80 00 28 	BRA        @0x02003438    // 2003438 <_vfprintf_r+0x193c>
 2003410:	1b 43 40 8c 	MOV        $140+SP,R3
 2003414:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003418:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 200341c:	02 00 9c 60 
 2003420:	0c 00 00 00 	CMP        $0,R1
 2003424:	78 a8 05 74 	BNZ        @0x0200399c    // 200399c <_vfprintf_r+0x1ea0>
 2003428:	14 87 40 74 	LW         116(SP),R2
 200342c:	2c 87 40 94 	LW         148(SP),R5
 2003430:	5b 43 40 c0 	MOV        $192+SP,R11
 2003434:	3c 87 40 34 	LW         52(SP),R7
 2003438:	0c 87 40 4c 	LW         76(SP),R1
 200343c:	b8 88 b4 34 	SUB        R1,R7          | LW         52(SP),R6
 2003440:	b0 90 bb b0 	SUB        R2,R6          | CMP        R6,R7
 2003444:	3b 71 80 00 	MOV.GE     R6,R7
 2003448:	3c 00 00 01 	CMP        $1,R7
 200344c:	78 90 00 50 	BLT        @0x020034a0    // 20034a0 <_vfprintf_r+0x19a4>
 2003450:	14 87 40 48 	LW         72(SP),R2
 2003454:	92 88 95 d8 	ADD        R1,R2          | SW         R2,(R11)
 2003458:	3c c6 c0 04 	SW         R7,$4(R11)
 200345c:	28 85 c0 00 	ADD        R7,R5
 2003460:	2c c7 40 94 	SW         R5,$148(SP)
 2003464:	0c 87 40 90 	LW         144(SP),R1
 2003468:	08 80 00 01 	ADD        $1,R1
 200346c:	0c c7 40 90 	SW         R1,$144(SP)
 2003470:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003474:	78 90 00 28 	BLT        @0x020034a0    // 20034a0 <_vfprintf_r+0x19a4>
 2003478:	1b 43 40 8c 	MOV        $140+SP,R3
 200347c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003480:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003484:	02 00 9c 60 
 2003488:	0c 00 00 00 	CMP        $0,R1
 200348c:	78 a8 05 14 	BNZ        @0x020039a4    // 20039a4 <_vfprintf_r+0x1ea8>
 2003490:	0c 87 40 74 	LW         116(SP),R1
 2003494:	b4 34 b0 88 	LW         52(SP),R6      | SUB        R1,R6
 2003498:	2c 87 40 94 	LW         148(SP),R5
 200349c:	5b 43 40 c0 	MOV        $192+SP,R11
 20034a0:	8e 00 bb 88 	CLR        R1             | CMP        R1,R7
 20034a4:	3b 50 40 00 	MOV.LT     R1,R7
 20034a8:	b0 b8 b3 01 	SUB        R7,R6          | CMP        $1,R6
 20034ac:	78 90 03 10 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 20034b0:	0c 87 40 90 	LW         144(SP),R1
 20034b4:	34 00 00 11 	CMP        $17,R6
 20034b8:	78 90 00 58 	BLT        @0x02003514    // 2003514 <_vfprintf_r+0x1a18>
 20034bc:	0c 87 40 90 	LW         144(SP),R1
 20034c0:	12 03 00 40 	LDI        0x0200e498,R2  // 200e498 <zeroes.4494>
 20034c4:	12 40 e4 98 
 20034c8:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 20034cc:	1c c6 c0 04 	SW         R3,$4(R11)
 20034d0:	28 84 c0 00 	ADD        R3,R5
 20034d4:	2c c7 40 94 	SW         R5,$148(SP)
 20034d8:	08 80 00 01 	ADD        $1,R1
 20034dc:	0c c7 40 90 	SW         R1,$144(SP)
 20034e0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20034e4:	78 90 00 24 	BLT        @0x0200350c    // 200350c <_vfprintf_r+0x1a10>
 20034e8:	1b 43 40 8c 	MOV        $140+SP,R3
 20034ec:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20034f0:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20034f4:	02 00 9c 60 
 20034f8:	0c 00 00 00 	CMP        $0,R1
 20034fc:	78 a8 04 ac 	BNZ        @0x020039ac    // 20039ac <_vfprintf_r+0x1eb0>
 2003500:	2c 87 40 94 	LW         148(SP),R5
 2003504:	0c 87 40 90 	LW         144(SP),R1
 2003508:	5b 43 40 c0 	MOV        $192+SP,R11
 200350c:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2003510:	78 b3 ff ac 	BGE        @0x020034c0    // 20034c0 <_vfprintf_r+0x19c4>
 2003514:	22 03 00 40 	LDI        0x0200e498,R4  // 200e498 <zeroes.4494>
 2003518:	22 40 e4 98 
 200351c:	24 c6 c0 00 	SW         R4,(R11)
 2003520:	34 c6 c0 04 	SW         R6,$4(R11)
 2003524:	28 85 80 00 	ADD        R6,R5
 2003528:	2c c7 40 94 	SW         R5,$148(SP)
 200352c:	08 80 00 01 	ADD        $1,R1
 2003530:	0c c7 40 90 	SW         R1,$144(SP)
 2003534:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003538:	78 90 02 84 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 200353c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003540:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003544:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003548:	02 00 9c 60 
 200354c:	0c 00 00 00 	CMP        $0,R1
 2003550:	78 a8 04 60 	BNZ        @0x020039b4    // 20039b4 <_vfprintf_r+0x1eb8>
 2003554:	2c 87 40 94 	LW         148(SP),R5
 2003558:	5b 43 40 c0 	MOV        $192+SP,R11
 200355c:	78 80 02 60 	BRA        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 2003560:	bc 34 bb 02 	LW         52(SP),R7      | CMP        $2,R7
 2003564:	78 b0 00 08 	BGE        @0x02003570    // 2003570 <_vfprintf_r+0x1a74>
 2003568:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 200356c:	78 88 01 bc 	BZ         @0x0200372c    // 200372c <_vfprintf_r+0x1c30>
 2003570:	3c 87 40 48 	LW         72(SP),R7
 2003574:	bd d8 86 01 	SW         R7,(R11)       | LDI        $1,R0
 2003578:	04 c6 c0 04 	SW         R0,$4(R11)
 200357c:	28 84 00 00 	ADD        R0,R5
 2003580:	2c c7 40 94 	SW         R5,$148(SP)
 2003584:	34 87 40 90 	LW         144(SP),R6
 2003588:	30 84 00 00 	ADD        R0,R6
 200358c:	34 c7 40 90 	SW         R6,$144(SP)
 2003590:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003594:	78 90 00 24 	BLT        @0x020035bc    // 20035bc <_vfprintf_r+0x1ac0>
 2003598:	1b 43 40 8c 	MOV        $140+SP,R3
 200359c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20035a0:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20035a4:	02 00 9c 60 
 20035a8:	0c 00 00 00 	CMP        $0,R1
 20035ac:	78 a8 04 0c 	BNZ        @0x020039bc    // 20039bc <_vfprintf_r+0x1ec0>
 20035b0:	2c 87 40 94 	LW         148(SP),R5
 20035b4:	34 87 40 90 	LW         144(SP),R6
 20035b8:	5b 43 40 c0 	MOV        $192+SP,R11
 20035bc:	3c 87 40 50 	LW         80(SP),R7
 20035c0:	3c c6 c0 00 	SW         R7,(R11)
 20035c4:	3c 87 40 5c 	LW         92(SP),R7
 20035c8:	3c c6 c0 04 	SW         R7,$4(R11)
 20035cc:	ba a8 af b8 	ADD        R5,R7          | MOV        R7,R5
 20035d0:	3c c7 40 94 	SW         R7,$148(SP)
 20035d4:	30 80 00 01 	ADD        $1,R6
 20035d8:	34 c7 40 90 	SW         R6,$144(SP)
 20035dc:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 20035e0:	78 90 00 24 	BLT        @0x02003608    // 2003608 <_vfprintf_r+0x1b0c>
 20035e4:	1b 43 40 8c 	MOV        $140+SP,R3
 20035e8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20035ec:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20035f0:	02 00 9c 60 
 20035f4:	0c 00 00 00 	CMP        $0,R1
 20035f8:	78 a8 03 c8 	BNZ        @0x020039c4    // 20039c4 <_vfprintf_r+0x1ec8>
 20035fc:	2c 87 40 94 	LW         148(SP),R5
 2003600:	34 87 40 90 	LW         144(SP),R6
 2003604:	5b 43 40 c0 	MOV        $192+SP,R11
 2003608:	9e 00 a6 00 	CLR        R3             | CLR        R4
 200360c:	0c 87 40 58 	LW         88(SP),R1
 2003610:	14 87 40 54 	LW         84(SP),R2
 2003614:	87 fa fc f8 	JSR        0x0200d82c     // 200d82c <__nedf2>
 2003618:	02 00 d8 2c 
 200361c:	0c 00 00 00 	CMP        $0,R1
 2003620:	78 88 00 50 	BZ         @0x02003674    // 2003674 <_vfprintf_r+0x1b78>
 2003624:	14 87 40 48 	LW         72(SP),R2
 2003628:	92 01 95 d8 	ADD        $1,R2          | SW         R2,(R11)
 200362c:	8c 34 8a 7f 	LW         52(SP),R1      | ADD        $-1,R1
 2003630:	0c c6 c0 04 	SW         R1,$4(R11)
 2003634:	28 84 40 00 	ADD        R1,R5
 2003638:	2c c7 40 94 	SW         R5,$148(SP)
 200363c:	30 80 00 01 	ADD        $1,R6
 2003640:	34 c7 40 90 	SW         R6,$144(SP)
 2003644:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003648:	78 90 01 2c 	BLT        @0x02003778    // 2003778 <_vfprintf_r+0x1c7c>
 200364c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003650:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003654:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003658:	02 00 9c 60 
 200365c:	0c 00 00 00 	CMP        $0,R1
 2003660:	78 a8 03 68 	BNZ        @0x020039cc    // 20039cc <_vfprintf_r+0x1ed0>
 2003664:	2c 87 40 94 	LW         148(SP),R5
 2003668:	34 87 40 90 	LW         144(SP),R6
 200366c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003670:	78 80 01 04 	BRA        @0x02003778    // 2003778 <_vfprintf_r+0x1c7c>
 2003674:	bc 34 ba 7f 	LW         52(SP),R7      | ADD        $-1,R7
 2003678:	3c 00 00 01 	CMP        $1,R7
 200367c:	78 90 00 f8 	BLT        @0x02003778    // 2003778 <_vfprintf_r+0x1c7c>
 2003680:	3c 00 00 11 	CMP        $17,R7
 2003684:	78 90 00 54 	BLT        @0x020036dc    // 20036dc <_vfprintf_r+0x1be0>
 2003688:	0a 03 00 40 	LDI        0x0200e498,R1  // 200e498 <zeroes.4494>
 200368c:	0a 40 e4 98 
 2003690:	8d d8 96 10 	SW         R1,(R11)       | LDI        $16,R2
 2003694:	14 c6 c0 04 	SW         R2,$4(R11)
 2003698:	28 84 80 00 	ADD        R2,R5
 200369c:	2c c7 40 94 	SW         R5,$148(SP)
 20036a0:	30 80 00 01 	ADD        $1,R6
 20036a4:	34 c7 40 90 	SW         R6,$144(SP)
 20036a8:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 20036ac:	78 90 00 24 	BLT        @0x020036d4    // 20036d4 <_vfprintf_r+0x1bd8>
 20036b0:	1b 43 40 8c 	MOV        $140+SP,R3
 20036b4:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20036b8:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20036bc:	02 00 9c 60 
 20036c0:	0c 00 00 00 	CMP        $0,R1
 20036c4:	78 a8 03 0c 	BNZ        @0x020039d4    // 20039d4 <_vfprintf_r+0x1ed8>
 20036c8:	2c 87 40 94 	LW         148(SP),R5
 20036cc:	34 87 40 90 	LW         144(SP),R6
 20036d0:	5b 43 40 c0 	MOV        $192+SP,R11
 20036d4:	ba 70 bb 11 	ADD        $-16,R7        | CMP        $17,R7
 20036d8:	78 b3 ff ac 	BGE        @0x02003688    // 2003688 <_vfprintf_r+0x1b8c>
 20036dc:	1a 03 00 40 	LDI        0x0200e498,R3  // 200e498 <zeroes.4494>
 20036e0:	1a 40 e4 98 
 20036e4:	1c c6 c0 00 	SW         R3,(R11)
 20036e8:	3c c6 c0 04 	SW         R7,$4(R11)
 20036ec:	28 85 c0 00 	ADD        R7,R5
 20036f0:	2c c7 40 94 	SW         R5,$148(SP)
 20036f4:	30 80 00 01 	ADD        $1,R6
 20036f8:	34 c7 40 90 	SW         R6,$144(SP)
 20036fc:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003700:	78 90 00 74 	BLT        @0x02003778    // 2003778 <_vfprintf_r+0x1c7c>
 2003704:	1b 43 40 8c 	MOV        $140+SP,R3
 2003708:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200370c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003710:	02 00 9c 60 
 2003714:	0c 00 00 00 	CMP        $0,R1
 2003718:	78 a8 02 c0 	BNZ        @0x020039dc    // 20039dc <_vfprintf_r+0x1ee0>
 200371c:	2c 87 40 94 	LW         148(SP),R5
 2003720:	34 87 40 90 	LW         144(SP),R6
 2003724:	5b 43 40 c0 	MOV        $192+SP,R11
 2003728:	78 80 00 4c 	BRA        @0x02003778    // 2003778 <_vfprintf_r+0x1c7c>
 200372c:	3c 87 40 48 	LW         72(SP),R7
 2003730:	bd d8 8e 01 	SW         R7,(R11)       | LDI        $1,R1
 2003734:	0c c6 c0 04 	SW         R1,$4(R11)
 2003738:	28 84 40 00 	ADD        R1,R5
 200373c:	2c c7 40 94 	SW         R5,$148(SP)
 2003740:	34 87 40 90 	LW         144(SP),R6
 2003744:	30 84 40 00 	ADD        R1,R6
 2003748:	34 c7 40 90 	SW         R6,$144(SP)
 200374c:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003750:	78 90 00 24 	BLT        @0x02003778    // 2003778 <_vfprintf_r+0x1c7c>
 2003754:	1b 43 40 8c 	MOV        $140+SP,R3
 2003758:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200375c:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003760:	02 00 9c 60 
 2003764:	0c 00 00 00 	CMP        $0,R1
 2003768:	78 a8 02 78 	BNZ        @0x020039e4    // 20039e4 <_vfprintf_r+0x1ee8>
 200376c:	2c 87 40 94 	LW         148(SP),R5
 2003770:	34 87 40 90 	LW         144(SP),R6
 2003774:	5b 43 40 c0 	MOV        $192+SP,R11
 2003778:	13 43 40 7d 	MOV        $125+SP,R2
 200377c:	14 c6 c0 00 	SW         R2,(R11)
 2003780:	3c 87 40 60 	LW         96(SP),R7
 2003784:	3c c6 c0 04 	SW         R7,$4(R11)
 2003788:	ba a8 af b8 	ADD        R5,R7          | MOV        R7,R5
 200378c:	3c c7 40 94 	SW         R7,$148(SP)
 2003790:	30 80 00 01 	ADD        $1,R6
 2003794:	34 c7 40 90 	SW         R6,$144(SP)
 2003798:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 200379c:	78 90 00 20 	BLT        @0x020037c0    // 20037c0 <_vfprintf_r+0x1cc4>
 20037a0:	1b 43 40 8c 	MOV        $140+SP,R3
 20037a4:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20037a8:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20037ac:	02 00 9c 60 
 20037b0:	0c 00 00 00 	CMP        $0,R1
 20037b4:	78 a8 02 34 	BNZ        @0x020039ec    // 20039ec <_vfprintf_r+0x1ef0>
 20037b8:	2c 87 40 94 	LW         148(SP),R5
 20037bc:	5b 43 40 c0 	MOV        $192+SP,R11
 20037c0:	8c 20 89 04 	LW         32(SP),R1      | AND        $4,R1
 20037c4:	78 88 00 b4 	BZ         @0x0200387c    // 200387c <_vfprintf_r+0x1d80>
 20037c8:	b4 38 bc 1c 	LW         56(SP),R6      | LW         28(SP),R7
 20037cc:	b0 b8 b3 01 	SUB        R7,R6          | CMP        $1,R6
 20037d0:	78 90 00 a8 	BLT        @0x0200387c    // 200387c <_vfprintf_r+0x1d80>
 20037d4:	0c 87 40 90 	LW         144(SP),R1
 20037d8:	34 00 00 11 	CMP        $17,R6
 20037dc:	78 90 00 58 	BLT        @0x02003838    // 2003838 <_vfprintf_r+0x1d3c>
 20037e0:	0c 87 40 90 	LW         144(SP),R1
 20037e4:	12 03 00 40 	LDI        0x0200e4a8,R2  // 200e4a8 <blanks.4493>
 20037e8:	12 40 e4 a8 
 20037ec:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 20037f0:	1c c6 c0 04 	SW         R3,$4(R11)
 20037f4:	28 84 c0 00 	ADD        R3,R5
 20037f8:	2c c7 40 94 	SW         R5,$148(SP)
 20037fc:	08 80 00 01 	ADD        $1,R1
 2003800:	0c c7 40 90 	SW         R1,$144(SP)
 2003804:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003808:	78 90 00 24 	BLT        @0x02003830    // 2003830 <_vfprintf_r+0x1d34>
 200380c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003810:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003814:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 2003818:	02 00 9c 60 
 200381c:	0c 00 00 00 	CMP        $0,R1
 2003820:	78 a8 01 d0 	BNZ        @0x020039f4    // 20039f4 <_vfprintf_r+0x1ef8>
 2003824:	2c 87 40 94 	LW         148(SP),R5
 2003828:	0c 87 40 90 	LW         144(SP),R1
 200382c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003830:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2003834:	78 b3 ff ac 	BGE        @0x020037e4    // 20037e4 <_vfprintf_r+0x1ce8>
 2003838:	22 03 00 40 	LDI        0x0200e4a8,R4  // 200e4a8 <blanks.4493>
 200383c:	22 40 e4 a8 
 2003840:	24 c6 c0 00 	SW         R4,(R11)
 2003844:	34 c6 c0 04 	SW         R6,$4(R11)
 2003848:	28 85 80 00 	ADD        R6,R5
 200384c:	2c c7 40 94 	SW         R5,$148(SP)
 2003850:	08 80 00 01 	ADD        $1,R1
 2003854:	0c c7 40 90 	SW         R1,$144(SP)
 2003858:	0c 00 00 08 	CMP        $8,R1
 200385c:	78 90 00 1c 	BLT        @0x0200387c    // 200387c <_vfprintf_r+0x1d80>
 2003860:	1b 43 40 8c 	MOV        $140+SP,R3
 2003864:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003868:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 200386c:	02 00 9c 60 
 2003870:	0c 00 00 00 	CMP        $0,R1
 2003874:	78 a8 01 84 	BNZ        @0x020039fc    // 20039fc <_vfprintf_r+0x1f00>
 2003878:	2c 87 40 94 	LW         148(SP),R5
 200387c:	8c 38 bc 1c 	LW         56(SP),R1      | LW         28(SP),R7
 2003880:	0c 05 c0 00 	CMP        R7,R1
 2003884:	0b 51 c0 00 	MOV.LT     R7,R1
 2003888:	bc 30 ba 88 	LW         48(SP),R7      | ADD        R1,R7
 200388c:	bd 30 ab 00 	SW         R7,$48(SP)     | CMP        $0,R5
 2003890:	78 a8 00 10 	BNZ        @0x020038a4    // 20038a4 <_vfprintf_r+0x1da8>
 2003894:	0e 00 00 00 	CLR        R1
 2003898:	0c c7 40 90 	SW         R1,$144(SP)
 200389c:	5b 43 40 c0 	MOV        $192+SP,R11
 20038a0:	78 83 e3 b0 	BRA        @0x02001c54    // 2001c54 <_vfprintf_r+0x158>
 20038a4:	1b 43 40 8c 	MOV        $140+SP,R3
 20038a8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20038ac:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20038b0:	02 00 9c 60 
 20038b4:	0c 00 00 00 	CMP        $0,R1
 20038b8:	78 8b ff d8 	BZ         @0x02003894    // 2003894 <_vfprintf_r+0x1d98>
 20038bc:	63 42 00 00 	MOV        R8,R12
 20038c0:	78 80 01 3c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20038c4:	cf e0 e7 c0 	MOV        R12,R9         | MOV        R8,R12
 20038c8:	0c 87 40 94 	LW         148(SP),R1
 20038cc:	0c 00 00 00 	CMP        $0,R1
 20038d0:	78 88 01 2c 	BZ         @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20038d4:	1b 43 40 00 	MOV        SP,R3
 20038d8:	18 80 00 8c 	ADD        $140,R3
 20038dc:	97 c0 8f c8 	MOV        R8,R2          | MOV        R9,R1
 20038e0:	87 fa fc f8 	JSR        0x02009c60     // 2009c60 <__sprint_r>
 20038e4:	02 00 9c 60 
 20038e8:	78 80 01 14 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20038ec:	63 42 00 00 	MOV        R8,R12
 20038f0:	78 80 01 0c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20038f4:	63 42 00 00 	MOV        R8,R12
 20038f8:	78 80 01 04 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20038fc:	63 42 00 00 	MOV        R8,R12
 2003900:	78 80 00 fc 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003904:	63 42 00 00 	MOV        R8,R12
 2003908:	78 80 00 f4 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200390c:	63 42 00 00 	MOV        R8,R12
 2003910:	78 80 00 ec 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003914:	63 42 00 00 	MOV        R8,R12
 2003918:	78 80 00 e4 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200391c:	63 42 00 00 	MOV        R8,R12
 2003920:	78 80 00 dc 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003924:	63 42 00 00 	MOV        R8,R12
 2003928:	78 80 00 d4 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200392c:	63 42 00 00 	MOV        R8,R12
 2003930:	78 80 00 cc 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003934:	63 42 00 00 	MOV        R8,R12
 2003938:	78 80 00 c4 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200393c:	63 42 00 00 	MOV        R8,R12
 2003940:	78 80 00 bc 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003944:	63 42 00 00 	MOV        R8,R12
 2003948:	78 80 00 b4 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200394c:	63 42 00 00 	MOV        R8,R12
 2003950:	78 80 00 ac 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003954:	63 42 00 00 	MOV        R8,R12
 2003958:	78 80 00 a4 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200395c:	63 42 00 00 	MOV        R8,R12
 2003960:	78 80 00 9c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003964:	63 42 00 00 	MOV        R8,R12
 2003968:	78 80 00 94 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200396c:	63 42 00 00 	MOV        R8,R12
 2003970:	78 80 00 8c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003974:	63 42 00 00 	MOV        R8,R12
 2003978:	78 80 00 84 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200397c:	63 42 00 00 	MOV        R8,R12
 2003980:	78 80 00 7c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003984:	63 42 00 00 	MOV        R8,R12
 2003988:	78 80 00 74 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200398c:	63 42 00 00 	MOV        R8,R12
 2003990:	78 80 00 6c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 2003994:	63 42 00 00 	MOV        R8,R12
 2003998:	78 80 00 64 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 200399c:	63 42 00 00 	MOV        R8,R12
 20039a0:	78 80 00 5c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039a4:	63 42 00 00 	MOV        R8,R12
 20039a8:	78 80 00 54 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039ac:	63 42 00 00 	MOV        R8,R12
 20039b0:	78 80 00 4c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039b4:	63 42 00 00 	MOV        R8,R12
 20039b8:	78 80 00 44 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039bc:	63 42 00 00 	MOV        R8,R12
 20039c0:	78 80 00 3c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039c4:	63 42 00 00 	MOV        R8,R12
 20039c8:	78 80 00 34 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039cc:	63 42 00 00 	MOV        R8,R12
 20039d0:	78 80 00 2c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039d4:	63 42 00 00 	MOV        R8,R12
 20039d8:	78 80 00 24 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039dc:	63 42 00 00 	MOV        R8,R12
 20039e0:	78 80 00 1c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039e4:	63 42 00 00 	MOV        R8,R12
 20039e8:	78 80 00 14 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039ec:	63 42 00 00 	MOV        R8,R12
 20039f0:	78 80 00 0c 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039f4:	63 42 00 00 	MOV        R8,R12
 20039f8:	78 80 00 04 	BRA        @0x02003a00    // 2003a00 <_vfprintf_r+0x1f04>
 20039fc:	63 42 00 00 	MOV        R8,R12
 2003a00:	0d 07 00 0c 	LH         12(R12),R1
 2003a04:	08 40 00 40 	AND        $64,R1
 2003a08:	78 88 01 54 	BZ         @0x02003b60    // 2003b60 <_vfprintf_r+0x2064>
 2003a0c:	be ff bd 30 	LDI        $-1,R7         | SW         R7,$48(SP)
 2003a10:	78 80 01 4c 	BRA        @0x02003b60    // 2003b60 <_vfprintf_r+0x2064>
 2003a14:	1c 87 40 58 	LW         88(SP),R3
 2003a18:	24 87 40 54 	LW         84(SP),R4
 2003a1c:	8f 98 97 a0 	MOV        R3,R1          | MOV        R4,R2
 2003a20:	87 fa fc f8 	JSR        0x0200d9bc     // 200d9bc <__unorddf2>
 2003a24:	02 00 d9 bc 
 2003a28:	0c 00 00 00 	CMP        $0,R1
 2003a2c:	78 8b e7 bc 	BZ         @0x020021ec    // 20021ec <_vfprintf_r+0x6f0>
 2003a30:	78 83 e7 7c 	BRA        @0x020021b0    // 20021b0 <_vfprintf_r+0x6b4>
 2003a34:	9c 1c a7 98 	LW         28(SP),R3      | MOV        R3,R4
 2003a38:	0c 87 40 58 	LW         88(SP),R1
 2003a3c:	14 87 40 54 	LW         84(SP),R2
 2003a40:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2003a44:	02 00 d8 f4 
 2003a48:	0c 00 00 00 	CMP        $0,R1
 2003a4c:	78 93 e7 20 	BLT        @0x02002170    // 2002170 <_vfprintf_r+0x674>
 2003a50:	2d 87 40 71 	LB         113(SP),R5
 2003a54:	2c c7 40 2c 	SW         R5,$44(SP)
 2003a58:	78 83 e7 20 	BRA        @0x0200217c    // 200217c <_vfprintf_r+0x680>
 2003a5c:	34 c7 40 2c 	SW         R6,$44(SP)
 2003a60:	2c 87 40 48 	LW         72(SP),R5
 2003a64:	03 41 80 00 	MOV        R6,R0
 2003a68:	28 84 00 00 	ADD        R0,R5
 2003a6c:	78 83 e8 74 	BRA        @0x020022e4    // 20022e4 <_vfprintf_r+0x7e8>
 2003a70:	0b 43 40 00 	MOV        SP,R1
 2003a74:	08 80 00 84 	ADD        $132,R1
 2003a78:	0c c7 40 08 	SW         R1,$8(SP)
 2003a7c:	0b 40 5f f4 	MOV        $-12+R1,R1
 2003a80:	8d 04 8f 8c 	SW         R1,$4(SP)      | MOV        $-4+R1,R1
 2003a84:	8d 00 af b0 	SW         R1,(SP)        | MOV        R6,R5
 2003a88:	a6 02 94 24 	LDI        $2,R4          | LW         36(SP),R2
 2003a8c:	1c 87 40 54 	LW         84(SP),R3
 2003a90:	0b 43 00 00 	MOV        R12,R1
 2003a94:	87 fa fc f8 	JSR        0x020041c4     // 20041c4 <_dtoa_r>
 2003a98:	02 00 41 c4 
 2003a9c:	0c c7 40 48 	SW         R1,$72(SP)
 2003aa0:	0c 87 40 1c 	LW         28(SP),R1
 2003aa4:	0c 00 00 47 	CMP        $71,R1
 2003aa8:	78 88 00 80 	BZ         @0x02003b2c    // 2003b2c <_vfprintf_r+0x2030>
 2003aac:	78 83 ff ac 	BRA        @0x02003a5c    // 2003a5c <_vfprintf_r+0x1f60>
 2003ab0:	0b 43 40 00 	MOV        SP,R1
 2003ab4:	08 80 00 84 	ADD        $132,R1
 2003ab8:	0c c7 40 08 	SW         R1,$8(SP)
 2003abc:	0b 40 5f f4 	MOV        $-12+R1,R1
 2003ac0:	8d 04 8f 8c 	SW         R1,$4(SP)      | MOV        $-4+R1,R1
 2003ac4:	8d 00 af b0 	SW         R1,(SP)        | MOV        R6,R5
 2003ac8:	a6 03 94 24 	LDI        $3,R4          | LW         36(SP),R2
 2003acc:	1c 87 40 54 	LW         84(SP),R3
 2003ad0:	0b 43 00 00 	MOV        R12,R1
 2003ad4:	87 fa fc f8 	JSR        0x020041c4     // 20041c4 <_dtoa_r>
 2003ad8:	02 00 41 c4 
 2003adc:	0c c7 40 48 	SW         R1,$72(SP)
 2003ae0:	0d 84 40 00 	LB         (R1),R1
 2003ae4:	8b 30 ae 00 	CMP        $48,R1         | CLR        R5
 2003ae8:	2a 48 00 01 	LDILO.Z    $1,R5
 2003aec:	2d c7 40 2f 	SB         R5,$47(SP)
 2003af0:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2003af4:	a6 00 8c 24 	CLR        R4             | LW         36(SP),R1
 2003af8:	14 87 40 54 	LW         84(SP),R2
 2003afc:	87 fa fc f8 	JSR        0x0200d82c     // 200d82c <__nedf2>
 2003b00:	02 00 d8 2c 
 2003b04:	0c 00 00 00 	CMP        $0,R1
 2003b08:	2b 48 40 00 	MOV.Z      R1,R5
 2003b0c:	0d 87 40 2f 	LB         47(SP),R1
 2003b10:	08 45 40 00 	AND        R5,R1
 2003b14:	08 40 00 ff 	AND        $255,R1
 2003b18:	78 ab e7 b4 	BNZ        @0x020022d0    // 20022d0 <_vfprintf_r+0x7d4>
 2003b1c:	78 83 e7 a8 	BRA        @0x020022c8    // 20022c8 <_vfprintf_r+0x7cc>
 2003b20:	2c 87 40 48 	LW         72(SP),R5
 2003b24:	28 85 80 00 	ADD        R6,R5
 2003b28:	78 83 e7 b8 	BRA        @0x020022e4    // 20022e4 <_vfprintf_r+0x7e8>
 2003b2c:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2003b30:	78 ab ff ec 	BNZ        @0x02003b20    // 2003b20 <_vfprintf_r+0x2024>
 2003b34:	78 83 e7 88 	BRA        @0x020022c0    // 20022c0 <_vfprintf_r+0x7c4>
 2003b38:	13 42 40 00 	MOV        R9,R2
 2003b3c:	10 c0 01 00 	OR         $256,R2
 2003b40:	14 c7 40 20 	SW         R2,$32(SP)
 2003b44:	1c 87 40 58 	LW         88(SP),R3
 2003b48:	1c 00 00 00 	CMP        $0,R3
 2003b4c:	78 93 e6 fc 	BLT        @0x0200224c    // 200224c <_vfprintf_r+0x750>
 2003b50:	9d 24 a6 47 	SW         R3,$36(SP)     | LDI        $71,R4
 2003b54:	a5 1c 8d 3c 	SW         R4,$28(SP)     | SW         R1,$60(SP)
 2003b58:	36 00 00 01 	LDI        $1,R6
 2003b5c:	78 83 ff 10 	BRA        @0x02003a70    // 2003a70 <_vfprintf_r+0x1f74>
 2003b60:	0c 87 40 30 	LW         48(SP),R1
 2003b64:	04 87 41 00 	LW         256(SP),R0
 2003b68:	2c 87 41 04 	LW         260(SP),R5
 2003b6c:	34 87 41 08 	LW         264(SP),R6
 2003b70:	3c 87 41 0c 	LW         268(SP),R7
 2003b74:	44 87 41 10 	LW         272(SP),R8
 2003b78:	4c 87 41 14 	LW         276(SP),R9
 2003b7c:	54 87 41 18 	LW         280(SP),R10
 2003b80:	5c 87 41 1c 	LW         284(SP),R11
 2003b84:	64 87 41 20 	LW         288(SP),R12
 2003b88:	68 80 01 24 	ADD        $292,SP
 2003b8c:	7b 40 00 00 	RTN

02003b90 <vfprintf>:
 2003b90:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2003b94:	a7 98 9f 90 	MOV        R3,R4          | MOV        R2,R3
 2003b98:	13 40 40 00 	MOV        R1,R2
 2003b9c:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2003ba0:	0a 40 e8 34 
 2003ba4:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2003ba8:	68 80 00 04 	ADD        $4,SP
 2003bac:	78 83 df 4c 	BRA        @0x02001afc    // 2001afc <_vfprintf_r>

02003bb0 <__sbprintf>:
 2003bb0:	68 00 04 7c 	SUB        $1148,SP
 2003bb4:	04 c7 44 6c 	SW         R0,$1132(SP)
 2003bb8:	2c c7 44 70 	SW         R5,$1136(SP)
 2003bbc:	34 c7 44 74 	SW         R6,$1140(SP)
 2003bc0:	3c c7 44 78 	SW         R7,$1144(SP)
 2003bc4:	bf 88 af 90 	MOV        R1,R7          | MOV        R2,R5
 2003bc8:	15 04 80 0c 	LH         12(R2),R2
 2003bcc:	10 40 ff fd 	AND        $65533,R2
 2003bd0:	15 47 40 0c 	SH         R2,$12(SP)
 2003bd4:	04 85 40 68 	LW         104(R5),R0
 2003bd8:	04 c7 40 68 	SW         R0,$104(SP)
 2003bdc:	05 05 40 0e 	LH         14(R5),R0
 2003be0:	05 47 40 0e 	SH         R0,$14(SP)
 2003be4:	04 85 40 1c 	LW         28(R5),R0
 2003be8:	04 c7 40 1c 	SW         R0,$28(SP)
 2003bec:	04 85 40 24 	LW         36(R5),R0
 2003bf0:	85 24 97 e8 	SW         R0,$36(SP)     | MOV        SP,R2
 2003bf4:	10 80 00 6c 	ADD        $108,R2
 2003bf8:	95 00 95 10 	SW         R2,(SP)        | SW         R2,$16(SP)
 2003bfc:	06 00 04 00 	LDI        $1024,R0
 2003c00:	85 08 85 14 	SW         R0,$8(SP)      | SW         R0,$20(SP)
 2003c04:	86 00 85 18 	CLR        R0             | SW         R0,$24(SP)
 2003c08:	13 43 40 00 	MOV        SP,R2
 2003c0c:	87 fa fc f8 	JSR        0x02001afc     // 2001afc <_vfprintf_r>
 2003c10:	02 00 1a fc 
 2003c14:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 2003c18:	78 90 00 14 	BLT        @0x02003c30    // 2003c30 <__sbprintf+0x80>
 2003c1c:	97 e8 8f b8 	MOV        SP,R2          | MOV        R7,R1
 2003c20:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 2003c24:	02 00 57 2c 
 2003c28:	0c 00 00 00 	CMP        $0,R1
 2003c2c:	32 2b ff ff 	BREV.NZ    $-1,R6
 2003c30:	0d 07 40 0c 	LH         12(SP),R1
 2003c34:	08 40 00 40 	AND        $64,R1
 2003c38:	78 88 00 0c 	BZ         @0x02003c48    // 2003c48 <__sbprintf+0x98>
 2003c3c:	0d 05 40 0c 	LH         12(R5),R1
 2003c40:	08 c0 00 40 	OR         $64,R1
 2003c44:	0d 45 40 0c 	SH         R1,$12(R5)
 2003c48:	0b 41 80 00 	MOV        R6,R1
 2003c4c:	04 87 44 6c 	LW         1132(SP),R0
 2003c50:	2c 87 44 70 	LW         1136(SP),R5
 2003c54:	34 87 44 74 	LW         1140(SP),R6
 2003c58:	3c 87 44 78 	LW         1144(SP),R7
 2003c5c:	68 80 04 7c 	ADD        $1148,SP
 2003c60:	7b 40 00 00 	RTN

02003c64 <__swsetup_r>:
 2003c64:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2003c68:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2003c6c:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 2003c70:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2003c74:	0a 40 e8 34 
 2003c78:	8c 88 8b 00 	LW         (R1),R1        | CMP        $0,R1
 2003c7c:	78 88 00 14 	BZ         @0x02003c94    // 2003c94 <__swsetup_r+0x30>
 2003c80:	14 84 40 38 	LW         56(R1),R2
 2003c84:	14 00 00 00 	CMP        $0,R2
 2003c88:	78 a8 00 08 	BNZ        @0x02003c94    // 2003c94 <__swsetup_r+0x30>
 2003c8c:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 2003c90:	02 00 62 f8 
 2003c94:	1d 05 40 0c 	LH         12(R5),R3
 2003c98:	13 40 c0 00 	MOV        R3,R2
 2003c9c:	10 40 ff ff 	AND        $65535,R2
 2003ca0:	8f 90 89 08 	MOV        R2,R1          | AND        $8,R1
 2003ca4:	78 88 00 08 	BZ         @0x02003cb0    // 2003cb0 <__swsetup_r+0x4c>
 2003ca8:	0c 85 40 10 	LW         16(R5),R1
 2003cac:	78 80 00 84 	BRA        @0x02003d34    // 2003d34 <__swsetup_r+0xd0>
 2003cb0:	8f 90 89 10 	MOV        R2,R1          | AND        $16,R1
 2003cb4:	78 a8 00 14 	BNZ        @0x02003ccc    // 2003ccc <__swsetup_r+0x68>
 2003cb8:	8e 09 8d b0 	LDI        $9,R1          | SW         R1,(R6)
 2003cbc:	18 c0 00 40 	OR         $64,R3
 2003cc0:	1d 45 40 0c 	SH         R3,$12(R5)
 2003cc4:	0e 7f ff ff 	LDI        $-1,R1
 2003cc8:	78 80 00 f4 	BRA        @0x02003dc0    // 2003dc0 <__swsetup_r+0x15c>
 2003ccc:	10 40 00 04 	AND        $4,R2
 2003cd0:	78 a8 00 08 	BNZ        @0x02003cdc    // 2003cdc <__swsetup_r+0x78>
 2003cd4:	0c 85 40 10 	LW         16(R5),R1
 2003cd8:	78 80 00 48 	BRA        @0x02003d24    // 2003d24 <__swsetup_r+0xc0>
 2003cdc:	14 85 40 30 	LW         48(R5),R2
 2003ce0:	14 00 00 00 	CMP        $0,R2
 2003ce4:	78 88 00 28 	BZ         @0x02003d10    // 2003d10 <__swsetup_r+0xac>
 2003ce8:	0b 41 40 00 	MOV        R5,R1
 2003cec:	08 80 00 40 	ADD        $64,R1
 2003cf0:	14 04 40 00 	CMP        R1,R2
 2003cf4:	78 88 00 10 	BZ         @0x02003d08    // 2003d08 <__swsetup_r+0xa4>
 2003cf8:	0b 41 80 00 	MOV        R6,R1
 2003cfc:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 2003d00:	02 00 66 58 
 2003d04:	1d 05 40 0c 	LH         12(R5),R3
 2003d08:	26 00 00 00 	CLR        R4
 2003d0c:	24 c5 40 30 	SW         R4,$48(R5)
 2003d10:	18 40 ff db 	AND        $65499,R3
 2003d14:	0e 00 00 00 	CLR        R1
 2003d18:	0c c5 40 04 	SW         R1,$4(R5)
 2003d1c:	0c 85 40 10 	LW         16(R5),R1
 2003d20:	0c c5 40 00 	SW         R1,(R5)
 2003d24:	18 c0 00 08 	OR         $8,R3
 2003d28:	1d 45 40 0c 	SH         R3,$12(R5)
 2003d2c:	13 40 c0 00 	MOV        R3,R2
 2003d30:	10 40 ff ff 	AND        $65535,R2
 2003d34:	0c 00 00 00 	CMP        $0,R1
 2003d38:	78 a8 00 2c 	BNZ        @0x02003d68    // 2003d68 <__swsetup_r+0x104>
 2003d3c:	23 40 80 00 	MOV        R2,R4
 2003d40:	20 40 02 80 	AND        $640,R4
 2003d44:	24 00 02 00 	CMP        $512,R4
 2003d48:	78 88 00 1c 	BZ         @0x02003d68    // 2003d68 <__swsetup_r+0x104>
 2003d4c:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2003d50:	87 fa fc f8 	JSR        0x02007138     // 2007138 <__smakebuf_r>
 2003d54:	02 00 71 38 
 2003d58:	1d 05 40 0c 	LH         12(R5),R3
 2003d5c:	13 40 c0 00 	MOV        R3,R2
 2003d60:	10 40 ff ff 	AND        $65535,R2
 2003d64:	0c 85 40 10 	LW         16(R5),R1
 2003d68:	a7 90 a1 01 	MOV        R2,R4          | AND        $1,R4
 2003d6c:	78 88 00 1c 	BZ         @0x02003d8c    // 2003d8c <__swsetup_r+0x128>
 2003d70:	26 00 00 00 	CLR        R4
 2003d74:	24 c5 40 08 	SW         R4,$8(R5)
 2003d78:	24 85 40 14 	LW         20(R5),R4
 2003d7c:	23 41 1f ff 	MOV        $-1+R4,R4
 2003d80:	21 03 ff ff 	XOR        $-1,R4
 2003d84:	24 c5 40 18 	SW         R4,$24(R5)
 2003d88:	78 80 00 0c 	BRA        @0x02003d98    // 2003d98 <__swsetup_r+0x134>
 2003d8c:	b7 90 b1 02 	MOV        R2,R6          | AND        $2,R6
 2003d90:	24 8d 40 14 	LW.Z       20(R5),R4
 2003d94:	24 c5 40 08 	SW         R4,$8(R5)
 2003d98:	0c 00 00 00 	CMP        $0,R1
 2003d9c:	78 a8 00 18 	BNZ        @0x02003db8    // 2003db8 <__swsetup_r+0x154>
 2003da0:	10 40 00 80 	AND        $128,R2
 2003da4:	78 88 00 18 	BZ         @0x02003dc0    // 2003dc0 <__swsetup_r+0x15c>
 2003da8:	18 c0 00 40 	OR         $64,R3
 2003dac:	1d 45 40 0c 	SH         R3,$12(R5)
 2003db0:	0e 7f ff ff 	LDI        $-1,R1
 2003db4:	78 80 00 08 	BRA        @0x02003dc0    // 2003dc0 <__swsetup_r+0x15c>
 2003db8:	0e 00 00 00 	CLR        R1
 2003dbc:	78 80 00 00 	BRA        @0x02003dc0    // 2003dc0 <__swsetup_r+0x15c>
 2003dc0:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2003dc4:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 2003dc8:	7b 40 00 00 	RTN

02003dcc <__call_exitprocs>:
 2003dcc:	e8 2c 85 08 	SUB        $44,SP         | SW         R0,$8(SP)
 2003dd0:	ad 0c b5 10 	SW         R5,$12(SP)     | SW         R6,$16(SP)
 2003dd4:	bd 14 c5 18 	SW         R7,$20(SP)     | SW         R8,$24(SP)
 2003dd8:	cd 1c d5 20 	SW         R9,$28(SP)     | SW         R10,$32(SP)
 2003ddc:	dd 24 e5 28 	SW         R11,$36(SP)    | SW         R12,$40(SP)
 2003de0:	df 88 c7 90 	MOV        R1,R11         | MOV        R2,R8
 2003de4:	0a 03 00 40 	LDI        0x0200e44c,R1  // 200e44c <_global_impure_ptr>
 2003de8:	0a 40 e4 4c 
 2003dec:	8c 88 8d 00 	LW         (R1),R1        | SW         R1,(SP)
 2003df0:	08 80 01 48 	ADD        $328,R1
 2003df4:	8d 04 d6 01 	SW         R1,$4(SP)      | LDI        $1,R10
 2003df8:	78 80 00 04 	BRA        @0x02003e00    // 2003e00 <__call_exitprocs+0x34>
 2003dfc:	78 80 00 00 	BRA        @0x02003e00    // 2003e00 <__call_exitprocs+0x34>
 2003e00:	0c 87 40 00 	LW         (SP),R1
 2003e04:	3c 84 41 48 	LW         328(R1),R7
 2003e08:	3c 00 00 00 	CMP        $0,R7
 2003e0c:	78 88 01 c8 	BZ         @0x02003fd8    // 2003fd8 <__call_exitprocs+0x20c>
 2003e10:	64 87 40 04 	LW         4(SP),R12
 2003e14:	0c 85 c0 04 	LW         4(R7),R1
 2003e18:	af 88 aa 7f 	MOV        R1,R5          | ADD        $-1,R5
 2003e1c:	78 b0 00 18 	BGE        @0x02003e38    // 2003e38 <__call_exitprocs+0x6c>
 2003e20:	78 80 00 00 	BRA        @0x02003e24    // 2003e24 <__call_exitprocs+0x58>
 2003e24:	0a 00 00 40 	LDI        0x02000a48,R1  // 2000a48 <free>
 2003e28:	0a 40 0a 48 
 2003e2c:	0c 00 00 00 	CMP        $0,R1
 2003e30:	78 a8 01 48 	BNZ        @0x02003f7c    // 2003f7c <__call_exitprocs+0x1b0>
 2003e34:	78 80 01 a0 	BRA        @0x02003fd8    // 2003fd8 <__call_exitprocs+0x20c>
 2003e38:	44 00 00 00 	CMP        $0,R8
 2003e3c:	78 a8 00 ac 	BNZ        @0x02003eec    // 2003eec <__call_exitprocs+0x120>
 2003e40:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2003e44:	11 80 00 02 	LSL        $2,R2
 2003e48:	b7 b8 b2 90 	MOV        R7,R6          | ADD        R2,R6
 2003e4c:	9c b0 cf 88 	LW         (R6),R3        | MOV        R1,R9
 2003e50:	2c 04 7f ff 	CMP        $-1+R1,R5
 2003e54:	78 a8 00 6c 	BNZ        @0x02003ec4    // 2003ec4 <__call_exitprocs+0xf8>
 2003e58:	78 80 00 70 	BRA        @0x02003ecc    // 2003ecc <__call_exitprocs+0x100>
 2003e5c:	1c 00 00 00 	CMP        $0,R3
 2003e60:	78 88 00 74 	BZ         @0x02003ed8    // 2003ed8 <__call_exitprocs+0x10c>
 2003e64:	0b 42 80 00 	MOV        R10,R1
 2003e68:	09 85 40 00 	LSL        R5,R1
 2003e6c:	14 85 c1 88 	LW         392(R7),R2
 2003e70:	87 88 81 90 	MOV        R1,R0          | AND        R2,R0
 2003e74:	78 88 00 44 	BZ         @0x02003ebc    // 2003ebc <__call_exitprocs+0xf0>
 2003e78:	78 80 00 18 	BRA        @0x02003e94    // 2003e94 <__call_exitprocs+0xc8>
 2003e7c:	0c 85 c0 04 	LW         4(R7),R1
 2003e80:	0c 06 40 00 	CMP        R9,R1
 2003e84:	78 ab ff 74 	BNZ        @0x02003dfc    // 2003dfc <__call_exitprocs+0x30>
 2003e88:	8c e0 8b b8 	LW         (R12),R1       | CMP        R7,R1
 2003e8c:	78 88 00 48 	BZ         @0x02003ed8    // 2003ed8 <__call_exitprocs+0x10c>
 2003e90:	78 83 ff 6c 	BRA        @0x02003e00    // 2003e00 <__call_exitprocs+0x34>
 2003e94:	14 85 c1 8c 	LW         396(R7),R2
 2003e98:	08 44 80 00 	AND        R2,R1
 2003e9c:	78 88 00 0c 	BZ         @0x02003eac    // 2003eac <__call_exitprocs+0xe0>
 2003ea0:	0c 85 80 80 	LW         128(R6),R1
 2003ea4:	87 f9 ff 98 	JSR        R3
 2003ea8:	78 83 ff d0 	BRA        @0x02003e7c    // 2003e7c <__call_exitprocs+0xb0>
 2003eac:	14 85 80 80 	LW         128(R6),R2
 2003eb0:	0b 42 c0 00 	MOV        R11,R1
 2003eb4:	87 f9 ff 98 	JSR        R3
 2003eb8:	78 83 ff c0 	BRA        @0x02003e7c    // 2003e7c <__call_exitprocs+0xb0>
 2003ebc:	87 f9 ff 98 	JSR        R3
 2003ec0:	78 83 ff b8 	BRA        @0x02003e7c    // 2003e7c <__call_exitprocs+0xb0>
 2003ec4:	8e 00 8d b0 	CLR        R1             | SW         R1,(R6)
 2003ec8:	78 83 ff 90 	BRA        @0x02003e5c    // 2003e5c <__call_exitprocs+0x90>
 2003ecc:	2c c5 c0 04 	SW         R5,$4(R7)
 2003ed0:	4b 41 40 00 	MOV        R5,R9
 2003ed4:	78 83 ff 84 	BRA        @0x02003e5c    // 2003e5c <__call_exitprocs+0x90>
 2003ed8:	aa 7f b2 7c 	ADD        $-1,R5         | ADD        $-4,R6
 2003edc:	2c 03 ff ff 	CMP        $-1,R5
 2003ee0:	78 8b ff 40 	BZ         @0x02003e24    // 2003e24 <__call_exitprocs+0x58>
 2003ee4:	0c 85 c0 04 	LW         4(R7),R1
 2003ee8:	78 83 ff 60 	BRA        @0x02003e4c    // 2003e4c <__call_exitprocs+0x80>
 2003eec:	08 80 00 01 	ADD        $1,R1
 2003ef0:	09 80 00 02 	LSL        $2,R1
 2003ef4:	b7 b8 b2 88 	MOV        R7,R6          | ADD        R1,R6
 2003ef8:	0c 85 81 00 	LW         256(R6),R1
 2003efc:	44 04 40 00 	CMP        R1,R8
 2003f00:	78 88 00 10 	BZ         @0x02003f14    // 2003f14 <__call_exitprocs+0x148>
 2003f04:	aa 7f b2 7c 	ADD        $-1,R5         | ADD        $-4,R6
 2003f08:	2c 03 ff ff 	CMP        $-1,R5
 2003f0c:	78 ab ff e8 	BNZ        @0x02003ef8    // 2003ef8 <__call_exitprocs+0x12c>
 2003f10:	78 83 ff 10 	BRA        @0x02003e24    // 2003e24 <__call_exitprocs+0x58>
 2003f14:	1c 85 80 00 	LW         (R6),R3
 2003f18:	4c 85 c0 04 	LW         4(R7),R9
 2003f1c:	8f c8 8a 7f 	MOV        R9,R1          | ADD        $-1,R1
 2003f20:	0c 05 40 00 	CMP        R5,R1
 2003f24:	2c cd c0 04 	SW.Z       R5,$4(R7)
 2003f28:	4b 49 40 00 	MOV.Z      R5,R9
 2003f2c:	0a 28 00 00 	CLR.NZ     $0,R1
 2003f30:	0c ed 80 00 	SW.NZ      R1,(R6)
 2003f34:	78 80 00 94 	BRA        @0x02003fcc    // 2003fcc <__call_exitprocs+0x200>
 2003f38:	87 f9 ff 98 	JSR        R3
 2003f3c:	78 80 00 24 	BRA        @0x02003f64    // 2003f64 <__call_exitprocs+0x198>
 2003f40:	14 85 c1 8c 	LW         396(R7),R2
 2003f44:	08 44 80 00 	AND        R2,R1
 2003f48:	78 a8 00 10 	BNZ        @0x02003f5c    // 2003f5c <__call_exitprocs+0x190>
 2003f4c:	14 85 80 80 	LW         128(R6),R2
 2003f50:	0b 42 c0 00 	MOV        R11,R1
 2003f54:	87 f9 ff 98 	JSR        R3
 2003f58:	78 80 00 08 	BRA        @0x02003f64    // 2003f64 <__call_exitprocs+0x198>
 2003f5c:	0c 85 80 80 	LW         128(R6),R1
 2003f60:	87 f9 ff 98 	JSR        R3
 2003f64:	0c 85 c0 04 	LW         4(R7),R1
 2003f68:	0c 06 40 00 	CMP        R9,R1
 2003f6c:	78 ab fe 90 	BNZ        @0x02003e00    // 2003e00 <__call_exitprocs+0x34>
 2003f70:	8c e0 8b b8 	LW         (R12),R1       | CMP        R7,R1
 2003f74:	78 8b ff 8c 	BZ         @0x02003f04    // 2003f04 <__call_exitprocs+0x138>
 2003f78:	78 83 fe 84 	BRA        @0x02003e00    // 2003e00 <__call_exitprocs+0x34>
 2003f7c:	0c 85 c0 04 	LW         4(R7),R1
 2003f80:	0c 00 00 00 	CMP        $0,R1
 2003f84:	78 a8 00 1c 	BNZ        @0x02003fa4    // 2003fa4 <__call_exitprocs+0x1d8>
 2003f88:	8c b8 8b 00 	LW         (R7),R1        | CMP        $0,R1
 2003f8c:	78 88 00 48 	BZ         @0x02003fd8    // 2003fd8 <__call_exitprocs+0x20c>
 2003f90:	8d e0 8f b8 	SW         R1,(R12)       | MOV        R7,R1
 2003f94:	87 fa fc f8 	JSR        0x02000a48     // 2000a48 <free>
 2003f98:	02 00 0a 48 
 2003f9c:	3c 87 00 00 	LW         (R12),R7
 2003fa0:	78 80 00 04 	BRA        @0x02003fa8    // 2003fa8 <__call_exitprocs+0x1dc>
 2003fa4:	e7 b8 bc b8 	MOV        R7,R12         | LW         (R7),R7
 2003fa8:	3c 00 00 00 	CMP        $0,R7
 2003fac:	78 ab fe 64 	BNZ        @0x02003e14    // 2003e14 <__call_exitprocs+0x48>
 2003fb0:	78 80 00 24 	BRA        @0x02003fd8    // 2003fd8 <__call_exitprocs+0x20c>
 2003fb4:	0b 42 80 00 	MOV        R10,R1
 2003fb8:	09 85 40 00 	LSL        R5,R1
 2003fbc:	14 85 c1 88 	LW         392(R7),R2
 2003fc0:	87 88 81 90 	MOV        R1,R0          | AND        R2,R0
 2003fc4:	78 8b ff 70 	BZ         @0x02003f38    // 2003f38 <__call_exitprocs+0x16c>
 2003fc8:	78 83 ff 74 	BRA        @0x02003f40    // 2003f40 <__call_exitprocs+0x174>
 2003fcc:	1c 00 00 00 	CMP        $0,R3
 2003fd0:	78 ab ff e0 	BNZ        @0x02003fb4    // 2003fb4 <__call_exitprocs+0x1e8>
 2003fd4:	78 83 ff 2c 	BRA        @0x02003f04    // 2003f04 <__call_exitprocs+0x138>
 2003fd8:	84 08 ac 0c 	LW         8(SP),R0       | LW         12(SP),R5
 2003fdc:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 2003fe0:	c4 18 cc 1c 	LW         24(SP),R8      | LW         28(SP),R9
 2003fe4:	d4 20 dc 24 	LW         32(SP),R10     | LW         36(SP),R11
 2003fe8:	e4 28 ea 2c 	LW         40(SP),R12     | ADD        $44,SP
 2003fec:	7b 40 00 00 	RTN

02003ff0 <quorem>:
 2003ff0:	e8 2c 85 08 	SUB        $44,SP         | SW         R0,$8(SP)
 2003ff4:	ad 0c b5 10 	SW         R5,$12(SP)     | SW         R6,$16(SP)
 2003ff8:	bd 14 c5 18 	SW         R7,$20(SP)     | SW         R8,$24(SP)
 2003ffc:	cd 1c d5 20 	SW         R9,$28(SP)     | SW         R10,$32(SP)
 2004000:	dd 24 e5 28 	SW         R11,$36(SP)    | SW         R12,$40(SP)
 2004004:	14 c7 40 00 	SW         R2,(SP)
 2004008:	44 84 80 10 	LW         16(R2),R8
 200400c:	14 84 40 10 	LW         16(R1),R2
 2004010:	14 06 00 00 	CMP        R8,R2
 2004014:	78 90 01 90 	BLT        @0x020041a8    // 20041a8 <quorem+0x1b8>
 2004018:	ac 00 aa 14 	LW         (SP),R5        | ADD        $20,R5
 200401c:	c2 7f 87 c0 	ADD        $-1,R8         | MOV        R8,R0
 2004020:	01 80 00 02 	LSL        $2,R0
 2004024:	cf a8 ca 80 	MOV        R5,R9          | ADD        R0,R9
 2004028:	d7 88 d2 14 	MOV        R1,R10         | ADD        $20,R10
 200402c:	97 d0 92 80 	MOV        R10,R2         | ADD        R0,R2
 2004030:	95 04 84 c8 	SW         R2,$4(SP)      | LW         (R9),R0
 2004034:	3c 84 80 00 	LW         (R2),R7
 2004038:	3b 84 00 01 	DIVU       $1+R0,R7
 200403c:	78 88 00 b8 	BZ         @0x020040f8    // 20040f8 <quorem+0x108>
 2004040:	df a8 b7 d0 	MOV        R5,R11         | MOV        R10,R6
 2004044:	e6 00 a6 00 	CLR        R12            | CLR        R4
 2004048:	9c d8 da 04 	LW         (R11),R3       | ADD        $4,R11
 200404c:	13 40 c0 00 	MOV        R3,R2
 2004050:	10 40 ff ff 	AND        $65535,R2
 2004054:	13 05 c0 00 	MPY        R7,R2
 2004058:	10 87 00 00 	ADD        R12,R2
 200405c:	19 40 00 10 	LSR        $16,R3
 2004060:	1b 05 c0 00 	MPY        R7,R3
 2004064:	03 40 80 00 	MOV        R2,R0
 2004068:	01 40 00 10 	LSR        $16,R0
 200406c:	9a 80 e7 98 	ADD        R0,R3          | MOV        R3,R12
 2004070:	61 40 00 10 	LSR        $16,R12
 2004074:	04 85 80 00 	LW         (R6),R0
 2004078:	10 40 ff ff 	AND        $65535,R2
 200407c:	a0 90 97 a0 	SUB        R2,R4          | MOV        R4,R2
 2004080:	23 40 00 00 	MOV        R0,R4
 2004084:	20 40 ff ff 	AND        $65535,R4
 2004088:	10 85 00 00 	ADD        R4,R2
 200408c:	01 40 00 10 	LSR        $16,R0
 2004090:	18 40 ff ff 	AND        $65535,R3
 2004094:	80 98 9f 90 	SUB        R3,R0          | MOV        R2,R3
 2004098:	19 c0 00 10 	ASR        $16,R3
 200409c:	82 98 a7 80 	ADD        R3,R0          | MOV        R0,R4
 20040a0:	21 c0 00 10 	ASR        $16,R4
 20040a4:	30 80 00 04 	ADD        $4,R6
 20040a8:	01 80 00 10 	LSL        $16,R0
 20040ac:	10 40 ff ff 	AND        $65535,R2
 20040b0:	00 c4 80 00 	OR         R2,R0
 20040b4:	85 b4 cb d8 	SW         R0,$-4(R6)     | CMP        R11,R9
 20040b8:	78 bb ff 8c 	BNC        @0x02004048    // 2004048 <quorem+0x58>
 20040bc:	9c 04 84 98 	LW         4(SP),R3       | LW         (R3),R0
 20040c0:	04 00 00 00 	CMP        $0,R0
 20040c4:	78 a8 00 30 	BNZ        @0x020040f8    // 20040f8 <quorem+0x108>
 20040c8:	87 98 82 7c 	MOV        R3,R0          | ADD        $-4,R0
 20040cc:	54 04 00 00 	CMP        R0,R10
 20040d0:	78 b8 00 20 	BNC        @0x020040f4    // 20040f4 <quorem+0x104>
 20040d4:	94 9c 93 00 	LW         -4(R3),R2      | CMP        $0,R2
 20040d8:	78 a8 00 18 	BNZ        @0x020040f4    // 20040f4 <quorem+0x104>
 20040dc:	c2 7f 82 7c 	ADD        $-1,R8         | ADD        $-4,R0
 20040e0:	54 04 00 00 	CMP        R0,R10
 20040e4:	78 b8 00 0c 	BNC        @0x020040f4    // 20040f4 <quorem+0x104>
 20040e8:	94 80 93 00 	LW         (R0),R2        | CMP        $0,R2
 20040ec:	78 8b ff ec 	BZ         @0x020040dc    // 20040dc <quorem+0xec>
 20040f0:	78 80 00 00 	BRA        @0x020040f4    // 20040f4 <quorem+0x104>
 20040f4:	44 c4 40 10 	SW         R8,$16(R1)
 20040f8:	94 00 b7 88 	LW         (SP),R2        | MOV        R1,R6
 20040fc:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 2004100:	02 00 86 60 
 2004104:	0c 00 00 00 	CMP        $0,R1
 2004108:	78 90 00 94 	BLT        @0x020041a0    // 20041a0 <quorem+0x1b0>
 200410c:	ba 01 9f d0 	ADD        $1,R7          | MOV        R10,R3
 2004110:	16 00 00 00 	CLR        R2
 2004114:	dc a8 aa 04 	LW         (R5),R11       | ADD        $4,R5
 2004118:	8c 98 a7 d8 	LW         (R3),R1        | MOV        R11,R4
 200411c:	20 40 ff ff 	AND        $65535,R4
 2004120:	90 a0 e7 88 	SUB        R4,R2          | MOV        R1,R12
 2004124:	60 40 ff ff 	AND        $65535,R12
 2004128:	a7 90 a2 e0 	MOV        R2,R4          | ADD        R12,R4
 200412c:	09 40 00 10 	LSR        $16,R1
 2004130:	59 40 00 10 	LSR        $16,R11
 2004134:	88 d8 97 a0 	SUB        R11,R1         | MOV        R4,R2
 2004138:	11 c0 00 10 	ASR        $16,R2
 200413c:	8a 90 97 88 	ADD        R2,R1          | MOV        R1,R2
 2004140:	11 c0 00 10 	ASR        $16,R2
 2004144:	18 80 00 04 	ADD        $4,R3
 2004148:	09 80 00 10 	LSL        $16,R1
 200414c:	20 40 ff ff 	AND        $65535,R4
 2004150:	08 c5 00 00 	OR         R4,R1
 2004154:	8d 9c cb a8 	SW         R1,$-4(R3)     | CMP        R5,R9
 2004158:	78 bb ff b8 	BNC        @0x02004114    // 2004114 <quorem+0x124>
 200415c:	0b 42 00 00 	MOV        R8,R1
 2004160:	09 80 00 02 	LSL        $2,R1
 2004164:	97 d0 92 88 	MOV        R10,R2         | ADD        R1,R2
 2004168:	8c 90 8b 00 	LW         (R2),R1        | CMP        $0,R1
 200416c:	78 a8 00 30 	BNZ        @0x020041a0    // 20041a0 <quorem+0x1b0>
 2004170:	8f 90 8a 7c 	MOV        R2,R1          | ADD        $-4,R1
 2004174:	54 04 40 00 	CMP        R1,R10
 2004178:	78 b8 00 20 	BNC        @0x0200419c    // 200419c <quorem+0x1ac>
 200417c:	94 94 93 00 	LW         -4(R2),R2      | CMP        $0,R2
 2004180:	78 a8 00 18 	BNZ        @0x0200419c    // 200419c <quorem+0x1ac>
 2004184:	c2 7f 8a 7c 	ADD        $-1,R8         | ADD        $-4,R1
 2004188:	54 04 40 00 	CMP        R1,R10
 200418c:	78 b8 00 0c 	BNC        @0x0200419c    // 200419c <quorem+0x1ac>
 2004190:	94 88 93 00 	LW         (R1),R2        | CMP        $0,R2
 2004194:	78 8b ff ec 	BZ         @0x02004184    // 2004184 <quorem+0x194>
 2004198:	78 80 00 00 	BRA        @0x0200419c    // 200419c <quorem+0x1ac>
 200419c:	44 c5 80 10 	SW         R8,$16(R6)
 20041a0:	0b 41 c0 00 	MOV        R7,R1
 20041a4:	78 80 00 04 	BRA        @0x020041ac    // 20041ac <quorem+0x1bc>
 20041a8:	0e 00 00 00 	CLR        R1
 20041ac:	84 08 ac 0c 	LW         8(SP),R0       | LW         12(SP),R5
 20041b0:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 20041b4:	c4 18 cc 1c 	LW         24(SP),R8      | LW         28(SP),R9
 20041b8:	d4 20 dc 24 	LW         32(SP),R10     | LW         36(SP),R11
 20041bc:	e4 28 ea 2c 	LW         40(SP),R12     | ADD        $44,SP
 20041c0:	7b 40 00 00 	RTN

020041c4 <_dtoa_r>:
 20041c4:	68 00 00 78 	SUB        $120,SP
 20041c8:	04 c7 40 54 	SW         R0,$84(SP)
 20041cc:	2c c7 40 58 	SW         R5,$88(SP)
 20041d0:	34 c7 40 5c 	SW         R6,$92(SP)
 20041d4:	3c c7 40 60 	SW         R7,$96(SP)
 20041d8:	44 c7 40 64 	SW         R8,$100(SP)
 20041dc:	4c c7 40 68 	SW         R9,$104(SP)
 20041e0:	54 c7 40 6c 	SW         R10,$108(SP)
 20041e4:	5c c7 40 70 	SW         R11,$112(SP)
 20041e8:	64 c7 40 74 	SW         R12,$116(SP)
 20041ec:	b7 88 c7 90 	MOV        R1,R6          | MOV        R2,R8
 20041f0:	9d 08 e7 a0 	SW         R3,$8(SP)      | MOV        R4,R12
 20041f4:	2c c7 40 10 	SW         R5,$16(SP)
 20041f8:	2c 87 40 7c 	LW         124(SP),R5
 20041fc:	14 c7 40 04 	SW         R2,$4(SP)
 2004200:	14 84 40 40 	LW         64(R1),R2
 2004204:	14 00 00 00 	CMP        $0,R2
 2004208:	78 88 00 24 	BZ         @0x02004230    // 2004230 <_dtoa_r+0x6c>
 200420c:	24 84 40 44 	LW         68(R1),R4
 2004210:	24 c4 80 04 	SW         R4,$4(R2)
 2004214:	1e 00 00 01 	LDI        $1,R3
 2004218:	19 85 00 00 	LSL        R4,R3
 200421c:	1c c4 80 08 	SW         R3,$8(R2)
 2004220:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 2004224:	02 00 78 68 
 2004228:	0e 00 00 00 	CLR        R1
 200422c:	0c c5 80 40 	SW         R1,$64(R6)
 2004230:	44 00 00 00 	CMP        $0,R8
 2004234:	78 b0 00 10 	BGE        @0x02004248    // 2004248 <_dtoa_r+0x84>
 2004238:	96 01 95 a8 	LDI        $1,R2          | SW         R2,(R5)
 200423c:	0a 03 ff fe 	BREV       $-2,R1
 2004240:	c1 88 c5 04 	AND        R1,R8          | SW         R8,$4(SP)
 2004244:	78 80 00 04 	BRA        @0x0200424c    // 200424c <_dtoa_r+0x88>
 2004248:	9e 00 9d a8 	CLR        R3             | SW         R3,(R5)
 200424c:	0a 00 0f fe 	BREV       $4094,R1
 2004250:	97 c0 91 88 	MOV        R8,R2          | AND        R1,R2
 2004254:	14 04 40 00 	CMP        R1,R2
 2004258:	78 a8 00 4c 	BNZ        @0x020042a8    // 20042a8 <_dtoa_r+0xe4>
 200425c:	16 00 27 0f 	LDI        $9999,R2
 2004260:	0c 87 40 78 	LW         120(SP),R1
 2004264:	95 88 9c 08 	SW         R2,(R1)        | LW         8(SP),R3
 2004268:	1c 00 00 00 	CMP        $0,R3
 200426c:	78 a8 13 0c 	BNZ        @0x0200557c    // 200557c <_dtoa_r+0x13b8>
 2004270:	0e 0f ff ff 	LDI        $1048575,R1
 2004274:	40 44 40 00 	AND        R1,R8
 2004278:	78 88 13 18 	BZ         @0x02005594    // 2005594 <_dtoa_r+0x13d0>
 200427c:	78 80 12 fc 	BRA        @0x0200557c    // 200557c <_dtoa_r+0x13b8>
 2004280:	0a 03 00 40 	LDI        0x0200e4c4,R1  // 200e4c4 <blanks.4493+0x1c>
 2004284:	0a 40 e4 c4 
 2004288:	13 40 40 03 	MOV        $3+R1,R2
 200428c:	78 80 00 0c 	BRA        @0x0200429c    // 200429c <_dtoa_r+0xd8>
 2004290:	0a 03 00 40 	LDI        0x0200e4b8,R1  // 200e4b8 <blanks.4493+0x10>
 2004294:	0a 40 e4 b8 
 2004298:	13 40 40 08 	MOV        $8+R1,R2
 200429c:	1c 87 40 80 	LW         128(SP),R3
 20042a0:	14 c4 c0 00 	SW         R2,(R3)
 20042a4:	78 80 14 58 	BRA        @0x02005700    // 2005700 <_dtoa_r+0x153c>
 20042a8:	9e 00 a6 00 	CLR        R3             | CLR        R4
 20042ac:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 20042b0:	87 fa fc f8 	JSR        0x0200d7c8     // 200d7c8 <__eqdf2>
 20042b4:	02 00 d7 c8 
 20042b8:	0c 00 00 00 	CMP        $0,R1
 20042bc:	78 a8 00 38 	BNZ        @0x020042f8    // 20042f8 <_dtoa_r+0x134>
 20042c0:	16 00 00 01 	LDI        $1,R2
 20042c4:	0c 87 40 78 	LW         120(SP),R1
 20042c8:	14 c4 40 00 	SW         R2,(R1)
 20042cc:	1c 87 40 80 	LW         128(SP),R3
 20042d0:	0a 03 00 40 	LDI        0x0200e494,R1  // 200e494 <_global_impure_ptr+0x48>
 20042d4:	0a 40 e4 94 
 20042d8:	1c 00 00 00 	CMP        $0,R3
 20042dc:	78 88 14 20 	BZ         @0x02005700    // 2005700 <_dtoa_r+0x153c>
 20042e0:	0a 03 00 40 	LDI        0x0200e495,R1  // 200e495 <_global_impure_ptr+0x49>
 20042e4:	0a 40 e4 95 
 20042e8:	0c c4 c0 00 	SW         R1,(R3)
 20042ec:	0a 03 00 40 	LDI        0x0200e494,R1  // 200e494 <_global_impure_ptr+0x48>
 20042f0:	0a 40 e4 94 
 20042f4:	78 80 14 08 	BRA        @0x02005700    // 2005700 <_dtoa_r+0x153c>
 20042f8:	2b 43 40 4c 	MOV        $76+SP,R5
 20042fc:	23 43 40 50 	MOV        $80+SP,R4
 2004300:	94 04 9c 08 	LW         4(SP),R2       | LW         8(SP),R3
 2004304:	0b 41 80 00 	MOV        R6,R1
 2004308:	87 fa fc f8 	JSR        0x02008b6c     // 2008b6c <__d2b>
 200430c:	02 00 8b 6c 
 2004310:	8d 24 af c0 	SW         R1,$36(SP)     | MOV        R8,R5
 2004314:	29 40 00 14 	LSR        $20,R5
 2004318:	78 88 00 2c 	BZ         @0x02004348    // 2004348 <_dtoa_r+0x184>
 200431c:	14 87 40 08 	LW         8(SP),R2
 2004320:	0e 0f ff ff 	LDI        $1048575,R1
 2004324:	9c 04 99 88 	LW         4(SP),R3       | AND        R1,R3
 2004328:	0b 40 c0 00 	MOV        R3,R1
 200432c:	1a 00 0f fc 	BREV       $4092,R3
 2004330:	08 c4 c0 00 	OR         R3,R1
 2004334:	28 83 fc 01 	ADD        $-1023,R5
 2004338:	3c 87 40 4c 	LW         76(SP),R7
 200433c:	06 00 00 00 	CLR        R0
 2004340:	04 c7 40 40 	SW         R0,$64(SP)
 2004344:	78 80 00 5c 	BRA        @0x020043a4    // 20043a4 <_dtoa_r+0x1e0>
 2004348:	3c 87 40 4c 	LW         76(SP),R7
 200434c:	0c 87 40 50 	LW         80(SP),R1
 2004350:	af b8 aa 88 	MOV        R7,R5          | ADD        R1,R5
 2004354:	13 41 40 00 	MOV        R5,R2
 2004358:	10 80 04 32 	ADD        $1074,R2
 200435c:	14 00 00 21 	CMP        $33,R2
 2004360:	78 90 00 18 	BLT        @0x0200437c    // 200437c <_dtoa_r+0x1b8>
 2004364:	0c 87 40 08 	LW         8(SP),R1
 2004368:	09 45 44 12 	LSR        $1042+R5,R1
 200436c:	9e 40 98 90 	LDI        $64,R3         | SUB        R2,R3
 2004370:	41 84 c0 00 	LSL        R3,R8
 2004374:	08 c6 00 00 	OR         R8,R1
 2004378:	78 80 00 10 	BRA        @0x0200438c    // 200438c <_dtoa_r+0x1c8>
 200437c:	8e 20 88 90 	LDI        $32,R1         | SUB        R2,R1
 2004380:	14 87 40 08 	LW         8(SP),R2
 2004384:	11 84 40 00 	LSL        R1,R2
 2004388:	0b 40 80 00 	MOV        R2,R1
 200438c:	87 fa fc f8 	JSR        0x0200db6c     // 200db6c <__floatunsidf>
 2004390:	02 00 db 6c 
 2004394:	1a 00 08 7f 	BREV       $2175,R3
 2004398:	8a 98 aa 7f 	ADD        R3,R1          | ADD        $-1,R5
 200439c:	1e 00 00 01 	LDI        $1,R3
 20043a0:	1c c7 40 40 	SW         R3,$64(SP)
 20043a4:	1a 00 1f fc 	BREV       $8188,R3
 20043a8:	26 00 00 00 	CLR        R4
 20043ac:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 20043b0:	02 00 cd f4 
 20043b4:	1a 01 4b fc 	LDI        0x3fd287a7,R3  // 3fd287a7 <_top_of_stack+0x3cd287a7>
 20043b8:	1a 40 87 a7 
 20043bc:	22 00 f6 c6 	LDI        0x636f4361,R4  // 636f4361 <_top_of_stack+0x606f4361>
 20043c0:	22 40 43 61 
 20043c4:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 20043c8:	02 00 d2 00 
 20043cc:	1a 01 63 fc 	LDI        0x3fc68a28,R3  // 3fc68a28 <_top_of_stack+0x3cc68a28>
 20043d0:	1a 40 8a 28 
 20043d4:	22 01 06 d1 	LDI        0x8b60c8b3,R4  // 8b60c8b3 <_top_of_stack+0x8860c8b3>
 20043d8:	22 40 c8 b3 
 20043dc:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 20043e0:	02 00 c9 f8 
 20043e4:	cf 88 c7 90 	MOV        R1,R9          | MOV        R2,R8
 20043e8:	0b 41 40 00 	MOV        R5,R1
 20043ec:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 20043f0:	02 00 da 10 
 20043f4:	1a 00 cb fc 	LDI        0x3fd34413,R3  // 3fd34413 <_top_of_stack+0x3cd34413>
 20043f8:	1a 40 44 13 
 20043fc:	22 00 f9 0a 	LDI        0x509f79fb,R4  // 509f79fb <_top_of_stack+0x4d9f79fb>
 2004400:	22 40 79 fb 
 2004404:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004408:	02 00 d2 00 
 200440c:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004410:	8f c8 97 c0 	MOV        R9,R1          | MOV        R8,R2
 2004414:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 2004418:	02 00 c9 f8 
 200441c:	cf 88 c7 90 	MOV        R1,R9          | MOV        R2,R8
 2004420:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 2004424:	02 00 da bc 
 2004428:	8d 0c 9e 00 	SW         R1,$12(SP)     | CLR        R3
 200442c:	a6 00 8f c8 	CLR        R4             | MOV        R9,R1
 2004430:	13 42 00 00 	MOV        R8,R2
 2004434:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004438:	02 00 d8 f4 
 200443c:	0c 00 00 00 	CMP        $0,R1
 2004440:	78 b0 00 2c 	BGE        @0x02004470    // 2004470 <_dtoa_r+0x2ac>
 2004444:	0c 87 40 0c 	LW         12(SP),R1
 2004448:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 200444c:	02 00 da 10 
 2004450:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004454:	8f c8 97 c0 	MOV        R9,R1          | MOV        R8,R2
 2004458:	87 fa fc f8 	JSR        0x0200d82c     // 200d82c <__nedf2>
 200445c:	02 00 d8 2c 
 2004460:	0c 00 00 00 	CMP        $0,R1
 2004464:	78 88 00 08 	BZ         @0x02004470    // 2004470 <_dtoa_r+0x2ac>
 2004468:	84 0c 82 7f 	LW         12(SP),R0      | ADD        $-1,R0
 200446c:	04 c7 40 0c 	SW         R0,$12(SP)
 2004470:	8c 0c 8b 17 	LW         12(SP),R1      | CMP        $23,R1
 2004474:	78 b8 00 3c 	BNC        @0x020044b4    // 20044b4 <_dtoa_r+0x2f0>
 2004478:	13 40 40 00 	MOV        R1,R2
 200447c:	11 80 00 03 	LSL        $3,R2
 2004480:	0a 03 00 40 	LDI        0x0200e534,R1  // 200e534 <__mprec_tens>
 2004484:	0a 40 e5 34 
 2004488:	8a 90 9c 88 	ADD        R2,R1          | LW         (R1),R3
 200448c:	24 84 40 04 	LW         4(R1),R4
 2004490:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004494:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004498:	02 00 d8 f4 
 200449c:	0c 00 00 00 	CMP        $0,R1
 20044a0:	78 b0 00 18 	BGE        @0x020044bc    // 20044bc <_dtoa_r+0x2f8>
 20044a4:	94 0c 92 7f 	LW         12(SP),R2      | ADD        $-1,R2
 20044a8:	95 0c 9e 00 	SW         R2,$12(SP)     | CLR        R3
 20044ac:	1c c7 40 3c 	SW         R3,$60(SP)
 20044b0:	78 80 00 0c 	BRA        @0x020044c0    // 20044c0 <_dtoa_r+0x2fc>
 20044b4:	86 01 85 3c 	LDI        $1,R0          | SW         R0,$60(SP)
 20044b8:	78 80 00 04 	BRA        @0x020044c0    // 20044c0 <_dtoa_r+0x2fc>
 20044bc:	8e 00 8d 3c 	CLR        R1             | SW         R1,$60(SP)
 20044c0:	b8 a8 97 b8 	SUB        R5,R7          | MOV        R7,R2
 20044c4:	92 7f 95 14 	ADD        $-1,R2         | SW         R2,$20(SP)
 20044c8:	78 b0 00 10 	BGE        @0x020044dc    // 20044dc <_dtoa_r+0x318>
 20044cc:	8e 01 88 b8 	LDI        $1,R1          | SUB        R7,R1
 20044d0:	8d 20 9e 00 	SW         R1,$32(SP)     | CLR        R3
 20044d4:	1c c7 40 14 	SW         R3,$20(SP)
 20044d8:	78 80 00 04 	BRA        @0x020044e0    // 20044e0 <_dtoa_r+0x31c>
 20044dc:	86 00 85 20 	CLR        R0             | SW         R0,$32(SP)
 20044e0:	8c 0c 8b 00 	LW         12(SP),R1      | CMP        $0,R1
 20044e4:	78 90 00 10 	BLT        @0x020044f8    // 20044f8 <_dtoa_r+0x334>
 20044e8:	94 14 92 88 	LW         20(SP),R2      | ADD        R1,R2
 20044ec:	95 14 8d 34 	SW         R2,$20(SP)     | SW         R1,$52(SP)
 20044f0:	9e 00 9d 30 	CLR        R3             | SW         R3,$48(SP)
 20044f4:	78 80 00 18 	BRA        @0x02004510    // 2004510 <_dtoa_r+0x34c>
 20044f8:	84 20 80 88 	LW         32(SP),R0      | SUB        R1,R0
 20044fc:	04 c7 40 20 	SW         R0,$32(SP)
 2004500:	13 40 5f ff 	MOV        $-1+R1,R2
 2004504:	11 03 ff ff 	XOR        $-1,R2
 2004508:	95 30 9e 00 	SW         R2,$48(SP)     | CLR        R3
 200450c:	1c c7 40 34 	SW         R3,$52(SP)
 2004510:	64 00 00 0a 	CMP        $10,R12
 2004514:	78 b8 11 a8 	BNC        @0x020056c0    // 20056c0 <_dtoa_r+0x14fc>
 2004518:	ae 01 e3 06 	LDI        $1,R5          | CMP        $6,R12
 200451c:	78 90 11 2c 	BLT        @0x0200564c    // 200564c <_dtoa_r+0x1488>
 2004520:	e2 7c ae 00 	ADD        $-4,R12        | CLR        R5
 2004524:	78 80 11 24 	BRA        @0x0200564c    // 200564c <_dtoa_r+0x1488>
 2004528:	86 01 85 28 	LDI        $1,R0          | SW         R0,$40(SP)
 200452c:	78 80 00 04 	BRA        @0x02004534    // 2004534 <_dtoa_r+0x370>
 2004530:	8e 00 8d 28 	CLR        R1             | SW         R1,$40(SP)
 2004534:	94 10 93 01 	LW         16(SP),R2      | CMP        $1,R2
 2004538:	78 90 11 40 	BLT        @0x0200567c    // 200567c <_dtoa_r+0x14b8>
 200453c:	bf 90 93 0f 	MOV        R2,R7          | CMP        $15,R2
 2004540:	0e 00 00 00 	CLR        R1
 2004544:	0a 58 00 01 	LDILO.C    $1,R1
 2004548:	a9 88 95 2c 	AND        R1,R5          | SW         R2,$44(SP)
 200454c:	14 c7 40 1c 	SW         R2,$28(SP)
 2004550:	78 80 00 24 	BRA        @0x02004578    // 2004578 <_dtoa_r+0x3b4>
 2004554:	9e 00 9d 28 	CLR        R3             | SW         R3,$40(SP)
 2004558:	84 0c 8c 10 	LW         12(SP),R0      | LW         16(SP),R1
 200455c:	82 88 85 2c 	ADD        R1,R0          | SW         R0,$44(SP)
 2004560:	82 01 85 1c 	ADD        $1,R0          | SW         R0,$28(SP)
 2004564:	be 01 bb 80 	LDI        $1,R7          | CMP        R0,R7
 2004568:	3b 50 00 00 	MOV.LT     R0,R7
 200456c:	83 0f 8e 00 	CMP        $15,R0         | CLR        R1
 2004570:	0a 58 00 01 	LDILO.C    $1,R1
 2004574:	28 44 40 00 	AND        R1,R5
 2004578:	16 00 00 00 	CLR        R2
 200457c:	14 c5 80 44 	SW         R2,$68(R6)
 2004580:	96 00 bb 18 	CLR        R2             | CMP        $24,R7
 2004584:	78 98 00 1c 	BC         @0x020045a4    // 20045a4 <_dtoa_r+0x3e0>
 2004588:	9e 01 8e 04 	LDI        $1,R3          | LDI        $4,R1
 200458c:	97 98 8a 88 	MOV        R3,R2          | ADD        R1,R1
 2004590:	9f 99 a7 88 	MOV        $1+R3,R3       | MOV        R1,R4
 2004594:	a2 14 bb a0 	ADD        $20,R4         | CMP        R4,R7
 2004598:	78 bb ff f0 	BNC        @0x0200458c    // 200458c <_dtoa_r+0x3c8>
 200459c:	14 c5 80 44 	SW         R2,$68(R6)
 20045a0:	78 80 00 00 	BRA        @0x020045a4    // 20045a4 <_dtoa_r+0x3e0>
 20045a4:	0b 41 80 00 	MOV        R6,R1
 20045a8:	87 fa fc f8 	JSR        0x020077cc     // 20077cc <_Balloc>
 20045ac:	02 00 77 cc 
 20045b0:	0c c7 40 18 	SW         R1,$24(SP)
 20045b4:	0c c5 80 40 	SW         R1,$64(R6)
 20045b8:	2c 00 00 00 	CMP        $0,R5
 20045bc:	78 88 05 50 	BZ         @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 20045c0:	9c 0c 9b 01 	LW         12(SP),R3      | CMP        $1,R3
 20045c4:	78 90 00 b0 	BLT        @0x02004678    // 2004678 <_dtoa_r+0x4b4>
 20045c8:	97 98 91 0f 	MOV        R3,R2          | AND        $15,R2
 20045cc:	11 80 00 03 	LSL        $3,R2
 20045d0:	0a 03 00 40 	LDI        0x0200e534,R1  // 200e534 <__mprec_tens>
 20045d4:	0a 40 e5 34 
 20045d8:	8a 90 d4 88 	ADD        R2,R1          | LW         (R1),R10
 20045dc:	4c 84 40 04 	LW         4(R1),R9
 20045e0:	2b 40 c0 00 	MOV        R3,R5
 20045e4:	29 c0 00 04 	ASR        $4,R5
 20045e8:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 20045ec:	78 88 00 2c 	BZ         @0x0200461c    // 200461c <_dtoa_r+0x458>
 20045f0:	28 40 00 0f 	AND        $15,R5
 20045f4:	0a 03 00 40 	LDI        0x0200e50c,R1  // 200e50c <__mprec_bigtens>
 20045f8:	0a 40 e5 0c 
 20045fc:	1c 84 40 20 	LW         32(R1),R3
 2004600:	24 84 40 24 	LW         36(R1),R4
 2004604:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004608:	87 fa fc f8 	JSR        0x0200d5a8     // 200d5a8 <__divdf3>
 200460c:	02 00 d5 a8 
 2004610:	8d 38 df 90 	SW         R1,$56(SP)     | MOV        R2,R11
 2004614:	46 00 00 03 	LDI        $3,R8
 2004618:	78 80 00 08 	BRA        @0x02004624    // 2004624 <_dtoa_r+0x460>
 200461c:	84 04 85 38 	LW         4(SP),R0       | SW         R0,$56(SP)
 2004620:	dc 08 c6 02 	LW         8(SP),R11      | LDI        $2,R8
 2004624:	2c 00 00 00 	CMP        $0,R5
 2004628:	78 88 00 34 	BZ         @0x02004660    // 2004660 <_dtoa_r+0x49c>
 200462c:	3a 03 00 40 	LDI        0x0200e50c,R7  // 200e50c <__mprec_bigtens>
 2004630:	3a 40 e5 0c 
 2004634:	8f d0 97 c8 	MOV        R10,R1         | MOV        R9,R2
 2004638:	9f a8 99 01 	MOV        R5,R3          | AND        $1,R3
 200463c:	78 88 00 10 	BZ         @0x02004650    // 2004650 <_dtoa_r+0x48c>
 2004640:	c2 01 9c b8 	ADD        $1,R8          | LW         (R7),R3
 2004644:	24 85 c0 04 	LW         4(R7),R4
 2004648:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 200464c:	02 00 d2 00 
 2004650:	29 c0 00 01 	ASR        $1,R5
 2004654:	ba 08 ab 00 	ADD        $8,R7          | CMP        $0,R5
 2004658:	78 ab ff dc 	BNZ        @0x02004638    // 2004638 <_dtoa_r+0x474>
 200465c:	d7 88 cf 90 	MOV        R1,R10         | MOV        R2,R9
 2004660:	9f d0 a7 c8 	MOV        R10,R3         | MOV        R9,R4
 2004664:	8c 38 97 d8 	LW         56(SP),R1      | MOV        R11,R2
 2004668:	87 fa fc f8 	JSR        0x0200d5a8     // 200d5a8 <__divdf3>
 200466c:	02 00 d5 a8 
 2004670:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 2004674:	78 80 00 88 	BRA        @0x02004700    // 2004700 <_dtoa_r+0x53c>
 2004678:	1c 00 00 00 	CMP        $0,R3
 200467c:	78 88 00 70 	BZ         @0x020046f0    // 20046f0 <_dtoa_r+0x52c>
 2004680:	2b 40 df ff 	MOV        $-1+R3,R5
 2004684:	29 03 ff ff 	XOR        $-1,R5
 2004688:	97 a8 91 0f 	MOV        R5,R2          | AND        $15,R2
 200468c:	11 80 00 03 	LSL        $3,R2
 2004690:	0a 03 00 40 	LDI        0x0200e534,R1  // 200e534 <__mprec_tens>
 2004694:	0a 40 e5 34 
 2004698:	8a 90 9c 88 	ADD        R2,R1          | LW         (R1),R3
 200469c:	24 84 40 04 	LW         4(R1),R4
 20046a0:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 20046a4:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 20046a8:	02 00 d2 00 
 20046ac:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 20046b0:	29 c0 00 04 	ASR        $4,R5
 20046b4:	78 88 00 44 	BZ         @0x020046fc    // 20046fc <_dtoa_r+0x538>
 20046b8:	4a 03 00 40 	LDI        0x0200e50c,R9  // 200e50c <__mprec_bigtens>
 20046bc:	4a 40 e5 0c 
 20046c0:	c6 02 8f d0 	LDI        $2,R8          | MOV        R10,R1
 20046c4:	9f a8 99 01 	MOV        R5,R3          | AND        $1,R3
 20046c8:	78 88 00 10 	BZ         @0x020046dc    // 20046dc <_dtoa_r+0x518>
 20046cc:	c2 01 9c c8 	ADD        $1,R8          | LW         (R9),R3
 20046d0:	24 86 40 04 	LW         4(R9),R4
 20046d4:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 20046d8:	02 00 d2 00 
 20046dc:	29 c0 00 01 	ASR        $1,R5
 20046e0:	ca 08 ab 00 	ADD        $8,R9          | CMP        $0,R5
 20046e4:	78 ab ff dc 	BNZ        @0x020046c4    // 20046c4 <_dtoa_r+0x500>
 20046e8:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 20046ec:	78 80 00 10 	BRA        @0x02004700    // 2004700 <_dtoa_r+0x53c>
 20046f0:	d4 04 bc 08 	LW         4(SP),R10      | LW         8(SP),R7
 20046f4:	46 00 00 02 	LDI        $2,R8
 20046f8:	78 80 00 04 	BRA        @0x02004700    // 2004700 <_dtoa_r+0x53c>
 20046fc:	46 00 00 02 	LDI        $2,R8
 2004700:	94 3c 93 00 	LW         60(SP),R2      | CMP        $0,R2
 2004704:	78 88 00 88 	BZ         @0x02004790    // 2004790 <_dtoa_r+0x5cc>
 2004708:	1a 00 0f fc 	BREV       $4092,R3
 200470c:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004710:	13 41 c0 00 	MOV        R7,R2
 2004714:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004718:	02 00 d8 f4 
 200471c:	0c 00 00 00 	CMP        $0,R1
 2004720:	78 b0 00 6c 	BGE        @0x02004790    // 2004790 <_dtoa_r+0x5cc>
 2004724:	9c 1c 9b 00 	LW         28(SP),R3      | CMP        $0,R3
 2004728:	78 88 0e 80 	BZ         @0x020055ac    // 20055ac <_dtoa_r+0x13e8>
 200472c:	84 2c 83 01 	LW         44(SP),R0      | CMP        $1,R0
 2004730:	78 90 03 dc 	BLT        @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 2004734:	8c 0c 8a 7f 	LW         12(SP),R1      | ADD        $-1,R1
 2004738:	0c c7 40 44 	SW         R1,$68(SP)
 200473c:	1a 00 24 02 	BREV       $9218,R3
 2004740:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004744:	13 41 c0 00 	MOV        R7,R2
 2004748:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 200474c:	02 00 d2 00 
 2004750:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 2004754:	8f c0 8a 01 	MOV        R8,R1          | ADD        $1,R1
 2004758:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 200475c:	02 00 da 10 
 2004760:	9f d0 a7 b8 	MOV        R10,R3         | MOV        R7,R4
 2004764:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004768:	02 00 d2 00 
 200476c:	1a 00 38 02 	BREV       $14338,R3
 2004770:	26 00 00 00 	CLR        R4
 2004774:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 2004778:	02 00 c9 f8 
 200477c:	43 40 80 00 	MOV        R2,R8
 2004780:	12 00 03 3f 	BREV       $831,R2
 2004784:	af 88 aa 90 	MOV        R1,R5          | ADD        R2,R5
 2004788:	94 2c 95 38 	LW         44(SP),R2      | SW         R2,$56(SP)
 200478c:	78 80 00 9c 	BRA        @0x0200482c    // 200482c <_dtoa_r+0x668>
 2004790:	0b 42 00 00 	MOV        R8,R1
 2004794:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 2004798:	02 00 da 10 
 200479c:	9f d0 a7 b8 	MOV        R10,R3         | MOV        R7,R4
 20047a0:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 20047a4:	02 00 d2 00 
 20047a8:	1a 00 38 02 	BREV       $14338,R3
 20047ac:	26 00 00 00 	CLR        R4
 20047b0:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 20047b4:	02 00 c9 f8 
 20047b8:	43 40 80 00 	MOV        R2,R8
 20047bc:	12 00 03 3f 	BREV       $831,R2
 20047c0:	af 88 aa 90 	MOV        R1,R5          | ADD        R2,R5
 20047c4:	9c 1c 9b 00 	LW         28(SP),R3      | CMP        $0,R3
 20047c8:	78 a8 00 54 	BNZ        @0x02004820    // 2004820 <_dtoa_r+0x65c>
 20047cc:	1a 00 28 02 	BREV       $10242,R3
 20047d0:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 20047d4:	13 41 c0 00 	MOV        R7,R2
 20047d8:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 20047dc:	02 00 cd f4 
 20047e0:	cf 88 bf 90 	MOV        R1,R9          | MOV        R2,R7
 20047e4:	9f a8 a7 c0 	MOV        R5,R3          | MOV        R8,R4
 20047e8:	87 fa fc f8 	JSR        0x0200d890     // 200d890 <__gtdf2>
 20047ec:	02 00 d8 90 
 20047f0:	0c 00 00 01 	CMP        $1,R1
 20047f4:	78 b0 09 68 	BGE        @0x02005160    // 2005160 <_dtoa_r+0xf9c>
 20047f8:	0a 00 00 01 	BREV       $1,R1
 20047fc:	1b 41 40 00 	MOV        R5,R3
 2004800:	19 04 40 00 	XOR        R1,R3
 2004804:	a7 c0 8f c8 	MOV        R8,R4          | MOV        R9,R1
 2004808:	13 41 c0 00 	MOV        R7,R2
 200480c:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004810:	02 00 d8 f4 
 2004814:	0c 00 00 00 	CMP        $0,R1
 2004818:	78 90 09 20 	BLT        @0x0200513c    // 200513c <_dtoa_r+0xf78>
 200481c:	78 80 02 f0 	BRA        @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 2004820:	04 87 40 0c 	LW         12(SP),R0
 2004824:	04 c7 40 44 	SW         R0,$68(SP)
 2004828:	1c c7 40 38 	SW         R3,$56(SP)
 200482c:	94 28 93 00 	LW         40(SP),R2      | CMP        $0,R2
 2004830:	78 88 01 84 	BZ         @0x020049b8    // 20049b8 <_dtoa_r+0x7f4>
 2004834:	94 38 92 7f 	LW         56(SP),R2      | ADD        $-1,R2
 2004838:	11 80 00 03 	LSL        $3,R2
 200483c:	0a 03 00 40 	LDI        0x0200e534,R1  // 200e534 <__mprec_tens>
 2004840:	0a 40 e5 34 
 2004844:	8a 90 9c 88 	ADD        R2,R1          | LW         (R1),R3
 2004848:	24 84 40 04 	LW         4(R1),R4
 200484c:	0a 00 07 fc 	BREV       $2044,R1
 2004850:	16 00 00 00 	CLR        R2
 2004854:	87 fa fc f8 	JSR        0x0200d5a8     // 200d5a8 <__divdf3>
 2004858:	02 00 d5 a8 
 200485c:	9f a8 a7 c0 	MOV        R5,R3          | MOV        R8,R4
 2004860:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004864:	02 00 cd f4 
 2004868:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 200486c:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 2004870:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 2004874:	02 00 da bc 
 2004878:	43 40 40 00 	MOV        R1,R8
 200487c:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 2004880:	02 00 da 10 
 2004884:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004888:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 200488c:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004890:	02 00 cd f4 
 2004894:	d7 88 df 90 	MOV        R1,R10         | MOV        R2,R11
 2004898:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 200489c:	40 80 00 30 	ADD        $48,R8
 20048a0:	40 40 00 ff 	AND        $255,R8
 20048a4:	1c 87 40 18 	LW         24(SP),R3
 20048a8:	45 c4 c0 00 	SB         R8,(R3)
 20048ac:	9f d0 a7 90 	MOV        R10,R3         | MOV        R2,R4
 20048b0:	8f a8 97 c8 	MOV        R5,R1          | MOV        R9,R2
 20048b4:	87 fa fc f8 	JSR        0x0200d890     // 200d890 <__gtdf2>
 20048b8:	02 00 d8 90 
 20048bc:	0c 00 00 01 	CMP        $1,R1
 20048c0:	78 b0 0c 70 	BGE        @0x02005534    // 2005534 <_dtoa_r+0x1370>
 20048c4:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 20048c8:	0a 00 0f fc 	BREV       $4092,R1
 20048cc:	16 00 00 00 	CLR        R2
 20048d0:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 20048d4:	02 00 cd f4 
 20048d8:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 20048dc:	8f a8 97 c8 	MOV        R5,R1          | MOV        R9,R2
 20048e0:	87 fa fc f8 	JSR        0x0200d890     // 200d890 <__gtdf2>
 20048e4:	02 00 d8 90 
 20048e8:	0c 00 00 01 	CMP        $1,R1
 20048ec:	78 b0 03 f8 	BGE        @0x02004ce8    // 2004ce8 <_dtoa_r+0xb24>
 20048f0:	84 38 83 01 	LW         56(SP),R0      | CMP        $1,R0
 20048f4:	78 a8 00 3c 	BNZ        @0x02004934    // 2004934 <_dtoa_r+0x770>
 20048f8:	78 80 02 14 	BRA        @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 20048fc:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004900:	0a 00 0f fc 	BREV       $4092,R1
 2004904:	16 00 00 00 	CLR        R2
 2004908:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 200490c:	02 00 cd f4 
 2004910:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 2004914:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004918:	02 00 d8 f4 
 200491c:	0c 00 00 00 	CMP        $0,R1
 2004920:	78 90 03 cc 	BLT        @0x02004cf0    // 2004cf0 <_dtoa_r+0xb2c>
 2004924:	3c 07 00 00 	CMP        R12,R7
 2004928:	78 a8 00 10 	BNZ        @0x0200493c    // 200493c <_dtoa_r+0x778>
 200492c:	64 87 40 38 	LW         56(SP),R12
 2004930:	78 80 01 dc 	BRA        @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 2004934:	c4 18 c2 80 	LW         24(SP),R8      | ADD        R0,R8
 2004938:	e5 38 e7 c0 	SW         R12,$56(SP)    | MOV        R8,R12
 200493c:	1a 00 24 02 	BREV       $9218,R3
 2004940:	a6 00 8f a8 	CLR        R4             | MOV        R5,R1
 2004944:	13 42 40 00 	MOV        R9,R2
 2004948:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 200494c:	02 00 d2 00 
 2004950:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 2004954:	1a 00 24 02 	BREV       $9218,R3
 2004958:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 200495c:	13 42 c0 00 	MOV        R11,R2
 2004960:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004964:	02 00 d2 00 
 2004968:	df 88 d7 90 	MOV        R1,R11         | MOV        R2,R10
 200496c:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 2004970:	02 00 da bc 
 2004974:	43 40 40 00 	MOV        R1,R8
 2004978:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 200497c:	02 00 da 10 
 2004980:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004984:	8f d8 97 d0 	MOV        R11,R1         | MOV        R10,R2
 2004988:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 200498c:	02 00 cd f4 
 2004990:	d7 88 df 90 	MOV        R1,R10         | MOV        R2,R11
 2004994:	ba 01 c2 30 	ADD        $1,R7          | ADD        $48,R8
 2004998:	40 40 00 ff 	AND        $255,R8
 200499c:	45 c5 ff ff 	SB         R8,$-1(R7)
 20049a0:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 20049a4:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 20049a8:	02 00 d8 f4 
 20049ac:	0c 00 00 00 	CMP        $0,R1
 20049b0:	78 b3 ff 48 	BGE        @0x020048fc    // 20048fc <_dtoa_r+0x738>
 20049b4:	78 80 0b 88 	BRA        @0x02005540    // 2005540 <_dtoa_r+0x137c>
 20049b8:	94 38 92 7f 	LW         56(SP),R2      | ADD        $-1,R2
 20049bc:	11 80 00 03 	LSL        $3,R2
 20049c0:	0a 03 00 40 	LDI        0x0200e534,R1  // 200e534 <__mprec_tens>
 20049c4:	0a 40 e5 34 
 20049c8:	8a 90 9f a8 	ADD        R2,R1          | MOV        R5,R3
 20049cc:	23 42 00 00 	MOV        R8,R4
 20049d0:	14 84 40 04 	LW         4(R1),R2
 20049d4:	0c 84 40 00 	LW         (R1),R1
 20049d8:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 20049dc:	02 00 d2 00 
 20049e0:	5b 40 40 00 	MOV        R1,R11
 20049e4:	14 c7 40 48 	SW         R2,$72(SP)
 20049e8:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 20049ec:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 20049f0:	02 00 da bc 
 20049f4:	43 40 40 00 	MOV        R1,R8
 20049f8:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 20049fc:	02 00 da 10 
 2004a00:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004a04:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 2004a08:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004a0c:	02 00 cd f4 
 2004a10:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 2004a14:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 2004a18:	40 80 00 30 	ADD        $48,R8
 2004a1c:	40 40 00 ff 	AND        $255,R8
 2004a20:	14 87 40 18 	LW         24(SP),R2
 2004a24:	45 c4 80 00 	SB         R8,(R2)
 2004a28:	9c 38 d7 90 	LW         56(SP),R3      | MOV        R2,R10
 2004a2c:	d2 98 8f a8 	ADD        R3,R10         | MOV        R5,R1
 2004a30:	97 c8 9b 01 	MOV        R9,R2          | CMP        $1,R3
 2004a34:	78 a8 00 7c 	BNZ        @0x02004ab4    // 2004ab4 <_dtoa_r+0x8f0>
 2004a38:	1a 00 07 fc 	BREV       $2044,R3
 2004a3c:	a6 00 8f d8 	CLR        R4             | MOV        R11,R1
 2004a40:	14 87 40 48 	LW         72(SP),R2
 2004a44:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 2004a48:	02 00 c9 f8 
 2004a4c:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 2004a50:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004a54:	02 00 d8 f4 
 2004a58:	0c 00 00 00 	CMP        $0,R1
 2004a5c:	78 90 02 98 	BLT        @0x02004cf8    // 2004cf8 <_dtoa_r+0xb34>
 2004a60:	1b 42 c0 00 	MOV        R11,R3
 2004a64:	24 87 40 48 	LW         72(SP),R4
 2004a68:	0a 00 07 fc 	BREV       $2044,R1
 2004a6c:	16 00 00 00 	CLR        R2
 2004a70:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004a74:	02 00 cd f4 
 2004a78:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 2004a7c:	87 fa fc f8 	JSR        0x0200d890     // 200d890 <__gtdf2>
 2004a80:	02 00 d8 90 
 2004a84:	0c 00 00 01 	CMP        $1,R1
 2004a88:	78 b0 00 0c 	BGE        @0x02004a98    // 2004a98 <_dtoa_r+0x8d4>
 2004a8c:	78 80 00 80 	BRA        @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 2004a90:	3b 40 80 00 	MOV        R2,R7
 2004a94:	78 80 00 00 	BRA        @0x02004a98    // 2004a98 <_dtoa_r+0x8d4>
 2004a98:	97 b8 92 7f 	MOV        R7,R2          | ADD        $-1,R2
 2004a9c:	0d 85 ff ff 	LB         -1(R7),R1
 2004aa0:	0c 00 00 30 	CMP        $48,R1
 2004aa4:	78 8b ff e8 	BZ         @0x02004a90    // 2004a90 <_dtoa_r+0x8cc>
 2004aa8:	04 87 40 44 	LW         68(SP),R0
 2004aac:	04 c7 40 0c 	SW         R0,$12(SP)
 2004ab0:	78 80 0a 94 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2004ab4:	1a 00 24 02 	BREV       $9218,R3
 2004ab8:	26 00 00 00 	CLR        R4
 2004abc:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004ac0:	02 00 d2 00 
 2004ac4:	cf 88 af 90 	MOV        R1,R9          | MOV        R2,R5
 2004ac8:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 2004acc:	02 00 da bc 
 2004ad0:	43 40 40 00 	MOV        R1,R8
 2004ad4:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 2004ad8:	02 00 da 10 
 2004adc:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004ae0:	8f c8 97 a8 	MOV        R9,R1          | MOV        R5,R2
 2004ae4:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004ae8:	02 00 cd f4 
 2004aec:	ba 01 c2 30 	ADD        $1,R7          | ADD        $48,R8
 2004af0:	40 40 00 ff 	AND        $255,R8
 2004af4:	45 c5 ff ff 	SB         R8,$-1(R7)
 2004af8:	3c 06 80 00 	CMP        R10,R7
 2004afc:	78 ab ff b4 	BNZ        @0x02004ab4    // 2004ab4 <_dtoa_r+0x8f0>
 2004b00:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 2004b04:	bc 18 94 38 	LW         24(SP),R7      | LW         56(SP),R2
 2004b08:	38 84 80 00 	ADD        R2,R7
 2004b0c:	78 83 ff 28 	BRA        @0x02004a38    // 2004a38 <_dtoa_r+0x874>
 2004b10:	1c 87 40 50 	LW         80(SP),R3
 2004b14:	13 40 c0 00 	MOV        R3,R2
 2004b18:	11 03 ff ff 	XOR        $-1,R2
 2004b1c:	11 40 00 1f 	LSR        $31,R2
 2004b20:	84 0c 83 0d 	LW         12(SP),R0      | CMP        $13,R0
 2004b24:	0e 00 00 00 	CLR        R1
 2004b28:	0a 50 00 01 	LDILO.LT   $1,R1
 2004b2c:	08 44 80 00 	AND        R2,R1
 2004b30:	78 88 02 94 	BZ         @0x02004dc8    // 2004dc8 <_dtoa_r+0xc04>
 2004b34:	13 40 00 00 	MOV        R0,R2
 2004b38:	78 80 00 0c 	BRA        @0x02004b48    // 2004b48 <_dtoa_r+0x984>
 2004b3c:	8e 00 8d 10 	CLR        R1             | SW         R1,$16(SP)
 2004b40:	96 ff 95 1c 	LDI        $-1,R2         | SW         R2,$28(SP)
 2004b44:	13 40 00 00 	MOV        R0,R2
 2004b48:	11 80 00 03 	LSL        $3,R2
 2004b4c:	0a 03 00 40 	LDI        0x0200e534,R1  // 200e534 <__mprec_tens>
 2004b50:	0a 40 e5 34 
 2004b54:	8a 90 d4 88 	ADD        R2,R1          | LW         (R1),R10
 2004b58:	5c 84 40 04 	LW         4(R1),R11
 2004b5c:	14 87 40 10 	LW         16(SP),R2
 2004b60:	11 40 00 1f 	LSR        $31,R2
 2004b64:	9c 1c 9b 7f 	LW         28(SP),R3      | CMP        $-1,R3
 2004b68:	0e 00 00 00 	CLR        R1
 2004b6c:	0a 50 00 01 	LDILO.LT   $1,R1
 2004b70:	89 90 8d 14 	AND        R2,R1          | SW         R1,$20(SP)
 2004b74:	78 a8 00 64 	BNZ        @0x02004bdc    // 2004bdc <_dtoa_r+0xa18>
 2004b78:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004b7c:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004b80:	87 fa fc f8 	JSR        0x0200d5a8     // 200d5a8 <__divdf3>
 2004b84:	02 00 d5 a8 
 2004b88:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 2004b8c:	02 00 da bc 
 2004b90:	63 40 40 00 	MOV        R1,R12
 2004b94:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 2004b98:	02 00 da 10 
 2004b9c:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004ba0:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004ba4:	02 00 d2 00 
 2004ba8:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004bac:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004bb0:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004bb4:	02 00 cd f4 
 2004bb8:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004bbc:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 2004bc0:	c7 e0 c2 30 	MOV        R12,R8         | ADD        $48,R8
 2004bc4:	40 40 00 ff 	AND        $255,R8
 2004bc8:	04 87 40 18 	LW         24(SP),R0
 2004bcc:	45 c4 00 00 	SB         R8,(R0)
 2004bd0:	84 1c 83 01 	LW         28(SP),R0      | CMP        $1,R0
 2004bd4:	78 a8 00 40 	BNZ        @0x02004c18    // 2004c18 <_dtoa_r+0xa54>
 2004bd8:	78 80 00 68 	BRA        @0x02004c44    // 2004c44 <_dtoa_r+0xa80>
 2004bdc:	1c 00 00 00 	CMP        $0,R3
 2004be0:	78 a8 05 60 	BNZ        @0x02005144    // 2005144 <_dtoa_r+0xf80>
 2004be4:	1a 00 28 02 	BREV       $10242,R3
 2004be8:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004bec:	13 42 c0 00 	MOV        R11,R2
 2004bf0:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004bf4:	02 00 d2 00 
 2004bf8:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004bfc:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004c00:	87 fa fc f8 	JSR        0x0200d958     // 200d958 <__ledf2>
 2004c04:	02 00 d9 58 
 2004c08:	0c 00 00 01 	CMP        $1,R1
 2004c0c:	78 90 05 3c 	BLT        @0x0200514c    // 200514c <_dtoa_r+0xf88>
 2004c10:	dc 1c d7 d8 	LW         28(SP),R11     | MOV        R11,R10
 2004c14:	78 80 05 4c 	BRA        @0x02005164    // 2005164 <_dtoa_r+0xfa0>
 2004c18:	1a 00 24 02 	BREV       $9218,R3
 2004c1c:	26 00 00 00 	CLR        R4
 2004c20:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004c24:	02 00 d2 00 
 2004c28:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 2004c2c:	9c 14 a7 98 	LW         20(SP),R3      | MOV        R3,R4
 2004c30:	87 fa fc f8 	JSR        0x0200d7c8     // 200d7c8 <__eqdf2>
 2004c34:	02 00 d7 c8 
 2004c38:	0c 00 00 00 	CMP        $0,R1
 2004c3c:	78 a8 01 14 	BNZ        @0x02004d54    // 2004d54 <_dtoa_r+0xb90>
 2004c40:	78 80 09 04 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2004c44:	8f 98 97 a0 	MOV        R3,R1          | MOV        R4,R2
 2004c48:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 2004c4c:	02 00 c9 f8 
 2004c50:	cf 88 af 90 	MOV        R1,R9          | MOV        R2,R5
 2004c54:	9f c8 a7 90 	MOV        R9,R3          | MOV        R2,R4
 2004c58:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 2004c5c:	87 fa fc f8 	JSR        0x0200d8f4     // 200d8f4 <__ltdf2>
 2004c60:	02 00 d8 f4 
 2004c64:	0c 00 00 00 	CMP        $0,R1
 2004c68:	78 90 00 5c 	BLT        @0x02004cc8    // 2004cc8 <_dtoa_r+0xb04>
 2004c6c:	9f c8 a7 a8 	MOV        R9,R3          | MOV        R5,R4
 2004c70:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 2004c74:	87 fa fc f8 	JSR        0x0200d7c8     // 200d7c8 <__eqdf2>
 2004c78:	02 00 d7 c8 
 2004c7c:	0c 00 00 00 	CMP        $0,R1
 2004c80:	78 a8 08 c4 	BNZ        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2004c84:	8f e0 89 01 	MOV        R12,R1         | AND        $1,R1
 2004c88:	78 a8 00 4c 	BNZ        @0x02004cd8    // 2004cd8 <_dtoa_r+0xb14>
 2004c8c:	78 80 08 b8 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2004c90:	0c 04 80 00 	CMP        R2,R1
 2004c94:	78 88 00 0c 	BZ         @0x02004ca4    // 2004ca4 <_dtoa_r+0xae0>
 2004c98:	45 84 7f ff 	LB         -1(R1),R8
 2004c9c:	3b 40 40 00 	MOV        R1,R7
 2004ca0:	78 80 00 58 	BRA        @0x02004cfc    // 2004cfc <_dtoa_r+0xb38>
 2004ca4:	14 c7 40 18 	SW         R2,$24(SP)
 2004ca8:	14 87 40 44 	LW         68(SP),R2
 2004cac:	10 80 00 01 	ADD        $1,R2
 2004cb0:	14 c7 40 44 	SW         R2,$68(SP)
 2004cb4:	86 30 9c 18 	LDI        $48,R0         | LW         24(SP),R3
 2004cb8:	05 c4 c0 00 	SB         R0,(R3)
 2004cbc:	45 85 ff ff 	LB         -1(R7),R8
 2004cc0:	1b 40 80 00 	MOV        R2,R3
 2004cc4:	78 80 00 48 	BRA        @0x02004d10    // 2004d10 <_dtoa_r+0xb4c>
 2004cc8:	0c 87 40 0c 	LW         12(SP),R1
 2004ccc:	0c c7 40 44 	SW         R1,$68(SP)
 2004cd0:	14 87 40 18 	LW         24(SP),R2
 2004cd4:	78 80 00 24 	BRA        @0x02004cfc    // 2004cfc <_dtoa_r+0xb38>
 2004cd8:	14 87 40 0c 	LW         12(SP),R2
 2004cdc:	14 c7 40 44 	SW         R2,$68(SP)
 2004ce0:	14 87 40 18 	LW         24(SP),R2
 2004ce4:	78 80 00 14 	BRA        @0x02004cfc    // 2004cfc <_dtoa_r+0xb38>
 2004ce8:	14 87 40 18 	LW         24(SP),R2
 2004cec:	78 80 00 0c 	BRA        @0x02004cfc    // 2004cfc <_dtoa_r+0xb38>
 2004cf0:	14 87 40 18 	LW         24(SP),R2
 2004cf4:	78 80 00 04 	BRA        @0x02004cfc    // 2004cfc <_dtoa_r+0xb38>
 2004cf8:	14 87 40 18 	LW         24(SP),R2
 2004cfc:	8f b8 8a 7f 	MOV        R7,R1          | ADD        $-1,R1
 2004d00:	44 00 00 39 	CMP        $57,R8
 2004d04:	78 8b ff 88 	BZ         @0x02004c90    // 2004c90 <_dtoa_r+0xacc>
 2004d08:	14 c7 40 18 	SW         R2,$24(SP)
 2004d0c:	1c 87 40 44 	LW         68(SP),R3
 2004d10:	40 80 00 01 	ADD        $1,R8
 2004d14:	45 c4 40 00 	SB         R8,(R1)
 2004d18:	1c c7 40 0c 	SW         R3,$12(SP)
 2004d1c:	78 80 08 28 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2004d20:	1a 00 24 02 	BREV       $9218,R3
 2004d24:	26 00 00 00 	CLR        R4
 2004d28:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004d2c:	02 00 d2 00 
 2004d30:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 2004d34:	aa 01 9e 00 	ADD        $1,R5          | CLR        R3
 2004d38:	26 00 00 00 	CLR        R4
 2004d3c:	87 fa fc f8 	JSR        0x0200d7c8     // 200d7c8 <__eqdf2>
 2004d40:	02 00 d7 c8 
 2004d44:	0c 00 00 00 	CMP        $0,R1
 2004d48:	78 a8 00 18 	BNZ        @0x02004d64    // 2004d64 <_dtoa_r+0xba0>
 2004d4c:	34 87 40 08 	LW         8(SP),R6
 2004d50:	78 80 07 f4 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2004d54:	ac 18 aa 02 	LW         24(SP),R5      | ADD        $2,R5
 2004d58:	bc 18 84 1c 	LW         24(SP),R7      | LW         28(SP),R0
 2004d5c:	ba 80 b5 08 	ADD        R0,R7          | SW         R6,$8(SP)
 2004d60:	33 41 c0 00 	MOV        R7,R6
 2004d64:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004d68:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 2004d6c:	87 fa fc f8 	JSR        0x0200d5a8     // 200d5a8 <__divdf3>
 2004d70:	02 00 d5 a8 
 2004d74:	87 fa fc f8 	JSR        0x0200dabc     // 200dabc <__fixdfsi>
 2004d78:	02 00 da bc 
 2004d7c:	63 40 40 00 	MOV        R1,R12
 2004d80:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 2004d84:	02 00 da 10 
 2004d88:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004d8c:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 2004d90:	02 00 d2 00 
 2004d94:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004d98:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 2004d9c:	87 fa fc f8 	JSR        0x0200cdf4     // 200cdf4 <__subdf3>
 2004da0:	02 00 cd f4 
 2004da4:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004da8:	bf a8 c7 e0 	MOV        R5,R7          | MOV        R12,R8
 2004dac:	40 80 00 30 	ADD        $48,R8
 2004db0:	40 40 00 ff 	AND        $255,R8
 2004db4:	45 c5 7f ff 	SB         R8,$-1(R5)
 2004db8:	2c 05 80 00 	CMP        R6,R5
 2004dbc:	78 ab ff 60 	BNZ        @0x02004d20    // 2004d20 <_dtoa_r+0xb5c>
 2004dc0:	34 87 40 08 	LW         8(SP),R6
 2004dc4:	78 83 fe 7c 	BRA        @0x02004c44    // 2004c44 <_dtoa_r+0xa80>
 2004dc8:	8c 28 8b 00 	LW         40(SP),R1      | CMP        $0,R1
 2004dcc:	78 88 00 94 	BZ         @0x02004e64    // 2004e64 <_dtoa_r+0xca0>
 2004dd0:	64 00 00 02 	CMP        $2,R12
 2004dd4:	78 b0 00 30 	BGE        @0x02004e08    // 2004e08 <_dtoa_r+0xc44>
 2004dd8:	14 87 40 40 	LW         64(SP),R2
 2004ddc:	14 00 00 00 	CMP        $0,R2
 2004de0:	78 88 00 10 	BZ         @0x02004df4    // 2004df4 <_dtoa_r+0xc30>
 2004de4:	18 80 04 33 	ADD        $1075,R3
 2004de8:	bc 30 ac 20 	LW         48(SP),R7      | LW         32(SP),R5
 2004dec:	0b 41 40 00 	MOV        R5,R1
 2004df0:	78 80 00 50 	BRA        @0x02004e44    // 2004e44 <_dtoa_r+0xc80>
 2004df4:	0c 87 40 4c 	LW         76(SP),R1
 2004df8:	9e 36 98 88 	LDI        $54,R3         | SUB        R1,R3
 2004dfc:	bc 30 ac 20 	LW         48(SP),R7      | LW         32(SP),R5
 2004e00:	0b 41 40 00 	MOV        R5,R1
 2004e04:	78 80 00 3c 	BRA        @0x02004e44    // 2004e44 <_dtoa_r+0xc80>
 2004e08:	8c 1c 8a 7f 	LW         28(SP),R1      | ADD        $-1,R1
 2004e0c:	9c 30 bf 98 	LW         48(SP),R3      | MOV        R3,R7
 2004e10:	b8 88 9b 88 	SUB        R1,R7          | CMP        R1,R3
 2004e14:	78 b0 00 10 	BGE        @0x02004e28    // 2004e28 <_dtoa_r+0xc64>
 2004e18:	97 88 90 98 	MOV        R1,R2          | SUB        R3,R2
 2004e1c:	9c 34 9a 90 	LW         52(SP),R3      | ADD        R2,R3
 2004e20:	9d 34 8d 30 	SW         R3,$52(SP)     | SW         R1,$48(SP)
 2004e24:	3e 00 00 00 	CLR        R7
 2004e28:	84 1c 83 00 	LW         28(SP),R0      | CMP        $0,R0
 2004e2c:	78 b0 00 0c 	BGE        @0x02004e3c    // 2004e3c <_dtoa_r+0xc78>
 2004e30:	ac 20 a8 80 	LW         32(SP),R5      | SUB        R0,R5
 2004e34:	9e 00 8c 20 	CLR        R3             | LW         32(SP),R1
 2004e38:	78 80 00 08 	BRA        @0x02004e44    // 2004e44 <_dtoa_r+0xc80>
 2004e3c:	9f 80 ac 20 	MOV        R0,R3          | LW         32(SP),R5
 2004e40:	0b 41 40 00 	MOV        R5,R1
 2004e44:	8a 98 8d 20 	ADD        R3,R1          | SW         R1,$32(SP)
 2004e48:	94 14 92 98 	LW         20(SP),R2      | ADD        R3,R2
 2004e4c:	95 14 96 01 	SW         R2,$20(SP)     | LDI        $1,R2
 2004e50:	0b 41 80 00 	MOV        R6,R1
 2004e54:	87 fa fc f8 	JSR        0x02007f14     // 2007f14 <__i2b>
 2004e58:	02 00 7f 14 
 2004e5c:	53 40 40 00 	MOV        R1,R10
 2004e60:	78 80 00 08 	BRA        @0x02004e6c    // 2004e6c <_dtoa_r+0xca8>
 2004e64:	d7 88 bc 30 	MOV        R1,R10         | LW         48(SP),R7
 2004e68:	2c 87 40 20 	LW         32(SP),R5
 2004e6c:	ab 01 8e 00 	CMP        $1,R5          | CLR        R1
 2004e70:	0a 70 00 01 	LDILO.GE   $1,R1
 2004e74:	9c 14 9b 01 	LW         20(SP),R3      | CMP        $1,R3
 2004e78:	16 00 00 00 	CLR        R2
 2004e7c:	12 70 00 01 	LDILO.GE   $1,R2
 2004e80:	08 44 80 00 	AND        R2,R1
 2004e84:	78 88 00 14 	BZ         @0x02004e9c    // 2004e9c <_dtoa_r+0xcd8>
 2004e88:	8f 98 8b a8 	MOV        R3,R1          | CMP        R5,R1
 2004e8c:	0b 71 40 00 	MOV.GE     R5,R1
 2004e90:	84 20 80 88 	LW         32(SP),R0      | SUB        R1,R0
 2004e94:	85 20 a8 88 	SW         R0,$32(SP)     | SUB        R1,R5
 2004e98:	98 88 9d 14 	SUB        R1,R3          | SW         R3,$20(SP)
 2004e9c:	8c 30 8b 00 	LW         48(SP),R1      | CMP        $0,R1
 2004ea0:	78 88 00 74 	BZ         @0x02004f18    // 2004f18 <_dtoa_r+0xd54>
 2004ea4:	94 28 93 00 	LW         40(SP),R2      | CMP        $0,R2
 2004ea8:	78 88 00 58 	BZ         @0x02004f04    // 2004f04 <_dtoa_r+0xd40>
 2004eac:	3c 00 00 01 	CMP        $1,R7
 2004eb0:	78 90 00 34 	BLT        @0x02004ee8    // 2004ee8 <_dtoa_r+0xd24>
 2004eb4:	9f b8 97 d0 	MOV        R7,R3          | MOV        R10,R2
 2004eb8:	0b 41 80 00 	MOV        R6,R1
 2004ebc:	87 fa fc f8 	JSR        0x02008234     // 2008234 <__pow5mult>
 2004ec0:	02 00 82 34 
 2004ec4:	d7 88 9c 24 	MOV        R1,R10         | LW         36(SP),R3
 2004ec8:	97 88 8f b0 	MOV        R1,R2          | MOV        R6,R1
 2004ecc:	87 fa fc f8 	JSR        0x02007fb8     // 2007fb8 <__multiply>
 2004ed0:	02 00 7f b8 
 2004ed4:	c7 88 94 24 	MOV        R1,R8          | LW         36(SP),R2
 2004ed8:	0b 41 80 00 	MOV        R6,R1
 2004edc:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 2004ee0:	02 00 78 68 
 2004ee4:	44 c7 40 24 	SW         R8,$36(SP)
 2004ee8:	9c 30 98 b8 	LW         48(SP),R3      | SUB        R7,R3
 2004eec:	78 88 00 28 	BZ         @0x02004f18    // 2004f18 <_dtoa_r+0xd54>
 2004ef0:	94 24 8f b0 	LW         36(SP),R2      | MOV        R6,R1
 2004ef4:	87 fa fc f8 	JSR        0x02008234     // 2008234 <__pow5mult>
 2004ef8:	02 00 82 34 
 2004efc:	0c c7 40 24 	SW         R1,$36(SP)
 2004f00:	78 80 00 14 	BRA        @0x02004f18    // 2004f18 <_dtoa_r+0xd54>
 2004f04:	9f 88 94 24 	MOV        R1,R3          | LW         36(SP),R2
 2004f08:	0b 41 80 00 	MOV        R6,R1
 2004f0c:	87 fa fc f8 	JSR        0x02008234     // 2008234 <__pow5mult>
 2004f10:	02 00 82 34 
 2004f14:	0c c7 40 24 	SW         R1,$36(SP)
 2004f18:	96 01 8f b0 	LDI        $1,R2          | MOV        R6,R1
 2004f1c:	87 fa fc f8 	JSR        0x02007f14     // 2007f14 <__i2b>
 2004f20:	02 00 7f 14 
 2004f24:	df 88 9c 34 	MOV        R1,R11         | LW         52(SP),R3
 2004f28:	1c 00 00 01 	CMP        $1,R3
 2004f2c:	78 90 00 1c 	BLT        @0x02004f4c    // 2004f4c <_dtoa_r+0xd88>
 2004f30:	97 88 8f b0 	MOV        R1,R2          | MOV        R6,R1
 2004f34:	87 fa fc f8 	JSR        0x02008234     // 2008234 <__pow5mult>
 2004f38:	02 00 82 34 
 2004f3c:	df 88 be 00 	MOV        R1,R11         | CLR        R7
 2004f40:	64 00 00 02 	CMP        $2,R12
 2004f44:	78 b0 00 5c 	BGE        @0x02004fa4    // 2004fa4 <_dtoa_r+0xde0>
 2004f48:	78 80 07 a4 	BRA        @0x020056f0    // 20056f0 <_dtoa_r+0x152c>
 2004f4c:	be 00 8f 98 	CLR        R7             | MOV        R3,R1
 2004f50:	64 00 00 02 	CMP        $2,R12
 2004f54:	78 b0 00 44 	BGE        @0x02004f9c    // 2004f9c <_dtoa_r+0xdd8>
 2004f58:	84 08 be 00 	LW         8(SP),R0       | CLR        R7
 2004f5c:	8f 98 83 00 	MOV        R3,R1          | CMP        $0,R0
 2004f60:	78 a8 00 38 	BNZ        @0x02004f9c    // 2004f9c <_dtoa_r+0xdd8>
 2004f64:	0e 0f ff ff 	LDI        $1048575,R1
 2004f68:	94 04 91 88 	LW         4(SP),R2       | AND        R1,R2
 2004f6c:	78 a8 00 20 	BNZ        @0x02004f90    // 2004f90 <_dtoa_r+0xdcc>
 2004f70:	0a 00 0f fe 	BREV       $4094,R1
 2004f74:	bc 04 b9 88 	LW         4(SP),R7       | AND        R1,R7
 2004f78:	78 88 00 1c 	BZ         @0x02004f98    // 2004f98 <_dtoa_r+0xdd4>
 2004f7c:	9c 20 9a 01 	LW         32(SP),R3      | ADD        $1,R3
 2004f80:	9d 20 84 14 	SW         R3,$32(SP)     | LW         20(SP),R0
 2004f84:	82 01 85 14 	ADD        $1,R0          | SW         R0,$20(SP)
 2004f88:	be 01 8c 34 	LDI        $1,R7          | LW         52(SP),R1
 2004f8c:	78 80 00 0c 	BRA        @0x02004f9c    // 2004f9c <_dtoa_r+0xdd8>
 2004f90:	be 00 8c 34 	CLR        R7             | LW         52(SP),R1
 2004f94:	78 80 00 04 	BRA        @0x02004f9c    // 2004f9c <_dtoa_r+0xdd8>
 2004f98:	0c 87 40 34 	LW         52(SP),R1
 2004f9c:	0c 00 00 00 	CMP        $0,R1
 2004fa0:	78 88 00 28 	BZ         @0x02004fcc    // 2004fcc <_dtoa_r+0xe08>
 2004fa4:	0c 86 c0 10 	LW         16(R11),R1
 2004fa8:	08 80 00 04 	ADD        $4,R1
 2004fac:	09 80 00 02 	LSL        $2,R1
 2004fb0:	97 d8 92 88 	MOV        R11,R2         | ADD        R1,R2
 2004fb4:	0c 84 80 00 	LW         (R2),R1
 2004fb8:	87 fa fc f8 	JSR        0x02007dd8     // 2007dd8 <__hi0bits>
 2004fbc:	02 00 7d d8 
 2004fc0:	96 20 90 88 	LDI        $32,R2         | SUB        R1,R2
 2004fc4:	0b 40 80 00 	MOV        R2,R1
 2004fc8:	78 80 00 04 	BRA        @0x02004fd0    // 2004fd0 <_dtoa_r+0xe0c>
 2004fcc:	0e 00 00 01 	LDI        $1,R1
 2004fd0:	9c 14 8a 98 	LW         20(SP),R3      | ADD        R3,R1
 2004fd4:	08 40 00 1f 	AND        $31,R1
 2004fd8:	78 88 00 34 	BZ         @0x02005010    // 2005010 <_dtoa_r+0xe4c>
 2004fdc:	96 20 90 88 	LDI        $32,R2         | SUB        R1,R2
 2004fe0:	14 00 00 05 	CMP        $5,R2
 2004fe4:	78 90 00 14 	BLT        @0x02004ffc    // 2004ffc <_dtoa_r+0xe38>
 2004fe8:	96 1c 90 88 	LDI        $28,R2         | SUB        R1,R2
 2004fec:	84 20 82 90 	LW         32(SP),R0      | ADD        R2,R0
 2004ff0:	85 20 aa 90 	SW         R0,$32(SP)     | ADD        R2,R5
 2004ff4:	9a 90 9d 14 	ADD        R2,R3          | SW         R3,$20(SP)
 2004ff8:	78 80 00 24 	BRA        @0x02005020    // 2005020 <_dtoa_r+0xe5c>
 2004ffc:	14 00 00 04 	CMP        $4,R2
 2005000:	78 88 00 1c 	BZ         @0x02005020    // 2005020 <_dtoa_r+0xe5c>
 2005004:	96 3c 90 88 	LDI        $60,R2         | SUB        R1,R2
 2005008:	0b 40 80 00 	MOV        R2,R1
 200500c:	78 80 00 04 	BRA        @0x02005014    // 2005014 <_dtoa_r+0xe50>
 2005010:	0e 00 00 1c 	LDI        $28,R1
 2005014:	94 20 92 88 	LW         32(SP),R2      | ADD        R1,R2
 2005018:	95 20 aa 88 	SW         R2,$32(SP)     | ADD        R1,R5
 200501c:	9a 88 9d 14 	ADD        R1,R3          | SW         R3,$20(SP)
 2005020:	84 20 83 01 	LW         32(SP),R0      | CMP        $1,R0
 2005024:	78 90 00 14 	BLT        @0x0200503c    // 200503c <_dtoa_r+0xe78>
 2005028:	9f 80 94 24 	MOV        R0,R3          | LW         36(SP),R2
 200502c:	0b 41 80 00 	MOV        R6,R1
 2005030:	87 fa fc f8 	JSR        0x020084d8     // 20084d8 <__lshift>
 2005034:	02 00 84 d8 
 2005038:	0c c7 40 24 	SW         R1,$36(SP)
 200503c:	8c 14 8b 01 	LW         20(SP),R1      | CMP        $1,R1
 2005040:	78 90 00 14 	BLT        @0x02005058    // 2005058 <_dtoa_r+0xe94>
 2005044:	9f 88 97 d8 	MOV        R1,R3          | MOV        R11,R2
 2005048:	0b 41 80 00 	MOV        R6,R1
 200504c:	87 fa fc f8 	JSR        0x020084d8     // 20084d8 <__lshift>
 2005050:	02 00 84 d8 
 2005054:	5b 40 40 00 	MOV        R1,R11
 2005058:	94 3c 93 00 	LW         60(SP),R2      | CMP        $0,R2
 200505c:	78 88 00 70 	BZ         @0x020050d0    // 20050d0 <_dtoa_r+0xf0c>
 2005060:	97 d8 8c 24 	MOV        R11,R2         | LW         36(SP),R1
 2005064:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 2005068:	02 00 86 60 
 200506c:	0c 00 00 00 	CMP        $0,R1
 2005070:	78 b0 00 5c 	BGE        @0x020050d0    // 20050d0 <_dtoa_r+0xf0c>
 2005074:	9c 0c 9a 7f 	LW         12(SP),R3      | ADD        $-1,R3
 2005078:	9d 0c a6 00 	SW         R3,$12(SP)     | CLR        R4
 200507c:	9e 0a 94 24 	LDI        $10,R3         | LW         36(SP),R2
 2005080:	0b 41 80 00 	MOV        R6,R1
 2005084:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 2005088:	02 00 78 88 
 200508c:	8d 24 84 28 	SW         R1,$36(SP)     | LW         40(SP),R0
 2005090:	04 00 00 00 	CMP        $0,R0
 2005094:	78 88 05 fc 	BZ         @0x02005694    // 2005694 <_dtoa_r+0x14d0>
 2005098:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 200509c:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 20050a0:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 20050a4:	02 00 78 88 
 20050a8:	d7 88 e3 03 	MOV        R1,R10         | CMP        $3,R12
 20050ac:	0e 00 00 00 	CLR        R1
 20050b0:	0a 70 00 01 	LDILO.GE   $1,R1
 20050b4:	94 2c 93 7f 	LW         44(SP),R2      | CMP        $-1,R2
 20050b8:	16 00 00 00 	CLR        R2
 20050bc:	12 50 00 01 	LDILO.LT   $1,R2
 20050c0:	08 44 80 00 	AND        R2,R1
 20050c4:	78 a8 00 2c 	BNZ        @0x020050f4    // 20050f4 <_dtoa_r+0xf30>
 20050c8:	9c 2c 9d 1c 	LW         44(SP),R3      | SW         R3,$28(SP)
 20050cc:	78 80 00 c8 	BRA        @0x02005198    // 2005198 <_dtoa_r+0xfd4>
 20050d0:	84 1c 83 7f 	LW         28(SP),R0      | CMP        $-1,R0
 20050d4:	0e 00 00 00 	CLR        R1
 20050d8:	0a 50 00 01 	LDILO.LT   $1,R1
 20050dc:	e3 03 96 00 	CMP        $3,R12         | CLR        R2
 20050e0:	12 70 00 01 	LDILO.GE   $1,R2
 20050e4:	08 44 80 00 	AND        R2,R1
 20050e8:	78 88 00 90 	BZ         @0x0200517c    // 200517c <_dtoa_r+0xfb8>
 20050ec:	1b 40 00 00 	MOV        R0,R3
 20050f0:	78 80 00 14 	BRA        @0x02005108    // 2005108 <_dtoa_r+0xf44>
 20050f4:	8c 2c 8d 1c 	LW         44(SP),R1      | SW         R1,$28(SP)
 20050f8:	1b 40 40 00 	MOV        R1,R3
 20050fc:	78 80 00 08 	BRA        @0x02005108    // 2005108 <_dtoa_r+0xf44>
 2005100:	94 2c 95 1c 	LW         44(SP),R2      | SW         R2,$28(SP)
 2005104:	1b 40 80 00 	MOV        R2,R3
 2005108:	1c 00 00 00 	CMP        $0,R3
 200510c:	78 a8 00 40 	BNZ        @0x02005150    // 2005150 <_dtoa_r+0xf8c>
 2005110:	a7 98 9e 05 	MOV        R3,R4          | LDI        $5,R3
 2005114:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 2005118:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 200511c:	02 00 78 88 
 2005120:	df 88 97 88 	MOV        R1,R11         | MOV        R1,R2
 2005124:	0c 87 40 24 	LW         36(SP),R1
 2005128:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 200512c:	02 00 86 60 
 2005130:	0c 00 00 01 	CMP        $1,R1
 2005134:	78 b0 00 2c 	BGE        @0x02005164    // 2005164 <_dtoa_r+0xfa0>
 2005138:	78 80 00 14 	BRA        @0x02005150    // 2005150 <_dtoa_r+0xf8c>
 200513c:	de 00 d6 00 	CLR        R11            | CLR        R10
 2005140:	78 80 00 0c 	BRA        @0x02005150    // 2005150 <_dtoa_r+0xf8c>
 2005144:	de 00 d6 00 	CLR        R11            | CLR        R10
 2005148:	78 80 00 04 	BRA        @0x02005150    // 2005150 <_dtoa_r+0xf8c>
 200514c:	dc 1c d7 d8 	LW         28(SP),R11     | MOV        R11,R10
 2005150:	04 87 40 10 	LW         16(SP),R0
 2005154:	01 03 ff ff 	XOR        $-1,R0
 2005158:	85 0c bc 18 	SW         R0,$12(SP)     | LW         24(SP),R7
 200515c:	78 80 04 84 	BRA        @0x020055e4    // 20055e4 <_dtoa_r+0x1420>
 2005160:	de 00 d6 00 	CLR        R11            | CLR        R10
 2005164:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 2005168:	96 31 8c 18 	LDI        $49,R2         | LW         24(SP),R1
 200516c:	15 c4 40 00 	SB         R2,(R1)
 2005170:	9c 0c 9a 01 	LW         12(SP),R3      | ADD        $1,R3
 2005174:	1c c7 40 0c 	SW         R3,$12(SP)
 2005178:	78 80 04 68 	BRA        @0x020055e4    // 20055e4 <_dtoa_r+0x1420>
 200517c:	84 28 83 00 	LW         40(SP),R0      | CMP        $0,R0
 2005180:	78 a8 00 14 	BNZ        @0x02005198    // 2005198 <_dtoa_r+0xfd4>
 2005184:	ac 18 ce 00 	LW         24(SP),R5      | CLR        R9
 2005188:	be 0a d5 08 	LDI        $10,R7         | SW         R10,$8(SP)
 200518c:	e4 1c d4 24 	LW         28(SP),R12     | LW         36(SP),R10
 2005190:	43 41 40 00 	MOV        R5,R8
 2005194:	78 80 02 5c 	BRA        @0x020053f4    // 20053f4 <_dtoa_r+0x1230>
 2005198:	2c 00 00 01 	CMP        $1,R5
 200519c:	78 90 00 14 	BLT        @0x020051b4    // 20051b4 <_dtoa_r+0xff0>
 20051a0:	9f a8 97 d0 	MOV        R5,R3          | MOV        R10,R2
 20051a4:	0b 41 80 00 	MOV        R6,R1
 20051a8:	87 fa fc f8 	JSR        0x020084d8     // 20084d8 <__lshift>
 20051ac:	02 00 84 d8 
 20051b0:	53 40 40 00 	MOV        R1,R10
 20051b4:	cf d0 bb 00 	MOV        R10,R9         | CMP        $0,R7
 20051b8:	78 88 00 48 	BZ         @0x02005204    // 2005204 <_dtoa_r+0x1040>
 20051bc:	14 86 80 04 	LW         4(R10),R2
 20051c0:	0b 41 80 00 	MOV        R6,R1
 20051c4:	87 fa fc f8 	JSR        0x020077cc     // 20077cc <_Balloc>
 20051c8:	02 00 77 cc 
 20051cc:	2b 40 40 00 	MOV        R1,R5
 20051d0:	1c 86 80 10 	LW         16(R10),R3
 20051d4:	18 80 00 02 	ADD        $2,R3
 20051d8:	19 80 00 02 	LSL        $2,R3
 20051dc:	13 42 80 0c 	MOV        $12+R10,R2
 20051e0:	0b 40 40 0c 	MOV        $12+R1,R1
 20051e4:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 20051e8:	02 00 14 20 
 20051ec:	9e 01 97 a8 	LDI        $1,R3          | MOV        R5,R2
 20051f0:	0b 41 80 00 	MOV        R6,R1
 20051f4:	87 fa fc f8 	JSR        0x020084d8     // 20084d8 <__lshift>
 20051f8:	02 00 84 d8 
 20051fc:	4b 40 40 00 	MOV        R1,R9
 2005200:	78 80 00 00 	BRA        @0x02005204    // 2005204 <_dtoa_r+0x1040>
 2005204:	ac 18 aa 01 	LW         24(SP),R5      | ADD        $1,R5
 2005208:	8c 18 94 1c 	LW         24(SP),R1      | LW         28(SP),R2
 200520c:	8a 90 8d 1c 	ADD        R2,R1          | SW         R1,$28(SP)
 2005210:	9c 08 99 01 	LW         8(SP),R3       | AND        $1,R3
 2005214:	9d 08 c7 e0 	SW         R3,$8(SP)      | MOV        R12,R8
 2005218:	e7 d8 dc 24 	MOV        R11,R12        | LW         36(SP),R11
 200521c:	87 a8 82 7f 	MOV        R5,R0          | ADD        $-1,R0
 2005220:	85 14 97 e0 	SW         R0,$20(SP)     | MOV        R12,R2
 2005224:	0b 42 c0 00 	MOV        R11,R1
 2005228:	87 fa fc f8 	JSR        0x02003ff0     // 2003ff0 <quorem>
 200522c:	02 00 3f f0 
 2005230:	8d 04 8a 30 	SW         R1,$4(SP)      | ADD        $48,R1
 2005234:	8d 10 97 d0 	SW         R1,$16(SP)     | MOV        R10,R2
 2005238:	0b 42 c0 00 	MOV        R11,R1
 200523c:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 2005240:	02 00 86 60 
 2005244:	bf 88 9f c8 	MOV        R1,R7          | MOV        R9,R3
 2005248:	97 e0 8f b0 	MOV        R12,R2         | MOV        R6,R1
 200524c:	87 fa fc f8 	JSR        0x020086bc     // 20086bc <__mdiff>
 2005250:	02 00 86 bc 
 2005254:	1b 40 40 00 	MOV        R1,R3
 2005258:	0c 84 40 0c 	LW         12(R1),R1
 200525c:	a6 01 8b 00 	LDI        $1,R4          | CMP        $0,R1
 2005260:	78 a8 00 18 	BNZ        @0x0200527c    // 200527c <_dtoa_r+0x10b8>
 2005264:	97 98 8f d8 	MOV        R3,R2          | MOV        R11,R1
 2005268:	1c c7 40 00 	SW         R3,(SP)
 200526c:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 2005270:	02 00 86 60 
 2005274:	a7 88 9c 00 	MOV        R1,R4          | LW         (SP),R3
 2005278:	78 80 00 00 	BRA        @0x0200527c    // 200527c <_dtoa_r+0x10b8>
 200527c:	97 98 8f b0 	MOV        R3,R2          | MOV        R6,R1
 2005280:	24 c7 40 00 	SW         R4,(SP)
 2005284:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 2005288:	02 00 78 68 
 200528c:	a4 00 8f a0 	LW         (SP),R4        | MOV        R4,R1
 2005290:	08 c6 00 00 	OR         R8,R1
 2005294:	78 a8 00 34 	BNZ        @0x020052cc    // 20052cc <_dtoa_r+0x1108>
 2005298:	8c 08 8b 00 	LW         8(SP),R1       | CMP        $0,R1
 200529c:	78 a8 00 2c 	BNZ        @0x020052cc    // 20052cc <_dtoa_r+0x1108>
 20052a0:	c4 10 dd 24 	LW         16(SP),R8      | SW         R11,$36(SP)
 20052a4:	df e0 c3 39 	MOV        R12,R11        | CMP        $57,R8
 20052a8:	78 88 00 ac 	BZ         @0x02005358    // 2005358 <_dtoa_r+0x1194>
 20052ac:	3c 00 00 01 	CMP        $1,R7
 20052b0:	78 90 00 04 	BLT        @0x020052b8    // 20052b8 <_dtoa_r+0x10f4>
 20052b4:	c4 04 c2 31 	LW         4(SP),R8       | ADD        $49,R8
 20052b8:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 20052bc:	14 87 40 14 	LW         20(SP),R2
 20052c0:	45 c4 80 00 	SB         R8,(R2)
 20052c4:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 20052c8:	78 80 02 20 	BRA        @0x020054ec    // 20054ec <_dtoa_r+0x1328>
 20052cc:	3c 00 00 00 	CMP        $0,R7
 20052d0:	78 90 00 10 	BLT        @0x020052e4    // 20052e4 <_dtoa_r+0x1120>
 20052d4:	38 c6 00 00 	OR         R8,R7
 20052d8:	78 a8 00 68 	BNZ        @0x02005344    // 2005344 <_dtoa_r+0x1180>
 20052dc:	9c 08 9b 00 	LW         8(SP),R3       | CMP        $0,R3
 20052e0:	78 a8 00 60 	BNZ        @0x02005344    // 2005344 <_dtoa_r+0x1180>
 20052e4:	c4 10 dd 24 	LW         16(SP),R8      | SW         R11,$36(SP)
 20052e8:	df e0 a3 01 	MOV        R12,R11        | CMP        $1,R4
 20052ec:	78 90 00 40 	BLT        @0x02005330    // 2005330 <_dtoa_r+0x116c>
 20052f0:	9e 01 94 24 	LDI        $1,R3          | LW         36(SP),R2
 20052f4:	0b 41 80 00 	MOV        R6,R1
 20052f8:	87 fa fc f8 	JSR        0x020084d8     // 20084d8 <__lshift>
 20052fc:	02 00 84 d8 
 2005300:	8d 24 97 e0 	SW         R1,$36(SP)     | MOV        R12,R2
 2005304:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 2005308:	02 00 86 60 
 200530c:	0c 00 00 01 	CMP        $1,R1
 2005310:	78 b0 00 10 	BGE        @0x02005324    // 2005324 <_dtoa_r+0x1160>
 2005314:	0c 00 00 00 	CMP        $0,R1
 2005318:	78 a8 00 14 	BNZ        @0x02005330    // 2005330 <_dtoa_r+0x116c>
 200531c:	8f c0 89 01 	MOV        R8,R1          | AND        $1,R1
 2005320:	78 88 00 0c 	BZ         @0x02005330    // 2005330 <_dtoa_r+0x116c>
 2005324:	44 00 00 39 	CMP        $57,R8
 2005328:	78 88 00 2c 	BZ         @0x02005358    // 2005358 <_dtoa_r+0x1194>
 200532c:	c4 04 c2 31 	LW         4(SP),R8       | ADD        $49,R8
 2005330:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 2005334:	04 87 40 14 	LW         20(SP),R0
 2005338:	45 c4 00 00 	SB         R8,(R0)
 200533c:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 2005340:	78 80 01 a8 	BRA        @0x020054ec    // 20054ec <_dtoa_r+0x1328>
 2005344:	24 00 00 01 	CMP        $1,R4
 2005348:	78 90 00 38 	BLT        @0x02005384    // 2005384 <_dtoa_r+0x11c0>
 200534c:	c4 10 dd 24 	LW         16(SP),R8      | SW         R11,$36(SP)
 2005350:	df e0 c3 39 	MOV        R12,R11        | CMP        $57,R8
 2005354:	78 a8 00 18 	BNZ        @0x02005370    // 2005370 <_dtoa_r+0x11ac>
 2005358:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 200535c:	96 39 8c 14 	LDI        $57,R2         | LW         20(SP),R1
 2005360:	15 c4 40 00 	SB         R2,(R1)
 2005364:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 2005368:	1c 87 40 18 	LW         24(SP),R3
 200536c:	78 80 01 48 	BRA        @0x020054b8    // 20054b8 <_dtoa_r+0x12f4>
 2005370:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 2005374:	c2 01 9c 14 	ADD        $1,R8          | LW         20(SP),R3
 2005378:	45 c4 c0 00 	SB         R8,(R3)
 200537c:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 2005380:	78 80 01 68 	BRA        @0x020054ec    // 20054ec <_dtoa_r+0x1328>
 2005384:	bf a8 84 10 	MOV        R5,R7          | LW         16(SP),R0
 2005388:	05 c5 7f ff 	SB         R0,$-1(R5)
 200538c:	8c 1c ab 88 	LW         28(SP),R1      | CMP        R1,R5
 2005390:	78 88 00 b8 	BZ         @0x0200544c    // 200544c <_dtoa_r+0x1288>
 2005394:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 2005398:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 200539c:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 20053a0:	02 00 78 88 
 20053a4:	df 88 d3 c8 	MOV        R1,R11         | CMP        R9,R10
 20053a8:	78 a8 00 18 	BNZ        @0x020053c4    // 20053c4 <_dtoa_r+0x1200>
 20053ac:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 20053b0:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 20053b4:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 20053b8:	02 00 78 88 
 20053bc:	d7 88 cf 88 	MOV        R1,R10         | MOV        R1,R9
 20053c0:	78 80 00 28 	BRA        @0x020053ec    // 20053ec <_dtoa_r+0x1228>
 20053c4:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 20053c8:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 20053cc:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 20053d0:	02 00 78 88 
 20053d4:	d7 88 a6 00 	MOV        R1,R10         | CLR        R4
 20053d8:	9e 0a 97 c8 	LDI        $10,R3         | MOV        R9,R2
 20053dc:	0b 41 80 00 	MOV        R6,R1
 20053e0:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 20053e4:	02 00 78 88 
 20053e8:	4b 40 40 00 	MOV        R1,R9
 20053ec:	28 80 00 01 	ADD        $1,R5
 20053f0:	78 83 fe 28 	BRA        @0x0200521c    // 200521c <_dtoa_r+0x1058>
 20053f4:	aa 01 97 d8 	ADD        $1,R5          | MOV        R11,R2
 20053f8:	0b 42 80 00 	MOV        R10,R1
 20053fc:	87 fa fc f8 	JSR        0x02003ff0     // 2003ff0 <quorem>
 2005400:	02 00 3f f0 
 2005404:	08 80 00 30 	ADD        $48,R1
 2005408:	0d c5 7f ff 	SB         R1,$-1(R5)
 200540c:	97 a8 90 c0 	MOV        R5,R2          | SUB        R8,R2
 2005410:	14 07 00 00 	CMP        R12,R2
 2005414:	78 90 00 1c 	BLT        @0x02005434    // 2005434 <_dtoa_r+0x1270>
 2005418:	c7 88 d5 24 	MOV        R1,R8          | SW         R10,$36(SP)
 200541c:	d4 08 8e 01 	LW         8(SP),R10      | LDI        $1,R1
 2005420:	94 1c 8b 90 	LW         28(SP),R2      | CMP        R2,R1
 2005424:	0b 50 80 00 	MOV.LT     R2,R1
 2005428:	bc 18 ba 88 	LW         24(SP),R7      | ADD        R1,R7
 200542c:	2e 00 00 00 	CLR        R5
 2005430:	78 80 00 24 	BRA        @0x02005458    // 2005458 <_dtoa_r+0x1294>
 2005434:	a7 c8 9f b8 	MOV        R9,R4          | MOV        R7,R3
 2005438:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 200543c:	87 fa fc f8 	JSR        0x02007888     // 2007888 <__multadd>
 2005440:	02 00 78 88 
 2005444:	53 40 40 00 	MOV        R1,R10
 2005448:	78 83 ff a8 	BRA        @0x020053f4    // 20053f4 <_dtoa_r+0x1230>
 200544c:	c7 80 dd 24 	MOV        R0,R8          | SW         R11,$36(SP)
 2005450:	df e0 af d0 	MOV        R12,R11        | MOV        R10,R5
 2005454:	53 42 40 00 	MOV        R9,R10
 2005458:	9e 01 94 24 	LDI        $1,R3          | LW         36(SP),R2
 200545c:	0b 41 80 00 	MOV        R6,R1
 2005460:	87 fa fc f8 	JSR        0x020084d8     // 20084d8 <__lshift>
 2005464:	02 00 84 d8 
 2005468:	8d 24 97 d8 	SW         R1,$36(SP)     | MOV        R11,R2
 200546c:	87 fa fc f8 	JSR        0x02008660     // 2008660 <__mcmp>
 2005470:	02 00 86 60 
 2005474:	9c 18 8b 01 	LW         24(SP),R3      | CMP        $1,R1
 2005478:	78 b0 00 3c 	BGE        @0x020054b8    // 20054b8 <_dtoa_r+0x12f4>
 200547c:	0c 00 00 00 	CMP        $0,R1
 2005480:	78 a8 00 58 	BNZ        @0x020054dc    // 20054dc <_dtoa_r+0x1318>
 2005484:	40 40 00 01 	AND        $1,R8
 2005488:	78 a8 00 28 	BNZ        @0x020054b4    // 20054b4 <_dtoa_r+0x12f0>
 200548c:	78 80 00 4c 	BRA        @0x020054dc    // 20054dc <_dtoa_r+0x1318>
 2005490:	0c 04 c0 00 	CMP        R3,R1
 2005494:	78 a8 00 14 	BNZ        @0x020054ac    // 20054ac <_dtoa_r+0x12e8>
 2005498:	9c 0c 9a 01 	LW         12(SP),R3      | ADD        $1,R3
 200549c:	9d 0c 8e 31 	SW         R3,$12(SP)     | LDI        $49,R1
 20054a0:	04 87 40 18 	LW         24(SP),R0
 20054a4:	0d c4 00 00 	SB         R1,(R0)
 20054a8:	78 80 00 40 	BRA        @0x020054ec    // 20054ec <_dtoa_r+0x1328>
 20054ac:	3b 40 40 00 	MOV        R1,R7
 20054b0:	78 80 00 04 	BRA        @0x020054b8    // 20054b8 <_dtoa_r+0x12f4>
 20054b4:	1c 87 40 18 	LW         24(SP),R3
 20054b8:	8f b8 8a 7f 	MOV        R7,R1          | ADD        $-1,R1
 20054bc:	15 85 ff ff 	LB         -1(R7),R2
 20054c0:	14 00 00 39 	CMP        $57,R2
 20054c4:	78 8b ff c8 	BZ         @0x02005490    // 2005490 <_dtoa_r+0x12cc>
 20054c8:	10 80 00 01 	ADD        $1,R2
 20054cc:	15 c4 40 00 	SB         R2,(R1)
 20054d0:	78 80 00 18 	BRA        @0x020054ec    // 20054ec <_dtoa_r+0x1328>
 20054d4:	3b 40 80 00 	MOV        R2,R7
 20054d8:	78 80 00 00 	BRA        @0x020054dc    // 20054dc <_dtoa_r+0x1318>
 20054dc:	97 b8 92 7f 	MOV        R7,R2          | ADD        $-1,R2
 20054e0:	0d 85 ff ff 	LB         -1(R7),R1
 20054e4:	0c 00 00 30 	CMP        $48,R1
 20054e8:	78 8b ff e8 	BZ         @0x020054d4    // 20054d4 <_dtoa_r+0x1310>
 20054ec:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 20054f0:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 20054f4:	02 00 78 68 
 20054f8:	54 00 00 00 	CMP        $0,R10
 20054fc:	78 88 00 48 	BZ         @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2005500:	ab 00 8e 00 	CMP        $0,R5          | CLR        R1
 2005504:	0a 68 00 01 	LDILO.NZ   $1,R1
 2005508:	ab d0 96 00 	CMP        R10,R5         | CLR        R2
 200550c:	12 68 00 01 	LDILO.NZ   $1,R2
 2005510:	08 44 80 00 	AND        R2,R1
 2005514:	78 88 00 0c 	BZ         @0x02005524    // 2005524 <_dtoa_r+0x1360>
 2005518:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 200551c:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 2005520:	02 00 78 68 
 2005524:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 2005528:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 200552c:	02 00 78 68 
 2005530:	78 80 00 14 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2005534:	14 87 40 44 	LW         68(SP),R2
 2005538:	14 c7 40 0c 	SW         R2,$12(SP)
 200553c:	78 80 00 08 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 2005540:	1c 87 40 44 	LW         68(SP),R3
 2005544:	1c c7 40 0c 	SW         R3,$12(SP)
 2005548:	94 24 8f b0 	LW         36(SP),R2      | MOV        R6,R1
 200554c:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 2005550:	02 00 78 68 
 2005554:	0e 00 00 00 	CLR        R1
 2005558:	0d c5 c0 00 	SB         R1,(R7)
 200555c:	8c 0c 8a 01 	LW         12(SP),R1      | ADD        $1,R1
 2005560:	14 87 40 78 	LW         120(SP),R2
 2005564:	0c c4 80 00 	SW         R1,(R2)
 2005568:	1c 87 40 80 	LW         128(SP),R3
 200556c:	1c 00 00 00 	CMP        $0,R3
 2005570:	3c ec c0 00 	SW.NZ      R7,(R3)
 2005574:	0c 87 40 18 	LW         24(SP),R1
 2005578:	78 80 01 84 	BRA        @0x02005700    // 2005700 <_dtoa_r+0x153c>
 200557c:	0c 87 40 80 	LW         128(SP),R1
 2005580:	0c 00 00 00 	CMP        $0,R1
 2005584:	78 ab ec f8 	BNZ        @0x02004280    // 2004280 <_dtoa_r+0xbc>
 2005588:	0a 03 00 40 	LDI        0x0200e4c4,R1  // 200e4c4 <blanks.4493+0x1c>
 200558c:	0a 40 e4 c4 
 2005590:	78 80 01 6c 	BRA        @0x02005700    // 2005700 <_dtoa_r+0x153c>
 2005594:	14 87 40 80 	LW         128(SP),R2
 2005598:	0a 03 00 40 	LDI        0x0200e4b8,R1  // 200e4b8 <blanks.4493+0x10>
 200559c:	0a 40 e4 b8 
 20055a0:	14 00 00 00 	CMP        $0,R2
 20055a4:	78 88 01 58 	BZ         @0x02005700    // 2005700 <_dtoa_r+0x153c>
 20055a8:	78 83 ec e4 	BRA        @0x02004290    // 2004290 <_dtoa_r+0xcc>
 20055ac:	0b 42 00 00 	MOV        R8,R1
 20055b0:	87 fa fc f8 	JSR        0x0200da10     // 200da10 <__floatsidf>
 20055b4:	02 00 da 10 
 20055b8:	9f d0 a7 b8 	MOV        R10,R3         | MOV        R7,R4
 20055bc:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 20055c0:	02 00 d2 00 
 20055c4:	1a 00 38 02 	BREV       $14338,R3
 20055c8:	26 00 00 00 	CLR        R4
 20055cc:	87 fa fc f8 	JSR        0x0200c9f8     // 200c9f8 <__adddf3>
 20055d0:	02 00 c9 f8 
 20055d4:	43 40 80 00 	MOV        R2,R8
 20055d8:	12 00 03 3f 	BREV       $831,R2
 20055dc:	af 88 aa 90 	MOV        R1,R5          | ADD        R2,R5
 20055e0:	78 83 f1 e8 	BRA        @0x020047cc    // 20047cc <_dtoa_r+0x608>
 20055e4:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 20055e8:	87 fa fc f8 	JSR        0x02007868     // 2007868 <_Bfree>
 20055ec:	02 00 78 68 
 20055f0:	54 00 00 00 	CMP        $0,R10
 20055f4:	78 ab ff 2c 	BNZ        @0x02005524    // 2005524 <_dtoa_r+0x1360>
 20055f8:	78 83 ff 4c 	BRA        @0x02005548    // 2005548 <_dtoa_r+0x1384>
 20055fc:	1e 00 00 00 	CLR        R3
 2005600:	1c c5 80 44 	SW         R3,$68(R6)
 2005604:	96 00 8f b0 	CLR        R2             | MOV        R6,R1
 2005608:	87 fa fc f8 	JSR        0x020077cc     // 20077cc <_Balloc>
 200560c:	02 00 77 cc 
 2005610:	0c c7 40 18 	SW         R1,$24(SP)
 2005614:	0c c5 80 40 	SW         R1,$64(R6)
 2005618:	1c 87 40 50 	LW         80(SP),R3
 200561c:	84 0c 83 0d 	LW         12(SP),R0      | CMP        $13,R0
 2005620:	0e 00 00 00 	CLR        R1
 2005624:	0a 50 00 01 	LDILO.LT   $1,R1
 2005628:	13 40 c0 00 	MOV        R3,R2
 200562c:	11 03 ff ff 	XOR        $-1,R2
 2005630:	11 40 00 1f 	LSR        $31,R2
 2005634:	08 44 80 00 	AND        R2,R1
 2005638:	78 ab f5 00 	BNZ        @0x02004b3c    // 2004b3c <_dtoa_r+0x978>
 200563c:	8d 10 8e 01 	SW         R1,$16(SP)     | LDI        $1,R1
 2005640:	8d 28 96 ff 	SW         R1,$40(SP)     | LDI        $-1,R2
 2005644:	95 2c 95 1c 	SW         R2,$44(SP)     | SW         R2,$28(SP)
 2005648:	78 83 f7 84 	BRA        @0x02004dd0    // 2004dd0 <_dtoa_r+0xc0c>
 200564c:	64 00 00 03 	CMP        $3,R12
 2005650:	78 8b ef 00 	BZ         @0x02004554    // 2004554 <_dtoa_r+0x390>
 2005654:	64 00 00 04 	CMP        $4,R12
 2005658:	78 b0 00 0c 	BGE        @0x02005668    // 2005668 <_dtoa_r+0x14a4>
 200565c:	64 00 00 02 	CMP        $2,R12
 2005660:	78 8b ee cc 	BZ         @0x02004530    // 2004530 <_dtoa_r+0x36c>
 2005664:	78 83 ff 94 	BRA        @0x020055fc    // 20055fc <_dtoa_r+0x1438>
 2005668:	78 8b ee bc 	BZ         @0x02004528    // 2004528 <_dtoa_r+0x364>
 200566c:	64 00 00 05 	CMP        $5,R12
 2005670:	78 ab ff 88 	BNZ        @0x020055fc    // 20055fc <_dtoa_r+0x1438>
 2005674:	9e 01 9d 28 	LDI        $1,R3          | SW         R3,$40(SP)
 2005678:	78 83 ee dc 	BRA        @0x02004558    // 2004558 <_dtoa_r+0x394>
 200567c:	06 00 00 00 	CLR        R0
 2005680:	04 c5 80 44 	SW         R0,$68(R6)
 2005684:	96 00 8e 01 	CLR        R2             | LDI        $1,R1
 2005688:	8d 2c 8d 1c 	SW         R1,$44(SP)     | SW         R1,$28(SP)
 200568c:	0c c7 40 10 	SW         R1,$16(SP)
 2005690:	78 83 ef 10 	BRA        @0x020045a4    // 20045a4 <_dtoa_r+0x3e0>
 2005694:	8f 80 94 2c 	MOV        R0,R1          | LW         44(SP),R2
 2005698:	14 03 ff ff 	CMP        $-1,R2
 200569c:	0a 10 00 00 	LDI.LT     0x00000001,R1  // 1 <_rom+0x1>
 20056a0:	0a 50 00 01 
 20056a4:	e3 03 94 28 	CMP        $3,R12         | LW         40(SP),R2
 20056a8:	12 30 00 00 	LDI.GE     0x00000001,R2  // 1 <_rom+0x1>
 20056ac:	12 70 00 01 
 20056b0:	08 44 80 00 	AND        R2,R1
 20056b4:	78 ab fa 48 	BNZ        @0x02005100    // 2005100 <_dtoa_r+0xf3c>
 20056b8:	9c 2c 9d 1c 	LW         44(SP),R3      | SW         R3,$28(SP)
 20056bc:	78 83 fa c4 	BRA        @0x02005184    // 2005184 <_dtoa_r+0xfc0>
 20056c0:	06 00 00 00 	CLR        R0
 20056c4:	04 c5 80 44 	SW         R0,$68(R6)
 20056c8:	96 00 8f b0 	CLR        R2             | MOV        R6,R1
 20056cc:	87 fa fc f8 	JSR        0x020077cc     // 20077cc <_Balloc>
 20056d0:	02 00 77 cc 
 20056d4:	0c c7 40 18 	SW         R1,$24(SP)
 20056d8:	0c c5 80 40 	SW         R1,$64(R6)
 20056dc:	e6 00 8e ff 	CLR        R12            | LDI        $-1,R1
 20056e0:	8d 2c 96 01 	SW         R1,$44(SP)     | LDI        $1,R2
 20056e4:	95 28 e5 10 	SW         R2,$40(SP)     | SW         R12,$16(SP)
 20056e8:	0c c7 40 1c 	SW         R1,$28(SP)
 20056ec:	78 83 f4 20 	BRA        @0x02004b10    // 2004b10 <_dtoa_r+0x94c>
 20056f0:	9c 08 be 00 	LW         8(SP),R3       | CLR        R7
 20056f4:	1c 00 00 00 	CMP        $0,R3
 20056f8:	78 ab f8 a8 	BNZ        @0x02004fa4    // 2004fa4 <_dtoa_r+0xde0>
 20056fc:	78 83 f8 64 	BRA        @0x02004f64    // 2004f64 <_dtoa_r+0xda0>
 2005700:	04 87 40 54 	LW         84(SP),R0
 2005704:	2c 87 40 58 	LW         88(SP),R5
 2005708:	34 87 40 5c 	LW         92(SP),R6
 200570c:	3c 87 40 60 	LW         96(SP),R7
 2005710:	44 87 40 64 	LW         100(SP),R8
 2005714:	4c 87 40 68 	LW         104(SP),R9
 2005718:	54 87 40 6c 	LW         108(SP),R10
 200571c:	5c 87 40 70 	LW         112(SP),R11
 2005720:	64 87 40 74 	LW         116(SP),R12
 2005724:	68 80 00 78 	ADD        $120,SP
 2005728:	7b 40 00 00 	RTN

0200572c <_fflush_r>:
 200572c:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2005730:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005734:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2005738:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 200573c:	c7 88 b7 90 	MOV        R1,R8          | MOV        R2,R6
 2005740:	0c 00 00 00 	CMP        $0,R1
 2005744:	78 88 00 14 	BZ         @0x0200575c    // 200575c <_fflush_r+0x30>
 2005748:	14 84 40 38 	LW         56(R1),R2
 200574c:	14 00 00 00 	CMP        $0,R2
 2005750:	78 a8 00 08 	BNZ        @0x0200575c    // 200575c <_fflush_r+0x30>
 2005754:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 2005758:	02 00 62 f8 
 200575c:	0d 05 80 0c 	LH         12(R6),R1
 2005760:	0c 00 00 00 	CMP        $0,R1
 2005764:	78 a8 00 08 	BNZ        @0x02005770    // 2005770 <_fflush_r+0x44>
 2005768:	0e 00 00 00 	CLR        R1
 200576c:	78 80 02 7c 	BRA        @0x020059ec    // 20059ec <_fflush_r+0x2c0>
 2005770:	13 40 40 00 	MOV        R1,R2
 2005774:	10 40 ff ff 	AND        $65535,R2
 2005778:	9f 90 99 08 	MOV        R2,R3          | AND        $8,R3
 200577c:	78 a8 01 bc 	BNZ        @0x0200593c    // 200593c <_fflush_r+0x210>
 2005780:	08 c0 08 00 	OR         $2048,R1
 2005784:	0d 45 80 0c 	SH         R1,$12(R6)
 2005788:	14 85 80 04 	LW         4(R6),R2
 200578c:	14 00 00 01 	CMP        $1,R2
 2005790:	78 b0 00 0c 	BGE        @0x020057a0    // 20057a0 <_fflush_r+0x74>
 2005794:	14 85 80 3c 	LW         60(R6),R2
 2005798:	14 00 00 01 	CMP        $1,R2
 200579c:	78 93 ff c8 	BLT        @0x02005768    // 2005768 <_fflush_r+0x3c>
 20057a0:	4c 85 80 28 	LW         40(R6),R9
 20057a4:	4c 00 00 00 	CMP        $0,R9
 20057a8:	78 8b ff bc 	BZ         @0x02005768    // 2005768 <_fflush_r+0x3c>
 20057ac:	d4 c0 86 00 	LW         (R8),R10       | CLR        R0
 20057b0:	04 c6 00 00 	SW         R0,(R8)
 20057b4:	08 40 ff ff 	AND        $65535,R1
 20057b8:	3b 40 40 00 	MOV        R1,R7
 20057bc:	38 40 10 00 	AND        $4096,R7
 20057c0:	3c 04 00 00 	CMP        R0,R7
 20057c4:	78 88 00 0c 	BZ         @0x020057d4    // 20057d4 <_fflush_r+0xa8>
 20057c8:	14 85 80 50 	LW         80(R6),R2
 20057cc:	1c 85 80 54 	LW         84(R6),R3
 20057d0:	78 80 00 80 	BRA        @0x02005854    // 2005854 <_fflush_r+0x128>
 20057d4:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 20057d8:	26 00 00 00 	CLR        R4
 20057dc:	14 85 80 1c 	LW         28(R6),R2
 20057e0:	0b 42 00 00 	MOV        R8,R1
 20057e4:	87 f9 ff c8 	JSR        R9
 20057e8:	97 88 9f 90 	MOV        R1,R2          | MOV        R2,R3
 20057ec:	14 03 ff ff 	CMP        $-1,R2
 20057f0:	1c 0b ff ff 	CMP.Z      $-1,R3
 20057f4:	78 a8 00 54 	BNZ        @0x0200584c    // 200584c <_fflush_r+0x120>
 20057f8:	a4 c0 a3 00 	LW         (R8),R4        | CMP        $0,R4
 20057fc:	78 a8 00 0c 	BNZ        @0x0200580c    // 200580c <_fflush_r+0xe0>
 2005800:	0d 05 80 0c 	LH         12(R6),R1
 2005804:	4c 85 80 28 	LW         40(R6),R9
 2005808:	78 80 00 48 	BRA        @0x02005854    // 2005854 <_fflush_r+0x128>
 200580c:	a3 1d 8f b8 	CMP        $29,R4         | MOV        R7,R1
 2005810:	0a 08 00 00 	LDI.Z      0x00000001,R1  // 1 <_rom+0x1>
 2005814:	0a 48 00 01 
 2005818:	a3 16 97 b8 	CMP        $22,R4         | MOV        R7,R2
 200581c:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2005820:	12 48 00 01 
 2005824:	08 c4 80 00 	OR         R2,R1
 2005828:	08 40 00 ff 	AND        $255,R1
 200582c:	78 88 00 08 	BZ         @0x02005838    // 2005838 <_fflush_r+0x10c>
 2005830:	d5 c0 8f b8 	SW         R10,(R8)       | MOV        R7,R1
 2005834:	78 80 01 b4 	BRA        @0x020059ec    // 20059ec <_fflush_r+0x2c0>
 2005838:	0d 05 80 0c 	LH         12(R6),R1
 200583c:	08 c0 00 40 	OR         $64,R1
 2005840:	0d 45 80 0c 	SH         R1,$12(R6)
 2005844:	0e 7f ff ff 	LDI        $-1,R1
 2005848:	78 80 01 a0 	BRA        @0x020059ec    // 20059ec <_fflush_r+0x2c0>
 200584c:	0d 05 80 0c 	LH         12(R6),R1
 2005850:	4c 85 80 28 	LW         40(R6),R9
 2005854:	08 40 00 04 	AND        $4,R1
 2005858:	78 88 00 3c 	BZ         @0x02005898    // 2005898 <_fflush_r+0x16c>
 200585c:	0c 85 80 04 	LW         4(R6),R1
 2005860:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005864:	21 c0 00 1f 	ASR        $31,R4
 2005868:	18 05 40 00 	SUB        R5,R3
 200586c:	10 18 00 01 	SUB.C      $1,R2
 2005870:	10 05 00 00 	SUB        R4,R2
 2005874:	0c 85 80 30 	LW         48(R6),R1
 2005878:	0c 00 00 00 	CMP        $0,R1
 200587c:	78 88 00 18 	BZ         @0x02005898    // 2005898 <_fflush_r+0x16c>
 2005880:	0c 85 80 3c 	LW         60(R6),R1
 2005884:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005888:	21 c0 00 1f 	ASR        $31,R4
 200588c:	18 05 40 00 	SUB        R5,R3
 2005890:	10 18 00 01 	SUB.C      $1,R2
 2005894:	10 05 00 00 	SUB        R4,R2
 2005898:	ae 00 9f 90 	CLR        R5             | MOV        R2,R3
 200589c:	23 40 c0 00 	MOV        R3,R4
 20058a0:	14 85 80 1c 	LW         28(R6),R2
 20058a4:	0b 42 00 00 	MOV        R8,R1
 20058a8:	87 f9 ff c8 	JSR        R9
 20058ac:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 20058b0:	0c 03 ff ff 	CMP        $-1,R1
 20058b4:	14 0b ff ff 	CMP.Z      $-1,R2
 20058b8:	78 a8 01 0c 	BNZ        @0x020059c8    // 20059c8 <_fflush_r+0x29c>
 20058bc:	ac c0 ab 1e 	LW         (R8),R5        | CMP        $30,R5
 20058c0:	78 b8 00 64 	BNC        @0x02005928    // 2005928 <_fflush_r+0x1fc>
 20058c4:	0a 00 02 04 	LDI        0x20400001,R1  // 20400001 <_top_of_stack+0x1d400001>
 20058c8:	0a 40 00 01 
 20058cc:	09 45 40 00 	LSR        R5,R1
 20058d0:	09 03 ff ff 	XOR        $-1,R1
 20058d4:	08 40 00 01 	AND        $1,R1
 20058d8:	78 88 00 c8 	BZ         @0x020059a4    // 20059a4 <_fflush_r+0x278>
 20058dc:	78 80 00 48 	BRA        @0x02005928    // 2005928 <_fflush_r+0x1fc>
 20058e0:	2c 00 00 00 	CMP        $0,R5
 20058e4:	78 a8 00 08 	BNZ        @0x020058f0    // 20058f0 <_fflush_r+0x1c4>
 20058e8:	1c c5 80 50 	SW         R3,$80(R6)
 20058ec:	24 c5 80 54 	SW         R4,$84(R6)
 20058f0:	54 c6 00 00 	SW         R10,(R8)
 20058f4:	14 85 80 30 	LW         48(R6),R2
 20058f8:	14 00 00 00 	CMP        $0,R2
 20058fc:	78 8b fe 68 	BZ         @0x02005768    // 2005768 <_fflush_r+0x3c>
 2005900:	0b 41 80 00 	MOV        R6,R1
 2005904:	08 80 00 40 	ADD        $64,R1
 2005908:	14 04 40 00 	CMP        R1,R2
 200590c:	78 88 00 0c 	BZ         @0x0200591c    // 200591c <_fflush_r+0x1f0>
 2005910:	0b 42 00 00 	MOV        R8,R1
 2005914:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 2005918:	02 00 66 58 
 200591c:	0e 00 00 00 	CLR        R1
 2005920:	0c c5 80 30 	SW         R1,$48(R6)
 2005924:	78 80 00 c4 	BRA        @0x020059ec    // 20059ec <_fflush_r+0x2c0>
 2005928:	0d 05 80 0c 	LH         12(R6),R1
 200592c:	08 c0 00 40 	OR         $64,R1
 2005930:	0d 45 80 0c 	SH         R1,$12(R6)
 2005934:	0e 7f ff ff 	LDI        $-1,R1
 2005938:	78 80 00 b0 	BRA        @0x020059ec    // 20059ec <_fflush_r+0x2c0>
 200593c:	3c 85 80 10 	LW         16(R6),R7
 2005940:	3c 00 00 00 	CMP        $0,R7
 2005944:	78 8b fe 20 	BZ         @0x02005768    // 2005768 <_fflush_r+0x3c>
 2005948:	ac b0 a8 b8 	LW         (R6),R5        | SUB        R7,R5
 200594c:	bd b0 91 03 	SW         R7,(R6)        | AND        $3,R2
 2005950:	0c 8d 80 14 	LW.Z       20(R6),R1
 2005954:	0a 28 00 00 	CLR.NZ     $0,R1
 2005958:	0c c5 80 08 	SW         R1,$8(R6)
 200595c:	2c 00 00 01 	CMP        $1,R5
 2005960:	78 93 fe 04 	BLT        @0x02005768    // 2005768 <_fflush_r+0x3c>
 2005964:	a7 a8 9f b8 	MOV        R5,R4          | MOV        R7,R3
 2005968:	14 85 80 1c 	LW         28(R6),R2
 200596c:	0b 42 00 00 	MOV        R8,R1
 2005970:	03 43 c0 01 	IJSR       #36(R6)
 2005974:	7c 85 80 24 
 2005978:	0c 00 00 01 	CMP        $1,R1
 200597c:	78 b0 00 14 	BGE        @0x02005994    // 2005994 <_fflush_r+0x268>
 2005980:	0d 05 80 0c 	LH         12(R6),R1
 2005984:	08 c0 00 40 	OR         $64,R1
 2005988:	0d 45 80 0c 	SH         R1,$12(R6)
 200598c:	0e 7f ff ff 	LDI        $-1,R1
 2005990:	78 80 00 58 	BRA        @0x020059ec    // 20059ec <_fflush_r+0x2c0>
 2005994:	ba 88 a8 88 	ADD        R1,R7          | SUB        R1,R5
 2005998:	2c 00 00 01 	CMP        $1,R5
 200599c:	78 b3 ff c4 	BGE        @0x02005964    // 2005964 <_fflush_r+0x238>
 20059a0:	78 83 fd c4 	BRA        @0x02005768    // 2005768 <_fflush_r+0x3c>
 20059a4:	15 05 80 0c 	LH         12(R6),R2
 20059a8:	10 40 f7 ff 	AND        $63487,R2
 20059ac:	15 45 80 0c 	SH         R2,$12(R6)
 20059b0:	0c c5 80 04 	SW         R1,$4(R6)
 20059b4:	0c 85 80 10 	LW         16(R6),R1
 20059b8:	0c c5 80 00 	SW         R1,(R6)
 20059bc:	10 40 10 00 	AND        $4096,R2
 20059c0:	78 ab ff 1c 	BNZ        @0x020058e0    // 20058e0 <_fflush_r+0x1b4>
 20059c4:	78 83 ff 28 	BRA        @0x020058f0    // 20058f0 <_fflush_r+0x1c4>
 20059c8:	15 05 80 0c 	LH         12(R6),R2
 20059cc:	10 40 f7 ff 	AND        $63487,R2
 20059d0:	15 45 80 0c 	SH         R2,$12(R6)
 20059d4:	2c c5 80 04 	SW         R5,$4(R6)
 20059d8:	0c 85 80 10 	LW         16(R6),R1
 20059dc:	0c c5 80 00 	SW         R1,(R6)
 20059e0:	10 40 10 00 	AND        $4096,R2
 20059e4:	78 8b ff 08 	BZ         @0x020058f0    // 20058f0 <_fflush_r+0x1c4>
 20059e8:	78 83 fe fc 	BRA        @0x020058e8    // 20058e8 <_fflush_r+0x1bc>
 20059ec:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20059f0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20059f4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 20059f8:	d4 18 ea 1c 	LW         24(SP),R10     | ADD        $28,SP
 20059fc:	7b 40 00 00 	RTN

02005a00 <__sflush_r>:
 2005a00:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2005a04:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005a08:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2005a0c:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2005a10:	c7 88 b7 90 	MOV        R1,R8          | MOV        R2,R6
 2005a14:	0d 04 80 0c 	LH         12(R2),R1
 2005a18:	13 40 40 00 	MOV        R1,R2
 2005a1c:	10 40 ff ff 	AND        $65535,R2
 2005a20:	9f 90 99 08 	MOV        R2,R3          | AND        $8,R3
 2005a24:	78 a8 01 c4 	BNZ        @0x02005bec    // 2005bec <__sflush_r+0x1ec>
 2005a28:	08 c0 08 00 	OR         $2048,R1
 2005a2c:	0d 45 80 0c 	SH         R1,$12(R6)
 2005a30:	14 85 80 04 	LW         4(R6),R2
 2005a34:	14 00 00 01 	CMP        $1,R2
 2005a38:	78 b0 00 14 	BGE        @0x02005a50    // 2005a50 <__sflush_r+0x50>
 2005a3c:	14 85 80 3c 	LW         60(R6),R2
 2005a40:	14 00 00 01 	CMP        $1,R2
 2005a44:	78 b0 00 08 	BGE        @0x02005a50    // 2005a50 <__sflush_r+0x50>
 2005a48:	0e 00 00 00 	CLR        R1
 2005a4c:	78 80 02 4c 	BRA        @0x02005c9c    // 2005c9c <__sflush_r+0x29c>
 2005a50:	4c 85 80 28 	LW         40(R6),R9
 2005a54:	4c 00 00 00 	CMP        $0,R9
 2005a58:	78 8b ff ec 	BZ         @0x02005a48    // 2005a48 <__sflush_r+0x48>
 2005a5c:	d4 c0 86 00 	LW         (R8),R10       | CLR        R0
 2005a60:	04 c6 00 00 	SW         R0,(R8)
 2005a64:	08 40 ff ff 	AND        $65535,R1
 2005a68:	3b 40 40 00 	MOV        R1,R7
 2005a6c:	38 40 10 00 	AND        $4096,R7
 2005a70:	3c 04 00 00 	CMP        R0,R7
 2005a74:	78 88 00 0c 	BZ         @0x02005a84    // 2005a84 <__sflush_r+0x84>
 2005a78:	14 85 80 50 	LW         80(R6),R2
 2005a7c:	1c 85 80 54 	LW         84(R6),R3
 2005a80:	78 80 00 80 	BRA        @0x02005b04    // 2005b04 <__sflush_r+0x104>
 2005a84:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2005a88:	26 00 00 00 	CLR        R4
 2005a8c:	14 85 80 1c 	LW         28(R6),R2
 2005a90:	0b 42 00 00 	MOV        R8,R1
 2005a94:	87 f9 ff c8 	JSR        R9
 2005a98:	97 88 9f 90 	MOV        R1,R2          | MOV        R2,R3
 2005a9c:	14 03 ff ff 	CMP        $-1,R2
 2005aa0:	1c 0b ff ff 	CMP.Z      $-1,R3
 2005aa4:	78 a8 00 54 	BNZ        @0x02005afc    // 2005afc <__sflush_r+0xfc>
 2005aa8:	a4 c0 a3 00 	LW         (R8),R4        | CMP        $0,R4
 2005aac:	78 a8 00 0c 	BNZ        @0x02005abc    // 2005abc <__sflush_r+0xbc>
 2005ab0:	0d 05 80 0c 	LH         12(R6),R1
 2005ab4:	4c 85 80 28 	LW         40(R6),R9
 2005ab8:	78 80 00 48 	BRA        @0x02005b04    // 2005b04 <__sflush_r+0x104>
 2005abc:	a3 1d 8f b8 	CMP        $29,R4         | MOV        R7,R1
 2005ac0:	0a 08 00 00 	LDI.Z      0x00000001,R1  // 1 <_rom+0x1>
 2005ac4:	0a 48 00 01 
 2005ac8:	a3 16 97 b8 	CMP        $22,R4         | MOV        R7,R2
 2005acc:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2005ad0:	12 48 00 01 
 2005ad4:	08 c4 80 00 	OR         R2,R1
 2005ad8:	08 40 00 ff 	AND        $255,R1
 2005adc:	78 88 00 08 	BZ         @0x02005ae8    // 2005ae8 <__sflush_r+0xe8>
 2005ae0:	d5 c0 8f b8 	SW         R10,(R8)       | MOV        R7,R1
 2005ae4:	78 80 01 b4 	BRA        @0x02005c9c    // 2005c9c <__sflush_r+0x29c>
 2005ae8:	0d 05 80 0c 	LH         12(R6),R1
 2005aec:	08 c0 00 40 	OR         $64,R1
 2005af0:	0d 45 80 0c 	SH         R1,$12(R6)
 2005af4:	0e 7f ff ff 	LDI        $-1,R1
 2005af8:	78 80 01 a0 	BRA        @0x02005c9c    // 2005c9c <__sflush_r+0x29c>
 2005afc:	0d 05 80 0c 	LH         12(R6),R1
 2005b00:	4c 85 80 28 	LW         40(R6),R9
 2005b04:	08 40 00 04 	AND        $4,R1
 2005b08:	78 88 00 3c 	BZ         @0x02005b48    // 2005b48 <__sflush_r+0x148>
 2005b0c:	0c 85 80 04 	LW         4(R6),R1
 2005b10:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005b14:	21 c0 00 1f 	ASR        $31,R4
 2005b18:	18 05 40 00 	SUB        R5,R3
 2005b1c:	10 18 00 01 	SUB.C      $1,R2
 2005b20:	10 05 00 00 	SUB        R4,R2
 2005b24:	0c 85 80 30 	LW         48(R6),R1
 2005b28:	0c 00 00 00 	CMP        $0,R1
 2005b2c:	78 88 00 18 	BZ         @0x02005b48    // 2005b48 <__sflush_r+0x148>
 2005b30:	0c 85 80 3c 	LW         60(R6),R1
 2005b34:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005b38:	21 c0 00 1f 	ASR        $31,R4
 2005b3c:	18 05 40 00 	SUB        R5,R3
 2005b40:	10 18 00 01 	SUB.C      $1,R2
 2005b44:	10 05 00 00 	SUB        R4,R2
 2005b48:	ae 00 9f 90 	CLR        R5             | MOV        R2,R3
 2005b4c:	23 40 c0 00 	MOV        R3,R4
 2005b50:	14 85 80 1c 	LW         28(R6),R2
 2005b54:	0b 42 00 00 	MOV        R8,R1
 2005b58:	87 f9 ff c8 	JSR        R9
 2005b5c:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2005b60:	0c 03 ff ff 	CMP        $-1,R1
 2005b64:	14 0b ff ff 	CMP.Z      $-1,R2
 2005b68:	78 a8 00 e8 	BNZ        @0x02005c54    // 2005c54 <__sflush_r+0x254>
 2005b6c:	ac c0 ab 1e 	LW         (R8),R5        | CMP        $30,R5
 2005b70:	78 b8 00 64 	BNC        @0x02005bd8    // 2005bd8 <__sflush_r+0x1d8>
 2005b74:	0a 00 02 04 	LDI        0x20400001,R1  // 20400001 <_top_of_stack+0x1d400001>
 2005b78:	0a 40 00 01 
 2005b7c:	09 45 40 00 	LSR        R5,R1
 2005b80:	09 03 ff ff 	XOR        $-1,R1
 2005b84:	08 40 00 01 	AND        $1,R1
 2005b88:	78 88 00 ec 	BZ         @0x02005c78    // 2005c78 <__sflush_r+0x278>
 2005b8c:	78 80 00 48 	BRA        @0x02005bd8    // 2005bd8 <__sflush_r+0x1d8>
 2005b90:	2c 00 00 00 	CMP        $0,R5
 2005b94:	78 a8 00 08 	BNZ        @0x02005ba0    // 2005ba0 <__sflush_r+0x1a0>
 2005b98:	1c c5 80 50 	SW         R3,$80(R6)
 2005b9c:	24 c5 80 54 	SW         R4,$84(R6)
 2005ba0:	54 c6 00 00 	SW         R10,(R8)
 2005ba4:	14 85 80 30 	LW         48(R6),R2
 2005ba8:	14 00 00 00 	CMP        $0,R2
 2005bac:	78 8b fe 98 	BZ         @0x02005a48    // 2005a48 <__sflush_r+0x48>
 2005bb0:	0b 41 80 00 	MOV        R6,R1
 2005bb4:	08 80 00 40 	ADD        $64,R1
 2005bb8:	14 04 40 00 	CMP        R1,R2
 2005bbc:	78 88 00 0c 	BZ         @0x02005bcc    // 2005bcc <__sflush_r+0x1cc>
 2005bc0:	0b 42 00 00 	MOV        R8,R1
 2005bc4:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 2005bc8:	02 00 66 58 
 2005bcc:	0e 00 00 00 	CLR        R1
 2005bd0:	0c c5 80 30 	SW         R1,$48(R6)
 2005bd4:	78 80 00 c4 	BRA        @0x02005c9c    // 2005c9c <__sflush_r+0x29c>
 2005bd8:	0d 05 80 0c 	LH         12(R6),R1
 2005bdc:	08 c0 00 40 	OR         $64,R1
 2005be0:	0d 45 80 0c 	SH         R1,$12(R6)
 2005be4:	0e 7f ff ff 	LDI        $-1,R1
 2005be8:	78 80 00 b0 	BRA        @0x02005c9c    // 2005c9c <__sflush_r+0x29c>
 2005bec:	3c 85 80 10 	LW         16(R6),R7
 2005bf0:	3c 00 00 00 	CMP        $0,R7
 2005bf4:	78 8b fe 50 	BZ         @0x02005a48    // 2005a48 <__sflush_r+0x48>
 2005bf8:	ac b0 a8 b8 	LW         (R6),R5        | SUB        R7,R5
 2005bfc:	bd b0 91 03 	SW         R7,(R6)        | AND        $3,R2
 2005c00:	0c 8d 80 14 	LW.Z       20(R6),R1
 2005c04:	0a 28 00 00 	CLR.NZ     $0,R1
 2005c08:	0c c5 80 08 	SW         R1,$8(R6)
 2005c0c:	2c 00 00 01 	CMP        $1,R5
 2005c10:	78 93 fe 34 	BLT        @0x02005a48    // 2005a48 <__sflush_r+0x48>
 2005c14:	a7 a8 9f b8 	MOV        R5,R4          | MOV        R7,R3
 2005c18:	14 85 80 1c 	LW         28(R6),R2
 2005c1c:	0b 42 00 00 	MOV        R8,R1
 2005c20:	03 43 c0 01 	IJSR       #36(R6)
 2005c24:	7c 85 80 24 
 2005c28:	0c 00 00 01 	CMP        $1,R1
 2005c2c:	78 b0 00 14 	BGE        @0x02005c44    // 2005c44 <__sflush_r+0x244>
 2005c30:	0d 05 80 0c 	LH         12(R6),R1
 2005c34:	08 c0 00 40 	OR         $64,R1
 2005c38:	0d 45 80 0c 	SH         R1,$12(R6)
 2005c3c:	0e 7f ff ff 	LDI        $-1,R1
 2005c40:	78 80 00 58 	BRA        @0x02005c9c    // 2005c9c <__sflush_r+0x29c>
 2005c44:	ba 88 a8 88 	ADD        R1,R7          | SUB        R1,R5
 2005c48:	2c 00 00 01 	CMP        $1,R5
 2005c4c:	78 b3 ff c4 	BGE        @0x02005c14    // 2005c14 <__sflush_r+0x214>
 2005c50:	78 83 fd f4 	BRA        @0x02005a48    // 2005a48 <__sflush_r+0x48>
 2005c54:	15 05 80 0c 	LH         12(R6),R2
 2005c58:	10 40 f7 ff 	AND        $63487,R2
 2005c5c:	15 45 80 0c 	SH         R2,$12(R6)
 2005c60:	2c c5 80 04 	SW         R5,$4(R6)
 2005c64:	0c 85 80 10 	LW         16(R6),R1
 2005c68:	0c c5 80 00 	SW         R1,(R6)
 2005c6c:	10 40 10 00 	AND        $4096,R2
 2005c70:	78 8b ff 2c 	BZ         @0x02005ba0    // 2005ba0 <__sflush_r+0x1a0>
 2005c74:	78 83 ff 20 	BRA        @0x02005b98    // 2005b98 <__sflush_r+0x198>
 2005c78:	15 05 80 0c 	LH         12(R6),R2
 2005c7c:	10 40 f7 ff 	AND        $63487,R2
 2005c80:	15 45 80 0c 	SH         R2,$12(R6)
 2005c84:	0c c5 80 04 	SW         R1,$4(R6)
 2005c88:	0c 85 80 10 	LW         16(R6),R1
 2005c8c:	0c c5 80 00 	SW         R1,(R6)
 2005c90:	10 40 10 00 	AND        $4096,R2
 2005c94:	78 ab fe f8 	BNZ        @0x02005b90    // 2005b90 <__sflush_r+0x190>
 2005c98:	78 83 ff 04 	BRA        @0x02005ba0    // 2005ba0 <__sflush_r+0x1a0>
 2005c9c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2005ca0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2005ca4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2005ca8:	d4 18 ea 1c 	LW         24(SP),R10     | ADD        $28,SP
 2005cac:	7b 40 00 00 	RTN

02005cb0 <fflush>:
 2005cb0:	0c 00 00 00 	CMP        $0,R1
 2005cb4:	78 a8 00 18 	BNZ        @0x02005cd0    // 2005cd0 <fflush+0x20>
 2005cb8:	13 43 de 9c 	MOV        0x0200572c,R2  // 200572c <_fflush_r>
 2005cbc:	0a 03 00 40 	LDI        0x0200e44c,R1  // 200e44c <_global_impure_ptr>
 2005cc0:	0a 40 e4 4c 
 2005cc4:	0c 84 40 00 	LW         (R1),R1
 2005cc8:	7c 87 c0 00 	LJMP       @0x02006ee8    // 2006ee8 <_fwalk_reent>
 2005ccc:	02 00 6e e8 
 2005cd0:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2005cd4:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005cd8:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2005cdc:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2005ce0:	33 40 40 00 	MOV        R1,R6
 2005ce4:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2005ce8:	0a 40 e8 34 
 2005cec:	c4 88 c3 00 	LW         (R1),R8        | CMP        $0,R8
 2005cf0:	78 88 00 18 	BZ         @0x02005d0c    // 2005d0c <fflush+0x5c>
 2005cf4:	0c 86 00 38 	LW         56(R8),R1
 2005cf8:	0c 00 00 00 	CMP        $0,R1
 2005cfc:	78 a8 00 0c 	BNZ        @0x02005d0c    // 2005d0c <fflush+0x5c>
 2005d00:	0b 42 00 00 	MOV        R8,R1
 2005d04:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 2005d08:	02 00 62 f8 
 2005d0c:	0d 05 80 0c 	LH         12(R6),R1
 2005d10:	0c 00 00 00 	CMP        $0,R1
 2005d14:	78 a8 00 08 	BNZ        @0x02005d20    // 2005d20 <fflush+0x70>
 2005d18:	0e 00 00 00 	CLR        R1
 2005d1c:	78 80 02 7c 	BRA        @0x02005f9c    // 2005f9c <fflush+0x2ec>
 2005d20:	13 40 40 00 	MOV        R1,R2
 2005d24:	10 40 ff ff 	AND        $65535,R2
 2005d28:	9f 90 99 08 	MOV        R2,R3          | AND        $8,R3
 2005d2c:	78 a8 01 bc 	BNZ        @0x02005eec    // 2005eec <fflush+0x23c>
 2005d30:	08 c0 08 00 	OR         $2048,R1
 2005d34:	0d 45 80 0c 	SH         R1,$12(R6)
 2005d38:	14 85 80 04 	LW         4(R6),R2
 2005d3c:	14 00 00 01 	CMP        $1,R2
 2005d40:	78 b0 00 0c 	BGE        @0x02005d50    // 2005d50 <fflush+0xa0>
 2005d44:	14 85 80 3c 	LW         60(R6),R2
 2005d48:	14 00 00 01 	CMP        $1,R2
 2005d4c:	78 93 ff c8 	BLT        @0x02005d18    // 2005d18 <fflush+0x68>
 2005d50:	4c 85 80 28 	LW         40(R6),R9
 2005d54:	4c 00 00 00 	CMP        $0,R9
 2005d58:	78 8b ff bc 	BZ         @0x02005d18    // 2005d18 <fflush+0x68>
 2005d5c:	d4 c0 86 00 	LW         (R8),R10       | CLR        R0
 2005d60:	04 c6 00 00 	SW         R0,(R8)
 2005d64:	08 40 ff ff 	AND        $65535,R1
 2005d68:	3b 40 40 00 	MOV        R1,R7
 2005d6c:	38 40 10 00 	AND        $4096,R7
 2005d70:	3c 04 00 00 	CMP        R0,R7
 2005d74:	78 88 00 0c 	BZ         @0x02005d84    // 2005d84 <fflush+0xd4>
 2005d78:	14 85 80 50 	LW         80(R6),R2
 2005d7c:	1c 85 80 54 	LW         84(R6),R3
 2005d80:	78 80 00 80 	BRA        @0x02005e04    // 2005e04 <fflush+0x154>
 2005d84:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2005d88:	26 00 00 00 	CLR        R4
 2005d8c:	14 85 80 1c 	LW         28(R6),R2
 2005d90:	0b 42 00 00 	MOV        R8,R1
 2005d94:	87 f9 ff c8 	JSR        R9
 2005d98:	97 88 9f 90 	MOV        R1,R2          | MOV        R2,R3
 2005d9c:	14 03 ff ff 	CMP        $-1,R2
 2005da0:	1c 0b ff ff 	CMP.Z      $-1,R3
 2005da4:	78 a8 00 54 	BNZ        @0x02005dfc    // 2005dfc <fflush+0x14c>
 2005da8:	a4 c0 a3 00 	LW         (R8),R4        | CMP        $0,R4
 2005dac:	78 a8 00 0c 	BNZ        @0x02005dbc    // 2005dbc <fflush+0x10c>
 2005db0:	0d 05 80 0c 	LH         12(R6),R1
 2005db4:	4c 85 80 28 	LW         40(R6),R9
 2005db8:	78 80 00 48 	BRA        @0x02005e04    // 2005e04 <fflush+0x154>
 2005dbc:	a3 1d 8f b8 	CMP        $29,R4         | MOV        R7,R1
 2005dc0:	0a 08 00 00 	LDI.Z      0x00000001,R1  // 1 <_rom+0x1>
 2005dc4:	0a 48 00 01 
 2005dc8:	a3 16 97 b8 	CMP        $22,R4         | MOV        R7,R2
 2005dcc:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2005dd0:	12 48 00 01 
 2005dd4:	08 c4 80 00 	OR         R2,R1
 2005dd8:	08 40 00 ff 	AND        $255,R1
 2005ddc:	78 88 00 08 	BZ         @0x02005de8    // 2005de8 <fflush+0x138>
 2005de0:	d5 c0 8f b8 	SW         R10,(R8)       | MOV        R7,R1
 2005de4:	78 80 01 b4 	BRA        @0x02005f9c    // 2005f9c <fflush+0x2ec>
 2005de8:	0d 05 80 0c 	LH         12(R6),R1
 2005dec:	08 c0 00 40 	OR         $64,R1
 2005df0:	0d 45 80 0c 	SH         R1,$12(R6)
 2005df4:	0e 7f ff ff 	LDI        $-1,R1
 2005df8:	78 80 01 a0 	BRA        @0x02005f9c    // 2005f9c <fflush+0x2ec>
 2005dfc:	0d 05 80 0c 	LH         12(R6),R1
 2005e00:	4c 85 80 28 	LW         40(R6),R9
 2005e04:	08 40 00 04 	AND        $4,R1
 2005e08:	78 88 00 3c 	BZ         @0x02005e48    // 2005e48 <fflush+0x198>
 2005e0c:	0c 85 80 04 	LW         4(R6),R1
 2005e10:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005e14:	21 c0 00 1f 	ASR        $31,R4
 2005e18:	18 05 40 00 	SUB        R5,R3
 2005e1c:	10 18 00 01 	SUB.C      $1,R2
 2005e20:	10 05 00 00 	SUB        R4,R2
 2005e24:	0c 85 80 30 	LW         48(R6),R1
 2005e28:	0c 00 00 00 	CMP        $0,R1
 2005e2c:	78 88 00 18 	BZ         @0x02005e48    // 2005e48 <fflush+0x198>
 2005e30:	0c 85 80 3c 	LW         60(R6),R1
 2005e34:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005e38:	21 c0 00 1f 	ASR        $31,R4
 2005e3c:	18 05 40 00 	SUB        R5,R3
 2005e40:	10 18 00 01 	SUB.C      $1,R2
 2005e44:	10 05 00 00 	SUB        R4,R2
 2005e48:	ae 00 9f 90 	CLR        R5             | MOV        R2,R3
 2005e4c:	23 40 c0 00 	MOV        R3,R4
 2005e50:	14 85 80 1c 	LW         28(R6),R2
 2005e54:	0b 42 00 00 	MOV        R8,R1
 2005e58:	87 f9 ff c8 	JSR        R9
 2005e5c:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2005e60:	0c 03 ff ff 	CMP        $-1,R1
 2005e64:	14 0b ff ff 	CMP.Z      $-1,R2
 2005e68:	78 a8 01 0c 	BNZ        @0x02005f78    // 2005f78 <fflush+0x2c8>
 2005e6c:	ac c0 ab 1e 	LW         (R8),R5        | CMP        $30,R5
 2005e70:	78 b8 00 64 	BNC        @0x02005ed8    // 2005ed8 <fflush+0x228>
 2005e74:	0a 00 02 04 	LDI        0x20400001,R1  // 20400001 <_top_of_stack+0x1d400001>
 2005e78:	0a 40 00 01 
 2005e7c:	09 45 40 00 	LSR        R5,R1
 2005e80:	09 03 ff ff 	XOR        $-1,R1
 2005e84:	08 40 00 01 	AND        $1,R1
 2005e88:	78 88 00 c8 	BZ         @0x02005f54    // 2005f54 <fflush+0x2a4>
 2005e8c:	78 80 00 48 	BRA        @0x02005ed8    // 2005ed8 <fflush+0x228>
 2005e90:	2c 00 00 00 	CMP        $0,R5
 2005e94:	78 a8 00 08 	BNZ        @0x02005ea0    // 2005ea0 <fflush+0x1f0>
 2005e98:	1c c5 80 50 	SW         R3,$80(R6)
 2005e9c:	24 c5 80 54 	SW         R4,$84(R6)
 2005ea0:	54 c6 00 00 	SW         R10,(R8)
 2005ea4:	14 85 80 30 	LW         48(R6),R2
 2005ea8:	14 00 00 00 	CMP        $0,R2
 2005eac:	78 8b fe 68 	BZ         @0x02005d18    // 2005d18 <fflush+0x68>
 2005eb0:	0b 41 80 00 	MOV        R6,R1
 2005eb4:	08 80 00 40 	ADD        $64,R1
 2005eb8:	14 04 40 00 	CMP        R1,R2
 2005ebc:	78 88 00 0c 	BZ         @0x02005ecc    // 2005ecc <fflush+0x21c>
 2005ec0:	0b 42 00 00 	MOV        R8,R1
 2005ec4:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 2005ec8:	02 00 66 58 
 2005ecc:	0e 00 00 00 	CLR        R1
 2005ed0:	0c c5 80 30 	SW         R1,$48(R6)
 2005ed4:	78 80 00 c4 	BRA        @0x02005f9c    // 2005f9c <fflush+0x2ec>
 2005ed8:	0d 05 80 0c 	LH         12(R6),R1
 2005edc:	08 c0 00 40 	OR         $64,R1
 2005ee0:	0d 45 80 0c 	SH         R1,$12(R6)
 2005ee4:	0e 7f ff ff 	LDI        $-1,R1
 2005ee8:	78 80 00 b0 	BRA        @0x02005f9c    // 2005f9c <fflush+0x2ec>
 2005eec:	3c 85 80 10 	LW         16(R6),R7
 2005ef0:	3c 00 00 00 	CMP        $0,R7
 2005ef4:	78 8b fe 20 	BZ         @0x02005d18    // 2005d18 <fflush+0x68>
 2005ef8:	ac b0 a8 b8 	LW         (R6),R5        | SUB        R7,R5
 2005efc:	bd b0 91 03 	SW         R7,(R6)        | AND        $3,R2
 2005f00:	0c 8d 80 14 	LW.Z       20(R6),R1
 2005f04:	0a 28 00 00 	CLR.NZ     $0,R1
 2005f08:	0c c5 80 08 	SW         R1,$8(R6)
 2005f0c:	2c 00 00 01 	CMP        $1,R5
 2005f10:	78 93 fe 04 	BLT        @0x02005d18    // 2005d18 <fflush+0x68>
 2005f14:	a7 a8 9f b8 	MOV        R5,R4          | MOV        R7,R3
 2005f18:	14 85 80 1c 	LW         28(R6),R2
 2005f1c:	0b 42 00 00 	MOV        R8,R1
 2005f20:	03 43 c0 01 	IJSR       #36(R6)
 2005f24:	7c 85 80 24 
 2005f28:	0c 00 00 01 	CMP        $1,R1
 2005f2c:	78 b0 00 14 	BGE        @0x02005f44    // 2005f44 <fflush+0x294>
 2005f30:	0d 05 80 0c 	LH         12(R6),R1
 2005f34:	08 c0 00 40 	OR         $64,R1
 2005f38:	0d 45 80 0c 	SH         R1,$12(R6)
 2005f3c:	0e 7f ff ff 	LDI        $-1,R1
 2005f40:	78 80 00 58 	BRA        @0x02005f9c    // 2005f9c <fflush+0x2ec>
 2005f44:	ba 88 a8 88 	ADD        R1,R7          | SUB        R1,R5
 2005f48:	2c 00 00 01 	CMP        $1,R5
 2005f4c:	78 b3 ff c4 	BGE        @0x02005f14    // 2005f14 <fflush+0x264>
 2005f50:	78 83 fd c4 	BRA        @0x02005d18    // 2005d18 <fflush+0x68>
 2005f54:	15 05 80 0c 	LH         12(R6),R2
 2005f58:	10 40 f7 ff 	AND        $63487,R2
 2005f5c:	15 45 80 0c 	SH         R2,$12(R6)
 2005f60:	0c c5 80 04 	SW         R1,$4(R6)
 2005f64:	0c 85 80 10 	LW         16(R6),R1
 2005f68:	0c c5 80 00 	SW         R1,(R6)
 2005f6c:	10 40 10 00 	AND        $4096,R2
 2005f70:	78 ab ff 1c 	BNZ        @0x02005e90    // 2005e90 <fflush+0x1e0>
 2005f74:	78 83 ff 28 	BRA        @0x02005ea0    // 2005ea0 <fflush+0x1f0>
 2005f78:	15 05 80 0c 	LH         12(R6),R2
 2005f7c:	10 40 f7 ff 	AND        $63487,R2
 2005f80:	15 45 80 0c 	SH         R2,$12(R6)
 2005f84:	2c c5 80 04 	SW         R5,$4(R6)
 2005f88:	0c 85 80 10 	LW         16(R6),R1
 2005f8c:	0c c5 80 00 	SW         R1,(R6)
 2005f90:	10 40 10 00 	AND        $4096,R2
 2005f94:	78 8b ff 08 	BZ         @0x02005ea0    // 2005ea0 <fflush+0x1f0>
 2005f98:	78 83 fe fc 	BRA        @0x02005e98    // 2005e98 <fflush+0x1e8>
 2005f9c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2005fa0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2005fa4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2005fa8:	d4 18 ea 1c 	LW         24(SP),R10     | ADD        $28,SP
 2005fac:	7b 40 00 00 	RTN

02005fb0 <__fp_unlock>:
 2005fb0:	8e 00 ff 80 	CLR        R1             | RTN

02005fb4 <_cleanup_r>:
 2005fb4:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2005fb8:	12 01 00 40 	LDI        0x0200b6f0,R2  // 200b6f0 <_fclose_r>
 2005fbc:	12 40 b6 f0 
 2005fc0:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 2005fc4:	7c 87 c0 00 	LJMP       @0x02006ee8    // 2006ee8 <_fwalk_reent>
 2005fc8:	02 00 6e e8 

02005fcc <__fp_lock>:
 2005fcc:	8e 00 ff 80 	CLR        R1             | RTN

02005fd0 <__sfmoreglue>:
 2005fd0:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 2005fd4:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005fd8:	bd 0c bf 90 	SW         R7,$12(SP)     | MOV        R2,R7
 2005fdc:	b7 90 b2 7f 	MOV        R2,R6          | ADD        $-1,R6
 2005fe0:	33 00 00 6c 	MPY        $108,R6
 2005fe4:	13 41 80 00 	MOV        R6,R2
 2005fe8:	10 80 00 78 	ADD        $120,R2
 2005fec:	87 fa fc f8 	JSR        0x02000a68     // 2000a68 <_malloc_r>
 2005ff0:	02 00 0a 68 
 2005ff4:	af 88 8b 00 	MOV        R1,R5          | CMP        $0,R1
 2005ff8:	78 88 00 24 	BZ         @0x02006020    // 2006020 <__sfmoreglue+0x50>
 2005ffc:	86 00 85 88 	CLR        R0             | SW         R0,(R1)
 2006000:	3c c4 40 04 	SW         R7,$4(R1)
 2006004:	0b 40 40 0c 	MOV        $12+R1,R1
 2006008:	0c c5 40 08 	SW         R1,$8(R5)
 200600c:	1b 41 80 00 	MOV        R6,R3
 2006010:	18 80 00 6c 	ADD        $108,R3
 2006014:	16 00 00 00 	CLR        R2
 2006018:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 200601c:	02 00 15 f0 
 2006020:	8f a8 84 00 	MOV        R5,R1          | LW         (SP),R0
 2006024:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006028:	bc 0c ea 10 	LW         12(SP),R7      | ADD        $16,SP
 200602c:	7b 40 00 00 	RTN

02006030 <__sfp>:
 2006030:	e8 20 85 00 	SUB        $32,SP         | SW         R0,(SP)
 2006034:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006038:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200603c:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2006040:	dd 1c bf 88 	SW         R11,$28(SP)    | MOV        R1,R7
 2006044:	0a 03 00 40 	LDI        0x0200e44c,R1  // 200e44c <_global_impure_ptr>
 2006048:	0a 40 e4 4c 
 200604c:	34 84 40 00 	LW         (R1),R6
 2006050:	2c 85 80 38 	LW         56(R6),R5
 2006054:	2c 00 00 00 	CMP        $0,R5
 2006058:	78 a8 01 6c 	BNZ        @0x020061c8    // 20061c8 <__sfp+0x198>
 200605c:	03 43 df d5 	MOV        0x02005fb4,R0  // 2005fb4 <_cleanup_r>
 2006060:	04 c5 80 3c 	SW         R0,$60(R6)
 2006064:	2c c5 82 e0 	SW         R5,$736(R6)
 2006068:	0e 00 00 03 	LDI        $3,R1
 200606c:	0c c5 82 e4 	SW         R1,$740(R6)
 2006070:	0b 41 80 00 	MOV        R6,R1
 2006074:	08 80 02 ec 	ADD        $748,R1
 2006078:	0c c5 82 e8 	SW         R1,$744(R6)
 200607c:	44 85 80 04 	LW         4(R6),R8
 2006080:	2c c6 00 00 	SW         R5,(R8)
 2006084:	2c c6 00 04 	SW         R5,$4(R8)
 2006088:	2c c6 00 08 	SW         R5,$8(R8)
 200608c:	2c c6 00 68 	SW         R5,$104(R8)
 2006090:	06 04 00 00 	LDI        $262144,R0
 2006094:	04 c6 00 0c 	SW         R0,$12(R8)
 2006098:	2c c6 00 10 	SW         R5,$16(R8)
 200609c:	2c c6 00 14 	SW         R5,$20(R8)
 20060a0:	2c c6 00 18 	SW         R5,$24(R8)
 20060a4:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 20060a8:	0b 42 00 60 	MOV        $96+R8,R1
 20060ac:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 20060b0:	02 00 15 f0 
 20060b4:	44 c6 00 1c 	SW         R8,$28(R8)
 20060b8:	0a 01 00 40 	LDI        0x020099c8,R1  // 20099c8 <__sread>
 20060bc:	0a 40 99 c8 
 20060c0:	0c c6 00 20 	SW         R1,$32(R8)
 20060c4:	02 01 00 40 	LDI        0x02009a34,R0  // 2009a34 <__swrite>
 20060c8:	02 40 9a 34 
 20060cc:	04 c6 00 24 	SW         R0,$36(R8)
 20060d0:	0a 01 00 40 	LDI        0x02009aac,R1  // 2009aac <__sseek>
 20060d4:	0a 40 9a ac 
 20060d8:	0c c6 00 28 	SW         R1,$40(R8)
 20060dc:	02 01 00 40 	LDI        0x02009b08,R0  // 2009b08 <__sclose>
 20060e0:	02 40 9b 08 
 20060e4:	04 c6 00 2c 	SW         R0,$44(R8)
 20060e8:	44 85 80 08 	LW         8(R6),R8
 20060ec:	2c c6 00 00 	SW         R5,(R8)
 20060f0:	2c c6 00 04 	SW         R5,$4(R8)
 20060f4:	2c c6 00 08 	SW         R5,$8(R8)
 20060f8:	2c c6 00 68 	SW         R5,$104(R8)
 20060fc:	0e 09 00 01 	LDI        $589825,R1
 2006100:	0c c6 00 0c 	SW         R1,$12(R8)
 2006104:	2c c6 00 10 	SW         R5,$16(R8)
 2006108:	2c c6 00 14 	SW         R5,$20(R8)
 200610c:	2c c6 00 18 	SW         R5,$24(R8)
 2006110:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 2006114:	0b 42 00 60 	MOV        $96+R8,R1
 2006118:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 200611c:	02 00 15 f0 
 2006120:	44 c6 00 1c 	SW         R8,$28(R8)
 2006124:	02 01 00 40 	LDI        0x020099c8,R0  // 20099c8 <__sread>
 2006128:	02 40 99 c8 
 200612c:	04 c6 00 20 	SW         R0,$32(R8)
 2006130:	0a 01 00 40 	LDI        0x02009a34,R1  // 2009a34 <__swrite>
 2006134:	0a 40 9a 34 
 2006138:	0c c6 00 24 	SW         R1,$36(R8)
 200613c:	02 01 00 40 	LDI        0x02009aac,R0  // 2009aac <__sseek>
 2006140:	02 40 9a ac 
 2006144:	04 c6 00 28 	SW         R0,$40(R8)
 2006148:	0a 01 00 40 	LDI        0x02009b08,R1  // 2009b08 <__sclose>
 200614c:	0a 40 9b 08 
 2006150:	0c c6 00 2c 	SW         R1,$44(R8)
 2006154:	44 85 80 0c 	LW         12(R6),R8
 2006158:	2c c6 00 00 	SW         R5,(R8)
 200615c:	2c c6 00 04 	SW         R5,$4(R8)
 2006160:	2c c6 00 08 	SW         R5,$8(R8)
 2006164:	2c c6 00 68 	SW         R5,$104(R8)
 2006168:	06 12 00 02 	LDI        $1179650,R0
 200616c:	04 c6 00 0c 	SW         R0,$12(R8)
 2006170:	2c c6 00 10 	SW         R5,$16(R8)
 2006174:	2c c6 00 14 	SW         R5,$20(R8)
 2006178:	2c c6 00 18 	SW         R5,$24(R8)
 200617c:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 2006180:	0b 42 00 60 	MOV        $96+R8,R1
 2006184:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 2006188:	02 00 15 f0 
 200618c:	44 c6 00 1c 	SW         R8,$28(R8)
 2006190:	0a 01 00 40 	LDI        0x020099c8,R1  // 20099c8 <__sread>
 2006194:	0a 40 99 c8 
 2006198:	0c c6 00 20 	SW         R1,$32(R8)
 200619c:	02 01 00 40 	LDI        0x02009a34,R0  // 2009a34 <__swrite>
 20061a0:	02 40 9a 34 
 20061a4:	04 c6 00 24 	SW         R0,$36(R8)
 20061a8:	0a 01 00 40 	LDI        0x02009aac,R1  // 2009aac <__sseek>
 20061ac:	0a 40 9a ac 
 20061b0:	0c c6 00 28 	SW         R1,$40(R8)
 20061b4:	02 01 00 40 	LDI        0x02009b08,R0  // 2009b08 <__sclose>
 20061b8:	02 40 9b 08 
 20061bc:	04 c6 00 2c 	SW         R0,$44(R8)
 20061c0:	0e 00 00 01 	LDI        $1,R1
 20061c4:	0c c5 80 38 	SW         R1,$56(R6)
 20061c8:	30 80 02 e0 	ADD        $736,R6
 20061cc:	46 00 01 bc 	LDI        $444,R8
 20061d0:	56 00 01 b0 	LDI        $432,R10
 20061d4:	4e 00 00 00 	CLR        R9
 20061d8:	5c 85 80 08 	LW         8(R6),R11
 20061dc:	14 85 80 04 	LW         4(R6),R2
 20061e0:	10 83 ff ff 	ADD        $-1,R2
 20061e4:	78 90 00 38 	BLT        @0x02006220    // 2006220 <__sfp+0x1f0>
 20061e8:	0d 06 c0 0c 	LH         12(R11),R1
 20061ec:	09 80 00 10 	LSL        $16,R1
 20061f0:	09 c0 00 10 	ASR        $16,R1
 20061f4:	0c 00 00 00 	CMP        $0,R1
 20061f8:	78 a8 00 18 	BNZ        @0x02006214    // 2006214 <__sfp+0x1e4>
 20061fc:	78 80 00 64 	BRA        @0x02006264    // 2006264 <__sfp+0x234>
 2006200:	0d 06 c0 0c 	LH         12(R11),R1
 2006204:	09 80 00 10 	LSL        $16,R1
 2006208:	09 c0 00 10 	ASR        $16,R1
 200620c:	0c 00 00 00 	CMP        $0,R1
 2006210:	78 88 00 50 	BZ         @0x02006264    // 2006264 <__sfp+0x234>
 2006214:	58 80 00 6c 	ADD        $108,R11
 2006218:	92 7f 93 7f 	ADD        $-1,R2         | CMP        $-1,R2
 200621c:	78 ab ff e0 	BNZ        @0x02006200    // 2006200 <__sfp+0x1d0>
 2006220:	ac b0 ab 00 	LW         (R6),R5        | CMP        $0,R5
 2006224:	78 a8 00 34 	BNZ        @0x0200625c    // 200625c <__sfp+0x22c>
 2006228:	97 c0 8f b8 	MOV        R8,R2          | MOV        R7,R1
 200622c:	87 fa fc f8 	JSR        0x02000a68     // 2000a68 <_malloc_r>
 2006230:	02 00 0a 68 
 2006234:	df 88 8b 00 	MOV        R1,R11         | CMP        $0,R1
 2006238:	78 88 00 78 	BZ         @0x020062b4    // 20062b4 <__sfp+0x284>
 200623c:	ad 88 86 04 	SW         R5,(R1)        | LDI        $4,R0
 2006240:	04 c4 40 04 	SW         R0,$4(R1)
 2006244:	0b 40 40 0c 	MOV        $12+R1,R1
 2006248:	0c c6 c0 08 	SW         R1,$8(R11)
 200624c:	9f d0 97 c8 	MOV        R10,R3         | MOV        R9,R2
 2006250:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 2006254:	02 00 15 f0 
 2006258:	af d8 dd b0 	MOV        R11,R5         | SW         R11,(R6)
 200625c:	33 41 40 00 	MOV        R5,R6
 2006260:	78 83 ff 74 	BRA        @0x020061d8    // 20061d8 <__sfp+0x1a8>
 2006264:	0e 01 ff ff 	LDI        $131071,R1
 2006268:	0c c6 c0 0c 	SW         R1,$12(R11)
 200626c:	06 00 00 00 	CLR        R0
 2006270:	04 c6 c0 68 	SW         R0,$104(R11)
 2006274:	04 c6 c0 00 	SW         R0,(R11)
 2006278:	04 c6 c0 08 	SW         R0,$8(R11)
 200627c:	04 c6 c0 04 	SW         R0,$4(R11)
 2006280:	04 c6 c0 10 	SW         R0,$16(R11)
 2006284:	04 c6 c0 14 	SW         R0,$20(R11)
 2006288:	04 c6 c0 18 	SW         R0,$24(R11)
 200628c:	9e 08 96 00 	LDI        $8,R3          | CLR        R2
 2006290:	0b 42 c0 60 	MOV        $96+R11,R1
 2006294:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 2006298:	02 00 15 f0 
 200629c:	0e 00 00 00 	CLR        R1
 20062a0:	0c c6 c0 30 	SW         R1,$48(R11)
 20062a4:	0c c6 c0 34 	SW         R1,$52(R11)
 20062a8:	0c c6 c0 44 	SW         R1,$68(R11)
 20062ac:	0c c6 c0 48 	SW         R1,$72(R11)
 20062b0:	78 80 00 08 	BRA        @0x020062bc    // 20062bc <__sfp+0x28c>
 20062b4:	8d b0 8e 0c 	SW         R1,(R6)        | LDI        $12,R1
 20062b8:	0c c5 c0 00 	SW         R1,(R7)
 20062bc:	8f d8 84 00 	MOV        R11,R1         | LW         (SP),R0
 20062c0:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 20062c4:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 20062c8:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 20062cc:	dc 1c ea 20 	LW         28(SP),R11     | ADD        $32,SP
 20062d0:	7b 40 00 00 	RTN

020062d4 <_cleanup>:
 20062d4:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 20062d8:	12 01 00 40 	LDI        0x0200b6f0,R2  // 200b6f0 <_fclose_r>
 20062dc:	12 40 b6 f0 
 20062e0:	0a 03 00 40 	LDI        0x0200e44c,R1  // 200e44c <_global_impure_ptr>
 20062e4:	0a 40 e4 4c 
 20062e8:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 20062ec:	68 80 00 04 	ADD        $4,SP
 20062f0:	7c 87 c0 00 	LJMP       @0x02006ee8    // 2006ee8 <_fwalk_reent>
 20062f4:	02 00 6e e8 

020062f8 <__sinit>:
 20062f8:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 20062fc:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006300:	3c c7 40 0c 	SW         R7,$12(SP)
 2006304:	2c 84 40 38 	LW         56(R1),R5
 2006308:	2c 00 00 00 	CMP        $0,R5
 200630c:	78 a8 01 70 	BNZ        @0x02006480    // 2006480 <__sinit+0x188>
 2006310:	33 40 40 00 	MOV        R1,R6
 2006314:	03 43 df 27 	MOV        0x02005fb4,R0  // 2005fb4 <_cleanup_r>
 2006318:	04 c4 40 3c 	SW         R0,$60(R1)
 200631c:	2c c4 42 e0 	SW         R5,$736(R1)
 2006320:	0e 00 00 03 	LDI        $3,R1
 2006324:	0c c5 82 e4 	SW         R1,$740(R6)
 2006328:	0b 41 80 00 	MOV        R6,R1
 200632c:	08 80 02 ec 	ADD        $748,R1
 2006330:	0c c5 82 e8 	SW         R1,$744(R6)
 2006334:	3c 85 80 04 	LW         4(R6),R7
 2006338:	2c c5 c0 00 	SW         R5,(R7)
 200633c:	2c c5 c0 04 	SW         R5,$4(R7)
 2006340:	2c c5 c0 08 	SW         R5,$8(R7)
 2006344:	2c c5 c0 68 	SW         R5,$104(R7)
 2006348:	06 04 00 00 	LDI        $262144,R0
 200634c:	04 c5 c0 0c 	SW         R0,$12(R7)
 2006350:	2c c5 c0 10 	SW         R5,$16(R7)
 2006354:	2c c5 c0 14 	SW         R5,$20(R7)
 2006358:	2c c5 c0 18 	SW         R5,$24(R7)
 200635c:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 2006360:	0b 41 c0 60 	MOV        $96+R7,R1
 2006364:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 2006368:	02 00 15 f0 
 200636c:	3c c5 c0 1c 	SW         R7,$28(R7)
 2006370:	0a 01 00 40 	LDI        0x020099c8,R1  // 20099c8 <__sread>
 2006374:	0a 40 99 c8 
 2006378:	0c c5 c0 20 	SW         R1,$32(R7)
 200637c:	02 01 00 40 	LDI        0x02009a34,R0  // 2009a34 <__swrite>
 2006380:	02 40 9a 34 
 2006384:	04 c5 c0 24 	SW         R0,$36(R7)
 2006388:	0a 01 00 40 	LDI        0x02009aac,R1  // 2009aac <__sseek>
 200638c:	0a 40 9a ac 
 2006390:	0c c5 c0 28 	SW         R1,$40(R7)
 2006394:	02 01 00 40 	LDI        0x02009b08,R0  // 2009b08 <__sclose>
 2006398:	02 40 9b 08 
 200639c:	04 c5 c0 2c 	SW         R0,$44(R7)
 20063a0:	3c 85 80 08 	LW         8(R6),R7
 20063a4:	2c c5 c0 00 	SW         R5,(R7)
 20063a8:	2c c5 c0 04 	SW         R5,$4(R7)
 20063ac:	2c c5 c0 08 	SW         R5,$8(R7)
 20063b0:	2c c5 c0 68 	SW         R5,$104(R7)
 20063b4:	0e 09 00 01 	LDI        $589825,R1
 20063b8:	0c c5 c0 0c 	SW         R1,$12(R7)
 20063bc:	2c c5 c0 10 	SW         R5,$16(R7)
 20063c0:	2c c5 c0 14 	SW         R5,$20(R7)
 20063c4:	2c c5 c0 18 	SW         R5,$24(R7)
 20063c8:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 20063cc:	0b 41 c0 60 	MOV        $96+R7,R1
 20063d0:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 20063d4:	02 00 15 f0 
 20063d8:	3c c5 c0 1c 	SW         R7,$28(R7)
 20063dc:	02 01 00 40 	LDI        0x020099c8,R0  // 20099c8 <__sread>
 20063e0:	02 40 99 c8 
 20063e4:	04 c5 c0 20 	SW         R0,$32(R7)
 20063e8:	0a 01 00 40 	LDI        0x02009a34,R1  // 2009a34 <__swrite>
 20063ec:	0a 40 9a 34 
 20063f0:	0c c5 c0 24 	SW         R1,$36(R7)
 20063f4:	02 01 00 40 	LDI        0x02009aac,R0  // 2009aac <__sseek>
 20063f8:	02 40 9a ac 
 20063fc:	04 c5 c0 28 	SW         R0,$40(R7)
 2006400:	0a 01 00 40 	LDI        0x02009b08,R1  // 2009b08 <__sclose>
 2006404:	0a 40 9b 08 
 2006408:	0c c5 c0 2c 	SW         R1,$44(R7)
 200640c:	3c 85 80 0c 	LW         12(R6),R7
 2006410:	2c c5 c0 00 	SW         R5,(R7)
 2006414:	2c c5 c0 04 	SW         R5,$4(R7)
 2006418:	2c c5 c0 08 	SW         R5,$8(R7)
 200641c:	2c c5 c0 68 	SW         R5,$104(R7)
 2006420:	06 12 00 02 	LDI        $1179650,R0
 2006424:	04 c5 c0 0c 	SW         R0,$12(R7)
 2006428:	2c c5 c0 10 	SW         R5,$16(R7)
 200642c:	2c c5 c0 14 	SW         R5,$20(R7)
 2006430:	2c c5 c0 18 	SW         R5,$24(R7)
 2006434:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 2006438:	0b 41 c0 60 	MOV        $96+R7,R1
 200643c:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 2006440:	02 00 15 f0 
 2006444:	3c c5 c0 1c 	SW         R7,$28(R7)
 2006448:	0a 01 00 40 	LDI        0x020099c8,R1  // 20099c8 <__sread>
 200644c:	0a 40 99 c8 
 2006450:	0c c5 c0 20 	SW         R1,$32(R7)
 2006454:	0a 01 00 40 	LDI        0x02009a34,R1  // 2009a34 <__swrite>
 2006458:	0a 40 9a 34 
 200645c:	0c c5 c0 24 	SW         R1,$36(R7)
 2006460:	0a 01 00 40 	LDI        0x02009aac,R1  // 2009aac <__sseek>
 2006464:	0a 40 9a ac 
 2006468:	0c c5 c0 28 	SW         R1,$40(R7)
 200646c:	0a 01 00 40 	LDI        0x02009b08,R1  // 2009b08 <__sclose>
 2006470:	0a 40 9b 08 
 2006474:	0c c5 c0 2c 	SW         R1,$44(R7)
 2006478:	0e 00 00 01 	LDI        $1,R1
 200647c:	0c c5 80 38 	SW         R1,$56(R6)
 2006480:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2006484:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2006488:	ea 10 ff 80 	ADD        $16,SP         | RTN

0200648c <__sfp_lock_acquire>:
 200648c:	7b 40 00 00 	RTN

02006490 <__sfp_lock_release>:
 2006490:	7b 40 00 00 	RTN

02006494 <__sinit_lock_acquire>:
 2006494:	7b 40 00 00 	RTN

02006498 <__sinit_lock_release>:
 2006498:	7b 40 00 00 	RTN

0200649c <__fp_lock_all>:
 200649c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 20064a0:	13 43 de ca 	MOV        0x02005fcc,R2  // 2005fcc <__fp_lock>
 20064a4:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 20064a8:	0a 40 e8 34 
 20064ac:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 20064b0:	68 80 00 04 	ADD        $4,SP
 20064b4:	7c 87 c0 00 	LJMP       @0x02006e60    // 2006e60 <_fwalk>
 20064b8:	02 00 6e 60 

020064bc <__fp_unlock_all>:
 20064bc:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 20064c0:	13 43 de bb 	MOV        0x02005fb0,R2  // 2005fb0 <__fp_unlock>
 20064c4:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 20064c8:	0a 40 e8 34 
 20064cc:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 20064d0:	68 80 00 04 	ADD        $4,SP
 20064d4:	7c 87 c0 00 	LJMP       @0x02006e60    // 2006e60 <_fwalk>
 20064d8:	02 00 6e 60 

020064dc <_malloc_trim_r>:
 20064dc:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 20064e0:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20064e4:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 20064e8:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 20064ec:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 20064f0:	af 88 e7 90 	MOV        R1,R5          | MOV        R2,R12
 20064f4:	87 fa fc f8 	JSR        0x0200183c     // 200183c <__malloc_lock>
 20064f8:	02 00 18 3c 
 20064fc:	52 03 00 40 	LDI        0x0200ec74,R10 // 200ec74 <__malloc_av_>
 2006500:	52 40 ec 74 
 2006504:	0c 86 80 08 	LW         8(R10),R1
 2006508:	5c 84 40 04 	LW         4(R1),R11
 200650c:	d9 7c cf d8 	AND        $-4,R11        | MOV        R11,R9
 2006510:	c6 00 bf e0 	CLR        R8             | MOV        R12,R7
 2006514:	b6 00 86 00 	CLR        R6             | CLR        R0
 2006518:	8f c8 88 b8 	MOV        R9,R1          | SUB        R7,R1
 200651c:	00 18 00 01 	SUB.C      $1,R0
 2006520:	80 b0 b7 80 	SUB        R6,R0          | MOV        R0,R6
 2006524:	bf 88 96 00 	MOV        R1,R7          | CLR        R2
 2006528:	1e 00 0f ef 	LDI        $4079,R3
 200652c:	38 84 c0 00 	ADD        R3,R7
 2006530:	30 98 00 01 	ADD.C      $1,R6
 2006534:	b2 90 8f b0 	ADD        R2,R6          | MOV        R6,R1
 2006538:	09 80 00 14 	LSL        $20,R1
 200653c:	1b 41 c0 00 	MOV        R7,R3
 2006540:	19 40 00 0c 	LSR        $12,R3
 2006544:	08 c4 c0 00 	OR         R3,R1
 2006548:	9f 88 97 b0 	MOV        R1,R3          | MOV        R6,R2
 200654c:	11 40 00 0c 	LSR        $12,R2
 2006550:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 2006554:	18 85 c0 00 	ADD        R7,R3
 2006558:	10 98 00 01 	ADD.C      $1,R2
 200655c:	92 b0 8f 98 	ADD        R6,R2          | MOV        R3,R1
 2006560:	09 40 00 14 	LSR        $20,R1
 2006564:	33 40 80 00 	MOV        R2,R6
 2006568:	31 80 00 0c 	LSL        $12,R6
 200656c:	08 c5 80 00 	OR         R6,R1
 2006570:	b7 88 bf 98 	MOV        R1,R6          | MOV        R3,R7
 2006574:	39 80 00 0c 	LSL        $12,R7
 2006578:	34 00 00 00 	CMP        $0,R6
 200657c:	78 90 00 0c 	BLT        @0x0200658c    // 200658c <_malloc_trim_r+0xb0>
 2006580:	78 a8 00 1c 	BNZ        @0x020065a0    // 20065a0 <_malloc_trim_r+0xc4>
 2006584:	3c 00 10 00 	CMP        $4096,R7
 2006588:	78 b8 00 14 	BNC        @0x020065a0    // 20065a0 <_malloc_trim_r+0xc4>
 200658c:	0b 41 40 00 	MOV        R5,R1
 2006590:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2006594:	02 00 18 40 
 2006598:	0e 00 00 00 	CLR        R1
 200659c:	78 80 00 a0 	BRA        @0x02006640    // 2006640 <_malloc_trim_r+0x164>
 20065a0:	97 c0 8f a8 	MOV        R8,R2          | MOV        R5,R1
 20065a4:	87 fa fc f8 	JSR        0x0200c9c4     // 200c9c4 <_sbrk_r>
 20065a8:	02 00 c9 c4 
 20065ac:	14 86 80 08 	LW         8(R10),R2
 20065b0:	92 d8 8b 90 	ADD        R11,R2         | CMP        R2,R1
 20065b4:	78 ab ff d4 	BNZ        @0x0200658c    // 200658c <_malloc_trim_r+0xb0>
 20065b8:	13 41 df ff 	MOV        $-1+R7,R2
 20065bc:	11 03 ff ff 	XOR        $-1,R2
 20065c0:	0b 41 40 00 	MOV        R5,R1
 20065c4:	87 fa fc f8 	JSR        0x0200c9c4     // 200c9c4 <_sbrk_r>
 20065c8:	02 00 c9 c4 
 20065cc:	0c 03 ff ff 	CMP        $-1,R1
 20065d0:	78 a8 00 40 	BNZ        @0x02006614    // 2006614 <_malloc_trim_r+0x138>
 20065d4:	97 c0 8f a8 	MOV        R8,R2          | MOV        R5,R1
 20065d8:	87 fa fc f8 	JSR        0x0200c9c4     // 200c9c4 <_sbrk_r>
 20065dc:	02 00 c9 c4 
 20065e0:	1c 86 80 08 	LW         8(R10),R3
 20065e4:	97 88 90 98 	MOV        R1,R2          | SUB        R3,R2
 20065e8:	14 00 00 10 	CMP        $16,R2
 20065ec:	78 93 ff 9c 	BLT        @0x0200658c    // 200658c <_malloc_trim_r+0xb0>
 20065f0:	22 03 00 40 	LDI        0x0200ec68,R4  // 200ec68 <__malloc_sbrk_base>
 20065f4:	22 40 ec 68 
 20065f8:	a4 a0 88 a0 	LW         (R4),R4        | SUB        R4,R1
 20065fc:	22 03 20 40 	LDI        0x0204f214,R4  // 204f214 <__malloc_current_mallinfo>
 2006600:	22 40 f2 14 
 2006604:	0c c5 00 00 	SW         R1,(R4)
 2006608:	10 c0 00 01 	OR         $1,R2
 200660c:	14 c4 c0 04 	SW         R2,$4(R3)
 2006610:	78 83 ff 78 	BRA        @0x0200658c    // 200658c <_malloc_trim_r+0xb0>
 2006614:	0c 86 80 08 	LW         8(R10),R1
 2006618:	58 05 c0 00 	SUB        R7,R11
 200661c:	58 c0 00 01 	OR         $1,R11
 2006620:	5c c4 40 04 	SW         R11,$4(R1)
 2006624:	12 03 20 40 	LDI        0x0204f214,R2  // 204f214 <__malloc_current_mallinfo>
 2006628:	12 40 f2 14 
 200662c:	8c 90 88 b8 	LW         (R2),R1        | SUB        R7,R1
 2006630:	8d 90 8f a8 	SW         R1,(R2)        | MOV        R5,R1
 2006634:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2006638:	02 00 18 40 
 200663c:	0e 00 00 01 	LDI        $1,R1
 2006640:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2006644:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2006648:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 200664c:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 2006650:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 2006654:	7b 40 00 00 	RTN

02006658 <_free_r>:
 2006658:	14 00 00 00 	CMP        $0,R2
 200665c:	78 88 03 6c 	BZ         @0x020069cc    // 20069cc <_free_r+0x374>
 2006660:	78 80 03 6c 	BRA        @0x020069d0    // 20069d0 <_free_r+0x378>
 2006664:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 2006668:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200666c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2006670:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 2006674:	43 40 80 00 	MOV        R2,R8
 2006678:	87 fa fc f8 	JSR        0x0200183c     // 200183c <__malloc_lock>
 200667c:	02 00 18 3c 
 2006680:	a7 c0 a2 78 	MOV        R8,R4          | ADD        $-8,R4
 2006684:	8c c4 9f 88 	LW         -4(R8),R1      | MOV        R1,R3
 2006688:	99 7e b7 a0 	AND        $-2,R3         | MOV        R4,R6
 200668c:	30 84 c0 00 	ADD        R3,R6
 2006690:	2c 85 80 04 	LW         4(R6),R5
 2006694:	28 43 ff fc 	AND        $-4,R5
 2006698:	4a 03 00 40 	LDI        0x0200ec74,R9  // 200ec74 <__malloc_av_>
 200669c:	4a 40 ec 74 
 20066a0:	14 86 40 08 	LW         8(R9),R2
 20066a4:	34 04 80 00 	CMP        R2,R6
 20066a8:	78 a8 00 84 	BNZ        @0x02006730    // 2006730 <_free_r+0xd8>
 20066ac:	9a a8 af 98 	ADD        R5,R3          | MOV        R3,R5
 20066b0:	08 40 00 01 	AND        $1,R1
 20066b4:	78 a8 00 18 	BNZ        @0x020066d0    // 20066d0 <_free_r+0x78>
 20066b8:	0c 86 3f f8 	LW         -8(R8),R1
 20066bc:	a0 88 aa 88 	SUB        R1,R4          | ADD        R1,R5
 20066c0:	0c 85 00 0c 	LW         12(R4),R1
 20066c4:	14 85 00 08 	LW         8(R4),R2
 20066c8:	0c c4 80 0c 	SW         R1,$12(R2)
 20066cc:	14 c4 40 08 	SW         R2,$8(R1)
 20066d0:	0b 41 40 00 	MOV        R5,R1
 20066d4:	08 c0 00 01 	OR         $1,R1
 20066d8:	0c c5 00 04 	SW         R1,$4(R4)
 20066dc:	24 c6 40 08 	SW         R4,$8(R9)
 20066e0:	9f a8 96 00 	MOV        R5,R3          | CLR        R2
 20066e4:	0a 03 00 40 	LDI        0x0200ec6c,R1  // 200ec6c <__malloc_trim_threshold>
 20066e8:	0a 40 ec 6c 
 20066ec:	24 84 40 00 	LW         (R1),R4
 20066f0:	2c 84 40 04 	LW         4(R1),R5
 20066f4:	14 05 00 00 	CMP        R4,R2
 20066f8:	1c 0d 40 00 	CMP.Z      R5,R3
 20066fc:	78 98 00 18 	BC         @0x02006718    // 2006718 <_free_r+0xc0>
 2006700:	0a 03 20 40 	LDI        0x0204f24c,R1  // 204f24c <__malloc_top_pad>
 2006704:	0a 40 f2 4c 
 2006708:	14 84 40 04 	LW         4(R1),R2
 200670c:	0b 41 c0 00 	MOV        R7,R1
 2006710:	87 fa fc f8 	JSR        0x020064dc     // 20064dc <_malloc_trim_r>
 2006714:	02 00 64 dc 
 2006718:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200671c:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006720:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006724:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2006728:	7c 87 c0 00 	LJMP       @0x02001840    // 2001840 <__malloc_unlock>
 200672c:	02 00 18 40 
 2006730:	2c c5 80 04 	SW         R5,$4(R6)
 2006734:	08 40 00 01 	AND        $1,R1
 2006738:	78 a8 01 f0 	BNZ        @0x0200692c    // 200692c <_free_r+0x2d4>
 200673c:	0c 86 3f f8 	LW         -8(R8),R1
 2006740:	a0 88 9a 88 	SUB        R1,R4          | ADD        R1,R3
 2006744:	0c 85 00 08 	LW         8(R4),R1
 2006748:	0c 06 40 08 	CMP        $8+R9,R1
 200674c:	78 88 02 18 	BZ         @0x02006968    // 2006968 <_free_r+0x310>
 2006750:	14 85 00 0c 	LW         12(R4),R2
 2006754:	14 c4 40 0c 	SW         R2,$12(R1)
 2006758:	0c c4 80 08 	SW         R1,$8(R2)
 200675c:	78 80 01 cc 	BRA        @0x0200692c    // 200692c <_free_r+0x2d4>
 2006760:	24 c6 40 14 	SW         R4,$20(R9)
 2006764:	24 c6 40 10 	SW         R4,$16(R9)
 2006768:	0c c5 00 0c 	SW         R1,$12(R4)
 200676c:	0c c5 00 08 	SW         R1,$8(R4)
 2006770:	0b 40 c0 00 	MOV        R3,R1
 2006774:	08 c0 00 01 	OR         $1,R1
 2006778:	0c c5 00 04 	SW         R1,$4(R4)
 200677c:	a2 98 9d a0 	ADD        R3,R4          | SW         R3,(R4)
 2006780:	78 83 ff 94 	BRA        @0x02006718    // 2006718 <_free_r+0xc0>
 2006784:	1c 00 02 00 	CMP        $512,R3
 2006788:	78 b8 00 54 	BNC        @0x020067e0    // 20067e0 <_free_r+0x188>
 200678c:	19 40 00 03 	LSR        $3,R3
 2006790:	0b 40 c0 00 	MOV        R3,R1
 2006794:	09 c0 00 02 	ASR        $2,R1
 2006798:	97 88 92 60 	MOV        R1,R2          | ADD        $-32,R2
 200679c:	78 90 00 08 	BLT        @0x020067a8    // 20067a8 <_free_r+0x150>
 20067a0:	16 00 00 00 	CLR        R2
 20067a4:	78 80 00 08 	BRA        @0x020067b0    // 20067b0 <_free_r+0x158>
 20067a8:	16 00 00 01 	LDI        $1,R2
 20067ac:	11 84 40 00 	LSL        R1,R2
 20067b0:	0c 86 40 04 	LW         4(R9),R1
 20067b4:	08 c4 80 00 	OR         R2,R1
 20067b8:	0c c6 40 04 	SW         R1,$4(R9)
 20067bc:	18 80 00 01 	ADD        $1,R3
 20067c0:	19 80 00 03 	LSL        $3,R3
 20067c4:	ca 98 8c c8 	ADD        R3,R9          | LW         (R9),R1
 20067c8:	97 c8 92 78 	MOV        R9,R2          | ADD        $-8,R2
 20067cc:	14 c5 00 0c 	SW         R2,$12(R4)
 20067d0:	0c c5 00 08 	SW         R1,$8(R4)
 20067d4:	24 c6 40 00 	SW         R4,(R9)
 20067d8:	24 c4 40 0c 	SW         R4,$12(R1)
 20067dc:	78 83 ff 38 	BRA        @0x02006718    // 2006718 <_free_r+0xc0>
 20067e0:	0b 40 c0 00 	MOV        R3,R1
 20067e4:	09 40 00 09 	LSR        $9,R1
 20067e8:	0c 00 00 05 	CMP        $5,R1
 20067ec:	78 b8 00 18 	BNC        @0x02006808    // 2006808 <_free_r+0x1b0>
 20067f0:	0b 40 c0 00 	MOV        R3,R1
 20067f4:	09 40 00 06 	LSR        $6,R1
 20067f8:	af 88 aa 38 	MOV        R1,R5          | ADD        $56,R5
 20067fc:	08 80 00 39 	ADD        $57,R1
 2006800:	09 80 00 03 	LSL        $3,R1
 2006804:	78 80 00 90 	BRA        @0x02006898    // 2006898 <_free_r+0x240>
 2006808:	0c 00 00 15 	CMP        $21,R1
 200680c:	78 b8 00 14 	BNC        @0x02006824    // 2006824 <_free_r+0x1cc>
 2006810:	2b 40 40 00 	MOV        R1,R5
 2006814:	28 80 00 5b 	ADD        $91,R5
 2006818:	08 80 00 5c 	ADD        $92,R1
 200681c:	09 80 00 03 	LSL        $3,R1
 2006820:	78 80 00 74 	BRA        @0x02006898    // 2006898 <_free_r+0x240>
 2006824:	0c 00 00 55 	CMP        $85,R1
 2006828:	78 b8 00 1c 	BNC        @0x02006848    // 2006848 <_free_r+0x1f0>
 200682c:	0b 40 c0 00 	MOV        R3,R1
 2006830:	09 40 00 0c 	LSR        $12,R1
 2006834:	2b 40 40 00 	MOV        R1,R5
 2006838:	28 80 00 6e 	ADD        $110,R5
 200683c:	08 80 00 6f 	ADD        $111,R1
 2006840:	09 80 00 03 	LSL        $3,R1
 2006844:	78 80 00 50 	BRA        @0x02006898    // 2006898 <_free_r+0x240>
 2006848:	0c 00 01 55 	CMP        $341,R1
 200684c:	78 b8 00 1c 	BNC        @0x0200686c    // 200686c <_free_r+0x214>
 2006850:	0b 40 c0 00 	MOV        R3,R1
 2006854:	09 40 00 0f 	LSR        $15,R1
 2006858:	2b 40 40 00 	MOV        R1,R5
 200685c:	28 80 00 77 	ADD        $119,R5
 2006860:	08 80 00 78 	ADD        $120,R1
 2006864:	09 80 00 03 	LSL        $3,R1
 2006868:	78 80 00 2c 	BRA        @0x02006898    // 2006898 <_free_r+0x240>
 200686c:	0c 00 05 55 	CMP        $1365,R1
 2006870:	78 b8 00 1c 	BNC        @0x02006890    // 2006890 <_free_r+0x238>
 2006874:	0b 40 c0 00 	MOV        R3,R1
 2006878:	09 40 00 12 	LSR        $18,R1
 200687c:	2b 40 40 00 	MOV        R1,R5
 2006880:	28 80 00 7c 	ADD        $124,R5
 2006884:	08 80 00 7d 	ADD        $125,R1
 2006888:	09 80 00 03 	LSL        $3,R1
 200688c:	78 80 00 08 	BRA        @0x02006898    // 2006898 <_free_r+0x240>
 2006890:	0e 00 03 f8 	LDI        $1016,R1
 2006894:	2e 00 00 7e 	LDI        $126,R5
 2006898:	97 c8 92 88 	MOV        R9,R2          | ADD        R1,R2
 200689c:	8f 90 8a 78 	MOV        R2,R1          | ADD        $-8,R1
 20068a0:	94 90 8b 90 	LW         (R2),R2        | CMP        R2,R1
 20068a4:	78 a8 00 40 	BNZ        @0x020068e8    // 20068e8 <_free_r+0x290>
 20068a8:	29 c0 00 02 	ASR        $2,R5
 20068ac:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 20068b0:	78 90 00 08 	BLT        @0x020068bc    // 20068bc <_free_r+0x264>
 20068b4:	2e 00 00 00 	CLR        R5
 20068b8:	78 80 00 0c 	BRA        @0x020068c8    // 20068c8 <_free_r+0x270>
 20068bc:	1e 00 00 01 	LDI        $1,R3
 20068c0:	19 85 40 00 	LSL        R5,R3
 20068c4:	2b 40 c0 00 	MOV        R3,R5
 20068c8:	1c 86 40 04 	LW         4(R9),R3
 20068cc:	18 c5 40 00 	OR         R5,R3
 20068d0:	1c c6 40 04 	SW         R3,$4(R9)
 20068d4:	9f 88 8f 90 	MOV        R1,R3          | MOV        R2,R1
 20068d8:	78 80 00 20 	BRA        @0x020068fc    // 20068fc <_free_r+0x2a4>
 20068dc:	14 84 80 08 	LW         8(R2),R2
 20068e0:	0c 04 80 00 	CMP        R2,R1
 20068e4:	78 88 00 10 	BZ         @0x020068f8    // 20068f8 <_free_r+0x2a0>
 20068e8:	2c 84 80 04 	LW         4(R2),R5
 20068ec:	a9 7c 9b a8 	AND        $-4,R5         | CMP        R5,R3
 20068f0:	78 9b ff e8 	BC         @0x020068dc    // 20068dc <_free_r+0x284>
 20068f4:	0b 40 80 00 	MOV        R2,R1
 20068f8:	1c 84 40 0c 	LW         12(R1),R3
 20068fc:	1c c5 00 0c 	SW         R3,$12(R4)
 2006900:	0c c5 00 08 	SW         R1,$8(R4)
 2006904:	24 c4 c0 08 	SW         R4,$8(R3)
 2006908:	24 c4 40 0c 	SW         R4,$12(R1)
 200690c:	78 83 fe 08 	BRA        @0x02006718    // 2006718 <_free_r+0xc0>
 2006910:	18 85 40 00 	ADD        R5,R3
 2006914:	0c 85 80 08 	LW         8(R6),R1
 2006918:	12 03 00 40 	LDI        0x0200ec7c,R2  // 200ec7c <__malloc_av_+0x8>
 200691c:	12 40 ec 7c 
 2006920:	0c 04 80 00 	CMP        R2,R1
 2006924:	78 a8 00 80 	BNZ        @0x020069a8    // 20069a8 <_free_r+0x350>
 2006928:	78 83 fe 34 	BRA        @0x02006760    // 2006760 <_free_r+0x108>
 200692c:	8f b0 8a a8 	MOV        R6,R1          | ADD        R5,R1
 2006930:	0c 84 40 04 	LW         4(R1),R1
 2006934:	08 40 00 01 	AND        $1,R1
 2006938:	78 a8 00 40 	BNZ        @0x0200697c    // 200697c <_free_r+0x324>
 200693c:	78 83 ff d0 	BRA        @0x02006910    // 2006910 <_free_r+0x2b8>
 2006940:	28 84 c0 00 	ADD        R3,R5
 2006944:	14 85 80 08 	LW         8(R6),R2
 2006948:	0c 85 80 0c 	LW         12(R6),R1
 200694c:	0c c4 80 0c 	SW         R1,$12(R2)
 2006950:	14 c4 40 08 	SW         R2,$8(R1)
 2006954:	0b 41 40 00 	MOV        R5,R1
 2006958:	08 c0 00 01 	OR         $1,R1
 200695c:	0c c5 00 04 	SW         R1,$4(R4)
 2006960:	a2 a8 ad a0 	ADD        R5,R4          | SW         R5,(R4)
 2006964:	78 83 fd b0 	BRA        @0x02006718    // 2006718 <_free_r+0xc0>
 2006968:	8f b0 8a a8 	MOV        R6,R1          | ADD        R5,R1
 200696c:	0c 84 40 04 	LW         4(R1),R1
 2006970:	08 40 00 01 	AND        $1,R1
 2006974:	78 8b ff c8 	BZ         @0x02006940    // 2006940 <_free_r+0x2e8>
 2006978:	78 80 00 18 	BRA        @0x02006994    // 2006994 <_free_r+0x33c>
 200697c:	0b 40 c0 00 	MOV        R3,R1
 2006980:	08 c0 00 01 	OR         $1,R1
 2006984:	0c c5 00 04 	SW         R1,$4(R4)
 2006988:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 200698c:	1c c4 40 00 	SW         R3,(R1)
 2006990:	78 83 fd f0 	BRA        @0x02006784    // 2006784 <_free_r+0x12c>
 2006994:	0b 40 c0 00 	MOV        R3,R1
 2006998:	08 c0 00 01 	OR         $1,R1
 200699c:	0c c5 00 04 	SW         R1,$4(R4)
 20069a0:	1c c5 80 00 	SW         R3,(R6)
 20069a4:	78 83 fd 70 	BRA        @0x02006718    // 2006718 <_free_r+0xc0>
 20069a8:	14 85 80 0c 	LW         12(R6),R2
 20069ac:	14 c4 40 0c 	SW         R2,$12(R1)
 20069b0:	0c c4 80 08 	SW         R1,$8(R2)
 20069b4:	0b 40 c0 00 	MOV        R3,R1
 20069b8:	08 c0 00 01 	OR         $1,R1
 20069bc:	0c c5 00 04 	SW         R1,$4(R4)
 20069c0:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 20069c4:	1c c4 40 00 	SW         R3,(R1)
 20069c8:	78 83 fd b8 	BRA        @0x02006784    // 2006784 <_free_r+0x12c>
 20069cc:	7b 40 00 00 	RTN
 20069d0:	78 83 fc 90 	BRA        @0x02006664    // 2006664 <_free_r+0xc>

020069d4 <__sfvwrite_r>:
 20069d4:	24 84 c0 08 	LW         8(R3),R4
 20069d8:	24 00 00 00 	CMP        $0,R4
 20069dc:	78 a8 00 0c 	BNZ        @0x020069ec    // 20069ec <__sfvwrite_r+0x18>
 20069e0:	78 80 04 78 	BRA        @0x02006e5c    // 2006e5c <__sfvwrite_r+0x488>
 20069e4:	0e 00 00 00 	CLR        R1
 20069e8:	78 80 04 58 	BRA        @0x02006e44    // 2006e44 <__sfvwrite_r+0x470>
 20069ec:	e8 28 85 04 	SUB        $40,SP         | SW         R0,$4(SP)
 20069f0:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 20069f4:	bd 10 c5 14 	SW         R7,$16(SP)     | SW         R8,$20(SP)
 20069f8:	cd 18 d5 1c 	SW         R9,$24(SP)     | SW         R10,$28(SP)
 20069fc:	dd 20 e5 24 	SW         R11,$32(SP)    | SW         R12,$36(SP)
 2006a00:	bf 98 af 90 	MOV        R3,R7          | MOV        R2,R5
 2006a04:	0c c7 40 00 	SW         R1,(SP)
 2006a08:	05 04 80 0c 	LH         12(R2),R0
 2006a0c:	5b 40 00 00 	MOV        R0,R11
 2006a10:	58 40 ff ff 	AND        $65535,R11
 2006a14:	8f d8 89 08 	MOV        R11,R1         | AND        $8,R1
 2006a18:	78 88 00 0c 	BZ         @0x02006a28    // 2006a28 <__sfvwrite_r+0x54>
 2006a1c:	0c 84 80 10 	LW         16(R2),R1
 2006a20:	0c 00 00 00 	CMP        $0,R1
 2006a24:	78 a8 00 20 	BNZ        @0x02006a48    // 2006a48 <__sfvwrite_r+0x74>
 2006a28:	97 a8 8c 00 	MOV        R5,R2          | LW         (SP),R1
 2006a2c:	87 fa fc f8 	JSR        0x02003c64     // 2003c64 <__swsetup_r>
 2006a30:	02 00 3c 64 
 2006a34:	0c 00 00 00 	CMP        $0,R1
 2006a38:	78 a8 04 04 	BNZ        @0x02006e40    // 2006e40 <__sfvwrite_r+0x46c>
 2006a3c:	05 05 40 0c 	LH         12(R5),R0
 2006a40:	5b 40 00 00 	MOV        R0,R11
 2006a44:	58 40 ff ff 	AND        $65535,R11
 2006a48:	b4 b8 d7 d8 	LW         (R7),R6        | MOV        R11,R10
 2006a4c:	50 40 00 02 	AND        $2,R10
 2006a50:	78 88 00 64 	BZ         @0x02006ab8    // 2006ab8 <__sfvwrite_r+0xe4>
 2006a54:	ce 00 c6 00 	CLR        R9             | CLR        R8
 2006a58:	52 01 ff fe 	LDI        0x7ffffc00,R10 // 7ffffc00 <_top_of_stack+0x7cfffc00>
 2006a5c:	52 40 fc 00 
 2006a60:	78 80 00 0c 	BRA        @0x02006a70    // 2006a70 <__sfvwrite_r+0x9c>
 2006a64:	4c 85 80 00 	LW         (R6),R9
 2006a68:	44 85 80 04 	LW         4(R6),R8
 2006a6c:	30 80 00 08 	ADD        $8,R6
 2006a70:	44 00 00 00 	CMP        $0,R8
 2006a74:	78 8b ff ec 	BZ         @0x02006a64    // 2006a64 <__sfvwrite_r+0x90>
 2006a78:	a7 c0 d3 a0 	MOV        R8,R4          | CMP        R4,R10
 2006a7c:	23 5a 80 00 	MOV.C      R10,R4
 2006a80:	1b 42 40 00 	MOV        R9,R3
 2006a84:	14 85 40 1c 	LW         28(R5),R2
 2006a88:	0c 87 40 00 	LW         (SP),R1
 2006a8c:	03 43 c0 01 	IJSR       #36(R5)
 2006a90:	7c 85 40 24 
 2006a94:	0c 00 00 01 	CMP        $1,R1
 2006a98:	78 90 03 90 	BLT        @0x02006e2c    // 2006e2c <__sfvwrite_r+0x458>
 2006a9c:	ca 88 c0 88 	ADD        R1,R9          | SUB        R1,R8
 2006aa0:	14 85 c0 08 	LW         8(R7),R2
 2006aa4:	10 04 40 00 	SUB        R1,R2
 2006aa8:	14 c5 c0 08 	SW         R2,$8(R7)
 2006aac:	14 00 00 00 	CMP        $0,R2
 2006ab0:	78 ab ff bc 	BNZ        @0x02006a70    // 2006a70 <__sfvwrite_r+0x9c>
 2006ab4:	78 83 ff 2c 	BRA        @0x020069e4    // 20069e4 <__sfvwrite_r+0x10>
 2006ab8:	58 40 00 01 	AND        $1,R11
 2006abc:	78 a8 02 30 	BNZ        @0x02006cf0    // 2006cf0 <__sfvwrite_r+0x31c>
 2006ac0:	53 42 c0 00 	MOV        R11,R10
 2006ac4:	78 80 00 0c 	BRA        @0x02006ad4    // 2006ad4 <__sfvwrite_r+0x100>
 2006ac8:	5c 85 80 00 	LW         (R6),R11
 2006acc:	54 85 80 04 	LW         4(R6),R10
 2006ad0:	30 80 00 08 	ADD        $8,R6
 2006ad4:	54 00 00 00 	CMP        $0,R10
 2006ad8:	78 8b ff ec 	BZ         @0x02006ac8    // 2006ac8 <__sfvwrite_r+0xf4>
 2006adc:	4c 85 40 08 	LW         8(R5),R9
 2006ae0:	00 40 ff ff 	AND        $65535,R0
 2006ae4:	0b 40 00 00 	MOV        R0,R1
 2006ae8:	08 40 02 00 	AND        $512,R1
 2006aec:	78 88 01 24 	BZ         @0x02006c14    // 2006c14 <__sfvwrite_r+0x240>
 2006af0:	e7 c8 d3 c8 	MOV        R9,R12         | CMP        R9,R10
 2006af4:	78 98 00 f0 	BC         @0x02006be8    // 2006be8 <__sfvwrite_r+0x214>
 2006af8:	0b 40 00 00 	MOV        R0,R1
 2006afc:	08 40 04 80 	AND        $1152,R1
 2006b00:	78 a8 00 08 	BNZ        @0x02006b0c    // 2006b0c <__sfvwrite_r+0x138>
 2006b04:	8c a8 c7 d0 	LW         (R5),R1        | MOV        R10,R8
 2006b08:	78 80 00 e4 	BRA        @0x02006bf0    // 2006bf0 <__sfvwrite_r+0x21c>
 2006b0c:	14 85 40 10 	LW         16(R5),R2
 2006b10:	e4 a8 e0 90 	LW         (R5),R12       | SUB        R2,R12
 2006b14:	1c 85 40 14 	LW         20(R5),R3
 2006b18:	8f 98 8a 98 	MOV        R3,R1          | ADD        R3,R1
 2006b1c:	8a 98 c7 88 	ADD        R3,R1          | MOV        R1,R8
 2006b20:	41 40 00 1f 	LSR        $31,R8
 2006b24:	40 84 40 00 	ADD        R1,R8
 2006b28:	41 c0 00 01 	ASR        $1,R8
 2006b2c:	8f e0 8a 01 	MOV        R12,R1         | ADD        $1,R1
 2006b30:	8a d0 9f c0 	ADD        R10,R1         | MOV        R8,R3
 2006b34:	44 04 40 00 	CMP        R1,R8
 2006b38:	43 58 40 00 	MOV.C      R1,R8
 2006b3c:	1b 5a 00 00 	MOV.C      R8,R3
 2006b40:	00 40 04 00 	AND        $1024,R0
 2006b44:	78 88 00 48 	BZ         @0x02006b90    // 2006b90 <__sfvwrite_r+0x1bc>
 2006b48:	97 98 8c 00 	MOV        R3,R2          | LW         (SP),R1
 2006b4c:	87 fa fc f8 	JSR        0x02000a68     // 2000a68 <_malloc_r>
 2006b50:	02 00 0a 68 
 2006b54:	cf 88 8b 00 	MOV        R1,R9          | CMP        $0,R1
 2006b58:	78 a8 00 10 	BNZ        @0x02006b6c    // 2006b6c <__sfvwrite_r+0x198>
 2006b5c:	96 0c 8c 00 	LDI        $12,R2         | LW         (SP),R1
 2006b60:	14 c4 40 00 	SW         R2,(R1)
 2006b64:	0d 05 40 0c 	LH         12(R5),R1
 2006b68:	78 80 02 c4 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006b6c:	1b 43 00 00 	MOV        R12,R3
 2006b70:	14 85 40 10 	LW         16(R5),R2
 2006b74:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 2006b78:	02 00 14 20 
 2006b7c:	05 05 40 0c 	LH         12(R5),R0
 2006b80:	00 40 fb 7f 	AND        $64383,R0
 2006b84:	00 c0 00 80 	OR         $128,R0
 2006b88:	05 45 40 0c 	SH         R0,$12(R5)
 2006b8c:	78 80 00 38 	BRA        @0x02006bc8    // 2006bc8 <__sfvwrite_r+0x1f4>
 2006b90:	0c 87 40 00 	LW         (SP),R1
 2006b94:	87 fa fc f8 	JSR        0x02009420     // 2009420 <_realloc_r>
 2006b98:	02 00 94 20 
 2006b9c:	cf 88 8b 00 	MOV        R1,R9          | CMP        $0,R1
 2006ba0:	78 a8 00 24 	BNZ        @0x02006bc8    // 2006bc8 <__sfvwrite_r+0x1f4>
 2006ba4:	14 85 40 10 	LW         16(R5),R2
 2006ba8:	0c 87 40 00 	LW         (SP),R1
 2006bac:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 2006bb0:	02 00 66 58 
 2006bb4:	0d 05 40 0c 	LH         12(R5),R1
 2006bb8:	08 40 ff 7f 	AND        $65407,R1
 2006bbc:	96 0c 9c 00 	LDI        $12,R2         | LW         (SP),R3
 2006bc0:	14 c4 c0 00 	SW         R2,(R3)
 2006bc4:	78 80 02 68 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006bc8:	4c c5 40 10 	SW         R9,$16(R5)
 2006bcc:	8f c8 8a e0 	MOV        R9,R1          | ADD        R12,R1
 2006bd0:	0c c5 40 00 	SW         R1,(R5)
 2006bd4:	44 c5 40 14 	SW         R8,$20(R5)
 2006bd8:	cf d0 c0 e0 	MOV        R10,R9         | SUB        R12,R8
 2006bdc:	44 c5 40 08 	SW         R8,$8(R5)
 2006be0:	c7 d0 e7 d0 	MOV        R10,R8         | MOV        R10,R12
 2006be4:	78 80 00 08 	BRA        @0x02006bf0    // 2006bf0 <__sfvwrite_r+0x21c>
 2006be8:	cf d0 c7 d0 	MOV        R10,R9         | MOV        R10,R8
 2006bec:	8c a8 e7 d0 	LW         (R5),R1        | MOV        R10,R12
 2006bf0:	9f e0 97 d8 	MOV        R12,R3         | MOV        R11,R2
 2006bf4:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 2006bf8:	02 00 75 a4 
 2006bfc:	0c 85 40 08 	LW         8(R5),R1
 2006c00:	08 06 40 00 	SUB        R9,R1
 2006c04:	0c c5 40 08 	SW         R1,$8(R5)
 2006c08:	8c a8 8a e0 	LW         (R5),R1        | ADD        R12,R1
 2006c0c:	0c c5 40 00 	SW         R1,(R5)
 2006c10:	78 80 00 ac 	BRA        @0x02006cc0    // 2006cc0 <__sfvwrite_r+0x2ec>
 2006c14:	0c 85 40 00 	LW         (R5),R1
 2006c18:	04 85 40 10 	LW         16(R5),R0
 2006c1c:	04 04 40 00 	CMP        R1,R0
 2006c20:	78 98 00 0c 	BC         @0x02006c30    // 2006c30 <__sfvwrite_r+0x25c>
 2006c24:	04 85 40 14 	LW         20(R5),R0
 2006c28:	54 04 00 00 	CMP        R0,R10
 2006c2c:	78 b8 00 54 	BNC        @0x02006c84    // 2006c84 <__sfvwrite_r+0x2b0>
 2006c30:	54 06 40 00 	CMP        R9,R10
 2006c34:	4b 5a 80 00 	MOV.C      R10,R9
 2006c38:	9f c8 97 d8 	MOV        R9,R3          | MOV        R11,R2
 2006c3c:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 2006c40:	02 00 75 a4 
 2006c44:	0c 85 40 08 	LW         8(R5),R1
 2006c48:	08 06 40 00 	SUB        R9,R1
 2006c4c:	0c c5 40 08 	SW         R1,$8(R5)
 2006c50:	94 a8 92 c8 	LW         (R5),R2        | ADD        R9,R2
 2006c54:	95 a8 c7 c8 	SW         R2,(R5)        | MOV        R9,R8
 2006c58:	0c 00 00 00 	CMP        $0,R1
 2006c5c:	78 a8 00 60 	BNZ        @0x02006cc0    // 2006cc0 <__sfvwrite_r+0x2ec>
 2006c60:	97 a8 8c 00 	MOV        R5,R2          | LW         (SP),R1
 2006c64:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 2006c68:	02 00 57 2c 
 2006c6c:	0c 00 00 00 	CMP        $0,R1
 2006c70:	78 a8 00 08 	BNZ        @0x02006c7c    // 2006c7c <__sfvwrite_r+0x2a8>
 2006c74:	43 42 40 00 	MOV        R9,R8
 2006c78:	78 80 00 44 	BRA        @0x02006cc0    // 2006cc0 <__sfvwrite_r+0x2ec>
 2006c7c:	0d 05 40 0c 	LH         12(R5),R1
 2006c80:	78 80 01 ac 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006c84:	22 03 ff fe 	BREV       $-2,R4
 2006c88:	54 05 00 00 	CMP        R4,R10
 2006c8c:	23 5a 80 00 	MOV.C      R10,R4
 2006c90:	23 c4 00 00 	DIVS       R0,R4
 2006c94:	23 04 00 00 	MPY        R0,R4
 2006c98:	1b 42 c0 00 	MOV        R11,R3
 2006c9c:	14 85 40 1c 	LW         28(R5),R2
 2006ca0:	0c 87 40 00 	LW         (SP),R1
 2006ca4:	03 43 c0 01 	IJSR       #36(R5)
 2006ca8:	7c 85 40 24 
 2006cac:	0c 00 00 01 	CMP        $1,R1
 2006cb0:	78 b0 00 08 	BGE        @0x02006cbc    // 2006cbc <__sfvwrite_r+0x2e8>
 2006cb4:	0d 05 40 0c 	LH         12(R5),R1
 2006cb8:	78 80 01 74 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006cbc:	43 40 40 00 	MOV        R1,R8
 2006cc0:	da c0 d0 c0 	ADD        R8,R11         | SUB        R8,R10
 2006cc4:	0c 85 c0 08 	LW         8(R7),R1
 2006cc8:	08 06 00 00 	SUB        R8,R1
 2006ccc:	0c c5 c0 08 	SW         R1,$8(R7)
 2006cd0:	78 8b fd 10 	BZ         @0x020069e4    // 20069e4 <__sfvwrite_r+0x10>
 2006cd4:	05 05 40 0c 	LH         12(R5),R0
 2006cd8:	78 83 fd f8 	BRA        @0x02006ad4    // 2006ad4 <__sfvwrite_r+0x100>
 2006cdc:	5c 85 80 00 	LW         (R6),R11
 2006ce0:	4c 85 80 04 	LW         4(R6),R9
 2006ce4:	b2 08 cb 00 	ADD        $8,R6          | CMP        $0,R9
 2006ce8:	78 8b ff f0 	BZ         @0x02006cdc    // 2006cdc <__sfvwrite_r+0x308>
 2006cec:	78 80 00 18 	BRA        @0x02006d08    // 2006d08 <__sfvwrite_r+0x334>
 2006cf0:	8f d0 df d0 	MOV        R10,R1         | MOV        R10,R11
 2006cf4:	4b 42 80 00 	MOV        R10,R9
 2006cf8:	4c 00 00 00 	CMP        $0,R9
 2006cfc:	78 8b ff dc 	BZ         @0x02006cdc    // 2006cdc <__sfvwrite_r+0x308>
 2006d00:	0c 00 00 00 	CMP        $0,R1
 2006d04:	78 a8 00 28 	BNZ        @0x02006d30    // 2006d30 <__sfvwrite_r+0x35c>
 2006d08:	9f c8 96 0a 	MOV        R9,R3          | LDI        $10,R2
 2006d0c:	0b 42 c0 00 	MOV        R11,R1
 2006d10:	87 fa fc f8 	JSR        0x02007420     // 2007420 <memchr>
 2006d14:	02 00 74 20 
 2006d18:	0c 00 00 00 	CMP        $0,R1
 2006d1c:	78 88 00 0c 	BZ         @0x02006d2c    // 2006d2c <__sfvwrite_r+0x358>
 2006d20:	8a 01 d7 88 	ADD        $1,R1          | MOV        R1,R10
 2006d24:	50 06 c0 00 	SUB        R11,R10
 2006d28:	78 80 00 04 	BRA        @0x02006d30    // 2006d30 <__sfvwrite_r+0x35c>
 2006d2c:	d7 c8 d2 01 	MOV        R9,R10         | ADD        $1,R10
 2006d30:	9f d0 cb 98 	MOV        R10,R3         | CMP        R3,R9
 2006d34:	1b 5a 40 00 	MOV.C      R9,R3
 2006d38:	43 40 c0 00 	MOV        R3,R8
 2006d3c:	24 85 40 14 	LW         20(R5),R4
 2006d40:	04 85 40 08 	LW         8(R5),R0
 2006d44:	e7 a0 e2 80 	MOV        R4,R12         | ADD        R0,R12
 2006d48:	0c 85 40 00 	LW         (R5),R1
 2006d4c:	04 85 40 10 	LW         16(R5),R0
 2006d50:	83 88 86 00 	CMP        R1,R0          | CLR        R0
 2006d54:	02 58 00 01 	LDILO.C    $1,R0
 2006d58:	e3 98 96 00 	CMP        R3,R12         | CLR        R2
 2006d5c:	12 50 00 01 	LDILO.LT   $1,R2
 2006d60:	00 44 80 00 	AND        R2,R0
 2006d64:	78 88 00 30 	BZ         @0x02006d98    // 2006d98 <__sfvwrite_r+0x3c4>
 2006d68:	9f e0 97 d8 	MOV        R12,R3         | MOV        R11,R2
 2006d6c:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 2006d70:	02 00 75 a4 
 2006d74:	84 a8 82 e0 	LW         (R5),R0        | ADD        R12,R0
 2006d78:	85 a8 97 a8 	SW         R0,(R5)        | MOV        R5,R2
 2006d7c:	0c 87 40 00 	LW         (SP),R1
 2006d80:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 2006d84:	02 00 57 2c 
 2006d88:	0c 00 00 00 	CMP        $0,R1
 2006d8c:	78 88 00 58 	BZ         @0x02006de8    // 2006de8 <__sfvwrite_r+0x414>
 2006d90:	0d 05 40 0c 	LH         12(R5),R1
 2006d94:	78 80 00 98 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006d98:	1c 05 00 00 	CMP        R4,R3
 2006d9c:	78 90 00 24 	BLT        @0x02006dc4    // 2006dc4 <__sfvwrite_r+0x3f0>
 2006da0:	1b 42 c0 00 	MOV        R11,R3
 2006da4:	14 85 40 1c 	LW         28(R5),R2
 2006da8:	0c 87 40 00 	LW         (SP),R1
 2006dac:	03 43 c0 01 	IJSR       #36(R5)
 2006db0:	7c 85 40 24 
 2006db4:	c7 88 8b 01 	MOV        R1,R8          | CMP        $1,R1
 2006db8:	78 b0 00 30 	BGE        @0x02006dec    // 2006dec <__sfvwrite_r+0x418>
 2006dbc:	0d 05 40 0c 	LH         12(R5),R1
 2006dc0:	78 80 00 6c 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006dc4:	13 42 c0 00 	MOV        R11,R2
 2006dc8:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 2006dcc:	02 00 75 a4 
 2006dd0:	0c 85 40 08 	LW         8(R5),R1
 2006dd4:	08 06 00 00 	SUB        R8,R1
 2006dd8:	0c c5 40 08 	SW         R1,$8(R5)
 2006ddc:	8c a8 8a c0 	LW         (R5),R1        | ADD        R8,R1
 2006de0:	0c c5 40 00 	SW         R1,(R5)
 2006de4:	78 80 00 04 	BRA        @0x02006dec    // 2006dec <__sfvwrite_r+0x418>
 2006de8:	43 43 00 00 	MOV        R12,R8
 2006dec:	50 06 00 00 	SUB        R8,R10
 2006df0:	78 a8 00 1c 	BNZ        @0x02006e10    // 2006e10 <__sfvwrite_r+0x43c>
 2006df4:	97 a8 8c 00 	MOV        R5,R2          | LW         (SP),R1
 2006df8:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 2006dfc:	02 00 57 2c 
 2006e00:	0c 00 00 00 	CMP        $0,R1
 2006e04:	78 88 00 0c 	BZ         @0x02006e14    // 2006e14 <__sfvwrite_r+0x440>
 2006e08:	0d 05 40 0c 	LH         12(R5),R1
 2006e0c:	78 80 00 20 	BRA        @0x02006e30    // 2006e30 <__sfvwrite_r+0x45c>
 2006e10:	0e 00 00 01 	LDI        $1,R1
 2006e14:	da c0 c8 c0 	ADD        R8,R11         | SUB        R8,R9
 2006e18:	14 85 c0 08 	LW         8(R7),R2
 2006e1c:	10 06 00 00 	SUB        R8,R2
 2006e20:	14 c5 c0 08 	SW         R2,$8(R7)
 2006e24:	78 ab fe d0 	BNZ        @0x02006cf8    // 2006cf8 <__sfvwrite_r+0x324>
 2006e28:	78 83 fb b8 	BRA        @0x020069e4    // 20069e4 <__sfvwrite_r+0x10>
 2006e2c:	0d 05 40 0c 	LH         12(R5),R1
 2006e30:	08 c0 00 40 	OR         $64,R1
 2006e34:	0d 45 40 0c 	SH         R1,$12(R5)
 2006e38:	0e 7f ff ff 	LDI        $-1,R1
 2006e3c:	78 80 00 04 	BRA        @0x02006e44    // 2006e44 <__sfvwrite_r+0x470>
 2006e40:	0e 7f ff ff 	LDI        $-1,R1
 2006e44:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 2006e48:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 2006e4c:	c4 14 cc 18 	LW         20(SP),R8      | LW         24(SP),R9
 2006e50:	d4 1c dc 20 	LW         28(SP),R10     | LW         32(SP),R11
 2006e54:	e4 24 ea 28 	LW         36(SP),R12     | ADD        $40,SP
 2006e58:	7b 40 00 00 	RTN
 2006e5c:	8e 00 ff 80 	CLR        R1             | RTN

02006e60 <_fwalk>:
 2006e60:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 2006e64:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006e68:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2006e6c:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 2006e70:	38 80 02 e0 	ADD        $736,R7
 2006e74:	78 88 00 58 	BZ         @0x02006ed0    // 2006ed0 <_fwalk+0x70>
 2006e78:	c7 90 ce 00 	MOV        R2,R8          | CLR        R9
 2006e7c:	2c 85 c0 08 	LW         8(R7),R5
 2006e80:	34 85 c0 04 	LW         4(R7),R6
 2006e84:	30 83 ff ff 	ADD        $-1,R6
 2006e88:	78 90 00 38 	BLT        @0x02006ec4    // 2006ec4 <_fwalk+0x64>
 2006e8c:	0d 05 40 0c 	LH         12(R5),R1
 2006e90:	0c 00 00 02 	CMP        $2,R1
 2006e94:	78 98 00 20 	BC         @0x02006eb8    // 2006eb8 <_fwalk+0x58>
 2006e98:	0d 05 40 0e 	LH         14(R5),R1
 2006e9c:	09 80 00 10 	LSL        $16,R1
 2006ea0:	09 c0 00 10 	ASR        $16,R1
 2006ea4:	0c 03 ff ff 	CMP        $-1,R1
 2006ea8:	78 88 00 0c 	BZ         @0x02006eb8    // 2006eb8 <_fwalk+0x58>
 2006eac:	0b 41 40 00 	MOV        R5,R1
 2006eb0:	87 f9 ff c0 	JSR        R8
 2006eb4:	48 c4 40 00 	OR         R1,R9
 2006eb8:	28 80 00 6c 	ADD        $108,R5
 2006ebc:	b2 7f b3 7f 	ADD        $-1,R6         | CMP        $-1,R6
 2006ec0:	78 ab ff c8 	BNZ        @0x02006e8c    // 2006e8c <_fwalk+0x2c>
 2006ec4:	bc b8 bb 00 	LW         (R7),R7        | CMP        $0,R7
 2006ec8:	78 ab ff b0 	BNZ        @0x02006e7c    // 2006e7c <_fwalk+0x1c>
 2006ecc:	78 80 00 04 	BRA        @0x02006ed4    // 2006ed4 <_fwalk+0x74>
 2006ed0:	4b 41 c0 00 	MOV        R7,R9
 2006ed4:	8f c8 84 00 	MOV        R9,R1          | LW         (SP),R0
 2006ed8:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006edc:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006ee0:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2006ee4:	7b 40 00 00 	RTN

02006ee8 <_fwalk_reent>:
 2006ee8:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2006eec:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006ef0:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2006ef4:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2006ef8:	3b 40 40 00 	MOV        R1,R7
 2006efc:	38 80 02 e0 	ADD        $736,R7
 2006f00:	78 88 00 5c 	BZ         @0x02006f60    // 2006f60 <_fwalk_reent+0x78>
 2006f04:	cf 90 c7 88 	MOV        R2,R9          | MOV        R1,R8
 2006f08:	56 00 00 00 	CLR        R10
 2006f0c:	2c 85 c0 08 	LW         8(R7),R5
 2006f10:	34 85 c0 04 	LW         4(R7),R6
 2006f14:	30 83 ff ff 	ADD        $-1,R6
 2006f18:	78 90 00 38 	BLT        @0x02006f54    // 2006f54 <_fwalk_reent+0x6c>
 2006f1c:	0d 05 40 0c 	LH         12(R5),R1
 2006f20:	0c 00 00 02 	CMP        $2,R1
 2006f24:	78 98 00 20 	BC         @0x02006f48    // 2006f48 <_fwalk_reent+0x60>
 2006f28:	1d 05 40 0e 	LH         14(R5),R3
 2006f2c:	19 80 00 10 	LSL        $16,R3
 2006f30:	19 c0 00 10 	ASR        $16,R3
 2006f34:	1c 03 ff ff 	CMP        $-1,R3
 2006f38:	78 88 00 0c 	BZ         @0x02006f48    // 2006f48 <_fwalk_reent+0x60>
 2006f3c:	97 a8 8f c0 	MOV        R5,R2          | MOV        R8,R1
 2006f40:	87 f9 ff c8 	JSR        R9
 2006f44:	50 c4 40 00 	OR         R1,R10
 2006f48:	28 80 00 6c 	ADD        $108,R5
 2006f4c:	b2 7f b3 7f 	ADD        $-1,R6         | CMP        $-1,R6
 2006f50:	78 ab ff c8 	BNZ        @0x02006f1c    // 2006f1c <_fwalk_reent+0x34>
 2006f54:	bc b8 bb 00 	LW         (R7),R7        | CMP        $0,R7
 2006f58:	78 ab ff b0 	BNZ        @0x02006f0c    // 2006f0c <_fwalk_reent+0x24>
 2006f5c:	78 80 00 04 	BRA        @0x02006f64    // 2006f64 <_fwalk_reent+0x7c>
 2006f60:	53 41 c0 00 	MOV        R7,R10
 2006f64:	8f d0 84 00 	MOV        R10,R1         | LW         (SP),R0
 2006f68:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006f6c:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006f70:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 2006f74:	ea 1c ff 80 	ADD        $28,SP         | RTN

02006f78 <__localeconv_l>:
 2006f78:	08 80 00 f0 	ADD        $240,R1
 2006f7c:	7b 40 00 00 	RTN

02006f80 <_localeconv_r>:
 2006f80:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2006f84:	0a 40 e8 34 
 2006f88:	0c 84 40 00 	LW         (R1),R1
 2006f8c:	0c 84 40 34 	LW         52(R1),R1
 2006f90:	0c 00 00 00 	CMP        $0,R1
 2006f94:	0a 0b 00 40 	LDI.Z      0x0200f07c,R1  // 200f07c <__global_locale>
 2006f98:	0a 48 f0 7c 
 2006f9c:	08 80 00 f0 	ADD        $240,R1
 2006fa0:	7b 40 00 00 	RTN

02006fa4 <localeconv>:
 2006fa4:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2006fa8:	0a 40 e8 34 
 2006fac:	0c 84 40 00 	LW         (R1),R1
 2006fb0:	0c 84 40 34 	LW         52(R1),R1
 2006fb4:	0c 00 00 00 	CMP        $0,R1
 2006fb8:	0a 0b 00 40 	LDI.Z      0x0200f07c,R1  // 200f07c <__global_locale>
 2006fbc:	0a 48 f0 7c 
 2006fc0:	08 80 00 f0 	ADD        $240,R1
 2006fc4:	7b 40 00 00 	RTN

02006fc8 <_setlocale_r>:
 2006fc8:	1c 00 00 00 	CMP        $0,R3
 2006fcc:	78 88 00 78 	BZ         @0x02007048    // 2007048 <_setlocale_r+0x80>
 2006fd0:	78 80 00 80 	BRA        @0x02007054    // 2007054 <_setlocale_r+0x8c>
 2006fd4:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 2006fd8:	ad 04 af 98 	SW         R5,$4(SP)      | MOV        R3,R5
 2006fdc:	12 03 00 40 	LDI        0x0200e4cc,R2  // 200e4cc <blanks.4493+0x24>
 2006fe0:	12 40 e4 cc 
 2006fe4:	0b 40 c0 00 	MOV        R3,R1
 2006fe8:	87 fa fc f8 	JSR        0x02009b24     // 2009b24 <strcmp>
 2006fec:	02 00 9b 24 
 2006ff0:	0c 00 00 00 	CMP        $0,R1
 2006ff4:	78 88 00 38 	BZ         @0x02007030    // 2007030 <_setlocale_r+0x68>
 2006ff8:	12 03 00 40 	LDI        0x0200e4c8,R2  // 200e4c8 <blanks.4493+0x20>
 2006ffc:	12 40 e4 c8 
 2007000:	0b 41 40 00 	MOV        R5,R1
 2007004:	87 fa fc f8 	JSR        0x02009b24     // 2009b24 <strcmp>
 2007008:	02 00 9b 24 
 200700c:	0c 00 00 00 	CMP        $0,R1
 2007010:	78 88 00 1c 	BZ         @0x02007030    // 2007030 <_setlocale_r+0x68>
 2007014:	12 03 00 40 	LDI        0x0200e2cc,R2  // 200e2cc <__errno+0x28>
 2007018:	12 40 e2 cc 
 200701c:	0b 41 40 00 	MOV        R5,R1
 2007020:	87 fa fc f8 	JSR        0x02009b24     // 2009b24 <strcmp>
 2007024:	02 00 9b 24 
 2007028:	0c 00 00 00 	CMP        $0,R1
 200702c:	78 a8 00 0c 	BNZ        @0x0200703c    // 200703c <_setlocale_r+0x74>
 2007030:	0a 03 00 40 	LDI        0x0200e4c8,R1  // 200e4c8 <blanks.4493+0x20>
 2007034:	0a 40 e4 c8 
 2007038:	78 80 00 04 	BRA        @0x02007040    // 2007040 <_setlocale_r+0x78>
 200703c:	0e 00 00 00 	CLR        R1
 2007040:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2007044:	ea 08 ff 80 	ADD        $8,SP          | RTN
 2007048:	0a 03 00 40 	LDI        0x0200e4c8,R1  // 200e4c8 <blanks.4493+0x20>
 200704c:	0a 40 e4 c8 
 2007050:	7b 40 00 00 	RTN
 2007054:	78 83 ff 7c 	BRA        @0x02006fd4    // 2006fd4 <_setlocale_r+0xc>

02007058 <__locale_mb_cur_max>:
 2007058:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200705c:	0a 40 e8 34 
 2007060:	0c 84 40 00 	LW         (R1),R1
 2007064:	0c 84 40 34 	LW         52(R1),R1
 2007068:	0c 00 00 00 	CMP        $0,R1
 200706c:	0a 0b 00 40 	LDI.Z      0x0200f07c,R1  // 200f07c <__global_locale>
 2007070:	0a 48 f0 7c 
 2007074:	0d 84 41 28 	LB         296(R1),R1
 2007078:	7b 40 00 00 	RTN

0200707c <__locale_ctype_ptr_l>:
 200707c:	0c 84 40 ec 	LW         236(R1),R1
 2007080:	7b 40 00 00 	RTN

02007084 <__locale_ctype_ptr>:
 2007084:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 2007088:	0a 40 e8 34 
 200708c:	0c 84 40 00 	LW         (R1),R1
 2007090:	0c 84 40 34 	LW         52(R1),R1
 2007094:	0c 00 00 00 	CMP        $0,R1
 2007098:	0a 0b 00 40 	LDI.Z      0x0200f07c,R1  // 200f07c <__global_locale>
 200709c:	0a 48 f0 7c 
 20070a0:	0c 84 40 ec 	LW         236(R1),R1
 20070a4:	7b 40 00 00 	RTN

020070a8 <setlocale>:
 20070a8:	14 00 00 00 	CMP        $0,R2
 20070ac:	78 88 00 78 	BZ         @0x02007128    // 2007128 <setlocale+0x80>
 20070b0:	78 80 00 80 	BRA        @0x02007134    // 2007134 <setlocale+0x8c>
 20070b4:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 20070b8:	ad 04 af 90 	SW         R5,$4(SP)      | MOV        R2,R5
 20070bc:	12 03 00 40 	LDI        0x0200e4cc,R2  // 200e4cc <blanks.4493+0x24>
 20070c0:	12 40 e4 cc 
 20070c4:	0b 41 40 00 	MOV        R5,R1
 20070c8:	87 fa fc f8 	JSR        0x02009b24     // 2009b24 <strcmp>
 20070cc:	02 00 9b 24 
 20070d0:	0c 00 00 00 	CMP        $0,R1
 20070d4:	78 88 00 38 	BZ         @0x02007110    // 2007110 <setlocale+0x68>
 20070d8:	12 03 00 40 	LDI        0x0200e4c8,R2  // 200e4c8 <blanks.4493+0x20>
 20070dc:	12 40 e4 c8 
 20070e0:	0b 41 40 00 	MOV        R5,R1
 20070e4:	87 fa fc f8 	JSR        0x02009b24     // 2009b24 <strcmp>
 20070e8:	02 00 9b 24 
 20070ec:	0c 00 00 00 	CMP        $0,R1
 20070f0:	78 88 00 1c 	BZ         @0x02007110    // 2007110 <setlocale+0x68>
 20070f4:	12 03 00 40 	LDI        0x0200e2cc,R2  // 200e2cc <__errno+0x28>
 20070f8:	12 40 e2 cc 
 20070fc:	0b 41 40 00 	MOV        R5,R1
 2007100:	87 fa fc f8 	JSR        0x02009b24     // 2009b24 <strcmp>
 2007104:	02 00 9b 24 
 2007108:	0c 00 00 00 	CMP        $0,R1
 200710c:	78 a8 00 0c 	BNZ        @0x0200711c    // 200711c <setlocale+0x74>
 2007110:	0a 03 00 40 	LDI        0x0200e4c8,R1  // 200e4c8 <blanks.4493+0x20>
 2007114:	0a 40 e4 c8 
 2007118:	78 80 00 04 	BRA        @0x02007120    // 2007120 <setlocale+0x78>
 200711c:	0e 00 00 00 	CLR        R1
 2007120:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2007124:	ea 08 ff 80 	ADD        $8,SP          | RTN
 2007128:	0a 03 00 40 	LDI        0x0200e4c8,R1  // 200e4c8 <blanks.4493+0x20>
 200712c:	0a 40 e4 c8 
 2007130:	7b 40 00 00 	RTN
 2007134:	78 83 ff 7c 	BRA        @0x020070b4    // 20070b4 <setlocale+0xc>

02007138 <__smakebuf_r>:
 2007138:	68 00 00 80 	SUB        $128,SP
 200713c:	04 c7 40 68 	SW         R0,$104(SP)
 2007140:	2c c7 40 6c 	SW         R5,$108(SP)
 2007144:	34 c7 40 70 	SW         R6,$112(SP)
 2007148:	3c c7 40 74 	SW         R7,$116(SP)
 200714c:	44 c7 40 78 	SW         R8,$120(SP)
 2007150:	4c c7 40 7c 	SW         R9,$124(SP)
 2007154:	1d 04 80 0c 	LH         12(R2),R3
 2007158:	b7 98 b1 02 	MOV        R3,R6          | AND        $2,R6
 200715c:	78 88 00 1c 	BZ         @0x0200717c    // 200717c <__smakebuf_r+0x44>
 2007160:	0b 40 80 00 	MOV        R2,R1
 2007164:	08 80 00 43 	ADD        $67,R1
 2007168:	0c c4 80 00 	SW         R1,(R2)
 200716c:	0c c4 80 10 	SW         R1,$16(R2)
 2007170:	0e 00 00 01 	LDI        $1,R1
 2007174:	0c c4 80 14 	SW         R1,$20(R2)
 2007178:	78 80 01 28 	BRA        @0x020072a4    // 20072a4 <__smakebuf_r+0x16c>
 200717c:	c7 88 af 90 	MOV        R1,R8          | MOV        R2,R5
 2007180:	15 04 80 0e 	LH         14(R2),R2
 2007184:	11 80 00 10 	LSL        $16,R2
 2007188:	11 c0 00 10 	ASR        $16,R2
 200718c:	14 00 00 00 	CMP        $0,R2
 2007190:	78 90 00 18 	BLT        @0x020071ac    // 20071ac <__smakebuf_r+0x74>
 2007194:	1b 43 40 00 	MOV        SP,R3
 2007198:	87 fa fc f8 	JSR        0x0200c6a0     // 200c6a0 <_fstat_r>
 200719c:	02 00 c6 a0 
 20071a0:	0c 00 00 00 	CMP        $0,R1
 20071a4:	78 b0 00 18 	BGE        @0x020071c0    // 20071c0 <__smakebuf_r+0x88>
 20071a8:	1d 05 40 0c 	LH         12(R5),R3
 20071ac:	18 40 00 80 	AND        $128,R3
 20071b0:	78 88 00 30 	BZ         @0x020071e4    // 20071e4 <__smakebuf_r+0xac>
 20071b4:	be 00 ce 40 	CLR        R7             | LDI        $64,R9
 20071b8:	b6 00 97 c8 	CLR        R6             | MOV        R9,R2
 20071bc:	78 80 00 30 	BRA        @0x020071f0    // 20071f0 <__smakebuf_r+0xb8>
 20071c0:	0c 87 40 04 	LW         4(SP),R1
 20071c4:	08 40 f0 00 	AND        $61440,R1
 20071c8:	0c 00 20 00 	CMP        $8192,R1
 20071cc:	32 08 00 00 	LDI.Z      0x00000001,R6  // 1 <_rom+0x1>
 20071d0:	32 48 00 01 
 20071d4:	3e 00 08 00 	LDI        $2048,R7
 20071d8:	4e 00 04 00 	LDI        $1024,R9
 20071dc:	13 42 40 00 	MOV        R9,R2
 20071e0:	78 80 00 0c 	BRA        @0x020071f0    // 20071f0 <__smakebuf_r+0xb8>
 20071e4:	3b 40 c0 00 	MOV        R3,R7
 20071e8:	4e 00 04 00 	LDI        $1024,R9
 20071ec:	b7 98 97 c8 	MOV        R3,R6          | MOV        R9,R2
 20071f0:	0b 42 00 00 	MOV        R8,R1
 20071f4:	87 fa fc f8 	JSR        0x02000a68     // 2000a68 <_malloc_r>
 20071f8:	02 00 0a 68 
 20071fc:	0c 00 00 00 	CMP        $0,R1
 2007200:	78 a8 00 38 	BNZ        @0x0200723c    // 200723c <__smakebuf_r+0x104>
 2007204:	0d 05 40 0c 	LH         12(R5),R1
 2007208:	13 40 40 00 	MOV        R1,R2
 200720c:	10 40 02 00 	AND        $512,R2
 2007210:	78 a8 00 90 	BNZ        @0x020072a4    // 20072a4 <__smakebuf_r+0x16c>
 2007214:	08 43 ff fc 	AND        $-4,R1
 2007218:	08 c0 00 02 	OR         $2,R1
 200721c:	0d 45 40 0c 	SH         R1,$12(R5)
 2007220:	0b 41 40 00 	MOV        R5,R1
 2007224:	08 80 00 43 	ADD        $67,R1
 2007228:	0c c5 40 00 	SW         R1,(R5)
 200722c:	0c c5 40 10 	SW         R1,$16(R5)
 2007230:	16 00 00 01 	LDI        $1,R2
 2007234:	14 c5 40 14 	SW         R2,$20(R5)
 2007238:	78 80 00 68 	BRA        @0x020072a4    // 20072a4 <__smakebuf_r+0x16c>
 200723c:	12 02 00 40 	LDI        0x02005fb4,R2  // 2005fb4 <_cleanup_r>
 2007240:	12 40 5f b4 
 2007244:	14 c6 00 3c 	SW         R2,$60(R8)
 2007248:	15 05 40 0c 	LH         12(R5),R2
 200724c:	10 c0 00 80 	OR         $128,R2
 2007250:	15 45 40 0c 	SH         R2,$12(R5)
 2007254:	0c c5 40 00 	SW         R1,(R5)
 2007258:	0c c5 40 10 	SW         R1,$16(R5)
 200725c:	4c c5 40 14 	SW         R9,$20(R5)
 2007260:	34 00 00 00 	CMP        $0,R6
 2007264:	78 88 00 34 	BZ         @0x0200729c    // 200729c <__smakebuf_r+0x164>
 2007268:	15 05 40 0e 	LH         14(R5),R2
 200726c:	11 80 00 10 	LSL        $16,R2
 2007270:	11 c0 00 10 	ASR        $16,R2
 2007274:	0b 42 00 00 	MOV        R8,R1
 2007278:	87 fa fc f8 	JSR        0x0200c6cc     // 200c6cc <_isatty_r>
 200727c:	02 00 c6 cc 
 2007280:	0c 00 00 00 	CMP        $0,R1
 2007284:	78 a8 00 08 	BNZ        @0x02007290    // 2007290 <__smakebuf_r+0x158>
 2007288:	15 05 40 0c 	LH         12(R5),R2
 200728c:	78 80 00 0c 	BRA        @0x0200729c    // 200729c <__smakebuf_r+0x164>
 2007290:	15 05 40 0c 	LH         12(R5),R2
 2007294:	10 40 ff fc 	AND        $65532,R2
 2007298:	10 c0 00 01 	OR         $1,R2
 200729c:	38 c4 80 00 	OR         R2,R7
 20072a0:	3d 45 40 0c 	SH         R7,$12(R5)
 20072a4:	04 87 40 68 	LW         104(SP),R0
 20072a8:	2c 87 40 6c 	LW         108(SP),R5
 20072ac:	34 87 40 70 	LW         112(SP),R6
 20072b0:	3c 87 40 74 	LW         116(SP),R7
 20072b4:	44 87 40 78 	LW         120(SP),R8
 20072b8:	4c 87 40 7c 	LW         124(SP),R9
 20072bc:	68 80 00 80 	ADD        $128,SP
 20072c0:	7b 40 00 00 	RTN

020072c4 <__swhatbuf_r>:
 20072c4:	68 00 00 78 	SUB        $120,SP
 20072c8:	04 c7 40 68 	SW         R0,$104(SP)
 20072cc:	2c c7 40 6c 	SW         R5,$108(SP)
 20072d0:	34 c7 40 70 	SW         R6,$112(SP)
 20072d4:	3c c7 40 74 	SW         R7,$116(SP)
 20072d8:	af 90 b7 98 	MOV        R2,R5          | MOV        R3,R6
 20072dc:	3b 41 00 00 	MOV        R4,R7
 20072e0:	15 04 80 0e 	LH         14(R2),R2
 20072e4:	11 80 00 10 	LSL        $16,R2
 20072e8:	11 c0 00 10 	ASR        $16,R2
 20072ec:	14 00 00 00 	CMP        $0,R2
 20072f0:	78 b0 00 14 	BGE        @0x02007308    // 2007308 <__swhatbuf_r+0x44>
 20072f4:	8e 00 8d b8 	CLR        R1             | SW         R1,(R7)
 20072f8:	0d 05 40 0c 	LH         12(R5),R1
 20072fc:	08 40 00 80 	AND        $128,R1
 2007300:	78 a8 00 1c 	BNZ        @0x02007320    // 2007320 <__swhatbuf_r+0x5c>
 2007304:	78 80 00 24 	BRA        @0x0200732c    // 200732c <__swhatbuf_r+0x68>
 2007308:	1b 43 40 00 	MOV        SP,R3
 200730c:	87 fa fc f8 	JSR        0x0200c6a0     // 200c6a0 <_fstat_r>
 2007310:	02 00 c6 a0 
 2007314:	0c 00 00 00 	CMP        $0,R1
 2007318:	78 b0 00 1c 	BGE        @0x02007338    // 2007338 <__swhatbuf_r+0x74>
 200731c:	78 83 ff d4 	BRA        @0x020072f4    // 20072f4 <__swhatbuf_r+0x30>
 2007320:	96 40 95 b0 	LDI        $64,R2         | SW         R2,(R6)
 2007324:	0e 00 00 00 	CLR        R1
 2007328:	78 80 00 30 	BRA        @0x0200735c    // 200735c <__swhatbuf_r+0x98>
 200732c:	16 00 04 00 	LDI        $1024,R2
 2007330:	14 c5 80 00 	SW         R2,(R6)
 2007334:	78 80 00 24 	BRA        @0x0200735c    // 200735c <__swhatbuf_r+0x98>
 2007338:	0c 87 40 04 	LW         4(SP),R1
 200733c:	08 40 f0 00 	AND        $61440,R1
 2007340:	0c 00 20 00 	CMP        $8192,R1
 2007344:	0e 00 00 00 	CLR        R1
 2007348:	0a 48 00 01 	LDILO.Z    $1,R1
 200734c:	0c c5 c0 00 	SW         R1,(R7)
 2007350:	0e 00 04 00 	LDI        $1024,R1
 2007354:	0c c5 80 00 	SW         R1,(R6)
 2007358:	0e 00 08 00 	LDI        $2048,R1
 200735c:	04 87 40 68 	LW         104(SP),R0
 2007360:	2c 87 40 6c 	LW         108(SP),R5
 2007364:	34 87 40 70 	LW         112(SP),R6
 2007368:	3c 87 40 74 	LW         116(SP),R7
 200736c:	68 80 00 78 	ADD        $120,SP
 2007370:	7b 40 00 00 	RTN

02007374 <_mbtowc_r>:
 2007374:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2007378:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200737c:	32 03 00 40 	LDI        0x0200e834,R6  // 200e834 <_impure_ptr>
 2007380:	32 40 e8 34 
 2007384:	34 85 80 00 	LW         (R6),R6
 2007388:	34 85 80 34 	LW         52(R6),R6
 200738c:	34 00 00 00 	CMP        $0,R6
 2007390:	32 0b 00 40 	LDI.Z      0x0200f07c,R6  // 200f07c <__global_locale>
 2007394:	32 48 f0 7c 
 2007398:	03 43 c0 01 	IJSR       #228(R6)
 200739c:	7c 85 80 e4 
 20073a0:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20073a4:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 20073a8:	7b 40 00 00 	RTN

020073ac <__ascii_mbtowc>:
 20073ac:	14 00 00 00 	CMP        $0,R2
 20073b0:	78 a8 00 38 	BNZ        @0x020073ec    // 20073ec <__ascii_mbtowc+0x40>
 20073b4:	78 80 00 64 	BRA        @0x0200741c    // 200741c <__ascii_mbtowc+0x70>
 20073b8:	68 00 00 04 	SUB        $4,SP
 20073bc:	8f 98 9b 00 	MOV        R3,R1          | CMP        $0,R3
 20073c0:	78 88 00 24 	BZ         @0x020073e8    // 20073e8 <__ascii_mbtowc+0x3c>
 20073c4:	24 00 00 00 	CMP        $0,R4
 20073c8:	78 88 00 18 	BZ         @0x020073e4    // 20073e4 <__ascii_mbtowc+0x38>
 20073cc:	0d 84 c0 00 	LB         (R3),R1
 20073d0:	0c c7 40 00 	SW         R1,(SP)
 20073d4:	0d 84 c0 00 	LB         (R3),R1
 20073d8:	8b 00 8e 00 	CMP        $0,R1          | CLR        R1
 20073dc:	0a 68 00 01 	LDILO.NZ   $1,R1
 20073e0:	78 80 00 04 	BRA        @0x020073e8    // 20073e8 <__ascii_mbtowc+0x3c>
 20073e4:	0e 7f ff fe 	LDI        $-2,R1
 20073e8:	ea 04 ff 80 	ADD        $4,SP          | RTN
 20073ec:	1c 00 00 00 	CMP        $0,R3
 20073f0:	78 88 00 20 	BZ         @0x02007414    // 2007414 <__ascii_mbtowc+0x68>
 20073f4:	24 00 00 00 	CMP        $0,R4
 20073f8:	78 88 00 1c 	BZ         @0x02007418    // 2007418 <__ascii_mbtowc+0x6c>
 20073fc:	0d 84 c0 00 	LB         (R3),R1
 2007400:	0c c4 80 00 	SW         R1,(R2)
 2007404:	0d 84 c0 00 	LB         (R3),R1
 2007408:	8b 00 8e 00 	CMP        $0,R1          | CLR        R1
 200740c:	0a 68 00 01 	LDILO.NZ   $1,R1
 2007410:	7b 40 00 00 	RTN
 2007414:	8f 98 ff 80 	MOV        R3,R1          | RTN
 2007418:	8e fe ff 80 	LDI        $-2,R1         | RTN
 200741c:	78 83 ff 98 	BRA        @0x020073b8    // 20073b8 <__ascii_mbtowc+0xc>

02007420 <memchr>:
 2007420:	e8 1c ad 00 	SUB        $28,SP         | SW         R5,(SP)
 2007424:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2007428:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200742c:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2007430:	2b 40 80 00 	MOV        R2,R5
 2007434:	28 40 00 ff 	AND        $255,R5
 2007438:	a7 88 a1 07 	MOV        R1,R4          | AND        $7,R4
 200743c:	78 88 00 40 	BZ         @0x02007480    // 2007480 <memchr+0x60>
 2007440:	a7 98 a2 7f 	MOV        R3,R4          | ADD        $-1,R4
 2007444:	1c 00 00 00 	CMP        $0,R3
 2007448:	78 88 01 28 	BZ         @0x02007574    // 2007574 <memchr+0x154>
 200744c:	1d 84 40 00 	LB         (R1),R3
 2007450:	1c 05 40 00 	CMP        R5,R3
 2007454:	78 88 01 38 	BZ         @0x02007590    // 2007590 <memchr+0x170>
 2007458:	78 80 00 14 	BRA        @0x02007470    // 2007470 <memchr+0x50>
 200745c:	a2 7f a3 7f 	ADD        $-1,R4         | CMP        $-1,R4
 2007460:	78 88 01 18 	BZ         @0x0200757c    // 200757c <memchr+0x15c>
 2007464:	1d 84 40 00 	LB         (R1),R3
 2007468:	1c 05 40 00 	CMP        R5,R3
 200746c:	78 88 01 14 	BZ         @0x02007584    // 2007584 <memchr+0x164>
 2007470:	8a 01 9f 88 	ADD        $1,R1          | MOV        R1,R3
 2007474:	18 40 00 07 	AND        $7,R3
 2007478:	78 ab ff e0 	BNZ        @0x0200745c    // 200745c <memchr+0x3c>
 200747c:	78 80 00 04 	BRA        @0x02007484    // 2007484 <memchr+0x64>
 2007480:	23 40 c0 00 	MOV        R3,R4
 2007484:	24 00 00 08 	CMP        $8,R4
 2007488:	78 b8 00 20 	BNC        @0x020074ac    // 20074ac <memchr+0x8c>
 200748c:	24 00 00 00 	CMP        $0,R4
 2007490:	78 a8 00 04 	BNZ        @0x02007498    // 2007498 <memchr+0x78>
 2007494:	78 80 00 f0 	BRA        @0x02007588    // 2007588 <memchr+0x168>
 2007498:	15 84 40 00 	LB         (R1),R2
 200749c:	14 05 40 00 	CMP        R5,R2
 20074a0:	78 88 00 ec 	BZ         @0x02007590    // 2007590 <memchr+0x170>
 20074a4:	9f 88 9a a0 	MOV        R1,R3          | ADD        R4,R3
 20074a8:	78 80 00 b8 	BRA        @0x02007564    // 2007564 <memchr+0x144>
 20074ac:	1b 40 80 00 	MOV        R2,R3
 20074b0:	19 80 00 08 	LSL        $8,R3
 20074b4:	18 40 ff ff 	AND        $65535,R3
 20074b8:	10 40 00 ff 	AND        $255,R2
 20074bc:	18 c4 80 00 	OR         R2,R3
 20074c0:	cf 98 c7 98 	MOV        R3,R9          | MOV        R3,R8
 20074c4:	41 c0 00 1f 	ASR        $31,R8
 20074c8:	33 40 c0 00 	MOV        R3,R6
 20074cc:	31 40 00 10 	LSR        $16,R6
 20074d0:	13 42 00 00 	MOV        R8,R2
 20074d4:	11 80 00 10 	LSL        $16,R2
 20074d8:	30 c4 80 00 	OR         R2,R6
 20074dc:	13 41 80 00 	MOV        R6,R2
 20074e0:	19 80 00 10 	LSL        $16,R3
 20074e4:	48 c4 c0 00 	OR         R3,R9
 20074e8:	40 c4 80 00 	OR         R2,R8
 20074ec:	97 c8 9e 00 	MOV        R9,R2          | CLR        R3
 20074f0:	48 c4 c0 00 	OR         R3,R9
 20074f4:	40 c4 80 00 	OR         R2,R8
 20074f8:	52 01 7f 7f 	LDI        0xfefefefe,R10 // fefefefe <_top_of_stack+0xfbfefefe>
 20074fc:	52 40 fe fe 
 2007500:	5b 42 80 01 	MOV        $1+R10,R11
 2007504:	14 84 40 00 	LW         (R1),R2
 2007508:	1c 84 40 04 	LW         4(R1),R3
 200750c:	19 06 40 00 	XOR        R9,R3
 2007510:	11 06 00 00 	XOR        R8,R2
 2007514:	b7 90 bf 98 	MOV        R2,R6          | MOV        R3,R7
 2007518:	38 86 c0 00 	ADD        R11,R7
 200751c:	30 98 00 01 	ADD.C      $1,R6
 2007520:	30 86 80 00 	ADD        R10,R6
 2007524:	19 03 ff ff 	XOR        $-1,R3
 2007528:	11 03 ff ff 	XOR        $-1,R2
 200752c:	99 b8 91 b0 	AND        R7,R3          | AND        R6,R2
 2007530:	32 01 01 01 	LDI        0x80808080,R6  // 80808080 <_top_of_stack+0x7d808080>
 2007534:	32 40 80 80 
 2007538:	bf b0 99 b8 	MOV        R6,R7          | AND        R7,R3
 200753c:	91 b0 93 00 	AND        R6,R2          | CMP        $0,R2
 2007540:	1c 08 00 00 	CMP.Z      $0,R3
 2007544:	78 ab ff 50 	BNZ        @0x02007498    // 2007498 <memchr+0x78>
 2007548:	a2 78 8a 08 	ADD        $-8,R4         | ADD        $8,R1
 200754c:	24 00 00 08 	CMP        $8,R4
 2007550:	78 bb ff b0 	BNC        @0x02007504    // 2007504 <memchr+0xe4>
 2007554:	78 83 ff 34 	BRA        @0x0200748c    // 200748c <memchr+0x6c>
 2007558:	15 84 40 00 	LB         (R1),R2
 200755c:	14 05 40 00 	CMP        R5,R2
 2007560:	78 88 00 2c 	BZ         @0x02007590    // 2007590 <memchr+0x170>
 2007564:	8a 01 8b 98 	ADD        $1,R1          | CMP        R3,R1
 2007568:	78 ab ff ec 	BNZ        @0x02007558    // 2007558 <memchr+0x138>
 200756c:	0e 00 00 00 	CLR        R1
 2007570:	78 80 00 1c 	BRA        @0x02007590    // 2007590 <memchr+0x170>
 2007574:	0b 40 c0 00 	MOV        R3,R1
 2007578:	78 80 00 14 	BRA        @0x02007590    // 2007590 <memchr+0x170>
 200757c:	0e 00 00 00 	CLR        R1
 2007580:	78 80 00 0c 	BRA        @0x02007590    // 2007590 <memchr+0x170>
 2007584:	78 80 00 08 	BRA        @0x02007590    // 2007590 <memchr+0x170>
 2007588:	0b 41 00 00 	MOV        R4,R1
 200758c:	78 80 00 00 	BRA        @0x02007590    // 2007590 <memchr+0x170>
 2007590:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2007594:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2007598:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 200759c:	dc 18 ea 1c 	LW         24(SP),R11     | ADD        $28,SP
 20075a0:	7b 40 00 00 	RTN

020075a4 <memmove>:
 20075a4:	e8 1c ad 00 	SUB        $28,SP         | SW         R5,(SP)
 20075a8:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20075ac:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 20075b0:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 20075b4:	14 04 40 00 	CMP        R1,R2
 20075b8:	78 b8 00 30 	BNC        @0x020075ec    // 20075ec <memmove+0x48>
 20075bc:	a7 90 a2 98 	MOV        R2,R4          | ADD        R3,R4
 20075c0:	0c 05 00 00 	CMP        R4,R1
 20075c4:	78 b8 00 24 	BNC        @0x020075ec    // 20075ec <memmove+0x48>
 20075c8:	af 88 aa 98 	MOV        R1,R5          | ADD        R3,R5
 20075cc:	1c 00 00 00 	CMP        $0,R3
 20075d0:	78 88 01 e4 	BZ         @0x020077b8    // 20077b8 <memmove+0x214>
 20075d4:	aa 7f a2 7f 	ADD        $-1,R5         | ADD        $-1,R4
 20075d8:	1d 85 00 00 	LB         (R4),R3
 20075dc:	1d c5 40 00 	SB         R3,(R5)
 20075e0:	14 05 00 00 	CMP        R4,R2
 20075e4:	78 ab ff ec 	BNZ        @0x020075d4    // 20075d4 <memmove+0x30>
 20075e8:	78 80 01 cc 	BRA        @0x020077b8    // 20077b8 <memmove+0x214>
 20075ec:	a7 88 9b 20 	MOV        R1,R4          | CMP        $32,R3
 20075f0:	78 98 00 08 	BC         @0x020075fc    // 20075fc <memmove+0x58>
 20075f4:	78 80 00 14 	BRA        @0x0200760c    // 200760c <memmove+0x68>
 20075f8:	1b 41 80 00 	MOV        R6,R3
 20075fc:	bf 98 ba 7f 	MOV        R3,R7          | ADD        $-1,R7
 2007600:	1c 00 00 00 	CMP        $0,R3
 2007604:	78 a8 00 d4 	BNZ        @0x020076dc    // 20076dc <memmove+0x138>
 2007608:	78 80 01 ac 	BRA        @0x020077b8    // 20077b8 <memmove+0x214>
 200760c:	23 40 80 00 	MOV        R2,R4
 2007610:	20 c4 40 00 	OR         R1,R4
 2007614:	20 40 00 07 	AND        $7,R4
 2007618:	78 a8 01 90 	BNZ        @0x020077ac    // 20077ac <memmove+0x208>
 200761c:	af 90 a7 88 	MOV        R2,R5          | MOV        R1,R4
 2007620:	33 40 c0 00 	MOV        R3,R6
 2007624:	3c 85 40 00 	LW         (R5),R7
 2007628:	44 85 40 04 	LW         4(R5),R8
 200762c:	3c c5 00 00 	SW         R7,(R4)
 2007630:	44 c5 00 04 	SW         R8,$4(R4)
 2007634:	3c 85 40 08 	LW         8(R5),R7
 2007638:	44 85 40 0c 	LW         12(R5),R8
 200763c:	3c c5 00 08 	SW         R7,$8(R4)
 2007640:	44 c5 00 0c 	SW         R8,$12(R4)
 2007644:	3c 85 40 10 	LW         16(R5),R7
 2007648:	44 85 40 14 	LW         20(R5),R8
 200764c:	3c c5 00 10 	SW         R7,$16(R4)
 2007650:	44 c5 00 14 	SW         R8,$20(R4)
 2007654:	a2 20 aa 20 	ADD        $32,R4         | ADD        $32,R5
 2007658:	3c 85 7f f8 	LW         -8(R5),R7
 200765c:	44 85 7f fc 	LW         -4(R5),R8
 2007660:	3c c5 3f f8 	SW         R7,$-8(R4)
 2007664:	c5 a4 b2 60 	SW         R8,$-4(R4)     | ADD        $-32,R6
 2007668:	34 00 00 20 	CMP        $32,R6
 200766c:	78 bb ff b4 	BNC        @0x02007624    // 2007624 <memmove+0x80>
 2007670:	af 98 aa 60 	MOV        R3,R5          | ADD        $-32,R5
 2007674:	a9 60 aa 20 	AND        $-32,R5        | ADD        $32,R5
 2007678:	a7 88 a2 a8 	MOV        R1,R4          | ADD        R5,R4
 200767c:	92 a8 b7 98 	ADD        R5,R2          | MOV        R3,R6
 2007680:	b1 1f b3 08 	AND        $31,R6         | CMP        $8,R6
 2007684:	78 9b ff 70 	BC         @0x020075f8    // 20075f8 <memmove+0x54>
 2007688:	3c 84 80 00 	LW         (R2),R7
 200768c:	44 84 80 04 	LW         4(R2),R8
 2007690:	3c c5 00 00 	SW         R7,(R4)
 2007694:	44 c5 00 04 	SW         R8,$4(R4)
 2007698:	af b0 aa 78 	MOV        R6,R5          | ADD        $-8,R5
 200769c:	2c 00 00 08 	CMP        $8,R5
 20076a0:	78 98 00 28 	BC         @0x020076cc    // 20076cc <memmove+0x128>
 20076a4:	3c 84 80 08 	LW         8(R2),R7
 20076a8:	44 84 80 0c 	LW         12(R2),R8
 20076ac:	3c c5 00 08 	SW         R7,$8(R4)
 20076b0:	44 c5 00 0c 	SW         R8,$12(R4)
 20076b4:	b2 70 b3 08 	ADD        $-16,R6        | CMP        $8,R6
 20076b8:	78 98 00 10 	BC         @0x020076cc    // 20076cc <memmove+0x128>
 20076bc:	34 84 80 10 	LW         16(R2),R6
 20076c0:	3c 84 80 14 	LW         20(R2),R7
 20076c4:	34 c5 00 10 	SW         R6,$16(R4)
 20076c8:	3c c5 00 14 	SW         R7,$20(R4)
 20076cc:	a9 78 aa 08 	AND        $-8,R5         | ADD        $8,R5
 20076d0:	99 07 92 a8 	AND        $7,R3          | ADD        R5,R2
 20076d4:	20 85 40 00 	ADD        R5,R4
 20076d8:	78 83 ff 20 	BRA        @0x020075fc    // 20075fc <memmove+0x58>
 20076dc:	af a0 aa 04 	MOV        R4,R5          | ADD        $4,R5
 20076e0:	93 a8 ae 00 	CMP        R5,R2          | CLR        R5
 20076e4:	2a 78 00 01 	LDILO.NC   $1,R5
 20076e8:	b7 90 b2 04 	MOV        R2,R6          | ADD        $4,R6
 20076ec:	24 05 80 00 	CMP        R6,R4
 20076f0:	28 f8 00 01 	OR.NC      $1,R5
 20076f4:	b7 a8 9b 0a 	MOV        R5,R6          | CMP        $10,R3
 20076f8:	2e 00 00 00 	CLR        R5
 20076fc:	2a 78 00 01 	LDILO.NC   $1,R5
 2007700:	a9 b0 b7 a8 	AND        R6,R5          | MOV        R5,R6
 2007704:	2b 41 00 00 	MOV        R4,R5
 2007708:	28 c4 80 00 	OR         R2,R5
 200770c:	a9 03 ae 00 	AND        $3,R5          | CLR        R5
 2007710:	2a 48 00 01 	LDILO.Z    $1,R5
 2007714:	28 45 80 00 	AND        R6,R5
 2007718:	78 88 00 70 	BZ         @0x0200778c    // 200778c <memmove+0x1e8>
 200771c:	af 98 aa 7c 	MOV        R3,R5          | ADD        $-4,R5
 2007720:	29 40 00 02 	LSR        $2,R5
 2007724:	aa 01 d7 a8 	ADD        $1,R5          | MOV        R5,R10
 2007728:	51 80 00 02 	LSL        $2,R10
 200772c:	3c 00 00 03 	CMP        $3,R7
 2007730:	78 98 00 34 	BC         @0x02007768    // 2007768 <memmove+0x1c4>
 2007734:	cf 90 c7 a0 	MOV        R2,R9          | MOV        R4,R8
 2007738:	36 00 00 00 	CLR        R6
 200773c:	dc c8 dd c0 	LW         (R9),R11       | SW         R11,(R8)
 2007740:	b2 01 ca 04 	ADD        $1,R6          | ADD        $4,R9
 2007744:	c2 04 b3 a8 	ADD        $4,R8          | CMP        R5,R6
 2007748:	78 9b ff f0 	BC         @0x0200773c    // 200773c <memmove+0x198>
 200774c:	78 80 00 0c 	BRA        @0x0200775c    // 200775c <memmove+0x1b8>
 2007750:	15 84 80 02 	LB         2(R2),R2
 2007754:	15 c5 00 02 	SB         R2,$2(R4)
 2007758:	78 80 00 5c 	BRA        @0x020077b8    // 20077b8 <memmove+0x214>
 200775c:	a2 d0 92 d0 	ADD        R10,R4         | ADD        R10,R2
 2007760:	b8 d0 d3 98 	SUB        R10,R7         | CMP        R3,R10
 2007764:	78 88 00 50 	BZ         @0x020077b8    // 20077b8 <memmove+0x214>
 2007768:	1d 84 80 00 	LB         (R2),R3
 200776c:	1d c5 00 00 	SB         R3,(R4)
 2007770:	3c 00 00 00 	CMP        $0,R7
 2007774:	78 88 00 40 	BZ         @0x020077b8    // 20077b8 <memmove+0x214>
 2007778:	2d 84 80 01 	LB         1(R2),R5
 200777c:	2d c5 00 01 	SB         R5,$1(R4)
 2007780:	3c 00 00 01 	CMP        $1,R7
 2007784:	78 ab ff c8 	BNZ        @0x02007750    // 2007750 <memmove+0x1ac>
 2007788:	78 80 00 2c 	BRA        @0x020077b8    // 20077b8 <memmove+0x214>
 200778c:	b7 a0 b2 98 	MOV        R4,R6          | ADD        R3,R6
 2007790:	1b 41 80 00 	MOV        R6,R3
 2007794:	a2 01 92 01 	ADD        $1,R4          | ADD        $1,R2
 2007798:	3d 84 bf ff 	LB         -1(R2),R7
 200779c:	3d c5 3f ff 	SB         R7,$-1(R4)
 20077a0:	24 04 c0 00 	CMP        R3,R4
 20077a4:	78 ab ff ec 	BNZ        @0x02007794    // 2007794 <memmove+0x1f0>
 20077a8:	78 80 00 0c 	BRA        @0x020077b8    // 20077b8 <memmove+0x214>
 20077ac:	bf 98 ba 7f 	MOV        R3,R7          | ADD        $-1,R7
 20077b0:	23 40 40 00 	MOV        R1,R4
 20077b4:	78 83 ff 24 	BRA        @0x020076dc    // 20076dc <memmove+0x138>
 20077b8:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 20077bc:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 20077c0:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 20077c4:	dc 18 ea 1c 	LW         24(SP),R11     | ADD        $28,SP
 20077c8:	7b 40 00 00 	RTN

020077cc <_Balloc>:
 20077cc:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 20077d0:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20077d4:	bd 0c af 88 	SW         R7,$12(SP)     | MOV        R1,R5
 20077d8:	33 40 80 00 	MOV        R2,R6
 20077dc:	14 84 40 4c 	LW         76(R1),R2
 20077e0:	14 00 00 00 	CMP        $0,R2
 20077e4:	78 a8 00 20 	BNZ        @0x02007808    // 2007808 <_Balloc+0x3c>
 20077e8:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 20077ec:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 20077f0:	02 00 b6 54 
 20077f4:	0c c5 40 4c 	SW         R1,$76(R5)
 20077f8:	97 88 8b 00 	MOV        R1,R2          | CMP        $0,R1
 20077fc:	78 a8 00 08 	BNZ        @0x02007808    // 2007808 <_Balloc+0x3c>
 2007800:	0e 00 00 00 	CLR        R1
 2007804:	78 80 00 54 	BRA        @0x0200785c    // 200785c <_Balloc+0x90>
 2007808:	0b 41 80 00 	MOV        R6,R1
 200780c:	09 80 00 02 	LSL        $2,R1
 2007810:	92 88 8c 90 	ADD        R1,R2          | LW         (R2),R1
 2007814:	0c 00 00 00 	CMP        $0,R1
 2007818:	78 88 00 08 	BZ         @0x02007824    // 2007824 <_Balloc+0x58>
 200781c:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 2007820:	78 80 00 2c 	BRA        @0x02007850    // 2007850 <_Balloc+0x84>
 2007824:	96 01 be 01 	LDI        $1,R2          | LDI        $1,R7
 2007828:	39 85 80 00 	LSL        R6,R7
 200782c:	9f b8 9a 05 	MOV        R7,R3          | ADD        $5,R3
 2007830:	19 80 00 02 	LSL        $2,R3
 2007834:	0b 41 40 00 	MOV        R5,R1
 2007838:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 200783c:	02 00 b6 54 
 2007840:	0c 00 00 00 	CMP        $0,R1
 2007844:	78 8b ff b8 	BZ         @0x02007800    // 2007800 <_Balloc+0x34>
 2007848:	34 c4 40 04 	SW         R6,$4(R1)
 200784c:	3c c4 40 08 	SW         R7,$8(R1)
 2007850:	16 00 00 00 	CLR        R2
 2007854:	14 c4 40 10 	SW         R2,$16(R1)
 2007858:	14 c4 40 0c 	SW         R2,$12(R1)
 200785c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2007860:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2007864:	ea 10 ff 80 	ADD        $16,SP         | RTN

02007868 <_Bfree>:
 2007868:	14 00 00 00 	CMP        $0,R2
 200786c:	7b 48 00 00 	RTN.Z
 2007870:	1c 84 80 04 	LW         4(R2),R3
 2007874:	19 80 00 02 	LSL        $2,R3
 2007878:	0c 84 40 4c 	LW         76(R1),R1
 200787c:	8a 98 9c 88 	ADD        R3,R1          | LW         (R1),R3
 2007880:	9d 90 95 88 	SW         R3,(R2)        | SW         R2,(R1)
 2007884:	7b 40 00 00 	RTN

02007888 <__multadd>:
 2007888:	e8 20 85 00 	SUB        $32,SP         | SW         R0,(SP)
 200788c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2007890:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2007894:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2007898:	dd 1c bf 88 	SW         R11,$28(SP)    | MOV        R1,R7
 200789c:	33 40 80 00 	MOV        R2,R6
 20078a0:	44 84 80 10 	LW         16(R2),R8
 20078a4:	13 40 80 14 	MOV        $20+R2,R2
 20078a8:	2e 00 00 00 	CLR        R5
 20078ac:	8c 90 d7 88 	LW         (R2),R1        | MOV        R1,R10
 20078b0:	50 40 ff ff 	AND        $65535,R10
 20078b4:	53 04 c0 00 	MPY        R3,R10
 20078b8:	50 85 00 00 	ADD        R4,R10
 20078bc:	09 40 00 10 	LSR        $16,R1
 20078c0:	0b 04 c0 00 	MPY        R3,R1
 20078c4:	23 42 80 00 	MOV        R10,R4
 20078c8:	21 40 00 10 	LSR        $16,R4
 20078cc:	8a a0 cf 88 	ADD        R4,R1          | MOV        R1,R9
 20078d0:	49 40 00 10 	LSR        $16,R9
 20078d4:	a7 c8 92 04 	MOV        R9,R4          | ADD        $4,R2
 20078d8:	09 80 00 10 	LSL        $16,R1
 20078dc:	50 40 ff ff 	AND        $65535,R10
 20078e0:	8a d0 8d 94 	ADD        R10,R1         | SW         R1,$-4(R2)
 20078e4:	aa 01 ab c0 	ADD        $1,R5          | CMP        R8,R5
 20078e8:	78 93 ff c0 	BLT        @0x020078ac    // 20078ac <__multadd+0x24>
 20078ec:	4c 00 00 00 	CMP        $0,R9
 20078f0:	78 88 00 e0 	BZ         @0x020079d4    // 20079d4 <__multadd+0x14c>
 20078f4:	0c 85 80 08 	LW         8(R6),R1
 20078f8:	44 04 40 00 	CMP        R1,R8
 20078fc:	78 90 00 c0 	BLT        @0x020079c0    // 20079c0 <__multadd+0x138>
 2007900:	54 85 80 04 	LW         4(R6),R10
 2007904:	50 80 00 01 	ADD        $1,R10
 2007908:	0c 85 c0 4c 	LW         76(R7),R1
 200790c:	0c 00 00 00 	CMP        $0,R1
 2007910:	78 a8 00 24 	BNZ        @0x02007938    // 2007938 <__multadd+0xb0>
 2007914:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007918:	0b 41 c0 00 	MOV        R7,R1
 200791c:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007920:	02 00 b6 54 
 2007924:	0c c5 c0 4c 	SW         R1,$76(R7)
 2007928:	0c 00 00 00 	CMP        $0,R1
 200792c:	78 a8 00 08 	BNZ        @0x02007938    // 2007938 <__multadd+0xb0>
 2007930:	2e 00 00 00 	CLR        R5
 2007934:	78 80 00 54 	BRA        @0x0200798c    // 200798c <__multadd+0x104>
 2007938:	13 42 80 00 	MOV        R10,R2
 200793c:	11 80 00 02 	LSL        $2,R2
 2007940:	8a 90 ac 88 	ADD        R2,R1          | LW         (R1),R5
 2007944:	2c 00 00 00 	CMP        $0,R5
 2007948:	78 88 00 08 	BZ         @0x02007954    // 2007954 <__multadd+0xcc>
 200794c:	84 a8 85 88 	LW         (R5),R0        | SW         R0,(R1)
 2007950:	78 80 00 2c 	BRA        @0x02007980    // 2007980 <__multadd+0xf8>
 2007954:	96 01 de 01 	LDI        $1,R2          | LDI        $1,R11
 2007958:	59 86 80 00 	LSL        R10,R11
 200795c:	9f d8 9a 05 	MOV        R11,R3         | ADD        $5,R3
 2007960:	19 80 00 02 	LSL        $2,R3
 2007964:	0b 41 c0 00 	MOV        R7,R1
 2007968:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 200796c:	02 00 b6 54 
 2007970:	af 88 8b 00 	MOV        R1,R5          | CMP        $0,R1
 2007974:	78 8b ff b8 	BZ         @0x02007930    // 2007930 <__multadd+0xa8>
 2007978:	54 c4 40 04 	SW         R10,$4(R1)
 200797c:	5c c4 40 08 	SW         R11,$8(R1)
 2007980:	16 00 00 00 	CLR        R2
 2007984:	14 c5 40 10 	SW         R2,$16(R5)
 2007988:	14 c5 40 0c 	SW         R2,$12(R5)
 200798c:	1c 85 80 10 	LW         16(R6),R3
 2007990:	18 80 00 02 	ADD        $2,R3
 2007994:	19 80 00 02 	LSL        $2,R3
 2007998:	13 41 80 0c 	MOV        $12+R6,R2
 200799c:	0b 41 40 0c 	MOV        $12+R5,R1
 20079a0:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 20079a4:	02 00 14 20 
 20079a8:	14 85 80 04 	LW         4(R6),R2
 20079ac:	11 80 00 02 	LSL        $2,R2
 20079b0:	0c 85 c0 4c 	LW         76(R7),R1
 20079b4:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 20079b8:	95 b0 b5 88 	SW         R2,(R6)        | SW         R6,(R1)
 20079bc:	33 41 40 00 	MOV        R5,R6
 20079c0:	8f c0 8a 05 	MOV        R8,R1          | ADD        $5,R1
 20079c4:	09 80 00 02 	LSL        $2,R1
 20079c8:	97 b0 92 88 	MOV        R6,R2          | ADD        R1,R2
 20079cc:	cd 90 c2 01 	SW         R9,(R2)        | ADD        $1,R8
 20079d0:	44 c5 80 10 	SW         R8,$16(R6)
 20079d4:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 20079d8:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 20079dc:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 20079e0:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 20079e4:	dc 1c ea 20 	LW         28(SP),R11     | ADD        $32,SP
 20079e8:	7b 40 00 00 	RTN

020079ec <__s2b>:
 20079ec:	e8 34 85 10 	SUB        $52,SP         | SW         R0,$16(SP)
 20079f0:	ad 14 b5 18 	SW         R5,$20(SP)     | SW         R6,$24(SP)
 20079f4:	bd 1c c5 20 	SW         R7,$28(SP)     | SW         R8,$32(SP)
 20079f8:	cd 24 d5 28 	SW         R9,$36(SP)     | SW         R10,$40(SP)
 20079fc:	dd 2c e5 30 	SW         R11,$44(SP)    | SW         R12,$48(SP)
 2007a00:	d7 88 c7 90 	MOV        R1,R10         | MOV        R2,R8
 2007a04:	e7 98 a5 04 	MOV        R3,R12         | SW         R4,$4(SP)
 2007a08:	97 a0 92 08 	MOV        R4,R2          | ADD        $8,R2
 2007a0c:	13 c0 00 09 	DIVS       $9,R2
 2007a10:	b6 00 93 02 	CLR        R6             | CMP        $2,R2
 2007a14:	78 90 00 14 	BLT        @0x02007a2c    // 2007a2c <__s2b+0x40>
 2007a18:	8e 01 b6 00 	LDI        $1,R1          | CLR        R6
 2007a1c:	8a 88 b2 01 	ADD        R1,R1          | ADD        $1,R6
 2007a20:	0c 04 80 00 	CMP        R2,R1
 2007a24:	78 93 ff f4 	BLT        @0x02007a1c    // 2007a1c <__s2b+0x30>
 2007a28:	78 80 00 00 	BRA        @0x02007a2c    // 2007a2c <__s2b+0x40>
 2007a2c:	0c 86 80 4c 	LW         76(R10),R1
 2007a30:	0c 00 00 00 	CMP        $0,R1
 2007a34:	78 a8 00 1c 	BNZ        @0x02007a54    // 2007a54 <__s2b+0x68>
 2007a38:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007a3c:	0b 42 80 00 	MOV        R10,R1
 2007a40:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007a44:	02 00 b6 54 
 2007a48:	0c c6 80 4c 	SW         R1,$76(R10)
 2007a4c:	0c 00 00 00 	CMP        $0,R1
 2007a50:	78 88 03 60 	BZ         @0x02007db4    // 2007db4 <__s2b+0x3c8>
 2007a54:	13 41 80 00 	MOV        R6,R2
 2007a58:	11 80 00 02 	LSL        $2,R2
 2007a5c:	8a 90 bc 88 	ADD        R2,R1          | LW         (R1),R7
 2007a60:	3c 00 00 00 	CMP        $0,R7
 2007a64:	78 88 00 08 	BZ         @0x02007a70    // 2007a70 <__s2b+0x84>
 2007a68:	94 b8 95 88 	LW         (R7),R2        | SW         R2,(R1)
 2007a6c:	78 80 00 2c 	BRA        @0x02007a9c    // 2007a9c <__s2b+0xb0>
 2007a70:	96 01 ce 01 	LDI        $1,R2          | LDI        $1,R9
 2007a74:	49 85 80 00 	LSL        R6,R9
 2007a78:	9f c8 9a 05 	MOV        R9,R3          | ADD        $5,R3
 2007a7c:	19 80 00 02 	LSL        $2,R3
 2007a80:	0b 42 80 00 	MOV        R10,R1
 2007a84:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007a88:	02 00 b6 54 
 2007a8c:	bf 88 8b 00 	MOV        R1,R7          | CMP        $0,R1
 2007a90:	78 88 03 20 	BZ         @0x02007db4    // 2007db4 <__s2b+0x3c8>
 2007a94:	34 c4 40 04 	SW         R6,$4(R1)
 2007a98:	4c c4 40 08 	SW         R9,$8(R1)
 2007a9c:	0e 00 00 00 	CLR        R1
 2007aa0:	0c c5 c0 0c 	SW         R1,$12(R7)
 2007aa4:	2c c5 c0 14 	SW         R5,$20(R7)
 2007aa8:	16 00 00 01 	LDI        $1,R2
 2007aac:	14 c5 c0 10 	SW         R2,$16(R7)
 2007ab0:	64 00 00 0a 	CMP        $10,R12
 2007ab4:	78 90 01 90 	BLT        @0x02007c48    // 2007c48 <__s2b+0x25c>
 2007ab8:	8f c0 8a 09 	MOV        R8,R1          | ADD        $9,R1
 2007abc:	8d 08 c2 e0 	SW         R1,$8(SP)      | ADD        R12,R8
 2007ac0:	cf 88 b7 90 	MOV        R1,R9          | MOV        R2,R6
 2007ac4:	e5 0c e7 d0 	SW         R12,$12(SP)    | MOV        R10,R12
 2007ac8:	48 80 00 01 	ADD        $1,R9
 2007acc:	5d 86 7f ff 	LB         -1(R9),R11
 2007ad0:	da 50 9f b8 	ADD        $-48,R11       | MOV        R7,R3
 2007ad4:	9a 14 d6 00 	ADD        $20,R3         | CLR        R10
 2007ad8:	8c 98 a7 88 	LW         (R3),R1        | MOV        R1,R4
 2007adc:	20 40 ff ff 	AND        $65535,R4
 2007ae0:	13 41 00 00 	MOV        R4,R2
 2007ae4:	11 80 00 02 	LSL        $2,R2
 2007ae8:	92 a0 92 90 	ADD        R4,R2          | ADD        R2,R2
 2007aec:	92 d8 a7 88 	ADD        R11,R2         | MOV        R1,R4
 2007af0:	21 40 00 10 	LSR        $16,R4
 2007af4:	0b 41 00 00 	MOV        R4,R1
 2007af8:	09 80 00 02 	LSL        $2,R1
 2007afc:	8a a0 8a 88 	ADD        R4,R1          | ADD        R1,R1
 2007b00:	23 40 80 00 	MOV        R2,R4
 2007b04:	21 40 00 10 	LSR        $16,R4
 2007b08:	8a a0 af 88 	ADD        R4,R1          | MOV        R1,R5
 2007b0c:	29 40 00 10 	LSR        $16,R5
 2007b10:	df a8 9a 04 	MOV        R5,R11         | ADD        $4,R3
 2007b14:	09 80 00 10 	LSL        $16,R1
 2007b18:	10 40 ff ff 	AND        $65535,R2
 2007b1c:	8a 90 8d 9c 	ADD        R2,R1          | SW         R1,$-4(R3)
 2007b20:	d2 01 d3 b0 	ADD        $1,R10         | CMP        R6,R10
 2007b24:	78 93 ff b0 	BLT        @0x02007ad8    // 2007ad8 <__s2b+0xec>
 2007b28:	2c 00 00 00 	CMP        $0,R5
 2007b2c:	78 88 00 e8 	BZ         @0x02007c18    // 2007c18 <__s2b+0x22c>
 2007b30:	0c 85 c0 08 	LW         8(R7),R1
 2007b34:	34 04 40 00 	CMP        R1,R6
 2007b38:	78 90 00 c8 	BLT        @0x02007c04    // 2007c04 <__s2b+0x218>
 2007b3c:	54 85 c0 04 	LW         4(R7),R10
 2007b40:	50 80 00 01 	ADD        $1,R10
 2007b44:	0c 87 00 4c 	LW         76(R12),R1
 2007b48:	0c 00 00 00 	CMP        $0,R1
 2007b4c:	78 a8 00 24 	BNZ        @0x02007b74    // 2007b74 <__s2b+0x188>
 2007b50:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007b54:	0b 43 00 00 	MOV        R12,R1
 2007b58:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007b5c:	02 00 b6 54 
 2007b60:	0c c7 00 4c 	SW         R1,$76(R12)
 2007b64:	0c 00 00 00 	CMP        $0,R1
 2007b68:	78 a8 00 08 	BNZ        @0x02007b74    // 2007b74 <__s2b+0x188>
 2007b6c:	5e 00 00 00 	CLR        R11
 2007b70:	78 80 00 5c 	BRA        @0x02007bd0    // 2007bd0 <__s2b+0x1e4>
 2007b74:	13 42 80 00 	MOV        R10,R2
 2007b78:	11 80 00 02 	LSL        $2,R2
 2007b7c:	8a 90 dc 88 	ADD        R2,R1          | LW         (R1),R11
 2007b80:	5c 00 00 00 	CMP        $0,R11
 2007b84:	78 88 00 08 	BZ         @0x02007b90    // 2007b90 <__s2b+0x1a4>
 2007b88:	94 d8 95 88 	LW         (R11),R2       | SW         R2,(R1)
 2007b8c:	78 80 00 34 	BRA        @0x02007bc4    // 2007bc4 <__s2b+0x1d8>
 2007b90:	26 00 00 01 	LDI        $1,R4
 2007b94:	21 86 80 00 	LSL        R10,R4
 2007b98:	9f a0 9a 05 	MOV        R4,R3          | ADD        $5,R3
 2007b9c:	19 80 00 02 	LSL        $2,R3
 2007ba0:	96 01 8f e0 	LDI        $1,R2          | MOV        R12,R1
 2007ba4:	24 c7 40 00 	SW         R4,(SP)
 2007ba8:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007bac:	02 00 b6 54 
 2007bb0:	df 88 8b 00 	MOV        R1,R11         | CMP        $0,R1
 2007bb4:	24 87 40 00 	LW         (SP),R4
 2007bb8:	78 8b ff b0 	BZ         @0x02007b6c    // 2007b6c <__s2b+0x180>
 2007bbc:	54 c4 40 04 	SW         R10,$4(R1)
 2007bc0:	24 c4 40 08 	SW         R4,$8(R1)
 2007bc4:	06 00 00 00 	CLR        R0
 2007bc8:	04 c6 c0 10 	SW         R0,$16(R11)
 2007bcc:	04 c6 c0 0c 	SW         R0,$12(R11)
 2007bd0:	1c 85 c0 10 	LW         16(R7),R3
 2007bd4:	18 80 00 02 	ADD        $2,R3
 2007bd8:	19 80 00 02 	LSL        $2,R3
 2007bdc:	13 41 c0 0c 	MOV        $12+R7,R2
 2007be0:	0b 42 c0 0c 	MOV        $12+R11,R1
 2007be4:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 2007be8:	02 00 14 20 
 2007bec:	14 85 c0 04 	LW         4(R7),R2
 2007bf0:	11 80 00 02 	LSL        $2,R2
 2007bf4:	0c 87 00 4c 	LW         76(R12),R1
 2007bf8:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2007bfc:	95 b8 bd 88 	SW         R2,(R7)        | SW         R7,(R1)
 2007c00:	3b 42 c0 00 	MOV        R11,R7
 2007c04:	8f b0 8a 05 	MOV        R6,R1          | ADD        $5,R1
 2007c08:	09 80 00 02 	LSL        $2,R1
 2007c0c:	97 b8 92 88 	MOV        R7,R2          | ADD        R1,R2
 2007c10:	ad 90 b2 01 	SW         R5,(R2)        | ADD        $1,R6
 2007c14:	34 c5 c0 10 	SW         R6,$16(R7)
 2007c18:	44 06 40 00 	CMP        R9,R8
 2007c1c:	78 88 00 08 	BZ         @0x02007c28    // 2007c28 <__s2b+0x23c>
 2007c20:	34 85 c0 10 	LW         16(R7),R6
 2007c24:	78 83 fe a0 	BRA        @0x02007ac8    // 2007ac8 <__s2b+0xdc>
 2007c28:	d7 e0 e4 0c 	MOV        R12,R10        | LW         12(SP),R12
 2007c2c:	8f e0 8a 78 	MOV        R12,R1         | ADD        $-8,R1
 2007c30:	c4 08 c2 88 	LW         8(SP),R8       | ADD        R1,R8
 2007c34:	8c 04 a7 88 	LW         4(SP),R1       | MOV        R1,R4
 2007c38:	a0 e0 df c0 	SUB        R12,R4         | MOV        R8,R11
 2007c3c:	da a0 e3 88 	ADD        R4,R11         | CMP        R1,R12
 2007c40:	78 90 00 0c 	BLT        @0x02007c50    // 2007c50 <__s2b+0x264>
 2007c44:	78 80 01 78 	BRA        @0x02007dc0    // 2007dc0 <__s2b+0x3d4>
 2007c48:	c2 0a e6 09 	ADD        $10,R8         | LDI        $9,R12
 2007c4c:	78 83 ff e4 	BRA        @0x02007c34    // 2007c34 <__s2b+0x248>
 2007c50:	40 80 00 01 	ADD        $1,R8
 2007c54:	4d 86 3f ff 	LB         -1(R8),R9
 2007c58:	48 83 ff d0 	ADD        $-48,R9
 2007c5c:	2c 85 c0 10 	LW         16(R7),R5
 2007c60:	9f b8 9a 14 	MOV        R7,R3          | ADD        $20,R3
 2007c64:	26 00 00 00 	CLR        R4
 2007c68:	8c 98 b7 88 	LW         (R3),R1        | MOV        R1,R6
 2007c6c:	30 40 ff ff 	AND        $65535,R6
 2007c70:	13 41 80 00 	MOV        R6,R2
 2007c74:	11 80 00 02 	LSL        $2,R2
 2007c78:	92 b0 92 90 	ADD        R6,R2          | ADD        R2,R2
 2007c7c:	92 c8 b7 88 	ADD        R9,R2          | MOV        R1,R6
 2007c80:	31 40 00 10 	LSR        $16,R6
 2007c84:	0b 41 80 00 	MOV        R6,R1
 2007c88:	09 80 00 02 	LSL        $2,R1
 2007c8c:	8a b0 8a 88 	ADD        R6,R1          | ADD        R1,R1
 2007c90:	33 40 80 00 	MOV        R2,R6
 2007c94:	31 40 00 10 	LSR        $16,R6
 2007c98:	8a b0 b7 88 	ADD        R6,R1          | MOV        R1,R6
 2007c9c:	31 40 00 10 	LSR        $16,R6
 2007ca0:	cf b0 9a 04 	MOV        R6,R9          | ADD        $4,R3
 2007ca4:	09 80 00 10 	LSL        $16,R1
 2007ca8:	10 40 ff ff 	AND        $65535,R2
 2007cac:	8a 90 8d 9c 	ADD        R2,R1          | SW         R1,$-4(R3)
 2007cb0:	a2 01 a3 a8 	ADD        $1,R4          | CMP        R5,R4
 2007cb4:	78 93 ff b0 	BLT        @0x02007c68    // 2007c68 <__s2b+0x27c>
 2007cb8:	34 00 00 00 	CMP        $0,R6
 2007cbc:	78 88 00 e8 	BZ         @0x02007da8    // 2007da8 <__s2b+0x3bc>
 2007cc0:	0c 85 c0 08 	LW         8(R7),R1
 2007cc4:	2c 04 40 00 	CMP        R1,R5
 2007cc8:	78 90 00 c8 	BLT        @0x02007d94    // 2007d94 <__s2b+0x3a8>
 2007ccc:	64 85 c0 04 	LW         4(R7),R12
 2007cd0:	60 80 00 01 	ADD        $1,R12
 2007cd4:	0c 86 80 4c 	LW         76(R10),R1
 2007cd8:	0c 00 00 00 	CMP        $0,R1
 2007cdc:	78 a8 00 24 	BNZ        @0x02007d04    // 2007d04 <__s2b+0x318>
 2007ce0:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007ce4:	0b 42 80 00 	MOV        R10,R1
 2007ce8:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007cec:	02 00 b6 54 
 2007cf0:	0c c6 80 4c 	SW         R1,$76(R10)
 2007cf4:	0c 00 00 00 	CMP        $0,R1
 2007cf8:	78 a8 00 08 	BNZ        @0x02007d04    // 2007d04 <__s2b+0x318>
 2007cfc:	4e 00 00 00 	CLR        R9
 2007d00:	78 80 00 5c 	BRA        @0x02007d60    // 2007d60 <__s2b+0x374>
 2007d04:	13 43 00 00 	MOV        R12,R2
 2007d08:	11 80 00 02 	LSL        $2,R2
 2007d0c:	8a 90 cc 88 	ADD        R2,R1          | LW         (R1),R9
 2007d10:	4c 00 00 00 	CMP        $0,R9
 2007d14:	78 88 00 08 	BZ         @0x02007d20    // 2007d20 <__s2b+0x334>
 2007d18:	94 c8 95 88 	LW         (R9),R2        | SW         R2,(R1)
 2007d1c:	78 80 00 34 	BRA        @0x02007d54    // 2007d54 <__s2b+0x368>
 2007d20:	26 00 00 01 	LDI        $1,R4
 2007d24:	21 87 00 00 	LSL        R12,R4
 2007d28:	9f a0 9a 05 	MOV        R4,R3          | ADD        $5,R3
 2007d2c:	19 80 00 02 	LSL        $2,R3
 2007d30:	96 01 8f d0 	LDI        $1,R2          | MOV        R10,R1
 2007d34:	24 c7 40 00 	SW         R4,(SP)
 2007d38:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007d3c:	02 00 b6 54 
 2007d40:	cf 88 8b 00 	MOV        R1,R9          | CMP        $0,R1
 2007d44:	24 87 40 00 	LW         (SP),R4
 2007d48:	78 8b ff b0 	BZ         @0x02007cfc    // 2007cfc <__s2b+0x310>
 2007d4c:	64 c4 40 04 	SW         R12,$4(R1)
 2007d50:	24 c4 40 08 	SW         R4,$8(R1)
 2007d54:	06 00 00 00 	CLR        R0
 2007d58:	04 c6 40 10 	SW         R0,$16(R9)
 2007d5c:	04 c6 40 0c 	SW         R0,$12(R9)
 2007d60:	1c 85 c0 10 	LW         16(R7),R3
 2007d64:	18 80 00 02 	ADD        $2,R3
 2007d68:	19 80 00 02 	LSL        $2,R3
 2007d6c:	13 41 c0 0c 	MOV        $12+R7,R2
 2007d70:	0b 42 40 0c 	MOV        $12+R9,R1
 2007d74:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 2007d78:	02 00 14 20 
 2007d7c:	14 85 c0 04 	LW         4(R7),R2
 2007d80:	11 80 00 02 	LSL        $2,R2
 2007d84:	0c 86 80 4c 	LW         76(R10),R1
 2007d88:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2007d8c:	95 b8 bd 88 	SW         R2,(R7)        | SW         R7,(R1)
 2007d90:	3b 42 40 00 	MOV        R9,R7
 2007d94:	8f a8 8a 05 	MOV        R5,R1          | ADD        $5,R1
 2007d98:	09 80 00 02 	LSL        $2,R1
 2007d9c:	97 b8 92 88 	MOV        R7,R2          | ADD        R1,R2
 2007da0:	b5 90 aa 01 	SW         R6,(R2)        | ADD        $1,R5
 2007da4:	2c c5 c0 10 	SW         R5,$16(R7)
 2007da8:	44 06 c0 00 	CMP        R11,R8
 2007dac:	78 ab fe a0 	BNZ        @0x02007c50    // 2007c50 <__s2b+0x264>
 2007db0:	78 80 00 0c 	BRA        @0x02007dc0    // 2007dc0 <__s2b+0x3d4>
 2007db4:	06 00 00 00 	CLR        R0
 2007db8:	04 c0 00 14 	SW         R0,($20)
 2007dbc:	7f 00 00 00 	BREAK      @0x02007dc0    // 2007dc0 <__s2b+0x3d4>
 2007dc0:	8f b8 84 10 	MOV        R7,R1          | LW         16(SP),R0
 2007dc4:	ac 14 b4 18 	LW         20(SP),R5      | LW         24(SP),R6
 2007dc8:	bc 1c c4 20 	LW         28(SP),R7      | LW         32(SP),R8
 2007dcc:	cc 24 d4 28 	LW         36(SP),R9      | LW         40(SP),R10
 2007dd0:	dc 2c e4 30 	LW         44(SP),R11     | LW         48(SP),R12
 2007dd4:	ea 34 ff 80 	ADD        $52,SP         | RTN

02007dd8 <__hi0bits>:
 2007dd8:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2007ddc:	13 40 40 00 	MOV        R1,R2
 2007de0:	10 43 00 00 	AND        $-65536,R2
 2007de4:	78 a8 00 0c 	BNZ        @0x02007df4    // 2007df4 <__hi0bits+0x1c>
 2007de8:	09 80 00 10 	LSL        $16,R1
 2007dec:	a6 18 9e 10 	LDI        $24,R4         | LDI        $16,R3
 2007df0:	78 80 00 04 	BRA        @0x02007df8    // 2007df8 <__hi0bits+0x20>
 2007df4:	a6 08 9e 00 	LDI        $8,R4          | CLR        R3
 2007df8:	12 00 00 ff 	BREV       $255,R2
 2007dfc:	af 88 a9 90 	MOV        R1,R5          | AND        R2,R5
 2007e00:	78 a8 00 08 	BNZ        @0x02007e0c    // 2007e0c <__hi0bits+0x34>
 2007e04:	09 80 00 08 	LSL        $8,R1
 2007e08:	1b 41 00 00 	MOV        R4,R3
 2007e0c:	12 00 00 0f 	BREV       $15,R2
 2007e10:	a7 88 a1 90 	MOV        R1,R4          | AND        R2,R4
 2007e14:	78 a8 00 08 	BNZ        @0x02007e20    // 2007e20 <__hi0bits+0x48>
 2007e18:	18 80 00 04 	ADD        $4,R3
 2007e1c:	09 80 00 04 	LSL        $4,R1
 2007e20:	12 00 00 03 	BREV       $3,R2
 2007e24:	af 88 a9 90 	MOV        R1,R5          | AND        R2,R5
 2007e28:	78 a8 00 08 	BNZ        @0x02007e34    // 2007e34 <__hi0bits+0x5c>
 2007e2c:	18 80 00 02 	ADD        $2,R3
 2007e30:	09 80 00 02 	LSL        $2,R1
 2007e34:	0c 00 00 00 	CMP        $0,R1
 2007e38:	78 90 00 18 	BLT        @0x02007e54    // 2007e54 <__hi0bits+0x7c>
 2007e3c:	12 00 00 02 	BREV       $2,R2
 2007e40:	08 44 80 00 	AND        R2,R1
 2007e44:	78 88 00 08 	BZ         @0x02007e50    // 2007e50 <__hi0bits+0x78>
 2007e48:	18 80 00 01 	ADD        $1,R3
 2007e4c:	78 80 00 04 	BRA        @0x02007e54    // 2007e54 <__hi0bits+0x7c>
 2007e50:	1e 00 00 20 	LDI        $32,R3
 2007e54:	8f 98 ac 00 	MOV        R3,R1          | LW         (SP),R5
 2007e58:	ea 04 ff 80 	ADD        $4,SP          | RTN

02007e5c <__lo0bits>:
 2007e5c:	a7 88 94 88 	MOV        R1,R4          | LW         (R1),R2
 2007e60:	9f 90 99 07 	MOV        R2,R3          | AND        $7,R3
 2007e64:	78 88 00 a8 	BZ         @0x02007f10    // 2007f10 <__lo0bits+0xb4>
 2007e68:	8f 90 89 01 	MOV        R2,R1          | AND        $1,R1
 2007e6c:	78 a8 00 90 	BNZ        @0x02007f00    // 2007f00 <__lo0bits+0xa4>
 2007e70:	8f 90 89 02 	MOV        R2,R1          | AND        $2,R1
 2007e74:	78 88 00 0c 	BZ         @0x02007e84    // 2007e84 <__lo0bits+0x28>
 2007e78:	11 40 00 01 	LSR        $1,R2
 2007e7c:	95 a0 8e 01 	SW         R2,(R4)        | LDI        $1,R1
 2007e80:	7b 40 00 00 	RTN
 2007e84:	11 40 00 02 	LSR        $2,R2
 2007e88:	95 a0 8e 02 	SW         R2,(R4)        | LDI        $2,R1
 2007e8c:	7b 40 00 00 	RTN
 2007e90:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2007e94:	0b 40 80 00 	MOV        R2,R1
 2007e98:	08 40 ff ff 	AND        $65535,R1
 2007e9c:	78 a8 00 0c 	BNZ        @0x02007eac    // 2007eac <__lo0bits+0x50>
 2007ea0:	11 40 00 10 	LSR        $16,R2
 2007ea4:	ae 18 8e 10 	LDI        $24,R5         | LDI        $16,R1
 2007ea8:	78 80 00 04 	BRA        @0x02007eb0    // 2007eb0 <__lo0bits+0x54>
 2007eac:	ae 08 8f 98 	LDI        $8,R5          | MOV        R3,R1
 2007eb0:	1b 40 80 00 	MOV        R2,R3
 2007eb4:	18 40 00 ff 	AND        $255,R3
 2007eb8:	78 a8 00 08 	BNZ        @0x02007ec4    // 2007ec4 <__lo0bits+0x68>
 2007ebc:	11 40 00 08 	LSR        $8,R2
 2007ec0:	0b 41 40 00 	MOV        R5,R1
 2007ec4:	9f 90 99 0f 	MOV        R2,R3          | AND        $15,R3
 2007ec8:	78 a8 00 08 	BNZ        @0x02007ed4    // 2007ed4 <__lo0bits+0x78>
 2007ecc:	08 80 00 04 	ADD        $4,R1
 2007ed0:	11 40 00 04 	LSR        $4,R2
 2007ed4:	9f 90 99 03 	MOV        R2,R3          | AND        $3,R3
 2007ed8:	78 a8 00 08 	BNZ        @0x02007ee4    // 2007ee4 <__lo0bits+0x88>
 2007edc:	08 80 00 02 	ADD        $2,R1
 2007ee0:	11 40 00 02 	LSR        $2,R2
 2007ee4:	9f 90 99 01 	MOV        R2,R3          | AND        $1,R3
 2007ee8:	78 a8 00 0c 	BNZ        @0x02007ef8    // 2007ef8 <__lo0bits+0x9c>
 2007eec:	11 40 00 01 	LSR        $1,R2
 2007ef0:	78 88 00 10 	BZ         @0x02007f04    // 2007f04 <__lo0bits+0xa8>
 2007ef4:	08 80 00 01 	ADD        $1,R1
 2007ef8:	14 c5 00 00 	SW         R2,(R4)
 2007efc:	78 80 00 08 	BRA        @0x02007f08    // 2007f08 <__lo0bits+0xac>
 2007f00:	8e 00 ff 80 	CLR        R1             | RTN
 2007f04:	0e 00 00 20 	LDI        $32,R1
 2007f08:	ac 00 ea 04 	LW         (SP),R5        | ADD        $4,SP
 2007f0c:	7b 40 00 00 	RTN
 2007f10:	78 83 ff 7c 	BRA        @0x02007e90    // 2007e90 <__lo0bits+0x34>

02007f14 <__i2b>:
 2007f14:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2007f18:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2007f1c:	af 88 b7 90 	MOV        R1,R5          | MOV        R2,R6
 2007f20:	14 84 40 4c 	LW         76(R1),R2
 2007f24:	14 00 00 00 	CMP        $0,R2
 2007f28:	78 a8 00 1c 	BNZ        @0x02007f48    // 2007f48 <__i2b+0x34>
 2007f2c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007f30:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007f34:	02 00 b6 54 
 2007f38:	0c c5 40 4c 	SW         R1,$76(R5)
 2007f3c:	0c 00 00 00 	CMP        $0,R1
 2007f40:	78 88 00 5c 	BZ         @0x02007fa0    // 2007fa0 <__i2b+0x8c>
 2007f44:	13 40 40 00 	MOV        R1,R2
 2007f48:	0c 84 80 04 	LW         4(R2),R1
 2007f4c:	0c 00 00 00 	CMP        $0,R1
 2007f50:	78 88 00 0c 	BZ         @0x02007f60    // 2007f60 <__i2b+0x4c>
 2007f54:	1c 84 40 00 	LW         (R1),R3
 2007f58:	1c c4 80 04 	SW         R3,$4(R2)
 2007f5c:	78 80 00 28 	BRA        @0x02007f88    // 2007f88 <__i2b+0x74>
 2007f60:	9e 1c 96 01 	LDI        $28,R3         | LDI        $1,R2
 2007f64:	0b 41 40 00 	MOV        R5,R1
 2007f68:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2007f6c:	02 00 b6 54 
 2007f70:	0c 00 00 00 	CMP        $0,R1
 2007f74:	78 88 00 28 	BZ         @0x02007fa0    // 2007fa0 <__i2b+0x8c>
 2007f78:	16 00 00 01 	LDI        $1,R2
 2007f7c:	14 c4 40 04 	SW         R2,$4(R1)
 2007f80:	1e 00 00 02 	LDI        $2,R3
 2007f84:	1c c4 40 08 	SW         R3,$8(R1)
 2007f88:	16 00 00 00 	CLR        R2
 2007f8c:	14 c4 40 0c 	SW         R2,$12(R1)
 2007f90:	34 c4 40 14 	SW         R6,$20(R1)
 2007f94:	1e 00 00 01 	LDI        $1,R3
 2007f98:	1c c4 40 10 	SW         R3,$16(R1)
 2007f9c:	78 80 00 0c 	BRA        @0x02007fac    // 2007fac <__i2b+0x98>
 2007fa0:	06 00 00 00 	CLR        R0
 2007fa4:	04 c0 00 14 	SW         R0,($20)
 2007fa8:	7f 00 00 00 	BREAK      @0x02007fac    // 2007fac <__i2b+0x98>
 2007fac:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2007fb0:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 2007fb4:	7b 40 00 00 	RTN

02007fb8 <__multiply>:
 2007fb8:	e8 34 85 10 	SUB        $52,SP         | SW         R0,$16(SP)
 2007fbc:	ad 14 b5 18 	SW         R5,$20(SP)     | SW         R6,$24(SP)
 2007fc0:	bd 1c c5 20 	SW         R7,$28(SP)     | SW         R8,$32(SP)
 2007fc4:	cd 24 d5 28 	SW         R9,$36(SP)     | SW         R10,$40(SP)
 2007fc8:	dd 2c e5 30 	SW         R11,$44(SP)    | SW         R12,$48(SP)
 2007fcc:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 2007fd0:	5b 40 c0 00 	MOV        R3,R11
 2007fd4:	34 84 80 10 	LW         16(R2),R6
 2007fd8:	2c 84 c0 10 	LW         16(R3),R5
 2007fdc:	34 05 40 00 	CMP        R5,R6
 2007fe0:	0b 51 80 00 	MOV.LT     R6,R1
 2007fe4:	33 51 40 00 	MOV.LT     R5,R6
 2007fe8:	2b 50 40 00 	MOV.LT     R1,R5
 2007fec:	0b 50 80 00 	MOV.LT     R2,R1
 2007ff0:	3b 50 c0 00 	MOV.LT     R3,R7
 2007ff4:	5b 50 40 00 	MOV.LT     R1,R11
 2007ff8:	44 85 c0 04 	LW         4(R7),R8
 2007ffc:	cf b0 ca a8 	MOV        R6,R9          | ADD        R5,R9
 2008000:	0c 85 c0 08 	LW         8(R7),R1
 2008004:	0c 06 40 00 	CMP        R9,R1
 2008008:	78 b0 00 04 	BGE        @0x02008010    // 2008010 <__multiply+0x58>
 200800c:	40 80 00 01 	ADD        $1,R8
 2008010:	0c 86 80 4c 	LW         76(R10),R1
 2008014:	0c 00 00 00 	CMP        $0,R1
 2008018:	78 a8 00 28 	BNZ        @0x02008044    // 2008044 <__multiply+0x8c>
 200801c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008020:	0b 42 80 00 	MOV        R10,R1
 2008024:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008028:	02 00 b6 54 
 200802c:	0c c6 80 4c 	SW         R1,$76(R10)
 2008030:	0c 00 00 00 	CMP        $0,R1
 2008034:	78 a8 00 0c 	BNZ        @0x02008044    // 2008044 <__multiply+0x8c>
 2008038:	8e 00 8d 04 	CLR        R1             | SW         R1,$4(SP)
 200803c:	66 00 00 00 	CLR        R12
 2008040:	78 80 00 5c 	BRA        @0x020080a0    // 20080a0 <__multiply+0xe8>
 2008044:	13 42 00 00 	MOV        R8,R2
 2008048:	11 80 00 02 	LSL        $2,R2
 200804c:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2008050:	95 04 93 00 	SW         R2,$4(SP)      | CMP        $0,R2
 2008054:	78 88 00 0c 	BZ         @0x02008064    // 2008064 <__multiply+0xac>
 2008058:	9c 90 9d 88 	LW         (R2),R3        | SW         R3,(R1)
 200805c:	0b 40 80 00 	MOV        R2,R1
 2008060:	78 80 00 2c 	BRA        @0x02008090    // 2008090 <__multiply+0xd8>
 2008064:	96 01 e6 01 	LDI        $1,R2          | LDI        $1,R12
 2008068:	61 86 00 00 	LSL        R8,R12
 200806c:	9f e0 9a 05 	MOV        R12,R3         | ADD        $5,R3
 2008070:	19 80 00 02 	LSL        $2,R3
 2008074:	0b 42 80 00 	MOV        R10,R1
 2008078:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 200807c:	02 00 b6 54 
 2008080:	8d 04 8b 00 	SW         R1,$4(SP)      | CMP        $0,R1
 2008084:	78 8b ff b0 	BZ         @0x02008038    // 2008038 <__multiply+0x80>
 2008088:	44 c4 40 04 	SW         R8,$4(R1)
 200808c:	64 c4 40 08 	SW         R12,$8(R1)
 2008090:	16 00 00 00 	CLR        R2
 2008094:	14 c4 40 10 	SW         R2,$16(R1)
 2008098:	14 c4 40 0c 	SW         R2,$12(R1)
 200809c:	63 40 40 00 	MOV        R1,R12
 20080a0:	e2 14 8f c8 	ADD        $20,R12        | MOV        R9,R1
 20080a4:	09 80 00 02 	LSL        $2,R1
 20080a8:	97 e0 92 88 	MOV        R12,R2         | ADD        R1,R2
 20080ac:	95 08 8f e0 	SW         R2,$8(SP)      | MOV        R12,R1
 20080b0:	64 04 80 00 	CMP        R2,R12
 20080b4:	78 98 00 24 	BC         @0x020080dc    // 20080dc <__multiply+0x124>
 20080b8:	ba 14 bd 00 	ADD        $20,R7         | SW         R7,(SP)
 20080bc:	31 80 00 02 	LSL        $2,R6
 20080c0:	c7 b8 c2 b0 	MOV        R7,R8          | ADD        R6,R8
 20080c4:	58 80 00 14 	ADD        $20,R11
 20080c8:	29 80 00 02 	LSL        $2,R5
 20080cc:	d7 d8 d2 a8 	MOV        R11,R10        | ADD        R5,R10
 20080d0:	5c 06 80 00 	CMP        R10,R11
 20080d4:	78 98 00 20 	BC         @0x020080f8    // 20080f8 <__multiply+0x140>
 20080d8:	78 80 00 10 	BRA        @0x020080ec    // 20080ec <__multiply+0x134>
 20080dc:	9e 00 9d 88 	CLR        R3             | SW         R3,(R1)
 20080e0:	8a 04 8b 90 	ADD        $4,R1          | CMP        R2,R1
 20080e4:	78 9b ff f4 	BC         @0x020080dc    // 20080dc <__multiply+0x124>
 20080e8:	78 83 ff cc 	BRA        @0x020080b8    // 20080b8 <__multiply+0x100>
 20080ec:	4c 00 00 01 	CMP        $1,R9
 20080f0:	78 b0 00 f8 	BGE        @0x020081ec    // 20081ec <__multiply+0x234>
 20080f4:	78 80 01 1c 	BRA        @0x02008214    // 2008214 <__multiply+0x25c>
 20080f8:	4c c7 40 0c 	SW         R9,$12(SP)
 20080fc:	8c d8 b7 88 	LW         (R11),R1       | MOV        R1,R6
 2008100:	30 40 ff ff 	AND        $65535,R6
 2008104:	78 88 00 60 	BZ         @0x02008168    // 2008168 <__multiply+0x1b0>
 2008108:	a7 e0 ac 00 	MOV        R12,R4         | LW         (SP),R5
 200810c:	3e 00 00 00 	CLR        R7
 2008110:	8c a8 9c a0 	LW         (R5),R1        | LW         (R4),R3
 2008114:	13 40 40 00 	MOV        R1,R2
 2008118:	10 40 ff ff 	AND        $65535,R2
 200811c:	13 05 80 00 	MPY        R6,R2
 2008120:	4b 40 c0 00 	MOV        R3,R9
 2008124:	48 40 ff ff 	AND        $65535,R9
 2008128:	92 c8 92 b8 	ADD        R9,R2          | ADD        R7,R2
 200812c:	28 80 00 04 	ADD        $4,R5
 2008130:	09 40 00 10 	LSR        $16,R1
 2008134:	0b 05 80 00 	MPY        R6,R1
 2008138:	19 40 00 10 	LSR        $16,R3
 200813c:	8a 98 9f 90 	ADD        R3,R1          | MOV        R2,R3
 2008140:	19 40 00 10 	LSR        $16,R3
 2008144:	8a 98 bf 88 	ADD        R3,R1          | MOV        R1,R7
 2008148:	39 40 00 10 	LSR        $16,R7
 200814c:	20 80 00 04 	ADD        $4,R4
 2008150:	09 80 00 10 	LSL        $16,R1
 2008154:	10 40 ff ff 	AND        $65535,R2
 2008158:	08 c4 80 00 	OR         R2,R1
 200815c:	8d a4 ab c0 	SW         R1,$-4(R4)     | CMP        R8,R5
 2008160:	78 9b ff ac 	BC         @0x02008110    // 2008110 <__multiply+0x158>
 2008164:	bd a0 8c d8 	SW         R7,(R4)        | LW         (R11),R1
 2008168:	33 40 40 00 	MOV        R1,R6
 200816c:	31 40 00 10 	LSR        $16,R6
 2008170:	78 88 00 64 	BZ         @0x020081d8    // 20081d8 <__multiply+0x220>
 2008174:	8c e0 a7 88 	LW         (R12),R1       | MOV        R1,R4
 2008178:	af e0 9c 00 	MOV        R12,R5         | LW         (SP),R3
 200817c:	3e 00 00 00 	CLR        R7
 2008180:	13 41 80 00 	MOV        R6,R2
 2008184:	4d 04 c0 02 	LH         2(R3),R9
 2008188:	13 06 40 00 	MPY        R9,R2
 200818c:	21 40 00 10 	LSR        $16,R4
 2008190:	92 a0 92 b8 	ADD        R4,R2          | ADD        R7,R2
 2008194:	aa 04 a7 90 	ADD        $4,R5          | MOV        R2,R4
 2008198:	21 80 00 10 	LSL        $16,R4
 200819c:	08 40 ff ff 	AND        $65535,R1
 20081a0:	20 c4 40 00 	OR         R1,R4
 20081a4:	a5 ac 9a 04 	SW         R4,$-4(R5)     | ADD        $4,R3
 20081a8:	a4 a8 8f b0 	LW         (R5),R4        | MOV        R6,R1
 20081ac:	3d 04 ff fc 	LH         -4(R3),R7
 20081b0:	0b 05 c0 00 	MPY        R7,R1
 20081b4:	3b 41 00 00 	MOV        R4,R7
 20081b8:	38 40 ff ff 	AND        $65535,R7
 20081bc:	08 85 c0 00 	ADD        R7,R1
 20081c0:	11 40 00 10 	LSR        $16,R2
 20081c4:	8a 90 bf 88 	ADD        R2,R1          | MOV        R1,R7
 20081c8:	39 40 00 10 	LSR        $16,R7
 20081cc:	1c 06 00 00 	CMP        R8,R3
 20081d0:	78 9b ff ac 	BC         @0x02008180    // 2008180 <__multiply+0x1c8>
 20081d4:	0c c5 40 00 	SW         R1,(R5)
 20081d8:	da 04 e2 04 	ADD        $4,R11         | ADD        $4,R12
 20081dc:	5c 06 80 00 	CMP        R10,R11
 20081e0:	78 9b ff 18 	BC         @0x020080fc    // 20080fc <__multiply+0x144>
 20081e4:	4c 87 40 0c 	LW         12(SP),R9
 20081e8:	78 83 ff 00 	BRA        @0x020080ec    // 20080ec <__multiply+0x134>
 20081ec:	8c 08 8a 7c 	LW         8(SP),R1       | ADD        $-4,R1
 20081f0:	9c 08 94 9c 	LW         8(SP),R3       | LW         -4(R3),R2
 20081f4:	14 00 00 00 	CMP        $0,R2
 20081f8:	78 a8 00 18 	BNZ        @0x02008214    // 2008214 <__multiply+0x25c>
 20081fc:	48 83 ff ff 	ADD        $-1,R9
 2008200:	78 88 00 10 	BZ         @0x02008214    // 2008214 <__multiply+0x25c>
 2008204:	8a 7c 94 88 	ADD        $-4,R1         | LW         (R1),R2
 2008208:	14 00 00 00 	CMP        $0,R2
 200820c:	78 8b ff ec 	BZ         @0x020081fc    // 20081fc <__multiply+0x244>
 2008210:	78 80 00 00 	BRA        @0x02008214    // 2008214 <__multiply+0x25c>
 2008214:	3c 87 40 04 	LW         4(SP),R7
 2008218:	4c c5 c0 10 	SW         R9,$16(R7)
 200821c:	8f b8 84 10 	MOV        R7,R1          | LW         16(SP),R0
 2008220:	ac 14 b4 18 	LW         20(SP),R5      | LW         24(SP),R6
 2008224:	bc 1c c4 20 	LW         28(SP),R7      | LW         32(SP),R8
 2008228:	cc 24 d4 28 	LW         36(SP),R9      | LW         40(SP),R10
 200822c:	dc 2c e4 30 	LW         44(SP),R11     | LW         48(SP),R12
 2008230:	ea 34 ff 80 	ADD        $52,SP         | RTN

02008234 <__pow5mult>:
 2008234:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2008238:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200823c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2008240:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2008244:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2008248:	bf 88 b7 90 	MOV        R1,R7          | MOV        R2,R6
 200824c:	af 98 97 98 	MOV        R3,R5          | MOV        R3,R2
 2008250:	10 40 00 03 	AND        $3,R2
 2008254:	78 88 01 48 	BZ         @0x020083a0    // 20083a0 <__pow5mult+0x16c>
 2008258:	44 85 80 10 	LW         16(R6),R8
 200825c:	8f b0 8a 14 	MOV        R6,R1          | ADD        $20,R1
 2008260:	10 83 ff ff 	ADD        $-1,R2
 2008264:	11 80 00 02 	LSL        $2,R2
 2008268:	1a 03 00 40 	LDI        0x0200e4d8,R3  // 200e4d8 <p05.3316>
 200826c:	1a 40 e4 d8 
 2008270:	9a 90 d4 98 	ADD        R2,R3          | LW         (R3),R10
 2008274:	96 00 a6 00 	CLR        R2             | CLR        R4
 2008278:	9c 88 df 98 	LW         (R1),R3        | MOV        R3,R11
 200827c:	58 40 ff ff 	AND        $65535,R11
 2008280:	5b 06 80 00 	MPY        R10,R11
 2008284:	58 85 00 00 	ADD        R4,R11
 2008288:	19 40 00 10 	LSR        $16,R3
 200828c:	1b 06 80 00 	MPY        R10,R3
 2008290:	23 42 c0 00 	MOV        R11,R4
 2008294:	21 40 00 10 	LSR        $16,R4
 2008298:	9a a0 cf 98 	ADD        R4,R3          | MOV        R3,R9
 200829c:	49 40 00 10 	LSR        $16,R9
 20082a0:	a7 c8 8a 04 	MOV        R9,R4          | ADD        $4,R1
 20082a4:	19 80 00 10 	LSL        $16,R3
 20082a8:	58 40 ff ff 	AND        $65535,R11
 20082ac:	9a d8 9d 8c 	ADD        R11,R3         | SW         R3,$-4(R1)
 20082b0:	92 01 93 c0 	ADD        $1,R2          | CMP        R8,R2
 20082b4:	78 93 ff c0 	BLT        @0x02008278    // 2008278 <__pow5mult+0x44>
 20082b8:	4c 00 00 00 	CMP        $0,R9
 20082bc:	78 88 00 e0 	BZ         @0x020083a0    // 20083a0 <__pow5mult+0x16c>
 20082c0:	0c 85 80 08 	LW         8(R6),R1
 20082c4:	44 04 40 00 	CMP        R1,R8
 20082c8:	78 90 00 c0 	BLT        @0x0200838c    // 200838c <__pow5mult+0x158>
 20082cc:	5c 85 80 04 	LW         4(R6),R11
 20082d0:	58 80 00 01 	ADD        $1,R11
 20082d4:	0c 85 c0 4c 	LW         76(R7),R1
 20082d8:	0c 00 00 00 	CMP        $0,R1
 20082dc:	78 a8 00 24 	BNZ        @0x02008304    // 2008304 <__pow5mult+0xd0>
 20082e0:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 20082e4:	0b 41 c0 00 	MOV        R7,R1
 20082e8:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 20082ec:	02 00 b6 54 
 20082f0:	0c c5 c0 4c 	SW         R1,$76(R7)
 20082f4:	0c 00 00 00 	CMP        $0,R1
 20082f8:	78 a8 00 08 	BNZ        @0x02008304    // 2008304 <__pow5mult+0xd0>
 20082fc:	56 00 00 00 	CLR        R10
 2008300:	78 80 00 54 	BRA        @0x02008358    // 2008358 <__pow5mult+0x124>
 2008304:	13 42 c0 00 	MOV        R11,R2
 2008308:	11 80 00 02 	LSL        $2,R2
 200830c:	8a 90 d4 88 	ADD        R2,R1          | LW         (R1),R10
 2008310:	54 00 00 00 	CMP        $0,R10
 2008314:	78 88 00 08 	BZ         @0x02008320    // 2008320 <__pow5mult+0xec>
 2008318:	84 d0 85 88 	LW         (R10),R0       | SW         R0,(R1)
 200831c:	78 80 00 2c 	BRA        @0x0200834c    // 200834c <__pow5mult+0x118>
 2008320:	96 01 e6 01 	LDI        $1,R2          | LDI        $1,R12
 2008324:	61 86 c0 00 	LSL        R11,R12
 2008328:	9f e0 9a 05 	MOV        R12,R3         | ADD        $5,R3
 200832c:	19 80 00 02 	LSL        $2,R3
 2008330:	0b 41 c0 00 	MOV        R7,R1
 2008334:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008338:	02 00 b6 54 
 200833c:	d7 88 8b 00 	MOV        R1,R10         | CMP        $0,R1
 2008340:	78 8b ff b8 	BZ         @0x020082fc    // 20082fc <__pow5mult+0xc8>
 2008344:	5c c4 40 04 	SW         R11,$4(R1)
 2008348:	64 c4 40 08 	SW         R12,$8(R1)
 200834c:	0e 00 00 00 	CLR        R1
 2008350:	0c c6 80 10 	SW         R1,$16(R10)
 2008354:	0c c6 80 0c 	SW         R1,$12(R10)
 2008358:	1c 85 80 10 	LW         16(R6),R3
 200835c:	18 80 00 02 	ADD        $2,R3
 2008360:	19 80 00 02 	LSL        $2,R3
 2008364:	13 41 80 0c 	MOV        $12+R6,R2
 2008368:	0b 42 80 0c 	MOV        $12+R10,R1
 200836c:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 2008370:	02 00 14 20 
 2008374:	14 85 80 04 	LW         4(R6),R2
 2008378:	11 80 00 02 	LSL        $2,R2
 200837c:	0c 85 c0 4c 	LW         76(R7),R1
 2008380:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2008384:	95 b0 b5 88 	SW         R2,(R6)        | SW         R6,(R1)
 2008388:	33 42 80 00 	MOV        R10,R6
 200838c:	8f c0 8a 05 	MOV        R8,R1          | ADD        $5,R1
 2008390:	09 80 00 02 	LSL        $2,R1
 2008394:	9f b0 9a 88 	MOV        R6,R3          | ADD        R1,R3
 2008398:	cd 98 c2 01 	SW         R9,(R3)        | ADD        $1,R8
 200839c:	44 c5 80 10 	SW         R8,$16(R6)
 20083a0:	29 c0 00 02 	ASR        $2,R5
 20083a4:	78 88 01 08 	BZ         @0x020084b0    // 20084b0 <__pow5mult+0x27c>
 20083a8:	44 85 c0 48 	LW         72(R7),R8
 20083ac:	44 00 00 00 	CMP        $0,R8
 20083b0:	78 a8 00 88 	BNZ        @0x0200843c    // 200843c <__pow5mult+0x208>
 20083b4:	0c 85 c0 4c 	LW         76(R7),R1
 20083b8:	0c 00 00 00 	CMP        $0,R1
 20083bc:	78 a8 00 1c 	BNZ        @0x020083dc    // 20083dc <__pow5mult+0x1a8>
 20083c0:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 20083c4:	0b 41 c0 00 	MOV        R7,R1
 20083c8:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 20083cc:	02 00 b6 54 
 20083d0:	0c c5 c0 4c 	SW         R1,$76(R7)
 20083d4:	0c 00 00 00 	CMP        $0,R1
 20083d8:	78 88 00 d8 	BZ         @0x020084b4    // 20084b4 <__pow5mult+0x280>
 20083dc:	44 84 40 04 	LW         4(R1),R8
 20083e0:	44 00 00 00 	CMP        $0,R8
 20083e4:	78 88 00 0c 	BZ         @0x020083f4    // 20083f4 <__pow5mult+0x1c0>
 20083e8:	14 86 00 00 	LW         (R8),R2
 20083ec:	14 c4 40 04 	SW         R2,$4(R1)
 20083f0:	78 80 00 28 	BRA        @0x0200841c    // 200841c <__pow5mult+0x1e8>
 20083f4:	9e 1c 96 01 	LDI        $28,R3         | LDI        $1,R2
 20083f8:	0b 41 c0 00 	MOV        R7,R1
 20083fc:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008400:	02 00 b6 54 
 2008404:	c7 88 8b 00 	MOV        R1,R8          | CMP        $0,R1
 2008408:	78 88 00 a8 	BZ         @0x020084b4    // 20084b4 <__pow5mult+0x280>
 200840c:	1e 00 00 01 	LDI        $1,R3
 2008410:	1c c4 40 04 	SW         R3,$4(R1)
 2008414:	0e 00 00 02 	LDI        $2,R1
 2008418:	0c c6 00 08 	SW         R1,$8(R8)
 200841c:	16 00 00 00 	CLR        R2
 2008420:	14 c6 00 0c 	SW         R2,$12(R8)
 2008424:	1e 00 02 71 	LDI        $625,R3
 2008428:	1c c6 00 14 	SW         R3,$20(R8)
 200842c:	0e 00 00 01 	LDI        $1,R1
 2008430:	0c c6 00 10 	SW         R1,$16(R8)
 2008434:	44 c5 c0 48 	SW         R8,$72(R7)
 2008438:	14 c6 00 00 	SW         R2,(R8)
 200843c:	78 80 00 04 	BRA        @0x02008444    // 2008444 <__pow5mult+0x210>
 2008440:	43 40 40 00 	MOV        R1,R8
 2008444:	8f a8 89 01 	MOV        R5,R1          | AND        $1,R1
 2008448:	78 88 00 38 	BZ         @0x02008484    // 2008484 <__pow5mult+0x250>
 200844c:	9f c0 97 b0 	MOV        R8,R3          | MOV        R6,R2
 2008450:	0b 41 c0 00 	MOV        R7,R1
 2008454:	87 fa fc f8 	JSR        0x02007fb8     // 2007fb8 <__multiply>
 2008458:	02 00 7f b8 
 200845c:	34 00 00 00 	CMP        $0,R6
 2008460:	78 88 00 1c 	BZ         @0x02008480    // 2008480 <__pow5mult+0x24c>
 2008464:	1c 85 80 04 	LW         4(R6),R3
 2008468:	19 80 00 02 	LSL        $2,R3
 200846c:	14 85 c0 4c 	LW         76(R7),R2
 2008470:	92 98 9c 90 	ADD        R3,R2          | LW         (R2),R3
 2008474:	9d b0 b5 90 	SW         R3,(R6)        | SW         R6,(R2)
 2008478:	33 40 40 00 	MOV        R1,R6
 200847c:	78 80 00 04 	BRA        @0x02008484    // 2008484 <__pow5mult+0x250>
 2008480:	33 40 40 00 	MOV        R1,R6
 2008484:	29 c0 00 01 	ASR        $1,R5
 2008488:	78 88 00 34 	BZ         @0x020084c0    // 20084c0 <__pow5mult+0x28c>
 200848c:	8c c0 8b 00 	LW         (R8),R1        | CMP        $0,R1
 2008490:	78 ab ff ac 	BNZ        @0x02008440    // 2008440 <__pow5mult+0x20c>
 2008494:	9f c0 97 c0 	MOV        R8,R3          | MOV        R8,R2
 2008498:	0b 41 c0 00 	MOV        R7,R1
 200849c:	87 fa fc f8 	JSR        0x02007fb8     // 2007fb8 <__multiply>
 20084a0:	02 00 7f b8 
 20084a4:	8d c0 96 00 	SW         R1,(R8)        | CLR        R2
 20084a8:	14 c4 40 00 	SW         R2,(R1)
 20084ac:	78 83 ff 90 	BRA        @0x02008440    // 2008440 <__pow5mult+0x20c>
 20084b0:	78 80 00 0c 	BRA        @0x020084c0    // 20084c0 <__pow5mult+0x28c>
 20084b4:	1e 00 00 00 	CLR        R3
 20084b8:	1c c0 00 14 	SW         R3,($20)
 20084bc:	7f 00 00 00 	BREAK      @0x020084c0    // 20084c0 <__pow5mult+0x28c>
 20084c0:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 20084c4:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 20084c8:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 20084cc:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 20084d0:	dc 1c e4 20 	LW         28(SP),R11     | LW         32(SP),R12
 20084d4:	ea 24 ff 80 	ADD        $36,SP         | RTN

020084d8 <__lshift>:
 20084d8:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 20084dc:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20084e0:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 20084e4:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 20084e8:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 20084ec:	c7 88 bf 90 	MOV        R1,R8          | MOV        R2,R7
 20084f0:	af 98 d7 98 	MOV        R3,R5          | MOV        R3,R10
 20084f4:	51 c0 00 05 	ASR        $5,R10
 20084f8:	5c 84 80 04 	LW         4(R2),R11
 20084fc:	0c 84 80 10 	LW         16(R2),R1
 2008500:	cf d0 ca 88 	MOV        R10,R9         | ADD        R1,R9
 2008504:	b7 c8 b2 01 	MOV        R9,R6          | ADD        $1,R6
 2008508:	0c 84 80 08 	LW         8(R2),R1
 200850c:	0c 05 80 00 	CMP        R6,R1
 2008510:	78 b0 00 0c 	BGE        @0x02008520    // 2008520 <__lshift+0x48>
 2008514:	da 01 8a 88 	ADD        $1,R11         | ADD        R1,R1
 2008518:	0c 05 80 00 	CMP        R6,R1
 200851c:	78 93 ff f4 	BLT        @0x02008514    // 2008514 <__lshift+0x3c>
 2008520:	0c 86 00 4c 	LW         76(R8),R1
 2008524:	0c 00 00 00 	CMP        $0,R1
 2008528:	78 a8 00 24 	BNZ        @0x02008550    // 2008550 <__lshift+0x78>
 200852c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008530:	0b 42 00 00 	MOV        R8,R1
 2008534:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008538:	02 00 b6 54 
 200853c:	0c c6 00 4c 	SW         R1,$76(R8)
 2008540:	0c 00 00 00 	CMP        $0,R1
 2008544:	78 a8 00 08 	BNZ        @0x02008550    // 2008550 <__lshift+0x78>
 2008548:	0e 00 00 00 	CLR        R1
 200854c:	78 80 00 54 	BRA        @0x020085a4    // 20085a4 <__lshift+0xcc>
 2008550:	13 42 c0 00 	MOV        R11,R2
 2008554:	11 80 00 02 	LSL        $2,R2
 2008558:	8a 90 97 88 	ADD        R2,R1          | MOV        R1,R2
 200855c:	8c 88 8b 00 	LW         (R1),R1        | CMP        $0,R1
 2008560:	78 88 00 08 	BZ         @0x0200856c    // 200856c <__lshift+0x94>
 2008564:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 2008568:	78 80 00 2c 	BRA        @0x02008598    // 2008598 <__lshift+0xc0>
 200856c:	96 01 e6 01 	LDI        $1,R2          | LDI        $1,R12
 2008570:	61 86 c0 00 	LSL        R11,R12
 2008574:	9f e0 9a 05 	MOV        R12,R3         | ADD        $5,R3
 2008578:	19 80 00 02 	LSL        $2,R3
 200857c:	0b 42 00 00 	MOV        R8,R1
 2008580:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008584:	02 00 b6 54 
 2008588:	0c 00 00 00 	CMP        $0,R1
 200858c:	78 8b ff b8 	BZ         @0x02008548    // 2008548 <__lshift+0x70>
 2008590:	5c c4 40 04 	SW         R11,$4(R1)
 2008594:	64 c4 40 08 	SW         R12,$8(R1)
 2008598:	16 00 00 00 	CLR        R2
 200859c:	14 c4 40 10 	SW         R2,$16(R1)
 20085a0:	14 c4 40 0c 	SW         R2,$12(R1)
 20085a4:	97 88 92 14 	MOV        R1,R2          | ADD        $20,R2
 20085a8:	a7 90 d3 01 	MOV        R2,R4          | CMP        $1,R10
 20085ac:	78 90 00 18 	BLT        @0x020085c8    // 20085c8 <__lshift+0xf0>
 20085b0:	51 80 00 02 	LSL        $2,R10
 20085b4:	a7 90 a2 d0 	MOV        R2,R4          | ADD        R10,R4
 20085b8:	92 04 9e 00 	ADD        $4,R2          | CLR        R3
 20085bc:	9d 94 93 a0 	SW         R3,$-4(R2)     | CMP        R4,R2
 20085c0:	78 ab ff f4 	BNZ        @0x020085b8    // 20085b8 <__lshift+0xe0>
 20085c4:	78 80 00 00 	BRA        @0x020085c8    // 20085c8 <__lshift+0xf0>
 20085c8:	97 b8 92 14 	MOV        R7,R2          | ADD        $20,R2
 20085cc:	1c 85 c0 10 	LW         16(R7),R3
 20085d0:	19 80 00 02 	LSL        $2,R3
 20085d4:	d7 90 d2 98 	MOV        R2,R10         | ADD        R3,R10
 20085d8:	9f d0 d7 a8 	MOV        R10,R3         | MOV        R5,R10
 20085dc:	50 40 00 1f 	AND        $31,R10
 20085e0:	78 88 00 38 	BZ         @0x0200861c    // 200861c <__lshift+0x144>
 20085e4:	de 20 d8 d0 	LDI        $32,R11        | SUB        R10,R11
 20085e8:	66 00 00 00 	CLR        R12
 20085ec:	a2 04 ac 90 	ADD        $4,R4          | LW         (R2),R5
 20085f0:	29 86 80 00 	LSL        R10,R5
 20085f4:	28 c7 00 00 	OR         R12,R5
 20085f8:	ad a4 e4 90 	SW         R5,$-4(R4)     | LW         (R2),R12
 20085fc:	10 80 00 04 	ADD        $4,R2
 2008600:	61 46 c0 00 	LSR        R11,R12
 2008604:	14 04 c0 00 	CMP        R3,R2
 2008608:	78 9b ff e0 	BC         @0x020085ec    // 20085ec <__lshift+0x114>
 200860c:	e5 a0 e3 00 	SW         R12,(R4)       | CMP        $0,R12
 2008610:	78 88 00 18 	BZ         @0x0200862c    // 200862c <__lshift+0x154>
 2008614:	b7 c8 b2 02 	MOV        R9,R6          | ADD        $2,R6
 2008618:	78 80 00 10 	BRA        @0x0200862c    // 200862c <__lshift+0x154>
 200861c:	a2 04 ac 90 	ADD        $4,R4          | LW         (R2),R5
 2008620:	92 04 ad a4 	ADD        $4,R2          | SW         R5,$-4(R4)
 2008624:	14 04 c0 00 	CMP        R3,R2
 2008628:	78 9b ff f0 	BC         @0x0200861c    // 200861c <__lshift+0x144>
 200862c:	30 83 ff ff 	ADD        $-1,R6
 2008630:	34 c4 40 10 	SW         R6,$16(R1)
 2008634:	1c 85 c0 04 	LW         4(R7),R3
 2008638:	19 80 00 02 	LSL        $2,R3
 200863c:	14 86 00 4c 	LW         76(R8),R2
 2008640:	92 98 d4 90 	ADD        R3,R2          | LW         (R2),R10
 2008644:	d5 b8 bd 90 	SW         R10,(R7)       | SW         R7,(R2)
 2008648:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 200864c:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2008650:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2008654:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 2008658:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 200865c:	7b 40 00 00 	RTN

02008660 <__mcmp>:
 2008660:	e8 08 ad 00 	SUB        $8,SP          | SW         R5,(SP)
 2008664:	b5 04 af 88 	SW         R6,$4(SP)      | MOV        R1,R5
 2008668:	0c 84 40 10 	LW         16(R1),R1
 200866c:	1c 84 80 10 	LW         16(R2),R3
 2008670:	08 04 c0 00 	SUB        R3,R1
 2008674:	78 a8 00 3c 	BNZ        @0x020086b4    // 20086b4 <__mcmp+0x54>
 2008678:	aa 14 a7 98 	ADD        $20,R5         | MOV        R3,R4
 200867c:	21 80 00 02 	LSL        $2,R4
 2008680:	9f a8 9a a0 	MOV        R5,R3          | ADD        R4,R3
 2008684:	92 14 92 a0 	ADD        $20,R2         | ADD        R4,R2
 2008688:	9a 7c 92 7c 	ADD        $-4,R3         | ADD        $-4,R2
 200868c:	a4 90 b4 98 	LW         (R2),R4        | LW         (R3),R6
 2008690:	34 05 00 00 	CMP        R4,R6
 2008694:	78 88 00 0c 	BZ         @0x020086a4    // 20086a4 <__mcmp+0x44>
 2008698:	78 98 00 14 	BC         @0x020086b0    // 20086b0 <__mcmp+0x50>
 200869c:	0e 00 00 01 	LDI        $1,R1
 20086a0:	78 80 00 10 	BRA        @0x020086b4    // 20086b4 <__mcmp+0x54>
 20086a4:	2c 04 c0 00 	CMP        R3,R5
 20086a8:	78 9b ff dc 	BC         @0x02008688    // 2008688 <__mcmp+0x28>
 20086ac:	78 80 00 04 	BRA        @0x020086b4    // 20086b4 <__mcmp+0x54>
 20086b0:	0e 7f ff ff 	LDI        $-1,R1
 20086b4:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 20086b8:	ea 08 ff 80 	ADD        $8,SP          | RTN

020086bc <__mdiff>:
 20086bc:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 20086c0:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20086c4:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 20086c8:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 20086cc:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 20086d0:	c7 88 bf 90 	MOV        R1,R8          | MOV        R2,R7
 20086d4:	33 40 c0 00 	MOV        R3,R6
 20086d8:	2c 84 80 10 	LW         16(R2),R5
 20086dc:	0c 84 c0 10 	LW         16(R3),R1
 20086e0:	28 04 40 00 	SUB        R1,R5
 20086e4:	78 a8 02 3c 	BNZ        @0x02008924    // 2008924 <__mdiff+0x268>
 20086e8:	cf 90 ca 14 	MOV        R2,R9          | ADD        $20,R9
 20086ec:	1b 40 40 00 	MOV        R1,R3
 20086f0:	19 80 00 02 	LSL        $2,R3
 20086f4:	8f c8 8a 98 	MOV        R9,R1          | ADD        R3,R1
 20086f8:	97 b0 92 14 	MOV        R6,R2          | ADD        $20,R2
 20086fc:	10 84 c0 00 	ADD        R3,R2
 2008700:	8a 7c a4 88 	ADD        $-4,R1         | LW         (R1),R4
 2008704:	92 7c 9c 90 	ADD        $-4,R2         | LW         (R2),R3
 2008708:	24 04 c0 00 	CMP        R3,R4
 200870c:	78 88 00 10 	BZ         @0x02008720    // 2008720 <__mdiff+0x64>
 2008710:	78 b8 00 8c 	BNC        @0x020087a0    // 20087a0 <__mdiff+0xe4>
 2008714:	8f b8 bf b0 	MOV        R7,R1          | MOV        R6,R7
 2008718:	b7 88 ae 01 	MOV        R1,R6          | LDI        $1,R5
 200871c:	78 80 00 80 	BRA        @0x020087a0    // 20087a0 <__mdiff+0xe4>
 2008720:	4c 04 40 00 	CMP        R1,R9
 2008724:	78 9b ff d8 	BC         @0x02008700    // 2008700 <__mdiff+0x44>
 2008728:	78 80 01 e8 	BRA        @0x02008914    // 2008914 <__mdiff+0x258>
 200872c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008730:	0b 42 00 00 	MOV        R8,R1
 2008734:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008738:	02 00 b6 54 
 200873c:	0c c6 00 4c 	SW         R1,$76(R8)
 2008740:	0c 00 00 00 	CMP        $0,R1
 2008744:	78 88 01 ec 	BZ         @0x02008934    // 2008934 <__mdiff+0x278>
 2008748:	13 40 40 00 	MOV        R1,R2
 200874c:	8c 90 8b 00 	LW         (R2),R1        | CMP        $0,R1
 2008750:	78 88 00 08 	BZ         @0x0200875c    // 200875c <__mdiff+0xa0>
 2008754:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 2008758:	78 80 00 28 	BRA        @0x02008784    // 2008784 <__mdiff+0xc8>
 200875c:	9e 18 96 01 	LDI        $24,R3         | LDI        $1,R2
 2008760:	0b 42 00 00 	MOV        R8,R1
 2008764:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008768:	02 00 b6 54 
 200876c:	0c 00 00 00 	CMP        $0,R1
 2008770:	78 88 01 c0 	BZ         @0x02008934    // 2008934 <__mdiff+0x278>
 2008774:	16 00 00 00 	CLR        R2
 2008778:	14 c4 40 04 	SW         R2,$4(R1)
 200877c:	1e 00 00 01 	LDI        $1,R3
 2008780:	1c c4 40 08 	SW         R3,$8(R1)
 2008784:	16 00 00 00 	CLR        R2
 2008788:	14 c4 40 0c 	SW         R2,$12(R1)
 200878c:	1e 00 00 01 	LDI        $1,R3
 2008790:	1c c4 40 10 	SW         R3,$16(R1)
 2008794:	14 c4 40 14 	SW         R2,$20(R1)
 2008798:	78 80 01 b0 	BRA        @0x0200894c    // 200894c <__mdiff+0x290>
 200879c:	2e 00 00 00 	CLR        R5
 20087a0:	4c 85 c0 04 	LW         4(R7),R9
 20087a4:	0c 86 00 4c 	LW         76(R8),R1
 20087a8:	0c 00 00 00 	CMP        $0,R1
 20087ac:	78 88 00 18 	BZ         @0x020087c8    // 20087c8 <__mdiff+0x10c>
 20087b0:	13 42 40 00 	MOV        R9,R2
 20087b4:	11 80 00 02 	LSL        $2,R2
 20087b8:	8a 90 97 88 	ADD        R2,R1          | MOV        R1,R2
 20087bc:	8c 88 8b 00 	LW         (R1),R1        | CMP        $0,R1
 20087c0:	78 a8 00 24 	BNZ        @0x020087e8    // 20087e8 <__mdiff+0x12c>
 20087c4:	78 80 00 28 	BRA        @0x020087f0    // 20087f0 <__mdiff+0x134>
 20087c8:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 20087cc:	0b 42 00 00 	MOV        R8,R1
 20087d0:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 20087d4:	02 00 b6 54 
 20087d8:	0c c6 00 4c 	SW         R1,$76(R8)
 20087dc:	0c 00 00 00 	CMP        $0,R1
 20087e0:	78 88 01 5c 	BZ         @0x02008940    // 2008940 <__mdiff+0x284>
 20087e4:	78 83 ff c8 	BRA        @0x020087b0    // 20087b0 <__mdiff+0xf4>
 20087e8:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 20087ec:	78 80 00 2c 	BRA        @0x0200881c    // 200881c <__mdiff+0x160>
 20087f0:	96 01 d6 01 	LDI        $1,R2          | LDI        $1,R10
 20087f4:	51 86 40 00 	LSL        R9,R10
 20087f8:	9f d0 9a 05 	MOV        R10,R3         | ADD        $5,R3
 20087fc:	19 80 00 02 	LSL        $2,R3
 2008800:	0b 42 00 00 	MOV        R8,R1
 2008804:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008808:	02 00 b6 54 
 200880c:	0c 00 00 00 	CMP        $0,R1
 2008810:	78 88 01 2c 	BZ         @0x02008940    // 2008940 <__mdiff+0x284>
 2008814:	4c c4 40 04 	SW         R9,$4(R1)
 2008818:	54 c4 40 08 	SW         R10,$8(R1)
 200881c:	16 00 00 00 	CLR        R2
 2008820:	14 c4 40 10 	SW         R2,$16(R1)
 2008824:	2c c4 40 0c 	SW         R5,$12(R1)
 2008828:	44 85 c0 10 	LW         16(R7),R8
 200882c:	ba 14 97 c0 	ADD        $20,R7         | MOV        R8,R2
 2008830:	11 80 00 02 	LSL        $2,R2
 2008834:	cf b8 ca 90 	MOV        R7,R9          | ADD        R2,R9
 2008838:	af b0 aa 14 	MOV        R6,R5          | ADD        $20,R5
 200883c:	14 85 80 10 	LW         16(R6),R2
 2008840:	11 80 00 02 	LSL        $2,R2
 2008844:	d7 a8 d2 90 	MOV        R5,R10         | ADD        R2,R10
 2008848:	a7 88 a2 14 	MOV        R1,R4          | ADD        $20,R4
 200884c:	36 00 00 00 	CLR        R6
 2008850:	78 80 00 04 	BRA        @0x02008858    // 2008858 <__mdiff+0x19c>
 2008854:	3b 40 80 00 	MOV        R2,R7
 2008858:	9c b8 e4 a8 	LW         (R7),R3        | LW         (R5),R12
 200885c:	5b 40 c0 00 	MOV        R3,R11
 2008860:	58 40 ff ff 	AND        $65535,R11
 2008864:	da b0 97 e0 	ADD        R6,R11         | MOV        R12,R2
 2008868:	10 40 ff ff 	AND        $65535,R2
 200886c:	d8 90 97 b8 	SUB        R2,R11         | MOV        R7,R2
 2008870:	92 04 aa 04 	ADD        $4,R2          | ADD        $4,R5
 2008874:	19 40 00 10 	LSR        $16,R3
 2008878:	61 40 00 10 	LSR        $16,R12
 200887c:	98 e0 b7 d8 	SUB        R12,R3         | MOV        R11,R6
 2008880:	31 c0 00 10 	ASR        $16,R6
 2008884:	9a b0 b7 98 	ADD        R6,R3          | MOV        R3,R6
 2008888:	31 c0 00 10 	ASR        $16,R6
 200888c:	20 80 00 04 	ADD        $4,R4
 2008890:	19 80 00 10 	LSL        $16,R3
 2008894:	58 40 ff ff 	AND        $65535,R11
 2008898:	18 c6 c0 00 	OR         R11,R3
 200889c:	9d a4 ab d0 	SW         R3,$-4(R4)     | CMP        R10,R5
 20088a0:	78 9b ff b0 	BC         @0x02008854    // 2008854 <__mdiff+0x198>
 20088a4:	14 06 40 00 	CMP        R9,R2
 20088a8:	78 b8 00 4c 	BNC        @0x020088f8    // 20088f8 <__mdiff+0x23c>
 20088ac:	2b 41 00 00 	MOV        R4,R5
 20088b0:	9c 90 d7 98 	LW         (R2),R3        | MOV        R3,R10
 20088b4:	50 40 ff ff 	AND        $65535,R10
 20088b8:	d2 b0 92 04 	ADD        R6,R10         | ADD        $4,R2
 20088bc:	19 40 00 10 	LSR        $16,R3
 20088c0:	33 42 80 00 	MOV        R10,R6
 20088c4:	31 c0 00 10 	ASR        $16,R6
 20088c8:	9a b0 b7 98 	ADD        R6,R3          | MOV        R3,R6
 20088cc:	31 c0 00 10 	ASR        $16,R6
 20088d0:	28 80 00 04 	ADD        $4,R5
 20088d4:	19 80 00 10 	LSL        $16,R3
 20088d8:	50 40 ff ff 	AND        $65535,R10
 20088dc:	18 c6 80 00 	OR         R10,R3
 20088e0:	9d ac 93 c8 	SW         R3,$-4(R5)     | CMP        R9,R2
 20088e4:	78 9b ff c8 	BC         @0x020088b0    // 20088b0 <__mdiff+0x1f4>
 20088e8:	48 05 c0 00 	SUB        R7,R9
 20088ec:	4b 42 5f fb 	MOV        $-5+R9,R9
 20088f0:	c9 7c ca 04 	AND        $-4,R9         | ADD        $4,R9
 20088f4:	20 86 40 00 	ADD        R9,R4
 20088f8:	a2 7c 9b 00 	ADD        $-4,R4         | CMP        $0,R3
 20088fc:	78 a8 00 0c 	BNZ        @0x0200890c    // 200890c <__mdiff+0x250>
 2008900:	c2 7f a2 7c 	ADD        $-1,R8         | ADD        $-4,R4
 2008904:	94 a0 93 00 	LW         (R4),R2        | CMP        $0,R2
 2008908:	78 8b ff f4 	BZ         @0x02008900    // 2008900 <__mdiff+0x244>
 200890c:	44 c4 40 10 	SW         R8,$16(R1)
 2008910:	78 80 00 38 	BRA        @0x0200894c    // 200894c <__mdiff+0x290>
 2008914:	14 86 00 4c 	LW         76(R8),R2
 2008918:	14 00 00 00 	CMP        $0,R2
 200891c:	78 ab fe 2c 	BNZ        @0x0200874c    // 200874c <__mdiff+0x90>
 2008920:	78 83 fe 08 	BRA        @0x0200872c    // 200872c <__mdiff+0x70>
 2008924:	78 b3 fe 74 	BGE        @0x0200879c    // 200879c <__mdiff+0xe0>
 2008928:	bf 98 b7 90 	MOV        R3,R7          | MOV        R2,R6
 200892c:	2e 00 00 01 	LDI        $1,R5
 2008930:	78 83 fe 6c 	BRA        @0x020087a0    // 20087a0 <__mdiff+0xe4>
 2008934:	1e 00 00 00 	CLR        R3
 2008938:	1c c0 00 10 	SW         R3,($16)
 200893c:	7f 00 00 00 	BREAK      @0x02008940    // 2008940 <__mdiff+0x284>
 2008940:	06 00 00 00 	CLR        R0
 2008944:	04 c0 00 0c 	SW         R0,($12)
 2008948:	7f 00 00 00 	BREAK      @0x0200894c    // 200894c <__mdiff+0x290>
 200894c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2008950:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2008954:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2008958:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 200895c:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 2008960:	7b 40 00 00 	RTN

02008964 <__ulp>:
 2008964:	12 00 0f fe 	BREV       $4094,R2
 2008968:	08 44 80 00 	AND        R2,R1
 200896c:	12 00 03 3f 	BREV       $831,R2
 2008970:	8a 90 8b 01 	ADD        R2,R1          | CMP        $1,R1
 2008974:	78 90 00 04 	BLT        @0x0200897c    // 200897c <__ulp+0x18>
 2008978:	96 00 ff 80 	CLR        R2             | RTN
 200897c:	13 40 5f ff 	MOV        $-1+R1,R2
 2008980:	11 03 ff ff 	XOR        $-1,R2
 2008984:	11 c0 00 14 	ASR        $20,R2
 2008988:	14 00 00 14 	CMP        $20,R2
 200898c:	78 b0 00 0c 	BGE        @0x0200899c    // 200899c <__ulp+0x38>
 2008990:	0e 08 00 00 	LDI        $524288,R1
 2008994:	09 c4 80 00 	ASR        R2,R1
 2008998:	96 00 ff 80 	CLR        R2             | RTN
 200899c:	8e 00 92 6c 	CLR        R1             | ADD        $-20,R2
 20089a0:	14 00 00 1f 	CMP        $31,R2
 20089a4:	78 b0 00 10 	BGE        @0x020089b8    // 20089b8 <__ulp+0x54>
 20089a8:	9e 1f 98 90 	LDI        $31,R3         | SUB        R2,R3
 20089ac:	16 00 00 01 	LDI        $1,R2
 20089b0:	11 84 c0 00 	LSL        R3,R2
 20089b4:	78 80 00 04 	BRA        @0x020089bc    // 20089bc <__ulp+0x58>
 20089b8:	16 00 00 01 	LDI        $1,R2
 20089bc:	7b 40 00 00 	RTN

020089c0 <__b2d>:
 20089c0:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 20089c4:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20089c8:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 20089cc:	d5 14 bf 88 	SW         R10,$20(SP)    | MOV        R1,R7
 20089d0:	38 80 00 14 	ADD        $20,R7
 20089d4:	0c 84 40 10 	LW         16(R1),R1
 20089d8:	09 80 00 02 	LSL        $2,R1
 20089dc:	b7 b8 b2 88 	MOV        R7,R6          | ADD        R1,R6
 20089e0:	c7 b0 c2 7c 	MOV        R6,R8          | ADD        $-4,R8
 20089e4:	ac b4 8f a8 	LW         -4(R6),R5      | MOV        R5,R1
 20089e8:	08 43 00 00 	AND        $-65536,R1
 20089ec:	78 a8 00 10 	BNZ        @0x02008a00    // 2008a00 <__b2d+0x40>
 20089f0:	1b 41 40 00 	MOV        R5,R3
 20089f4:	19 80 00 10 	LSL        $16,R3
 20089f8:	ce 18 a6 10 	LDI        $24,R9         | LDI        $16,R4
 20089fc:	78 80 00 08 	BRA        @0x02008a08    // 2008a08 <__b2d+0x48>
 2008a00:	9f a8 ce 08 	MOV        R5,R3          | LDI        $8,R9
 2008a04:	26 00 00 00 	CLR        R4
 2008a08:	0a 00 00 ff 	BREV       $255,R1
 2008a0c:	d7 98 d1 88 	MOV        R3,R10         | AND        R1,R10
 2008a10:	78 a8 00 08 	BNZ        @0x02008a1c    // 2008a1c <__b2d+0x5c>
 2008a14:	19 80 00 08 	LSL        $8,R3
 2008a18:	23 42 40 00 	MOV        R9,R4
 2008a1c:	0a 00 00 0f 	BREV       $15,R1
 2008a20:	cf 98 c9 88 	MOV        R3,R9          | AND        R1,R9
 2008a24:	78 a8 00 08 	BNZ        @0x02008a30    // 2008a30 <__b2d+0x70>
 2008a28:	20 80 00 04 	ADD        $4,R4
 2008a2c:	19 80 00 04 	LSL        $4,R3
 2008a30:	0a 00 00 03 	BREV       $3,R1
 2008a34:	d7 98 d1 88 	MOV        R3,R10         | AND        R1,R10
 2008a38:	78 a8 00 08 	BNZ        @0x02008a44    // 2008a44 <__b2d+0x84>
 2008a3c:	20 80 00 02 	ADD        $2,R4
 2008a40:	19 80 00 02 	LSL        $2,R3
 2008a44:	1c 00 00 00 	CMP        $0,R3
 2008a48:	78 90 00 10 	BLT        @0x02008a5c    // 2008a5c <__b2d+0x9c>
 2008a4c:	0a 00 00 02 	BREV       $2,R1
 2008a50:	18 44 40 00 	AND        R1,R3
 2008a54:	78 88 00 c0 	BZ         @0x02008b18    // 2008b18 <__b2d+0x158>
 2008a58:	20 80 00 01 	ADD        $1,R4
 2008a5c:	8e 20 88 a0 	LDI        $32,R1         | SUB        R4,R1
 2008a60:	8d 90 a3 0b 	SW         R1,(R2)        | CMP        $11,R4
 2008a64:	78 b0 00 40 	BGE        @0x02008aa8    // 2008aa8 <__b2d+0xe8>
 2008a68:	9e 0b 98 a0 	LDI        $11,R3         | SUB        R4,R3
 2008a6c:	0b 41 40 00 	MOV        R5,R1
 2008a70:	09 44 c0 00 	LSR        R3,R1
 2008a74:	4a 00 0f fc 	BREV       $4092,R9
 2008a78:	08 c6 40 00 	OR         R9,R1
 2008a7c:	3c 06 00 00 	CMP        R8,R7
 2008a80:	78 b8 00 10 	BNC        @0x02008a94    // 2008a94 <__b2d+0xd4>
 2008a84:	14 85 bf f8 	LW         -8(R6),R2
 2008a88:	11 44 c0 00 	LSR        R3,R2
 2008a8c:	1b 40 80 00 	MOV        R2,R3
 2008a90:	78 80 00 04 	BRA        @0x02008a98    // 2008a98 <__b2d+0xd8>
 2008a94:	1e 00 00 00 	CLR        R3
 2008a98:	13 41 40 00 	MOV        R5,R2
 2008a9c:	11 85 00 15 	LSL        $21+R4,R2
 2008aa0:	10 c4 c0 00 	OR         R3,R2
 2008aa4:	78 80 00 b4 	BRA        @0x02008b5c    // 2008b5c <__b2d+0x19c>
 2008aa8:	a2 75 bb c0 	ADD        $-11,R4        | CMP        R8,R7
 2008aac:	78 b8 00 90 	BNC        @0x02008b40    // 2008b40 <__b2d+0x180>
 2008ab0:	1c 85 bf f8 	LW         -8(R6),R3
 2008ab4:	24 00 00 00 	CMP        $0,R4
 2008ab8:	78 88 00 4c 	BZ         @0x02008b08    // 2008b08 <__b2d+0x148>
 2008abc:	c6 20 c0 a0 	LDI        $32,R8         | SUB        R4,R8
 2008ac0:	0b 41 40 00 	MOV        R5,R1
 2008ac4:	09 85 00 00 	LSL        R4,R1
 2008ac8:	12 00 0f fc 	BREV       $4092,R2
 2008acc:	08 c4 80 00 	OR         R2,R1
 2008ad0:	13 40 c0 00 	MOV        R3,R2
 2008ad4:	11 46 00 00 	LSR        R8,R2
 2008ad8:	08 c4 80 00 	OR         R2,R1
 2008adc:	97 b0 92 78 	MOV        R6,R2          | ADD        $-8,R2
 2008ae0:	3c 04 80 00 	CMP        R2,R7
 2008ae4:	78 98 00 0c 	BC         @0x02008af4    // 2008af4 <__b2d+0x134>
 2008ae8:	13 40 c0 00 	MOV        R3,R2
 2008aec:	11 85 00 00 	LSL        R4,R2
 2008af0:	78 80 00 10 	BRA        @0x02008b04    // 2008b04 <__b2d+0x144>
 2008af4:	14 85 bf f4 	LW         -12(R6),R2
 2008af8:	11 46 00 00 	LSR        R8,R2
 2008afc:	19 85 00 00 	LSL        R4,R3
 2008b00:	10 c4 c0 00 	OR         R3,R2
 2008b04:	78 80 00 54 	BRA        @0x02008b5c    // 2008b5c <__b2d+0x19c>
 2008b08:	0a 00 0f fc 	BREV       $4092,R1
 2008b0c:	28 c4 40 00 	OR         R1,R5
 2008b10:	8f a8 97 98 	MOV        R5,R1          | MOV        R3,R2
 2008b14:	78 80 00 44 	BRA        @0x02008b5c    // 2008b5c <__b2d+0x19c>
 2008b18:	9d 90 bb c0 	SW         R3,(R2)        | CMP        R8,R7
 2008b1c:	78 98 00 30 	BC         @0x02008b50    // 2008b50 <__b2d+0x190>
 2008b20:	26 00 00 15 	LDI        $21,R4
 2008b24:	13 41 40 00 	MOV        R5,R2
 2008b28:	11 85 00 00 	LSL        R4,R2
 2008b2c:	1a 00 0f fc 	BREV       $4092,R3
 2008b30:	0b 40 80 00 	MOV        R2,R1
 2008b34:	08 c4 c0 00 	OR         R3,R1
 2008b38:	16 00 00 00 	CLR        R2
 2008b3c:	78 83 ff c4 	BRA        @0x02008b04    // 2008b04 <__b2d+0x144>
 2008b40:	24 00 00 00 	CMP        $0,R4
 2008b44:	78 ab ff dc 	BNZ        @0x02008b24    // 2008b24 <__b2d+0x164>
 2008b48:	1b 41 00 00 	MOV        R4,R3
 2008b4c:	78 83 ff b8 	BRA        @0x02008b08    // 2008b08 <__b2d+0x148>
 2008b50:	1c 85 bf f8 	LW         -8(R6),R3
 2008b54:	26 00 00 15 	LDI        $21,R4
 2008b58:	78 83 ff 60 	BRA        @0x02008abc    // 2008abc <__b2d+0xfc>
 2008b5c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2008b60:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2008b64:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2008b68:	ea 18 ff 80 	ADD        $24,SP         | RTN

02008b6c <__d2b>:
 2008b6c:	e8 20 85 04 	SUB        $32,SP         | SW         R0,$4(SP)
 2008b70:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 2008b74:	bd 10 c5 14 	SW         R7,$16(SP)     | SW         R8,$20(SP)
 2008b78:	cd 18 d5 1c 	SW         R9,$24(SP)     | SW         R10,$28(SP)
 2008b7c:	c7 88 b7 90 	MOV        R1,R8          | MOV        R2,R6
 2008b80:	3b 40 c0 00 	MOV        R3,R7
 2008b84:	14 84 40 4c 	LW         76(R1),R2
 2008b88:	14 00 00 00 	CMP        $0,R2
 2008b8c:	78 a8 00 28 	BNZ        @0x02008bb8    // 2008bb8 <__d2b+0x4c>
 2008b90:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008b94:	24 c7 40 00 	SW         R4,(SP)
 2008b98:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008b9c:	02 00 b6 54 
 2008ba0:	0c c6 00 4c 	SW         R1,$76(R8)
 2008ba4:	97 88 8b 00 	MOV        R1,R2          | CMP        $0,R1
 2008ba8:	24 87 40 00 	LW         (SP),R4
 2008bac:	78 a8 00 08 	BNZ        @0x02008bb8    // 2008bb8 <__d2b+0x4c>
 2008bb0:	0e 00 00 00 	CLR        R1
 2008bb4:	78 80 00 4c 	BRA        @0x02008c04    // 2008c04 <__d2b+0x98>
 2008bb8:	0c 84 80 04 	LW         4(R2),R1
 2008bbc:	0c 00 00 00 	CMP        $0,R1
 2008bc0:	78 88 00 0c 	BZ         @0x02008bd0    // 2008bd0 <__d2b+0x64>
 2008bc4:	1c 84 40 00 	LW         (R1),R3
 2008bc8:	1c c4 80 04 	SW         R3,$4(R2)
 2008bcc:	78 80 00 28 	BRA        @0x02008bf8    // 2008bf8 <__d2b+0x8c>
 2008bd0:	9e 1c 96 01 	LDI        $28,R3         | LDI        $1,R2
 2008bd4:	8f c0 a5 00 	MOV        R8,R1          | SW         R4,(SP)
 2008bd8:	87 fa fc f8 	JSR        0x0200b654     // 200b654 <_calloc_r>
 2008bdc:	02 00 b6 54 
 2008be0:	8b 00 a4 00 	CMP        $0,R1          | LW         (SP),R4
 2008be4:	78 8b ff c8 	BZ         @0x02008bb0    // 2008bb0 <__d2b+0x44>
 2008be8:	46 00 00 01 	LDI        $1,R8
 2008bec:	44 c4 40 04 	SW         R8,$4(R1)
 2008bf0:	16 00 00 02 	LDI        $2,R2
 2008bf4:	14 c4 40 08 	SW         R2,$8(R1)
 2008bf8:	1e 00 00 00 	CLR        R3
 2008bfc:	1c c4 40 10 	SW         R3,$16(R1)
 2008c00:	1c c4 40 0c 	SW         R3,$12(R1)
 2008c04:	46 0f ff ff 	LDI        $1048575,R8
 2008c08:	9f b0 99 c0 	MOV        R6,R3          | AND        R8,R3
 2008c0c:	13 41 80 00 	MOV        R6,R2
 2008c10:	11 40 00 14 	LSR        $20,R2
 2008c14:	10 40 07 ff 	AND        $2047,R2
 2008c18:	78 88 00 08 	BZ         @0x02008c24    // 2008c24 <__d2b+0xb8>
 2008c1c:	43 42 00 01 	MOV        $1+R8,R8
 2008c20:	18 c6 00 00 	OR         R8,R3
 2008c24:	c7 b8 bb 00 	MOV        R7,R8          | CMP        $0,R7
 2008c28:	78 88 01 00 	BZ         @0x02008d2c    // 2008d2c <__d2b+0x1c0>
 2008c2c:	b7 b8 b1 07 	MOV        R7,R6          | AND        $7,R6
 2008c30:	78 88 00 28 	BZ         @0x02008c5c    // 2008c5c <__d2b+0xf0>
 2008c34:	b7 b8 b1 01 	MOV        R7,R6          | AND        $1,R6
 2008c38:	78 a8 00 c8 	BNZ        @0x02008d04    // 2008d04 <__d2b+0x198>
 2008c3c:	b7 b8 b1 02 	MOV        R7,R6          | AND        $2,R6
 2008c40:	78 88 00 0c 	BZ         @0x02008c50    // 2008c50 <__d2b+0xe4>
 2008c44:	41 40 00 01 	LSR        $1,R8
 2008c48:	ce 1f b6 01 	LDI        $31,R9         | LDI        $1,R6
 2008c4c:	78 80 00 9c 	BRA        @0x02008cec    // 2008cec <__d2b+0x180>
 2008c50:	41 40 00 02 	LSR        $2,R8
 2008c54:	ce 1e b6 02 	LDI        $30,R9         | LDI        $2,R6
 2008c58:	78 80 00 90 	BRA        @0x02008cec    // 2008cec <__d2b+0x180>
 2008c5c:	38 40 ff ff 	AND        $65535,R7
 2008c60:	78 a8 00 10 	BNZ        @0x02008c74    // 2008c74 <__d2b+0x108>
 2008c64:	3b 42 00 00 	MOV        R8,R7
 2008c68:	39 40 00 10 	LSR        $16,R7
 2008c6c:	d6 18 b6 10 	LDI        $24,R10        | LDI        $16,R6
 2008c70:	78 80 00 04 	BRA        @0x02008c78    // 2008c78 <__d2b+0x10c>
 2008c74:	bf c0 d6 08 	MOV        R8,R7          | LDI        $8,R10
 2008c78:	4b 41 c0 00 	MOV        R7,R9
 2008c7c:	48 40 00 ff 	AND        $255,R9
 2008c80:	78 a8 00 08 	BNZ        @0x02008c8c    // 2008c8c <__d2b+0x120>
 2008c84:	39 40 00 08 	LSR        $8,R7
 2008c88:	33 42 80 00 	MOV        R10,R6
 2008c8c:	cf b8 c9 0f 	MOV        R7,R9          | AND        $15,R9
 2008c90:	78 a8 00 08 	BNZ        @0x02008c9c    // 2008c9c <__d2b+0x130>
 2008c94:	30 80 00 04 	ADD        $4,R6
 2008c98:	39 40 00 04 	LSR        $4,R7
 2008c9c:	cf b8 c9 03 	MOV        R7,R9          | AND        $3,R9
 2008ca0:	78 a8 00 14 	BNZ        @0x02008cb8    // 2008cb8 <__d2b+0x14c>
 2008ca4:	30 80 00 02 	ADD        $2,R6
 2008ca8:	39 40 00 02 	LSR        $2,R7
 2008cac:	cf b8 c9 01 	MOV        R7,R9          | AND        $1,R9
 2008cb0:	78 88 00 0c 	BZ         @0x02008cc0    // 2008cc0 <__d2b+0x154>
 2008cb4:	78 80 00 24 	BRA        @0x02008cdc    // 2008cdc <__d2b+0x170>
 2008cb8:	cf b8 c9 01 	MOV        R7,R9          | AND        $1,R9
 2008cbc:	78 a8 00 14 	BNZ        @0x02008cd4    // 2008cd4 <__d2b+0x168>
 2008cc0:	39 40 00 01 	LSR        $1,R7
 2008cc4:	78 88 00 20 	BZ         @0x02008ce8    // 2008ce8 <__d2b+0x17c>
 2008cc8:	b2 01 ce 20 	ADD        $1,R6          | LDI        $32,R9
 2008ccc:	c8 b0 c7 b8 	SUB        R6,R9          | MOV        R7,R8
 2008cd0:	78 80 00 18 	BRA        @0x02008cec    // 2008cec <__d2b+0x180>
 2008cd4:	34 00 00 00 	CMP        $0,R6
 2008cd8:	78 88 00 28 	BZ         @0x02008d04    // 2008d04 <__d2b+0x198>
 2008cdc:	ce 20 c8 b0 	LDI        $32,R9         | SUB        R6,R9
 2008ce0:	43 41 c0 00 	MOV        R7,R8
 2008ce4:	78 80 00 04 	BRA        @0x02008cec    // 2008cec <__d2b+0x180>
 2008ce8:	cf b8 b6 20 	MOV        R7,R9          | LDI        $32,R6
 2008cec:	3b 40 c0 00 	MOV        R3,R7
 2008cf0:	39 86 40 00 	LSL        R9,R7
 2008cf4:	38 c6 00 00 	OR         R8,R7
 2008cf8:	3c c4 40 14 	SW         R7,$20(R1)
 2008cfc:	19 45 80 00 	LSR        R6,R3
 2008d00:	78 80 00 08 	BRA        @0x02008d0c    // 2008d0c <__d2b+0x1a0>
 2008d04:	3c c4 40 14 	SW         R7,$20(R1)
 2008d08:	36 00 00 00 	CLR        R6
 2008d0c:	1c c4 40 18 	SW         R3,$24(R1)
 2008d10:	1c 00 00 00 	CMP        $0,R3
 2008d14:	1a 28 00 00 	LDI.NZ     0x00000002,R3  // 2 <_rom+0x2>
 2008d18:	1a 68 00 02 
 2008d1c:	1a 08 00 00 	LDI.Z      0x00000001,R3  // 1 <_rom+0x1>
 2008d20:	1a 48 00 01 
 2008d24:	1c c4 40 10 	SW         R3,$16(R1)
 2008d28:	78 80 00 c4 	BRA        @0x02008df0    // 2008df0 <__d2b+0x284>
 2008d2c:	b7 98 b1 07 	MOV        R3,R6          | AND        $7,R6
 2008d30:	78 88 00 28 	BZ         @0x02008d5c    // 2008d5c <__d2b+0x1f0>
 2008d34:	b7 98 b1 01 	MOV        R3,R6          | AND        $1,R6
 2008d38:	78 a8 00 98 	BNZ        @0x02008dd4    // 2008dd4 <__d2b+0x268>
 2008d3c:	b7 98 b1 02 	MOV        R3,R6          | AND        $2,R6
 2008d40:	78 88 00 0c 	BZ         @0x02008d50    // 2008d50 <__d2b+0x1e4>
 2008d44:	19 40 00 01 	LSR        $1,R3
 2008d48:	36 00 00 21 	LDI        $33,R6
 2008d4c:	78 80 00 90 	BRA        @0x02008de0    // 2008de0 <__d2b+0x274>
 2008d50:	19 40 00 02 	LSR        $2,R3
 2008d54:	36 00 00 22 	LDI        $34,R6
 2008d58:	78 80 00 84 	BRA        @0x02008de0    // 2008de0 <__d2b+0x274>
 2008d5c:	33 40 c0 00 	MOV        R3,R6
 2008d60:	30 40 ff ff 	AND        $65535,R6
 2008d64:	78 a8 00 10 	BNZ        @0x02008d78    // 2008d78 <__d2b+0x20c>
 2008d68:	43 40 c0 00 	MOV        R3,R8
 2008d6c:	41 40 00 10 	LSR        $16,R8
 2008d70:	ce 18 b6 10 	LDI        $24,R9         | LDI        $16,R6
 2008d74:	78 80 00 08 	BRA        @0x02008d80    // 2008d80 <__d2b+0x214>
 2008d78:	c7 98 ce 08 	MOV        R3,R8          | LDI        $8,R9
 2008d7c:	33 41 c0 00 	MOV        R7,R6
 2008d80:	3b 42 00 00 	MOV        R8,R7
 2008d84:	38 40 00 ff 	AND        $255,R7
 2008d88:	78 a8 00 08 	BNZ        @0x02008d94    // 2008d94 <__d2b+0x228>
 2008d8c:	41 40 00 08 	LSR        $8,R8
 2008d90:	33 42 40 00 	MOV        R9,R6
 2008d94:	bf c0 b9 0f 	MOV        R8,R7          | AND        $15,R7
 2008d98:	78 a8 00 08 	BNZ        @0x02008da4    // 2008da4 <__d2b+0x238>
 2008d9c:	30 80 00 04 	ADD        $4,R6
 2008da0:	41 40 00 04 	LSR        $4,R8
 2008da4:	bf c0 b9 03 	MOV        R8,R7          | AND        $3,R7
 2008da8:	78 a8 00 08 	BNZ        @0x02008db4    // 2008db4 <__d2b+0x248>
 2008dac:	30 80 00 02 	ADD        $2,R6
 2008db0:	41 40 00 02 	LSR        $2,R8
 2008db4:	bf c0 b9 01 	MOV        R8,R7          | AND        $1,R7
 2008db8:	78 88 00 08 	BZ         @0x02008dc4    // 2008dc4 <__d2b+0x258>
 2008dbc:	b2 20 9f c0 	ADD        $32,R6         | MOV        R8,R3
 2008dc0:	78 80 00 1c 	BRA        @0x02008de0    // 2008de0 <__d2b+0x274>
 2008dc4:	41 40 00 01 	LSR        $1,R8
 2008dc8:	78 88 00 10 	BZ         @0x02008ddc    // 2008ddc <__d2b+0x270>
 2008dcc:	b2 21 9f c0 	ADD        $33,R6         | MOV        R8,R3
 2008dd0:	78 80 00 0c 	BRA        @0x02008de0    // 2008de0 <__d2b+0x274>
 2008dd4:	36 00 00 20 	LDI        $32,R6
 2008dd8:	78 80 00 04 	BRA        @0x02008de0    // 2008de0 <__d2b+0x274>
 2008ddc:	36 00 00 40 	LDI        $64,R6
 2008de0:	1c c4 40 14 	SW         R3,$20(R1)
 2008de4:	3e 00 00 01 	LDI        $1,R7
 2008de8:	3c c4 40 10 	SW         R7,$16(R1)
 2008dec:	1e 00 00 01 	LDI        $1,R3
 2008df0:	14 00 00 00 	CMP        $0,R2
 2008df4:	78 88 00 14 	BZ         @0x02008e0c    // 2008e0c <__d2b+0x2a0>
 2008df8:	10 83 fb cd 	ADD        $-1075,R2
 2008dfc:	92 b0 95 a0 	ADD        R6,R2          | SW         R2,(R4)
 2008e00:	96 35 90 b0 	LDI        $53,R2         | SUB        R6,R2
 2008e04:	14 c5 40 00 	SW         R2,(R5)
 2008e08:	78 80 00 94 	BRA        @0x02008ea0    // 2008ea0 <__d2b+0x334>
 2008e0c:	30 83 fb ce 	ADD        $-1074,R6
 2008e10:	b5 a0 a7 98 	SW         R6,(R4)        | MOV        R3,R4
 2008e14:	21 80 00 05 	LSL        $5,R4
 2008e18:	19 80 00 02 	LSL        $2,R3
 2008e1c:	c7 88 c2 98 	MOV        R1,R8          | ADD        R3,R8
 2008e20:	1c 86 00 10 	LW         16(R8),R3
 2008e24:	33 40 c0 00 	MOV        R3,R6
 2008e28:	30 43 00 00 	AND        $-65536,R6
 2008e2c:	78 a8 00 0c 	BNZ        @0x02008e3c    // 2008e3c <__d2b+0x2d0>
 2008e30:	19 80 00 10 	LSL        $16,R3
 2008e34:	be 18 96 10 	LDI        $24,R7         | LDI        $16,R2
 2008e38:	78 80 00 04 	BRA        @0x02008e40    // 2008e40 <__d2b+0x2d4>
 2008e3c:	3e 00 00 08 	LDI        $8,R7
 2008e40:	32 00 00 ff 	BREV       $255,R6
 2008e44:	c7 98 c1 b0 	MOV        R3,R8          | AND        R6,R8
 2008e48:	78 a8 00 08 	BNZ        @0x02008e54    // 2008e54 <__d2b+0x2e8>
 2008e4c:	19 80 00 08 	LSL        $8,R3
 2008e50:	13 41 c0 00 	MOV        R7,R2
 2008e54:	32 00 00 0f 	BREV       $15,R6
 2008e58:	bf 98 b9 b0 	MOV        R3,R7          | AND        R6,R7
 2008e5c:	78 a8 00 08 	BNZ        @0x02008e68    // 2008e68 <__d2b+0x2fc>
 2008e60:	10 80 00 04 	ADD        $4,R2
 2008e64:	19 80 00 04 	LSL        $4,R3
 2008e68:	32 00 00 03 	BREV       $3,R6
 2008e6c:	c7 98 c1 b0 	MOV        R3,R8          | AND        R6,R8
 2008e70:	78 a8 00 08 	BNZ        @0x02008e7c    // 2008e7c <__d2b+0x310>
 2008e74:	10 80 00 02 	ADD        $2,R2
 2008e78:	19 80 00 02 	LSL        $2,R3
 2008e7c:	1c 00 00 00 	CMP        $0,R3
 2008e80:	78 90 00 18 	BLT        @0x02008e9c    // 2008e9c <__d2b+0x330>
 2008e84:	32 00 00 02 	BREV       $2,R6
 2008e88:	18 45 80 00 	AND        R6,R3
 2008e8c:	78 88 00 08 	BZ         @0x02008e98    // 2008e98 <__d2b+0x32c>
 2008e90:	10 80 00 01 	ADD        $1,R2
 2008e94:	78 80 00 04 	BRA        @0x02008e9c    // 2008e9c <__d2b+0x330>
 2008e98:	16 00 00 20 	LDI        $32,R2
 2008e9c:	a0 90 a5 a8 	SUB        R2,R4          | SW         R4,(R5)
 2008ea0:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 2008ea4:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 2008ea8:	c4 14 cc 18 	LW         20(SP),R8      | LW         24(SP),R9
 2008eac:	d4 1c ea 20 	LW         28(SP),R10     | ADD        $32,SP
 2008eb0:	7b 40 00 00 	RTN

02008eb4 <__ratio>:
 2008eb4:	e8 30 85 0c 	SUB        $48,SP         | SW         R0,$12(SP)
 2008eb8:	ad 10 b5 14 	SW         R5,$16(SP)     | SW         R6,$20(SP)
 2008ebc:	bd 18 c5 1c 	SW         R7,$24(SP)     | SW         R8,$28(SP)
 2008ec0:	cd 20 d5 24 	SW         R9,$32(SP)     | SW         R10,$36(SP)
 2008ec4:	dd 28 e5 2c 	SW         R11,$40(SP)    | SW         R12,$44(SP)
 2008ec8:	b7 88 b2 14 	MOV        R1,R6          | ADD        $20,R6
 2008ecc:	04 84 40 10 	LW         16(R1),R0
 2008ed0:	0b 40 00 00 	MOV        R0,R1
 2008ed4:	09 80 00 02 	LSL        $2,R1
 2008ed8:	af b0 aa 88 	MOV        R6,R5          | ADD        R1,R5
 2008edc:	c7 a8 c2 7c 	MOV        R5,R8          | ADD        $-4,R8
 2008ee0:	a4 ac 8f a0 	LW         -4(R5),R4      | MOV        R4,R1
 2008ee4:	08 43 00 00 	AND        $-65536,R1
 2008ee8:	78 a8 00 10 	BNZ        @0x02008efc    // 2008efc <__ratio+0x48>
 2008eec:	0b 41 00 00 	MOV        R4,R1
 2008ef0:	09 80 00 10 	LSL        $16,R1
 2008ef4:	ce 18 9e 10 	LDI        $24,R9         | LDI        $16,R3
 2008ef8:	78 80 00 08 	BRA        @0x02008f04    // 2008f04 <__ratio+0x50>
 2008efc:	8f a0 ce 08 	MOV        R4,R1          | LDI        $8,R9
 2008f00:	1e 00 00 00 	CLR        R3
 2008f04:	3a 00 00 ff 	BREV       $255,R7
 2008f08:	d7 88 d1 b8 	MOV        R1,R10         | AND        R7,R10
 2008f0c:	78 a8 00 08 	BNZ        @0x02008f18    // 2008f18 <__ratio+0x64>
 2008f10:	09 80 00 08 	LSL        $8,R1
 2008f14:	1b 42 40 00 	MOV        R9,R3
 2008f18:	3a 00 00 0f 	BREV       $15,R7
 2008f1c:	cf 88 c9 b8 	MOV        R1,R9          | AND        R7,R9
 2008f20:	78 a8 00 08 	BNZ        @0x02008f2c    // 2008f2c <__ratio+0x78>
 2008f24:	18 80 00 04 	ADD        $4,R3
 2008f28:	09 80 00 04 	LSL        $4,R1
 2008f2c:	3a 00 00 03 	BREV       $3,R7
 2008f30:	d7 88 d1 b8 	MOV        R1,R10         | AND        R7,R10
 2008f34:	78 a8 00 08 	BNZ        @0x02008f40    // 2008f40 <__ratio+0x8c>
 2008f38:	18 80 00 02 	ADD        $2,R3
 2008f3c:	09 80 00 02 	LSL        $2,R1
 2008f40:	0c 00 00 00 	CMP        $0,R1
 2008f44:	78 90 00 10 	BLT        @0x02008f58    // 2008f58 <__ratio+0xa4>
 2008f48:	3a 00 00 02 	BREV       $2,R7
 2008f4c:	08 45 c0 00 	AND        R7,R1
 2008f50:	78 88 02 b8 	BZ         @0x0200920c    // 200920c <__ratio+0x358>
 2008f54:	18 80 00 01 	ADD        $1,R3
 2008f58:	8e 20 88 98 	LDI        $32,R1         | SUB        R3,R1
 2008f5c:	8d 08 9b 0b 	SW         R1,$8(SP)      | CMP        $11,R3
 2008f60:	78 90 00 0c 	BLT        @0x02008f70    // 2008f70 <__ratio+0xbc>
 2008f64:	9a 75 b3 c0 	ADD        $-11,R3        | CMP        R8,R6
 2008f68:	78 98 00 44 	BC         @0x02008fb0    // 2008fb0 <__ratio+0xfc>
 2008f6c:	78 80 02 54 	BRA        @0x020091c4    // 20091c4 <__ratio+0x310>
 2008f70:	8e 0b 88 98 	LDI        $11,R1         | SUB        R3,R1
 2008f74:	3b 41 00 00 	MOV        R4,R7
 2008f78:	39 44 40 00 	LSR        R1,R7
 2008f7c:	4a 00 0f fc 	BREV       $4092,R9
 2008f80:	38 c6 40 00 	OR         R9,R7
 2008f84:	34 06 00 00 	CMP        R8,R6
 2008f88:	78 b8 00 10 	BNC        @0x02008f9c    // 2008f9c <__ratio+0xe8>
 2008f8c:	2c 85 7f f8 	LW         -8(R5),R5
 2008f90:	29 44 40 00 	LSR        R1,R5
 2008f94:	0b 41 40 00 	MOV        R5,R1
 2008f98:	78 80 00 04 	BRA        @0x02008fa0    // 2008fa0 <__ratio+0xec>
 2008f9c:	0e 00 00 00 	CLR        R1
 2008fa0:	21 84 c0 15 	LSL        $21+R3,R4
 2008fa4:	63 41 00 00 	MOV        R4,R12
 2008fa8:	60 c4 40 00 	OR         R1,R12
 2008fac:	78 80 00 6c 	BRA        @0x0200901c    // 200901c <__ratio+0x168>
 2008fb0:	44 85 7f f8 	LW         -8(R5),R8
 2008fb4:	1c 00 00 00 	CMP        $0,R3
 2008fb8:	78 88 00 50 	BZ         @0x0200900c    // 200900c <__ratio+0x158>
 2008fbc:	ce 20 c8 98 	LDI        $32,R9         | SUB        R3,R9
 2008fc0:	3b 41 00 00 	MOV        R4,R7
 2008fc4:	39 84 c0 00 	LSL        R3,R7
 2008fc8:	0a 00 0f fc 	BREV       $4092,R1
 2008fcc:	38 c4 40 00 	OR         R1,R7
 2008fd0:	0b 42 00 00 	MOV        R8,R1
 2008fd4:	09 46 40 00 	LSR        R9,R1
 2008fd8:	38 c4 40 00 	OR         R1,R7
 2008fdc:	8f a8 8a 78 	MOV        R5,R1          | ADD        $-8,R1
 2008fe0:	34 04 40 00 	CMP        R1,R6
 2008fe4:	78 98 00 08 	BC         @0x02008ff0    // 2008ff0 <__ratio+0x13c>
 2008fe8:	41 84 c0 00 	LSL        R3,R8
 2008fec:	78 80 00 14 	BRA        @0x02009004    // 2009004 <__ratio+0x150>
 2008ff0:	0c 85 7f f4 	LW         -12(R5),R1
 2008ff4:	09 46 40 00 	LSR        R9,R1
 2008ff8:	41 84 c0 00 	LSL        R3,R8
 2008ffc:	08 c6 00 00 	OR         R8,R1
 2009000:	43 40 40 00 	MOV        R1,R8
 2009004:	63 42 00 00 	MOV        R8,R12
 2009008:	78 80 00 10 	BRA        @0x0200901c    // 200901c <__ratio+0x168>
 200900c:	0a 00 0f fc 	BREV       $4092,R1
 2009010:	3b 41 00 00 	MOV        R4,R7
 2009014:	38 c4 40 00 	OR         R1,R7
 2009018:	63 42 00 00 	MOV        R8,R12
 200901c:	8f b8 c7 90 	MOV        R7,R1          | MOV        R2,R8
 2009020:	40 80 00 14 	ADD        $20,R8
 2009024:	4c 84 80 10 	LW         16(R2),R9
 2009028:	13 42 40 00 	MOV        R9,R2
 200902c:	11 80 00 02 	LSL        $2,R2
 2009030:	b7 c0 b2 90 	MOV        R8,R6          | ADD        R2,R6
 2009034:	df b0 da 7c 	MOV        R6,R11         | ADD        $-4,R11
 2009038:	a4 b4 97 a0 	LW         -4(R6),R4      | MOV        R4,R2
 200903c:	10 43 00 00 	AND        $-65536,R2
 2009040:	78 a8 00 14 	BNZ        @0x02009058    // 2009058 <__ratio+0x1a4>
 2009044:	13 41 00 00 	MOV        R4,R2
 2009048:	11 80 00 10 	LSL        $16,R2
 200904c:	9e 18 9d 00 	LDI        $24,R3         | SW         R3,(SP)
 2009050:	2e 00 00 10 	LDI        $16,R5
 2009054:	78 80 00 08 	BRA        @0x02009060    // 2009060 <__ratio+0x1ac>
 2009058:	97 a0 ae 08 	MOV        R4,R2          | LDI        $8,R5
 200905c:	ad 00 ae 00 	SW         R5,(SP)        | CLR        R5
 2009060:	53 40 80 00 	MOV        R2,R10
 2009064:	1a 00 00 ff 	BREV       $255,R3
 2009068:	50 44 c0 00 	AND        R3,R10
 200906c:	78 a8 00 08 	BNZ        @0x02009078    // 2009078 <__ratio+0x1c4>
 2009070:	11 80 00 08 	LSL        $8,R2
 2009074:	2c 87 40 00 	LW         (SP),R5
 2009078:	1a 00 00 0f 	BREV       $15,R3
 200907c:	d7 90 d1 98 	MOV        R2,R10         | AND        R3,R10
 2009080:	78 a8 00 08 	BNZ        @0x0200908c    // 200908c <__ratio+0x1d8>
 2009084:	28 80 00 04 	ADD        $4,R5
 2009088:	11 80 00 04 	LSL        $4,R2
 200908c:	1a 00 00 03 	BREV       $3,R3
 2009090:	d7 90 d1 98 	MOV        R2,R10         | AND        R3,R10
 2009094:	78 a8 00 08 	BNZ        @0x020090a0    // 20090a0 <__ratio+0x1ec>
 2009098:	28 80 00 02 	ADD        $2,R5
 200909c:	11 80 00 02 	LSL        $2,R2
 20090a0:	14 00 00 00 	CMP        $0,R2
 20090a4:	78 90 00 10 	BLT        @0x020090b8    // 20090b8 <__ratio+0x204>
 20090a8:	1a 00 00 02 	BREV       $2,R3
 20090ac:	10 44 c0 00 	AND        R3,R2
 20090b0:	78 88 01 68 	BZ         @0x0200921c    // 200921c <__ratio+0x368>
 20090b4:	28 80 00 01 	ADD        $1,R5
 20090b8:	96 20 90 a8 	LDI        $32,R2         | SUB        R5,R2
 20090bc:	2c 00 00 0b 	CMP        $11,R5
 20090c0:	78 90 00 0c 	BLT        @0x020090d0    // 20090d0 <__ratio+0x21c>
 20090c4:	aa 75 c3 d8 	ADD        $-11,R5        | CMP        R11,R8
 20090c8:	78 98 00 40 	BC         @0x0200910c    // 200910c <__ratio+0x258>
 20090cc:	78 80 01 20 	BRA        @0x020091f0    // 20091f0 <__ratio+0x33c>
 20090d0:	d6 0b d0 a8 	LDI        $11,R10        | SUB        R5,R10
 20090d4:	d5 04 9f a0 	SW         R10,$4(SP)     | MOV        R4,R3
 20090d8:	19 46 80 00 	LSR        R10,R3
 20090dc:	52 00 0f fc 	BREV       $4092,R10
 20090e0:	18 c6 80 00 	OR         R10,R3
 20090e4:	44 06 c0 00 	CMP        R11,R8
 20090e8:	78 b8 00 10 	BNC        @0x020090fc    // 20090fc <__ratio+0x248>
 20090ec:	34 85 bf f8 	LW         -8(R6),R6
 20090f0:	44 87 40 04 	LW         4(SP),R8
 20090f4:	31 46 00 00 	LSR        R8,R6
 20090f8:	78 80 00 04 	BRA        @0x02009100    // 2009100 <__ratio+0x24c>
 20090fc:	36 00 00 00 	CLR        R6
 2009100:	21 85 40 15 	LSL        $21+R5,R4
 2009104:	20 c5 80 00 	OR         R6,R4
 2009108:	78 80 00 64 	BRA        @0x02009170    // 2009170 <__ratio+0x2bc>
 200910c:	54 85 bf f8 	LW         -8(R6),R10
 2009110:	2c 00 00 00 	CMP        $0,R5
 2009114:	78 88 00 4c 	BZ         @0x02009164    // 2009164 <__ratio+0x2b0>
 2009118:	de 20 d8 a8 	LDI        $32,R11        | SUB        R5,R11
 200911c:	1b 41 00 00 	MOV        R4,R3
 2009120:	19 85 40 00 	LSL        R5,R3
 2009124:	22 00 0f fc 	BREV       $4092,R4
 2009128:	18 c5 00 00 	OR         R4,R3
 200912c:	23 42 80 00 	MOV        R10,R4
 2009130:	21 46 c0 00 	LSR        R11,R4
 2009134:	18 c5 00 00 	OR         R4,R3
 2009138:	a7 b0 a2 78 	MOV        R6,R4          | ADD        $-8,R4
 200913c:	44 05 00 00 	CMP        R4,R8
 2009140:	78 98 00 0c 	BC         @0x02009150    // 2009150 <__ratio+0x29c>
 2009144:	23 42 80 00 	MOV        R10,R4
 2009148:	21 85 40 00 	LSL        R5,R4
 200914c:	78 80 00 10 	BRA        @0x02009160    // 2009160 <__ratio+0x2ac>
 2009150:	24 85 bf f4 	LW         -12(R6),R4
 2009154:	21 46 c0 00 	LSR        R11,R4
 2009158:	51 85 40 00 	LSL        R5,R10
 200915c:	20 c6 80 00 	OR         R10,R4
 2009160:	78 80 00 0c 	BRA        @0x02009170    // 2009170 <__ratio+0x2bc>
 2009164:	1a 00 0f fc 	BREV       $4092,R3
 2009168:	20 c4 c0 00 	OR         R3,R4
 200916c:	9f a0 a7 d0 	MOV        R4,R3          | MOV        R10,R4
 2009170:	00 06 40 00 	SUB        R9,R0
 2009174:	01 80 00 05 	LSL        $5,R0
 2009178:	cc 08 c8 90 	LW         8(SP),R9       | SUB        R2,R9
 200917c:	82 c8 83 01 	ADD        R9,R0          | CMP        $1,R0
 2009180:	78 90 00 10 	BLT        @0x02009194    // 2009194 <__ratio+0x2e0>
 2009184:	0b 40 00 00 	MOV        R0,R1
 2009188:	09 80 00 14 	LSL        $20,R1
 200918c:	08 85 c0 00 	ADD        R7,R1
 2009190:	78 80 00 08 	BRA        @0x0200919c    // 200919c <__ratio+0x2e8>
 2009194:	01 80 00 14 	LSL        $20,R0
 2009198:	18 04 00 00 	SUB        R0,R3
 200919c:	13 43 00 00 	MOV        R12,R2
 20091a0:	87 fa fc f8 	JSR        0x0200d5a8     // 200d5a8 <__divdf3>
 20091a4:	02 00 d5 a8 
 20091a8:	78 80 00 84 	BRA        @0x02009230    // 2009230 <__ratio+0x37c>
 20091ac:	3b 41 00 00 	MOV        R4,R7
 20091b0:	39 84 c0 00 	LSL        R3,R7
 20091b4:	0a 00 0f fc 	BREV       $4092,R1
 20091b8:	38 c4 40 00 	OR         R1,R7
 20091bc:	46 00 00 00 	CLR        R8
 20091c0:	78 83 fe 40 	BRA        @0x02009004    // 2009004 <__ratio+0x150>
 20091c4:	1c 00 00 00 	CMP        $0,R3
 20091c8:	78 ab ff e0 	BNZ        @0x020091ac    // 20091ac <__ratio+0x2f8>
 20091cc:	43 40 c0 00 	MOV        R3,R8
 20091d0:	78 83 fe 38 	BRA        @0x0200900c    // 200900c <__ratio+0x158>
 20091d4:	2e 00 00 15 	LDI        $21,R5
 20091d8:	1b 41 00 00 	MOV        R4,R3
 20091dc:	19 85 40 00 	LSL        R5,R3
 20091e0:	2a 00 0f fc 	BREV       $4092,R5
 20091e4:	18 c5 40 00 	OR         R5,R3
 20091e8:	26 00 00 00 	CLR        R4
 20091ec:	78 83 ff 70 	BRA        @0x02009160    // 2009160 <__ratio+0x2ac>
 20091f0:	2c 00 00 00 	CMP        $0,R5
 20091f4:	78 ab ff e0 	BNZ        @0x020091d8    // 20091d8 <__ratio+0x324>
 20091f8:	53 41 40 00 	MOV        R5,R10
 20091fc:	78 83 ff 64 	BRA        @0x02009164    // 2009164 <__ratio+0x2b0>
 2009200:	44 85 7f f8 	LW         -8(R5),R8
 2009204:	9e 15 8d 08 	LDI        $21,R3         | SW         R1,$8(SP)
 2009208:	78 83 fd b0 	BRA        @0x02008fbc    // 2008fbc <__ratio+0x108>
 200920c:	34 06 00 00 	CMP        R8,R6
 2009210:	78 9b ff ec 	BC         @0x02009200    // 2009200 <__ratio+0x34c>
 2009214:	8d 08 9e 15 	SW         R1,$8(SP)      | LDI        $21,R3
 2009218:	78 83 ff 90 	BRA        @0x020091ac    // 20091ac <__ratio+0x2f8>
 200921c:	44 06 c0 00 	CMP        R11,R8
 2009220:	78 bb ff b0 	BNC        @0x020091d4    // 20091d4 <__ratio+0x320>
 2009224:	54 85 bf f8 	LW         -8(R6),R10
 2009228:	2e 00 00 15 	LDI        $21,R5
 200922c:	78 83 fe e8 	BRA        @0x02009118    // 2009118 <__ratio+0x264>
 2009230:	84 0c ac 10 	LW         12(SP),R0      | LW         16(SP),R5
 2009234:	b4 14 bc 18 	LW         20(SP),R6      | LW         24(SP),R7
 2009238:	c4 1c cc 20 	LW         28(SP),R8      | LW         32(SP),R9
 200923c:	d4 24 dc 28 	LW         36(SP),R10     | LW         40(SP),R11
 2009240:	e4 2c ea 30 	LW         44(SP),R12     | ADD        $48,SP
 2009244:	7b 40 00 00 	RTN

02009248 <_mprec_log10>:
 2009248:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200924c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009250:	bd 0c af 88 	SW         R7,$12(SP)     | MOV        R1,R5
 2009254:	0c 00 00 18 	CMP        $24,R1
 2009258:	78 b0 00 18 	BGE        @0x02009274    // 2009274 <_mprec_log10+0x2c>
 200925c:	29 80 00 03 	LSL        $3,R5
 2009260:	12 03 00 40 	LDI        0x0200e534,R2  // 200e534 <__mprec_tens>
 2009264:	12 40 e5 34 
 2009268:	92 a8 8c 90 	ADD        R5,R2          | LW         (R2),R1
 200926c:	14 84 80 04 	LW         4(R2),R2
 2009270:	78 80 00 24 	BRA        @0x02009298    // 2009298 <_mprec_log10+0x50>
 2009274:	0a 00 0f fc 	BREV       $4092,R1
 2009278:	16 00 00 00 	CLR        R2
 200927c:	32 00 24 02 	BREV       $9218,R6
 2009280:	3e 00 00 00 	CLR        R7
 2009284:	9f b0 a7 b8 	MOV        R6,R3          | MOV        R7,R4
 2009288:	87 fa fc f8 	JSR        0x0200d200     // 200d200 <__muldf3>
 200928c:	02 00 d2 00 
 2009290:	28 83 ff ff 	ADD        $-1,R5
 2009294:	78 ab ff ec 	BNZ        @0x02009284    // 2009284 <_mprec_log10+0x3c>
 2009298:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 200929c:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20092a0:	ea 10 ff 80 	ADD        $16,SP         | RTN

020092a4 <__copybits>:
 20092a4:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 20092a8:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20092ac:	10 83 ff ff 	ADD        $-1,R2
 20092b0:	11 c0 00 05 	ASR        $5,R2
 20092b4:	10 80 00 01 	ADD        $1,R2
 20092b8:	11 80 00 02 	LSL        $2,R2
 20092bc:	b7 88 b2 90 	MOV        R1,R6          | ADD        R2,R6
 20092c0:	97 98 92 14 	MOV        R3,R2          | ADD        $20,R2
 20092c4:	24 84 c0 10 	LW         16(R3),R4
 20092c8:	21 80 00 02 	LSL        $2,R4
 20092cc:	af 90 aa a0 	MOV        R2,R5          | ADD        R4,R5
 20092d0:	14 05 40 00 	CMP        R5,R2
 20092d4:	78 b8 00 24 	BNC        @0x020092fc    // 20092fc <__copybits+0x58>
 20092d8:	23 40 40 00 	MOV        R1,R4
 20092dc:	a2 04 bc 90 	ADD        $4,R4          | LW         (R2),R7
 20092e0:	92 04 bd a4 	ADD        $4,R2          | SW         R7,$-4(R4)
 20092e4:	14 05 40 00 	CMP        R5,R2
 20092e8:	78 9b ff f0 	BC         @0x020092dc    // 20092dc <__copybits+0x38>
 20092ec:	28 04 c0 00 	SUB        R3,R5
 20092f0:	2b 41 5f eb 	MOV        $-21+R5,R5
 20092f4:	a9 7c aa 04 	AND        $-4,R5         | ADD        $4,R5
 20092f8:	08 85 40 00 	ADD        R5,R1
 20092fc:	0c 05 80 00 	CMP        R6,R1
 2009300:	78 b8 00 0c 	BNC        @0x02009310    // 2009310 <__copybits+0x6c>
 2009304:	8a 04 96 00 	ADD        $4,R1          | CLR        R2
 2009308:	95 8c 8b b0 	SW         R2,$-4(R1)     | CMP        R6,R1
 200930c:	78 9b ff f4 	BC         @0x02009304    // 2009304 <__copybits+0x60>
 2009310:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2009314:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 2009318:	7b 40 00 00 	RTN

0200931c <__any_on>:
 200931c:	a7 88 a2 14 	MOV        R1,R4          | ADD        $20,R4
 2009320:	0c 84 40 10 	LW         16(R1),R1
 2009324:	1b 40 80 00 	MOV        R2,R3
 2009328:	19 c0 00 05 	ASR        $5,R3
 200932c:	0c 04 c0 00 	CMP        R3,R1
 2009330:	78 b0 00 10 	BGE        @0x02009344    // 2009344 <__any_on+0x28>
 2009334:	09 80 00 02 	LSL        $2,R1
 2009338:	97 a0 92 88 	MOV        R4,R2          | ADD        R1,R2
 200933c:	0b 40 80 00 	MOV        R2,R1
 2009340:	78 80 00 9c 	BRA        @0x020093e0    // 20093e0 <__any_on+0xc4>
 2009344:	1c 04 40 00 	CMP        R1,R3
 2009348:	78 90 00 0c 	BLT        @0x02009358    // 2009358 <__any_on+0x3c>
 200934c:	19 80 00 02 	LSL        $2,R3
 2009350:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 2009354:	78 80 00 88 	BRA        @0x020093e0    // 20093e0 <__any_on+0xc4>
 2009358:	10 40 00 1f 	AND        $31,R2
 200935c:	78 a8 00 bc 	BNZ        @0x0200941c    // 200941c <__any_on+0x100>
 2009360:	19 80 00 02 	LSL        $2,R3
 2009364:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 2009368:	78 80 00 74 	BRA        @0x020093e0    // 20093e0 <__any_on+0xc4>
 200936c:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2009370:	19 80 00 02 	LSL        $2,R3
 2009374:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 2009378:	ac 88 9f a8 	LW         (R1),R5        | MOV        R5,R3
 200937c:	19 44 80 00 	LSR        R2,R3
 2009380:	19 84 80 00 	LSL        R2,R3
 2009384:	2c 04 c0 00 	CMP        R3,R5
 2009388:	78 a8 00 30 	BNZ        @0x020093bc    // 20093bc <__any_on+0xa0>
 200938c:	24 04 40 00 	CMP        R1,R4
 2009390:	78 b8 00 30 	BNC        @0x020093c4    // 20093c4 <__any_on+0xa8>
 2009394:	97 88 92 7c 	MOV        R1,R2          | ADD        $-4,R2
 2009398:	8c 8c 8b 00 	LW         -4(R1),R1      | CMP        $0,R1
 200939c:	78 88 00 10 	BZ         @0x020093b0    // 20093b0 <__any_on+0x94>
 20093a0:	78 80 00 28 	BRA        @0x020093cc    // 20093cc <__any_on+0xb0>
 20093a4:	92 7c 9c 90 	ADD        $-4,R2         | LW         (R2),R3
 20093a8:	1c 00 00 00 	CMP        $0,R3
 20093ac:	78 a8 00 24 	BNZ        @0x020093d4    // 20093d4 <__any_on+0xb8>
 20093b0:	24 04 80 00 	CMP        R2,R4
 20093b4:	78 9b ff ec 	BC         @0x020093a4    // 20093a4 <__any_on+0x88>
 20093b8:	78 80 00 1c 	BRA        @0x020093d8    // 20093d8 <__any_on+0xbc>
 20093bc:	0e 00 00 01 	LDI        $1,R1
 20093c0:	78 80 00 14 	BRA        @0x020093d8    // 20093d8 <__any_on+0xbc>
 20093c4:	0e 00 00 00 	CLR        R1
 20093c8:	78 80 00 0c 	BRA        @0x020093d8    // 20093d8 <__any_on+0xbc>
 20093cc:	0e 00 00 01 	LDI        $1,R1
 20093d0:	78 80 00 04 	BRA        @0x020093d8    // 20093d8 <__any_on+0xbc>
 20093d4:	0e 00 00 01 	LDI        $1,R1
 20093d8:	ac 00 ea 04 	LW         (SP),R5        | ADD        $4,SP
 20093dc:	7b 40 00 00 	RTN
 20093e0:	24 04 40 00 	CMP        R1,R4
 20093e4:	78 b8 00 28 	BNC        @0x02009410    // 2009410 <__any_on+0xf4>
 20093e8:	97 88 92 7c 	MOV        R1,R2          | ADD        $-4,R2
 20093ec:	8c 8c 8b 00 	LW         -4(R1),R1      | CMP        $0,R1
 20093f0:	78 88 00 10 	BZ         @0x02009404    // 2009404 <__any_on+0xe8>
 20093f4:	78 80 00 1c 	BRA        @0x02009414    // 2009414 <__any_on+0xf8>
 20093f8:	92 7c 9c 90 	ADD        $-4,R2         | LW         (R2),R3
 20093fc:	1c 00 00 00 	CMP        $0,R3
 2009400:	78 a8 00 14 	BNZ        @0x02009418    // 2009418 <__any_on+0xfc>
 2009404:	24 04 80 00 	CMP        R2,R4
 2009408:	78 9b ff ec 	BC         @0x020093f8    // 20093f8 <__any_on+0xdc>
 200940c:	7b 40 00 00 	RTN
 2009410:	8e 00 ff 80 	CLR        R1             | RTN
 2009414:	8e 01 ff 80 	LDI        $1,R1          | RTN
 2009418:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200941c:	78 83 ff 4c 	BRA        @0x0200936c    // 200936c <__any_on+0x50>

02009420 <_realloc_r>:
 2009420:	14 00 00 00 	CMP        $0,R2
 2009424:	78 a8 00 0c 	BNZ        @0x02009434    // 2009434 <_realloc_r+0x14>
 2009428:	13 40 c0 00 	MOV        R3,R2
 200942c:	7c 87 c0 00 	LJMP       @0x02000a68    // 2000a68 <_malloc_r>
 2009430:	02 00 0a 68 
 2009434:	e8 28 85 04 	SUB        $40,SP         | SW         R0,$4(SP)
 2009438:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200943c:	bd 10 c5 14 	SW         R7,$16(SP)     | SW         R8,$20(SP)
 2009440:	cd 18 d5 1c 	SW         R9,$24(SP)     | SW         R10,$28(SP)
 2009444:	dd 20 e5 24 	SW         R11,$32(SP)    | SW         R12,$36(SP)
 2009448:	c7 88 b7 98 	MOV        R1,R8          | MOV        R3,R6
 200944c:	2b 40 80 00 	MOV        R2,R5
 2009450:	87 fa fc f8 	JSR        0x0200183c     // 200183c <__malloc_lock>
 2009454:	02 00 18 3c 
 2009458:	cf a8 ca 78 	MOV        R5,R9          | ADD        $-8,R9
 200945c:	8c ac d7 88 	LW         -4(R5),R1      | MOV        R1,R10
 2009460:	d1 7c bf b0 	AND        $-4,R10        | MOV        R6,R7
 2009464:	ba 0b bb 17 	ADD        $11,R7         | CMP        $23,R7
 2009468:	78 98 00 0c 	BC         @0x02009478    // 2009478 <_realloc_r+0x58>
 200946c:	b9 78 97 b8 	AND        $-8,R7         | MOV        R7,R2
 2009470:	11 40 00 1f 	LSR        $31,R2
 2009474:	78 80 00 04 	BRA        @0x0200947c    // 200947c <_realloc_r+0x5c>
 2009478:	96 00 be 10 	CLR        R2             | LDI        $16,R7
 200947c:	3c 05 80 00 	CMP        R6,R7
 2009480:	10 d8 00 01 	OR.C       $1,R2
 2009484:	14 00 00 00 	CMP        $0,R2
 2009488:	78 88 00 0c 	BZ         @0x02009498    // 2009498 <_realloc_r+0x78>
 200948c:	8e 0c 8d c0 	LDI        $12,R1         | SW         R1,(R8)
 2009490:	36 00 00 00 	CLR        R6
 2009494:	78 80 05 18 	BRA        @0x020099b0    // 20099b0 <_realloc_r+0x590>
 2009498:	54 05 c0 00 	CMP        R7,R10
 200949c:	78 b8 03 f8 	BNC        @0x02009898    // 2009898 <_realloc_r+0x478>
 20094a0:	97 c8 92 d0 	MOV        R9,R2          | ADD        R10,R2
 20094a4:	62 03 00 40 	LDI        0x0200ec74,R12 // 200ec74 <__malloc_av_>
 20094a8:	62 40 ec 74 
 20094ac:	1c 87 00 08 	LW         8(R12),R3
 20094b0:	14 04 c0 00 	CMP        R3,R2
 20094b4:	78 88 04 6c 	BZ         @0x02009924    // 2009924 <_realloc_r+0x504>
 20094b8:	24 84 80 04 	LW         4(R2),R4
 20094bc:	9f a0 99 7e 	MOV        R4,R3          | AND        $-2,R3
 20094c0:	87 90 82 98 	MOV        R2,R0          | ADD        R3,R0
 20094c4:	1c 84 00 04 	LW         4(R0),R3
 20094c8:	18 40 00 01 	AND        $1,R3
 20094cc:	78 88 04 44 	BZ         @0x02009914    // 2009914 <_realloc_r+0x4f4>
 20094d0:	78 80 04 7c 	BRA        @0x02009950    // 2009950 <_realloc_r+0x530>
 20094d4:	48 85 c0 00 	ADD        R7,R9
 20094d8:	4c c7 00 08 	SW         R9,$8(R12)
 20094dc:	18 05 c0 00 	SUB        R7,R3
 20094e0:	18 c0 00 01 	OR         $1,R3
 20094e4:	1c c6 40 04 	SW         R3,$4(R9)
 20094e8:	8c ac 89 01 	LW         -4(R5),R1      | AND        $1,R1
 20094ec:	08 c5 c0 00 	OR         R7,R1
 20094f0:	8d ac 8f c0 	SW         R1,$-4(R5)     | MOV        R8,R1
 20094f4:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 20094f8:	02 00 18 40 
 20094fc:	33 41 40 00 	MOV        R5,R6
 2009500:	78 80 04 ac 	BRA        @0x020099b0    // 20099b0 <_realloc_r+0x590>
 2009504:	0c 84 80 0c 	LW         12(R2),R1
 2009508:	14 84 80 08 	LW         8(R2),R2
 200950c:	0c c4 80 0c 	SW         R1,$12(R2)
 2009510:	14 c4 40 08 	SW         R2,$8(R1)
 2009514:	b7 a8 d7 98 	MOV        R5,R6          | MOV        R3,R10
 2009518:	78 80 03 80 	BRA        @0x0200989c    // 200989c <_realloc_r+0x47c>
 200951c:	0c 86 c0 0c 	LW         12(R11),R1
 2009520:	14 86 c0 08 	LW         8(R11),R2
 2009524:	0c c4 80 0c 	SW         R1,$12(R2)
 2009528:	14 c4 40 08 	SW         R2,$8(R1)
 200952c:	b7 d8 b2 08 	MOV        R11,R6         | ADD        $8,R6
 2009530:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 2009534:	78 b8 00 88 	BNC        @0x020095c0    // 20095c0 <_realloc_r+0x1a0>
 2009538:	8f b0 97 a8 	MOV        R6,R1          | MOV        R5,R2
 200953c:	54 00 00 14 	CMP        $20,R10
 2009540:	78 98 00 64 	BC         @0x020095a8    // 20095a8 <_realloc_r+0x188>
 2009544:	0c 85 40 00 	LW         (R5),R1
 2009548:	0c c6 c0 08 	SW         R1,$8(R11)
 200954c:	04 85 40 04 	LW         4(R5),R0
 2009550:	04 c6 c0 0c 	SW         R0,$12(R11)
 2009554:	54 00 00 1c 	CMP        $28,R10
 2009558:	78 b8 00 0c 	BNC        @0x02009568    // 2009568 <_realloc_r+0x148>
 200955c:	8f d8 8a 10 	MOV        R11,R1         | ADD        $16,R1
 2009560:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 2009564:	78 80 00 40 	BRA        @0x020095a8    // 20095a8 <_realloc_r+0x188>
 2009568:	0c 85 40 08 	LW         8(R5),R1
 200956c:	0c c6 c0 10 	SW         R1,$16(R11)
 2009570:	04 85 40 0c 	LW         12(R5),R0
 2009574:	04 c6 c0 14 	SW         R0,$20(R11)
 2009578:	54 00 00 24 	CMP        $36,R10
 200957c:	78 88 00 0c 	BZ         @0x0200958c    // 200958c <_realloc_r+0x16c>
 2009580:	8f d8 8a 18 	MOV        R11,R1         | ADD        $24,R1
 2009584:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 2009588:	78 80 00 1c 	BRA        @0x020095a8    // 20095a8 <_realloc_r+0x188>
 200958c:	0c 85 40 10 	LW         16(R5),R1
 2009590:	0c c6 c0 18 	SW         R1,$24(R11)
 2009594:	8f d8 8a 20 	MOV        R11,R1         | ADD        $32,R1
 2009598:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 200959c:	2c 85 40 14 	LW         20(R5),R5
 20095a0:	2c c6 c0 1c 	SW         R5,$28(R11)
 20095a4:	78 80 00 00 	BRA        @0x020095a8    // 20095a8 <_realloc_r+0x188>
 20095a8:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 20095ac:	04 84 80 04 	LW         4(R2),R0
 20095b0:	04 c4 40 04 	SW         R0,$4(R1)
 20095b4:	14 84 80 08 	LW         8(R2),R2
 20095b8:	14 c4 40 08 	SW         R2,$8(R1)
 20095bc:	78 80 00 14 	BRA        @0x020095d4    // 20095d4 <_realloc_r+0x1b4>
 20095c0:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 20095c4:	8f b0 a5 00 	MOV        R6,R1          | SW         R4,(SP)
 20095c8:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 20095cc:	02 00 75 a4 
 20095d0:	24 87 40 00 	LW         (SP),R4
 20095d4:	8f d8 8a b8 	MOV        R11,R1         | ADD        R7,R1
 20095d8:	0c c7 00 08 	SW         R1,$8(R12)
 20095dc:	20 05 c0 00 	SUB        R7,R4
 20095e0:	20 c0 00 01 	OR         $1,R4
 20095e4:	24 c4 40 04 	SW         R4,$4(R1)
 20095e8:	0c 86 c0 04 	LW         4(R11),R1
 20095ec:	08 40 00 01 	AND        $1,R1
 20095f0:	08 c5 c0 00 	OR         R7,R1
 20095f4:	0c c6 c0 04 	SW         R1,$4(R11)
 20095f8:	0b 42 00 00 	MOV        R8,R1
 20095fc:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2009600:	02 00 18 40 
 2009604:	78 80 03 a8 	BRA        @0x020099b0    // 20099b0 <_realloc_r+0x590>
 2009608:	0c 84 80 0c 	LW         12(R2),R1
 200960c:	14 84 80 08 	LW         8(R2),R2
 2009610:	0c c4 80 0c 	SW         R1,$12(R2)
 2009614:	14 c4 40 08 	SW         R2,$8(R1)
 2009618:	0c 86 c0 0c 	LW         12(R11),R1
 200961c:	14 86 c0 08 	LW         8(R11),R2
 2009620:	0c c4 80 0c 	SW         R1,$12(R2)
 2009624:	14 c4 40 08 	SW         R2,$8(R1)
 2009628:	b7 d8 b2 08 	MOV        R11,R6         | ADD        $8,R6
 200962c:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 2009630:	78 b8 00 8c 	BNC        @0x020096c0    // 20096c0 <_realloc_r+0x2a0>
 2009634:	8f b0 97 a8 	MOV        R6,R1          | MOV        R5,R2
 2009638:	54 00 00 14 	CMP        $20,R10
 200963c:	78 98 00 64 	BC         @0x020096a4    // 20096a4 <_realloc_r+0x284>
 2009640:	0c 85 40 00 	LW         (R5),R1
 2009644:	0c c6 c0 08 	SW         R1,$8(R11)
 2009648:	04 85 40 04 	LW         4(R5),R0
 200964c:	04 c6 c0 0c 	SW         R0,$12(R11)
 2009650:	54 00 00 1c 	CMP        $28,R10
 2009654:	78 b8 00 0c 	BNC        @0x02009664    // 2009664 <_realloc_r+0x244>
 2009658:	8f d8 8a 10 	MOV        R11,R1         | ADD        $16,R1
 200965c:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 2009660:	78 80 00 40 	BRA        @0x020096a4    // 20096a4 <_realloc_r+0x284>
 2009664:	0c 85 40 08 	LW         8(R5),R1
 2009668:	0c c6 c0 10 	SW         R1,$16(R11)
 200966c:	04 85 40 0c 	LW         12(R5),R0
 2009670:	04 c6 c0 14 	SW         R0,$20(R11)
 2009674:	54 00 00 24 	CMP        $36,R10
 2009678:	78 88 00 0c 	BZ         @0x02009688    // 2009688 <_realloc_r+0x268>
 200967c:	8f d8 8a 18 	MOV        R11,R1         | ADD        $24,R1
 2009680:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 2009684:	78 80 00 1c 	BRA        @0x020096a4    // 20096a4 <_realloc_r+0x284>
 2009688:	0c 85 40 10 	LW         16(R5),R1
 200968c:	0c c6 c0 18 	SW         R1,$24(R11)
 2009690:	8f d8 8a 20 	MOV        R11,R1         | ADD        $32,R1
 2009694:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 2009698:	2c 85 40 14 	LW         20(R5),R5
 200969c:	2c c6 c0 1c 	SW         R5,$28(R11)
 20096a0:	78 80 00 00 	BRA        @0x020096a4    // 20096a4 <_realloc_r+0x284>
 20096a4:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 20096a8:	04 84 80 04 	LW         4(R2),R0
 20096ac:	04 c4 40 04 	SW         R0,$4(R1)
 20096b0:	14 84 80 08 	LW         8(R2),R2
 20096b4:	14 c4 40 08 	SW         R2,$8(R1)
 20096b8:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 20096bc:	78 80 01 dc 	BRA        @0x0200989c    // 200989c <_realloc_r+0x47c>
 20096c0:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 20096c4:	0b 41 80 00 	MOV        R6,R1
 20096c8:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 20096cc:	02 00 75 a4 
 20096d0:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 20096d4:	78 80 01 c4 	BRA        @0x0200989c    // 200989c <_realloc_r+0x47c>
 20096d8:	e7 d0 e2 88 	MOV        R10,R12        | ADD        R1,R12
 20096dc:	64 05 c0 00 	CMP        R7,R12
 20096e0:	78 98 00 c0 	BC         @0x020097a4    // 20097a4 <_realloc_r+0x384>
 20096e4:	0c 86 c0 0c 	LW         12(R11),R1
 20096e8:	14 86 c0 08 	LW         8(R11),R2
 20096ec:	0c c4 80 0c 	SW         R1,$12(R2)
 20096f0:	14 c4 40 08 	SW         R2,$8(R1)
 20096f4:	b7 d8 b2 08 	MOV        R11,R6         | ADD        $8,R6
 20096f8:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 20096fc:	78 b8 00 8c 	BNC        @0x0200978c    // 200978c <_realloc_r+0x36c>
 2009700:	8f b0 97 a8 	MOV        R6,R1          | MOV        R5,R2
 2009704:	54 00 00 14 	CMP        $20,R10
 2009708:	78 98 00 64 	BC         @0x02009770    // 2009770 <_realloc_r+0x350>
 200970c:	0c 85 40 00 	LW         (R5),R1
 2009710:	0c c6 c0 08 	SW         R1,$8(R11)
 2009714:	04 85 40 04 	LW         4(R5),R0
 2009718:	04 c6 c0 0c 	SW         R0,$12(R11)
 200971c:	54 00 00 1c 	CMP        $28,R10
 2009720:	78 b8 00 0c 	BNC        @0x02009730    // 2009730 <_realloc_r+0x310>
 2009724:	8f d8 8a 10 	MOV        R11,R1         | ADD        $16,R1
 2009728:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 200972c:	78 80 00 40 	BRA        @0x02009770    // 2009770 <_realloc_r+0x350>
 2009730:	0c 85 40 08 	LW         8(R5),R1
 2009734:	0c c6 c0 10 	SW         R1,$16(R11)
 2009738:	04 85 40 0c 	LW         12(R5),R0
 200973c:	04 c6 c0 14 	SW         R0,$20(R11)
 2009740:	54 00 00 24 	CMP        $36,R10
 2009744:	78 88 00 0c 	BZ         @0x02009754    // 2009754 <_realloc_r+0x334>
 2009748:	8f d8 8a 18 	MOV        R11,R1         | ADD        $24,R1
 200974c:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 2009750:	78 80 00 1c 	BRA        @0x02009770    // 2009770 <_realloc_r+0x350>
 2009754:	0c 85 40 10 	LW         16(R5),R1
 2009758:	0c c6 c0 18 	SW         R1,$24(R11)
 200975c:	8f d8 8a 20 	MOV        R11,R1         | ADD        $32,R1
 2009760:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 2009764:	2c 85 40 14 	LW         20(R5),R5
 2009768:	2c c6 c0 1c 	SW         R5,$28(R11)
 200976c:	78 80 00 00 	BRA        @0x02009770    // 2009770 <_realloc_r+0x350>
 2009770:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 2009774:	04 84 80 04 	LW         4(R2),R0
 2009778:	04 c4 40 04 	SW         R0,$4(R1)
 200977c:	14 84 80 08 	LW         8(R2),R2
 2009780:	14 c4 40 08 	SW         R2,$8(R1)
 2009784:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 2009788:	78 80 01 10 	BRA        @0x0200989c    // 200989c <_realloc_r+0x47c>
 200978c:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 2009790:	0b 41 80 00 	MOV        R6,R1
 2009794:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 2009798:	02 00 75 a4 
 200979c:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 20097a0:	78 80 00 f8 	BRA        @0x0200989c    // 200989c <_realloc_r+0x47c>
 20097a4:	97 b0 8f c0 	MOV        R6,R2          | MOV        R8,R1
 20097a8:	87 fa fc f8 	JSR        0x02000a68     // 2000a68 <_malloc_r>
 20097ac:	02 00 0a 68 
 20097b0:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 20097b4:	78 a8 00 10 	BNZ        @0x020097c8    // 20097c8 <_realloc_r+0x3a8>
 20097b8:	0b 42 00 00 	MOV        R8,R1
 20097bc:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 20097c0:	02 00 18 40 
 20097c4:	78 80 01 e8 	BRA        @0x020099b0    // 20099b0 <_realloc_r+0x590>
 20097c8:	9f 88 9a 78 	MOV        R1,R3          | ADD        $-8,R3
 20097cc:	94 ac 91 7e 	LW         -4(R5),R2      | AND        $-2,R2
 20097d0:	87 c8 82 90 	MOV        R9,R0          | ADD        R2,R0
 20097d4:	1c 04 00 00 	CMP        R0,R3
 20097d8:	78 a8 00 0c 	BNZ        @0x020097e8    // 20097e8 <_realloc_r+0x3c8>
 20097dc:	8c 8c 89 7c 	LW         -4(R1),R1      | AND        $-4,R1
 20097e0:	d2 88 b7 a8 	ADD        R1,R10         | MOV        R5,R6
 20097e4:	78 80 00 b4 	BRA        @0x0200989c    // 200989c <_realloc_r+0x47c>
 20097e8:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 20097ec:	78 b8 00 80 	BNC        @0x02009870    // 2009870 <_realloc_r+0x450>
 20097f0:	97 a8 d3 14 	MOV        R5,R2          | CMP        $20,R10
 20097f4:	78 98 00 60 	BC         @0x02009858    // 2009858 <_realloc_r+0x438>
 20097f8:	8c a8 8d b0 	LW         (R5),R1        | SW         R1,(R6)
 20097fc:	04 85 40 04 	LW         4(R5),R0
 2009800:	04 c5 80 04 	SW         R0,$4(R6)
 2009804:	54 00 00 1c 	CMP        $28,R10
 2009808:	78 b8 00 0c 	BNC        @0x02009818    // 2009818 <_realloc_r+0x3f8>
 200980c:	8f b0 8a 08 	MOV        R6,R1          | ADD        $8,R1
 2009810:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 2009814:	78 80 00 40 	BRA        @0x02009858    // 2009858 <_realloc_r+0x438>
 2009818:	0c 85 40 08 	LW         8(R5),R1
 200981c:	0c c5 80 08 	SW         R1,$8(R6)
 2009820:	04 85 40 0c 	LW         12(R5),R0
 2009824:	04 c5 80 0c 	SW         R0,$12(R6)
 2009828:	54 00 00 24 	CMP        $36,R10
 200982c:	78 88 00 0c 	BZ         @0x0200983c    // 200983c <_realloc_r+0x41c>
 2009830:	8f b0 8a 10 	MOV        R6,R1          | ADD        $16,R1
 2009834:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 2009838:	78 80 00 1c 	BRA        @0x02009858    // 2009858 <_realloc_r+0x438>
 200983c:	0c 85 40 10 	LW         16(R5),R1
 2009840:	0c c5 80 10 	SW         R1,$16(R6)
 2009844:	8f b0 8a 18 	MOV        R6,R1          | ADD        $24,R1
 2009848:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 200984c:	04 85 40 14 	LW         20(R5),R0
 2009850:	04 c5 80 14 	SW         R0,$20(R6)
 2009854:	78 80 00 00 	BRA        @0x02009858    // 2009858 <_realloc_r+0x438>
 2009858:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 200985c:	04 84 80 04 	LW         4(R2),R0
 2009860:	04 c4 40 04 	SW         R0,$4(R1)
 2009864:	14 84 80 08 	LW         8(R2),R2
 2009868:	14 c4 40 08 	SW         R2,$8(R1)
 200986c:	78 80 00 0c 	BRA        @0x0200987c    // 200987c <_realloc_r+0x45c>
 2009870:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 2009874:	87 fa fc f8 	JSR        0x020075a4     // 20075a4 <memmove>
 2009878:	02 00 75 a4 
 200987c:	97 a8 8f c0 	MOV        R5,R2          | MOV        R8,R1
 2009880:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 2009884:	02 00 66 58 
 2009888:	0b 42 00 00 	MOV        R8,R1
 200988c:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 2009890:	02 00 18 40 
 2009894:	78 80 01 18 	BRA        @0x020099b0    // 20099b0 <_realloc_r+0x590>
 2009898:	33 41 40 00 	MOV        R5,R6
 200989c:	8f d0 88 b8 	MOV        R10,R1         | SUB        R7,R1
 20098a0:	0c 00 00 10 	CMP        $16,R1
 20098a4:	78 98 00 3c 	BC         @0x020098e4    // 20098e4 <_realloc_r+0x4c4>
 20098a8:	97 c8 92 b8 	MOV        R9,R2          | ADD        R7,R2
 20098ac:	1c 86 40 04 	LW         4(R9),R3
 20098b0:	18 40 00 01 	AND        $1,R3
 20098b4:	18 c5 c0 00 	OR         R7,R3
 20098b8:	1c c6 40 04 	SW         R3,$4(R9)
 20098bc:	08 c0 00 01 	OR         $1,R1
 20098c0:	0c c4 80 04 	SW         R1,$4(R2)
 20098c4:	48 86 80 00 	ADD        R10,R9
 20098c8:	0c 86 40 04 	LW         4(R9),R1
 20098cc:	08 c0 00 01 	OR         $1,R1
 20098d0:	0c c6 40 04 	SW         R1,$4(R9)
 20098d4:	92 08 8f c0 	ADD        $8,R2          | MOV        R8,R1
 20098d8:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 20098dc:	02 00 66 58 
 20098e0:	78 80 00 20 	BRA        @0x02009904    // 2009904 <_realloc_r+0x4e4>
 20098e4:	0c 86 40 04 	LW         4(R9),R1
 20098e8:	08 40 00 01 	AND        $1,R1
 20098ec:	08 c6 80 00 	OR         R10,R1
 20098f0:	0c c6 40 04 	SW         R1,$4(R9)
 20098f4:	48 86 80 00 	ADD        R10,R9
 20098f8:	0c 86 40 04 	LW         4(R9),R1
 20098fc:	08 c0 00 01 	OR         $1,R1
 2009900:	0c c6 40 04 	SW         R1,$4(R9)
 2009904:	0b 42 00 00 	MOV        R8,R1
 2009908:	87 fa fc f8 	JSR        0x02001840     // 2001840 <__malloc_unlock>
 200990c:	02 00 18 40 
 2009910:	78 80 00 9c 	BRA        @0x020099b0    // 20099b0 <_realloc_r+0x590>
 2009914:	a1 7c 9f d0 	AND        $-4,R4         | MOV        R10,R3
 2009918:	9a a0 9b b8 	ADD        R4,R3          | CMP        R7,R3
 200991c:	78 bb fb e4 	BNC        @0x02009504    // 2009504 <_realloc_r+0xe4>
 2009920:	78 80 00 58 	BRA        @0x0200997c    // 200997c <_realloc_r+0x55c>
 2009924:	1c 84 80 04 	LW         4(R2),R3
 2009928:	99 7c 9a d0 	AND        $-4,R3         | ADD        R10,R3
 200992c:	97 b8 92 10 	MOV        R7,R2          | ADD        $16,R2
 2009930:	1c 04 80 00 	CMP        R2,R3
 2009934:	78 98 00 6c 	BC         @0x020099a4    // 20099a4 <_realloc_r+0x584>
 2009938:	78 83 fb 98 	BRA        @0x020094d4    // 20094d4 <_realloc_r+0xb4>
 200993c:	0c 85 7f f8 	LW         -8(R5),R1
 2009940:	df c8 d8 88 	MOV        R9,R11         | SUB        R1,R11
 2009944:	0c 86 c0 04 	LW         4(R11),R1
 2009948:	08 43 ff fc 	AND        $-4,R1
 200994c:	78 83 fd 88 	BRA        @0x020096d8    // 20096d8 <_realloc_r+0x2b8>
 2009950:	08 40 00 01 	AND        $1,R1
 2009954:	78 ab fe 4c 	BNZ        @0x020097a4    // 20097a4 <_realloc_r+0x384>
 2009958:	78 83 ff e0 	BRA        @0x0200993c    // 200993c <_realloc_r+0x51c>
 200995c:	0c 85 7f f8 	LW         -8(R5),R1
 2009960:	df c8 d8 88 	MOV        R9,R11         | SUB        R1,R11
 2009964:	0c 86 c0 04 	LW         4(R11),R1
 2009968:	89 7c e7 88 	AND        $-4,R1         | MOV        R1,R12
 200996c:	e2 a0 e2 d0 	ADD        R4,R12         | ADD        R10,R12
 2009970:	64 05 c0 00 	CMP        R7,R12
 2009974:	78 bb fc 90 	BNC        @0x02009608    // 2009608 <_realloc_r+0x1e8>
 2009978:	78 83 fd 5c 	BRA        @0x020096d8    // 20096d8 <_realloc_r+0x2b8>
 200997c:	08 40 00 01 	AND        $1,R1
 2009980:	78 8b ff d8 	BZ         @0x0200995c    // 200995c <_realloc_r+0x53c>
 2009984:	78 83 fe 1c 	BRA        @0x020097a4    // 20097a4 <_realloc_r+0x384>
 2009988:	0c 85 7f f8 	LW         -8(R5),R1
 200998c:	df c8 d8 88 	MOV        R9,R11         | SUB        R1,R11
 2009990:	0c 86 c0 04 	LW         4(R11),R1
 2009994:	89 7c a7 88 	AND        $-4,R1         | MOV        R1,R4
 2009998:	a2 98 a3 90 	ADD        R3,R4          | CMP        R2,R4
 200999c:	78 bb fb 7c 	BNC        @0x0200951c    // 200951c <_realloc_r+0xfc>
 20099a0:	78 83 fd 34 	BRA        @0x020096d8    // 20096d8 <_realloc_r+0x2b8>
 20099a4:	08 40 00 01 	AND        $1,R1
 20099a8:	78 8b ff dc 	BZ         @0x02009988    // 2009988 <_realloc_r+0x568>
 20099ac:	78 83 fd f4 	BRA        @0x020097a4    // 20097a4 <_realloc_r+0x384>
 20099b0:	8f b0 84 04 	MOV        R6,R1          | LW         4(SP),R0
 20099b4:	ac 08 b4 0c 	LW         8(SP),R5       | LW         12(SP),R6
 20099b8:	bc 10 c4 14 	LW         16(SP),R7      | LW         20(SP),R8
 20099bc:	cc 18 d4 1c 	LW         24(SP),R9      | LW         28(SP),R10
 20099c0:	dc 20 e4 24 	LW         32(SP),R11     | LW         36(SP),R12
 20099c4:	ea 28 ff 80 	ADD        $40,SP         | RTN

020099c8 <__sread>:
 20099c8:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 20099cc:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20099d0:	bd 0c af 90 	SW         R7,$12(SP)     | MOV        R2,R5
 20099d4:	15 04 80 0e 	LH         14(R2),R2
 20099d8:	11 80 00 10 	LSL        $16,R2
 20099dc:	11 c0 00 10 	ASR        $16,R2
 20099e0:	87 fa fc f8 	JSR        0x0200c6fc     // 200c6fc <_read_r>
 20099e4:	02 00 c6 fc 
 20099e8:	0c 00 00 00 	CMP        $0,R1
 20099ec:	78 90 00 28 	BLT        @0x02009a18    // 2009a18 <__sread+0x50>
 20099f0:	bf 88 b7 88 	MOV        R1,R7          | MOV        R1,R6
 20099f4:	31 c0 00 1f 	ASR        $31,R6
 20099f8:	14 85 40 50 	LW         80(R5),R2
 20099fc:	1c 85 40 54 	LW         84(R5),R3
 2009a00:	18 85 c0 00 	ADD        R7,R3
 2009a04:	10 98 00 01 	ADD.C      $1,R2
 2009a08:	10 85 80 00 	ADD        R6,R2
 2009a0c:	14 c5 40 50 	SW         R2,$80(R5)
 2009a10:	1c c5 40 54 	SW         R3,$84(R5)
 2009a14:	78 80 00 0c 	BRA        @0x02009a24    // 2009a24 <__sread+0x5c>
 2009a18:	15 05 40 0c 	LH         12(R5),R2
 2009a1c:	10 40 ef ff 	AND        $61439,R2
 2009a20:	15 45 40 0c 	SH         R2,$12(R5)
 2009a24:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2009a28:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2009a2c:	ea 10 ff 80 	ADD        $16,SP         | RTN

02009a30 <__seofread>:
 2009a30:	8e 00 ff 80 	CLR        R1             | RTN

02009a34 <__swrite>:
 2009a34:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 2009a38:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009a3c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2009a40:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 2009a44:	b7 90 c7 98 	MOV        R2,R6          | MOV        R3,R8
 2009a48:	4b 41 00 00 	MOV        R4,R9
 2009a4c:	15 04 80 0c 	LH         12(R2),R2
 2009a50:	1b 40 80 00 	MOV        R2,R3
 2009a54:	18 40 01 00 	AND        $256,R3
 2009a58:	78 88 00 20 	BZ         @0x02009a7c    // 2009a7c <__swrite+0x48>
 2009a5c:	15 05 80 0e 	LH         14(R6),R2
 2009a60:	ae 02 9e 00 	LDI        $2,R5          | CLR        R3
 2009a64:	26 00 00 00 	CLR        R4
 2009a68:	11 80 00 10 	LSL        $16,R2
 2009a6c:	11 c0 00 10 	ASR        $16,R2
 2009a70:	87 fa fc f8 	JSR        0x0200c6e8     // 200c6e8 <_lseek_r>
 2009a74:	02 00 c6 e8 
 2009a78:	15 05 80 0c 	LH         12(R6),R2
 2009a7c:	10 43 ef ff 	AND        $-4097,R2
 2009a80:	15 45 80 0c 	SH         R2,$12(R6)
 2009a84:	15 05 80 0e 	LH         14(R6),R2
 2009a88:	a7 c8 9f c0 	MOV        R9,R4          | MOV        R8,R3
 2009a8c:	11 80 00 10 	LSL        $16,R2
 2009a90:	11 c0 00 10 	ASR        $16,R2
 2009a94:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 2009a98:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2009a9c:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2009aa0:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2009aa4:	7c 87 c0 00 	LJMP       @0x0200c92c    // 200c92c <_write_r>
 2009aa8:	02 00 c9 2c 

02009aac <__sseek>:
 2009aac:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2009ab0:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009ab4:	33 40 80 00 	MOV        R2,R6
 2009ab8:	15 04 80 0e 	LH         14(R2),R2
 2009abc:	11 80 00 10 	LSL        $16,R2
 2009ac0:	11 c0 00 10 	ASR        $16,R2
 2009ac4:	87 fa fc f8 	JSR        0x0200c6e8     // 200c6e8 <_lseek_r>
 2009ac8:	02 00 c6 e8 
 2009acc:	0c 03 ff ff 	CMP        $-1,R1
 2009ad0:	14 0b ff ff 	CMP.Z      $-1,R2
 2009ad4:	78 a8 00 10 	BNZ        @0x02009ae8    // 2009ae8 <__sseek+0x3c>
 2009ad8:	1d 05 80 0c 	LH         12(R6),R3
 2009adc:	18 40 ef ff 	AND        $61439,R3
 2009ae0:	1d 45 80 0c 	SH         R3,$12(R6)
 2009ae4:	78 80 00 14 	BRA        @0x02009afc    // 2009afc <__sseek+0x50>
 2009ae8:	1d 05 80 0c 	LH         12(R6),R3
 2009aec:	18 c0 10 00 	OR         $4096,R3
 2009af0:	1d 45 80 0c 	SH         R3,$12(R6)
 2009af4:	0c c5 80 50 	SW         R1,$80(R6)
 2009af8:	14 c5 80 54 	SW         R2,$84(R6)
 2009afc:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2009b00:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 2009b04:	7b 40 00 00 	RTN

02009b08 <__sclose>:
 2009b08:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2009b0c:	15 04 80 0e 	LH         14(R2),R2
 2009b10:	11 80 00 10 	LSL        $16,R2
 2009b14:	11 c0 00 10 	ASR        $16,R2
 2009b18:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 2009b1c:	7c 87 c0 00 	LJMP       @0x0200c688    // 200c688 <_close_r>
 2009b20:	02 00 c6 88 

02009b24 <strcmp>:
 2009b24:	e8 1c ad 00 	SUB        $28,SP         | SW         R5,(SP)
 2009b28:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2009b2c:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 2009b30:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2009b34:	1b 40 40 00 	MOV        R1,R3
 2009b38:	18 c4 80 00 	OR         R2,R3
 2009b3c:	18 40 00 07 	AND        $7,R3
 2009b40:	78 a8 00 a8 	BNZ        @0x02009bec    // 2009bec <strcmp+0xc8>
 2009b44:	44 84 80 00 	LW         (R2),R8
 2009b48:	4c 84 80 04 	LW         4(R2),R9
 2009b4c:	24 84 40 00 	LW         (R1),R4
 2009b50:	2c 84 40 04 	LW         4(R1),R5
 2009b54:	44 05 00 00 	CMP        R4,R8
 2009b58:	4c 0d 40 00 	CMP.Z      R5,R9
 2009b5c:	78 a8 00 8c 	BNZ        @0x02009bec    // 2009bec <strcmp+0xc8>
 2009b60:	32 01 7f 7f 	LDI        0xfefefefe,R6  // fefefefe <_top_of_stack+0xfbfefefe>
 2009b64:	32 40 fe fe 
 2009b68:	bf b1 a7 c0 	MOV        $1+R6,R7       | MOV        R8,R4
 2009b6c:	af c8 aa b8 	MOV        R9,R5          | ADD        R7,R5
 2009b70:	20 98 00 01 	ADD.C      $1,R4
 2009b74:	20 85 80 00 	ADD        R6,R4
 2009b78:	49 03 ff ff 	XOR        $-1,R9
 2009b7c:	41 03 ff ff 	XOR        $-1,R8
 2009b80:	c9 a8 c1 a0 	AND        R5,R9          | AND        R4,R8
 2009b84:	52 01 01 01 	LDI        0x80808080,R10 // 80808080 <_top_of_stack+0x7d808080>
 2009b88:	52 40 80 80 
 2009b8c:	df d0 c9 d8 	MOV        R10,R11        | AND        R11,R9
 2009b90:	c1 d0 c3 00 	AND        R10,R8         | CMP        $0,R8
 2009b94:	4c 08 00 00 	CMP.Z      $0,R9
 2009b98:	78 a8 00 a4 	BNZ        @0x02009c40    // 2009c40 <strcmp+0x11c>
 2009b9c:	78 80 00 2c 	BRA        @0x02009bcc    // 2009bcc <strcmp+0xa8>
 2009ba0:	c7 a0 cf a8 	MOV        R4,R8          | MOV        R5,R9
 2009ba4:	48 85 c0 00 	ADD        R7,R9
 2009ba8:	40 98 00 01 	ADD.C      $1,R8
 2009bac:	40 85 80 00 	ADD        R6,R8
 2009bb0:	29 03 ff ff 	XOR        $-1,R5
 2009bb4:	21 03 ff ff 	XOR        $-1,R4
 2009bb8:	a9 c8 a1 c0 	AND        R9,R5          | AND        R8,R4
 2009bbc:	a9 d8 a1 d0 	AND        R11,R5         | AND        R10,R4
 2009bc0:	24 00 00 00 	CMP        $0,R4
 2009bc4:	2c 08 00 00 	CMP.Z      $0,R5
 2009bc8:	78 a8 00 7c 	BNZ        @0x02009c48    // 2009c48 <strcmp+0x124>
 2009bcc:	8a 08 92 08 	ADD        $8,R1          | ADD        $8,R2
 2009bd0:	24 84 40 00 	LW         (R1),R4
 2009bd4:	2c 84 40 04 	LW         4(R1),R5
 2009bd8:	44 84 80 00 	LW         (R2),R8
 2009bdc:	4c 84 80 04 	LW         4(R2),R9
 2009be0:	24 06 00 00 	CMP        R8,R4
 2009be4:	2c 0e 40 00 	CMP.Z      R9,R5
 2009be8:	78 8b ff b4 	BZ         @0x02009ba0    // 2009ba0 <strcmp+0x7c>
 2009bec:	1d 84 40 00 	LB         (R1),R3
 2009bf0:	1c 00 00 00 	CMP        $0,R3
 2009bf4:	78 a8 00 08 	BNZ        @0x02009c00    // 2009c00 <strcmp+0xdc>
 2009bf8:	25 84 80 00 	LB         (R2),R4
 2009bfc:	78 80 00 38 	BRA        @0x02009c38    // 2009c38 <strcmp+0x114>
 2009c00:	25 84 80 00 	LB         (R2),R4
 2009c04:	1c 05 00 00 	CMP        R4,R3
 2009c08:	78 88 00 04 	BZ         @0x02009c10    // 2009c10 <strcmp+0xec>
 2009c0c:	78 80 00 28 	BRA        @0x02009c38    // 2009c38 <strcmp+0x114>
 2009c10:	8a 01 af 90 	ADD        $1,R1          | MOV        R2,R5
 2009c14:	28 80 00 01 	ADD        $1,R5
 2009c18:	1d 84 40 00 	LB         (R1),R3
 2009c1c:	1c 00 00 00 	CMP        $0,R3
 2009c20:	78 a8 00 08 	BNZ        @0x02009c2c    // 2009c2c <strcmp+0x108>
 2009c24:	25 84 80 01 	LB         1(R2),R4
 2009c28:	78 80 00 0c 	BRA        @0x02009c38    // 2009c38 <strcmp+0x114>
 2009c2c:	25 84 80 01 	LB         1(R2),R4
 2009c30:	97 a8 9b a0 	MOV        R5,R2          | CMP        R4,R3
 2009c34:	78 8b ff d8 	BZ         @0x02009c10    // 2009c10 <strcmp+0xec>
 2009c38:	8f 98 88 a0 	MOV        R3,R1          | SUB        R4,R1
 2009c3c:	78 80 00 0c 	BRA        @0x02009c4c    // 2009c4c <strcmp+0x128>
 2009c40:	0b 40 c0 00 	MOV        R3,R1
 2009c44:	78 80 00 04 	BRA        @0x02009c4c    // 2009c4c <strcmp+0x128>
 2009c48:	0e 00 00 00 	CLR        R1
 2009c4c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2009c50:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2009c54:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2009c58:	dc 18 ea 1c 	LW         24(SP),R11     | ADD        $28,SP
 2009c5c:	7b 40 00 00 	RTN

02009c60 <__sprint_r>:
 2009c60:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2009c64:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009c68:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2009c6c:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2009c70:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2009c74:	4b 40 c0 00 	MOV        R3,R9
 2009c78:	24 84 c0 08 	LW         8(R3),R4
 2009c7c:	24 00 00 00 	CMP        $0,R4
 2009c80:	78 a8 00 0c 	BNZ        @0x02009c90    // 2009c90 <__sprint_r+0x30>
 2009c84:	24 c4 c0 04 	SW         R4,$4(R3)
 2009c88:	0b 41 00 00 	MOV        R4,R1
 2009c8c:	78 80 00 84 	BRA        @0x02009d14    // 2009d14 <__sprint_r+0xb4>
 2009c90:	33 40 80 00 	MOV        R2,R6
 2009c94:	2c 84 80 68 	LW         104(R2),R5
 2009c98:	28 40 20 00 	AND        $8192,R5
 2009c9c:	78 88 00 5c 	BZ         @0x02009cfc    // 2009cfc <__sprint_r+0x9c>
 2009ca0:	bf 88 d4 98 	MOV        R1,R7          | LW         (R3),R10
 2009ca4:	2c 86 80 00 	LW         (R10),R5
 2009ca8:	5c 86 80 04 	LW         4(R10),R11
 2009cac:	43 42 c0 00 	MOV        R11,R8
 2009cb0:	41 40 00 02 	LSR        $2,R8
 2009cb4:	78 88 00 2c 	BZ         @0x02009ce4    // 2009ce4 <__sprint_r+0x84>
 2009cb8:	66 00 00 00 	CLR        R12
 2009cbc:	9f b0 94 a8 	MOV        R6,R3          | LW         (R5),R2
 2009cc0:	0b 41 c0 00 	MOV        R7,R1
 2009cc4:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 2009cc8:	02 00 b9 ec 
 2009ccc:	0c 03 ff ff 	CMP        $-1,R1
 2009cd0:	78 88 00 34 	BZ         @0x02009d08    // 2009d08 <__sprint_r+0xa8>
 2009cd4:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 2009cd8:	44 07 00 00 	CMP        R12,R8
 2009cdc:	78 ab ff dc 	BNZ        @0x02009cbc    // 2009cbc <__sprint_r+0x5c>
 2009ce0:	24 86 40 08 	LW         8(R9),R4
 2009ce4:	d9 7c a0 d8 	AND        $-4,R11        | SUB        R11,R4
 2009ce8:	24 c6 40 08 	SW         R4,$8(R9)
 2009cec:	d2 08 a3 00 	ADD        $8,R10         | CMP        $0,R4
 2009cf0:	78 ab ff b0 	BNZ        @0x02009ca4    // 2009ca4 <__sprint_r+0x44>
 2009cf4:	0b 41 00 00 	MOV        R4,R1
 2009cf8:	78 80 00 0c 	BRA        @0x02009d08    // 2009d08 <__sprint_r+0xa8>
 2009cfc:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 2009d00:	02 00 69 d4 
 2009d04:	78 80 00 00 	BRA        @0x02009d08    // 2009d08 <__sprint_r+0xa8>
 2009d08:	16 00 00 00 	CLR        R2
 2009d0c:	14 c6 40 08 	SW         R2,$8(R9)
 2009d10:	14 c6 40 04 	SW         R2,$4(R9)
 2009d14:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2009d18:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2009d1c:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2009d20:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 2009d24:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 2009d28:	7b 40 00 00 	RTN

02009d2c <_vfiprintf_r>:
 2009d2c:	68 00 00 e0 	SUB        $224,SP
 2009d30:	04 c7 40 bc 	SW         R0,$188(SP)
 2009d34:	2c c7 40 c0 	SW         R5,$192(SP)
 2009d38:	34 c7 40 c4 	SW         R6,$196(SP)
 2009d3c:	3c c7 40 c8 	SW         R7,$200(SP)
 2009d40:	44 c7 40 cc 	SW         R8,$204(SP)
 2009d44:	4c c7 40 d0 	SW         R9,$208(SP)
 2009d48:	54 c7 40 d4 	SW         R10,$212(SP)
 2009d4c:	5c c7 40 d8 	SW         R11,$216(SP)
 2009d50:	64 c7 40 dc 	SW         R12,$220(SP)
 2009d54:	c7 88 d7 90 	MOV        R1,R8          | MOV        R2,R10
 2009d58:	af 98 a5 18 	MOV        R3,R5          | SW         R4,$24(SP)
 2009d5c:	0c 00 00 00 	CMP        $0,R1
 2009d60:	78 88 00 14 	BZ         @0x02009d78    // 2009d78 <_vfiprintf_r+0x4c>
 2009d64:	14 84 40 38 	LW         56(R1),R2
 2009d68:	14 00 00 00 	CMP        $0,R2
 2009d6c:	78 a8 00 08 	BNZ        @0x02009d78    // 2009d78 <_vfiprintf_r+0x4c>
 2009d70:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 2009d74:	02 00 62 f8 
 2009d78:	15 06 80 0c 	LH         12(R10),R2
 2009d7c:	0b 40 80 00 	MOV        R2,R1
 2009d80:	08 40 ff ff 	AND        $65535,R1
 2009d84:	1b 40 40 00 	MOV        R1,R3
 2009d88:	18 40 20 00 	AND        $8192,R3
 2009d8c:	78 a8 00 20 	BNZ        @0x02009db0    // 2009db0 <_vfiprintf_r+0x84>
 2009d90:	1c 86 80 68 	LW         104(R10),R3
 2009d94:	0b 40 80 00 	MOV        R2,R1
 2009d98:	08 c0 20 00 	OR         $8192,R1
 2009d9c:	0d 46 80 0c 	SH         R1,$12(R10)
 2009da0:	13 40 c0 00 	MOV        R3,R2
 2009da4:	10 43 df ff 	AND        $-8193,R2
 2009da8:	14 c6 80 68 	SW         R2,$104(R10)
 2009dac:	08 40 ff ff 	AND        $65535,R1
 2009db0:	97 88 91 08 	MOV        R1,R2          | AND        $8,R2
 2009db4:	78 88 00 0c 	BZ         @0x02009dc4    // 2009dc4 <_vfiprintf_r+0x98>
 2009db8:	14 86 80 10 	LW         16(R10),R2
 2009dbc:	14 00 00 00 	CMP        $0,R2
 2009dc0:	78 a8 00 18 	BNZ        @0x02009ddc    // 2009ddc <_vfiprintf_r+0xb0>
 2009dc4:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 2009dc8:	87 fa fc f8 	JSR        0x02003c64     // 2003c64 <__swsetup_r>
 2009dcc:	02 00 3c 64 
 2009dd0:	0c 00 00 00 	CMP        $0,R1
 2009dd4:	78 a8 15 4c 	BNZ        @0x0200b324    // 200b324 <_vfiprintf_r+0x15f8>
 2009dd8:	0d 06 80 0c 	LH         12(R10),R1
 2009ddc:	89 1a 8b 0a 	AND        $26,R1         | CMP        $10,R1
 2009de0:	78 a8 00 2c 	BNZ        @0x02009e10    // 2009e10 <_vfiprintf_r+0xe4>
 2009de4:	0d 06 80 0e 	LH         14(R10),R1
 2009de8:	09 80 00 10 	LSL        $16,R1
 2009dec:	09 c0 00 10 	ASR        $16,R1
 2009df0:	0c 00 00 00 	CMP        $0,R1
 2009df4:	78 90 00 18 	BLT        @0x02009e10    // 2009e10 <_vfiprintf_r+0xe4>
 2009df8:	a4 18 9f a8 	LW         24(SP),R4      | MOV        R5,R3
 2009dfc:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 2009e00:	87 fa fc f8 	JSR        0x0200b55c     // 200b55c <__sbprintf>
 2009e04:	02 00 b5 5c 
 2009e08:	0c c7 40 1c 	SW         R1,$28(SP)
 2009e0c:	78 80 16 fc 	BRA        @0x0200b50c    // 200b50c <_vfiprintf_r+0x17e0>
 2009e10:	4b 43 40 00 	MOV        SP,R9
 2009e14:	48 80 00 7c 	ADD        $124,R9
 2009e18:	4c c7 40 00 	SW         R9,(SP)
 2009e1c:	4c c7 40 48 	SW         R9,$72(SP)
 2009e20:	0e 00 00 00 	CLR        R1
 2009e24:	0c c7 40 50 	SW         R1,$80(SP)
 2009e28:	0c c7 40 4c 	SW         R1,$76(SP)
 2009e2c:	ad 08 8d 2c 	SW         R5,$8(SP)      | SW         R1,$44(SP)
 2009e30:	0c c7 40 1c 	SW         R1,$28(SP)
 2009e34:	2c 87 40 08 	LW         8(SP),R5
 2009e38:	15 85 40 00 	LB         (R5),R2
 2009e3c:	93 25 8e 00 	CMP        $37,R2         | CLR        R1
 2009e40:	0a 68 00 01 	LDILO.NZ   $1,R1
 2009e44:	93 00 9e 00 	CMP        $0,R2          | CLR        R3
 2009e48:	1a 68 00 01 	LDILO.NZ   $1,R3
 2009e4c:	08 44 c0 00 	AND        R3,R1
 2009e50:	78 88 01 08 	BZ         @0x02009f5c    // 2009f5c <_vfiprintf_r+0x230>
 2009e54:	28 80 00 01 	ADD        $1,R5
 2009e58:	15 85 40 00 	LB         (R5),R2
 2009e5c:	93 00 8e 00 	CMP        $0,R2          | CLR        R1
 2009e60:	0a 68 00 01 	LDILO.NZ   $1,R1
 2009e64:	93 25 9e 00 	CMP        $37,R2         | CLR        R3
 2009e68:	1a 68 00 01 	LDILO.NZ   $1,R3
 2009e6c:	08 44 c0 00 	AND        R3,R1
 2009e70:	78 ab ff e0 	BNZ        @0x02009e54    // 2009e54 <_vfiprintf_r+0x128>
 2009e74:	b7 a8 8c 08 	MOV        R5,R6          | LW         8(SP),R1
 2009e78:	30 04 40 00 	SUB        R1,R6
 2009e7c:	78 88 00 dc 	BZ         @0x02009f5c    // 2009f5c <_vfiprintf_r+0x230>
 2009e80:	0c c6 40 00 	SW         R1,(R9)
 2009e84:	34 c6 40 04 	SW         R6,$4(R9)
 2009e88:	0c 87 40 50 	LW         80(SP),R1
 2009e8c:	97 b0 92 88 	MOV        R6,R2          | ADD        R1,R2
 2009e90:	14 c7 40 50 	SW         R2,$80(SP)
 2009e94:	0c 87 40 4c 	LW         76(SP),R1
 2009e98:	08 80 00 01 	ADD        $1,R1
 2009e9c:	0c c7 40 4c 	SW         R1,$76(SP)
 2009ea0:	ca 08 8b 08 	ADD        $8,R9          | CMP        $8,R1
 2009ea4:	78 90 00 a4 	BLT        @0x02009f4c    // 2009f4c <_vfiprintf_r+0x220>
 2009ea8:	14 00 00 00 	CMP        $0,R2
 2009eac:	78 a8 00 0c 	BNZ        @0x02009ebc    // 2009ebc <_vfiprintf_r+0x190>
 2009eb0:	14 c7 40 4c 	SW         R2,$76(SP)
 2009eb4:	4b 43 40 7c 	MOV        $124+SP,R9
 2009eb8:	78 80 00 90 	BRA        @0x02009f4c    // 2009f4c <_vfiprintf_r+0x220>
 2009ebc:	3c 86 80 68 	LW         104(R10),R7
 2009ec0:	38 40 20 00 	AND        $8192,R7
 2009ec4:	78 88 00 60 	BZ         @0x02009f28    // 2009f28 <_vfiprintf_r+0x1fc>
 2009ec8:	5c 87 40 48 	LW         72(SP),R11
 2009ecc:	2c c7 40 08 	SW         R5,$8(SP)
 2009ed0:	3c 86 c0 00 	LW         (R11),R7
 2009ed4:	64 86 c0 04 	LW         4(R11),R12
 2009ed8:	4b 43 00 00 	MOV        R12,R9
 2009edc:	49 40 00 02 	LSR        $2,R9
 2009ee0:	78 88 00 2c 	BZ         @0x02009f10    // 2009f10 <_vfiprintf_r+0x1e4>
 2009ee4:	2e 00 00 00 	CLR        R5
 2009ee8:	9f d0 94 b8 	MOV        R10,R3         | LW         (R7),R2
 2009eec:	0b 42 00 00 	MOV        R8,R1
 2009ef0:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 2009ef4:	02 00 b9 ec 
 2009ef8:	0c 03 ff ff 	CMP        $-1,R1
 2009efc:	78 88 13 c4 	BZ         @0x0200b2c4    // 200b2c4 <_vfiprintf_r+0x1598>
 2009f00:	aa 01 ba 04 	ADD        $1,R5          | ADD        $4,R7
 2009f04:	4c 05 40 00 	CMP        R5,R9
 2009f08:	78 ab ff dc 	BNZ        @0x02009ee8    // 2009ee8 <_vfiprintf_r+0x1bc>
 2009f0c:	14 87 40 50 	LW         80(SP),R2
 2009f10:	e1 7c 90 e0 	AND        $-4,R12        | SUB        R12,R2
 2009f14:	14 c7 40 50 	SW         R2,$80(SP)
 2009f18:	da 08 93 00 	ADD        $8,R11         | CMP        $0,R2
 2009f1c:	78 ab ff b0 	BNZ        @0x02009ed0    // 2009ed0 <_vfiprintf_r+0x1a4>
 2009f20:	2c 87 40 08 	LW         8(SP),R5
 2009f24:	78 80 14 04 	BRA        @0x0200b32c    // 200b32c <_vfiprintf_r+0x1600>
 2009f28:	1b 43 40 48 	MOV        $72+SP,R3
 2009f2c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 2009f30:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 2009f34:	02 00 69 d4 
 2009f38:	3c c7 40 50 	SW         R7,$80(SP)
 2009f3c:	3c c7 40 4c 	SW         R7,$76(SP)
 2009f40:	0c 00 00 00 	CMP        $0,R1
 2009f44:	78 a8 13 80 	BNZ        @0x0200b2c8    // 200b2c8 <_vfiprintf_r+0x159c>
 2009f48:	4b 43 40 7c 	MOV        $124+SP,R9
 2009f4c:	94 1c 92 b0 	LW         28(SP),R2      | ADD        R6,R2
 2009f50:	14 c7 40 1c 	SW         R2,$28(SP)
 2009f54:	15 85 40 00 	LB         (R5),R2
 2009f58:	78 80 00 00 	BRA        @0x02009f5c    // 2009f5c <_vfiprintf_r+0x230>
 2009f5c:	14 00 00 00 	CMP        $0,R2
 2009f60:	78 88 12 d8 	BZ         @0x0200b23c    // 200b23c <_vfiprintf_r+0x1510>
 2009f64:	8f a8 8a 01 	MOV        R5,R1          | ADD        $1,R1
 2009f68:	1e 00 00 00 	CLR        R3
 2009f6c:	1d c7 40 45 	SB         R3,$69(SP)
 2009f70:	9e 00 de 00 	CLR        R3             | CLR        R11
 2009f74:	e6 ff ae 00 	LDI        $-1,R12        | CLR        R5
 2009f78:	9d 0c a6 01 	SW         R3,$12(SP)     | LDI        $1,R4
 2009f7c:	b6 2b be 20 	LDI        $43,R6         | LDI        $32,R7
 2009f80:	4c c7 40 04 	SW         R9,$4(SP)
 2009f84:	78 80 00 18 	BRA        @0x02009fa0    // 2009fa0 <_vfiprintf_r+0x274>
 2009f88:	9f a0 df b0 	MOV        R4,R3          | MOV        R6,R11
 2009f8c:	78 80 00 0c 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 2009f90:	9f a0 df b8 	MOV        R4,R3          | MOV        R7,R11
 2009f94:	78 80 00 04 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 2009f98:	0c c7 40 18 	SW         R1,$24(SP)
 2009f9c:	0b 40 80 00 	MOV        R2,R1
 2009fa0:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2009fa4:	0d 84 40 00 	LB         (R1),R1
 2009fa8:	0c 00 00 58 	CMP        $88,R1
 2009fac:	78 88 01 38 	BZ         @0x0200a0e8    // 200a0e8 <_vfiprintf_r+0x3bc>
 2009fb0:	0c 00 00 59 	CMP        $89,R1
 2009fb4:	78 b0 00 8c 	BGE        @0x0200a044    // 200a044 <_vfiprintf_r+0x318>
 2009fb8:	0c 00 00 2e 	CMP        $46,R1
 2009fbc:	78 88 01 80 	BZ         @0x0200a140    // 200a140 <_vfiprintf_r+0x414>
 2009fc0:	0c 00 00 2f 	CMP        $47,R1
 2009fc4:	78 b0 00 3c 	BGE        @0x0200a004    // 200a004 <_vfiprintf_r+0x2d8>
 2009fc8:	0c 00 00 2a 	CMP        $42,R1
 2009fcc:	78 88 01 4c 	BZ         @0x0200a11c    // 200a11c <_vfiprintf_r+0x3f0>
 2009fd0:	0c 00 00 2b 	CMP        $43,R1
 2009fd4:	78 b0 00 18 	BGE        @0x02009ff0    // 2009ff0 <_vfiprintf_r+0x2c4>
 2009fd8:	0c 00 00 20 	CMP        $32,R1
 2009fdc:	78 88 01 28 	BZ         @0x0200a108    // 200a108 <_vfiprintf_r+0x3dc>
 2009fe0:	0c 00 00 23 	CMP        $35,R1
 2009fe4:	78 88 01 2c 	BZ         @0x0200a114    // 200a114 <_vfiprintf_r+0x3e8>
 2009fe8:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 2009fec:	78 80 07 d8 	BRA        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 2009ff0:	78 8b ff 94 	BZ         @0x02009f88    // 2009f88 <_vfiprintf_r+0x25c>
 2009ff4:	0c 00 00 2d 	CMP        $45,R1
 2009ff8:	78 88 01 3c 	BZ         @0x0200a138    // 200a138 <_vfiprintf_r+0x40c>
 2009ffc:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a000:	78 80 07 c4 	BRA        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a004:	0c 00 00 3a 	CMP        $58,R1
 200a008:	78 b0 00 18 	BGE        @0x0200a024    // 200a024 <_vfiprintf_r+0x2f8>
 200a00c:	0c 00 00 31 	CMP        $49,R1
 200a010:	78 b0 01 a0 	BGE        @0x0200a1b4    // 200a1b4 <_vfiprintf_r+0x488>
 200a014:	0c 00 00 30 	CMP        $48,R1
 200a018:	78 88 01 90 	BZ         @0x0200a1ac    // 200a1ac <_vfiprintf_r+0x480>
 200a01c:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a020:	78 80 07 a4 	BRA        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a024:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a028:	0c 00 00 4f 	CMP        $79,R1
 200a02c:	78 88 03 30 	BZ         @0x0200a360    // 200a360 <_vfiprintf_r+0x634>
 200a030:	0c 00 00 55 	CMP        $85,R1
 200a034:	78 88 04 50 	BZ         @0x0200a488    // 200a488 <_vfiprintf_r+0x75c>
 200a038:	0c 00 00 44 	CMP        $68,R1
 200a03c:	78 a8 07 88 	BNZ        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a040:	78 80 01 ec 	BRA        @0x0200a230    // 200a230 <_vfiprintf_r+0x504>
 200a044:	0c 00 00 6e 	CMP        $110,R1
 200a048:	78 88 02 b8 	BZ         @0x0200a304    // 200a304 <_vfiprintf_r+0x5d8>
 200a04c:	0c 00 00 6f 	CMP        $111,R1
 200a050:	78 b0 00 3c 	BGE        @0x0200a090    // 200a090 <_vfiprintf_r+0x364>
 200a054:	0c 00 00 68 	CMP        $104,R1
 200a058:	78 88 01 90 	BZ         @0x0200a1ec    // 200a1ec <_vfiprintf_r+0x4c0>
 200a05c:	0c 00 00 69 	CMP        $105,R1
 200a060:	78 b0 00 18 	BGE        @0x0200a07c    // 200a07c <_vfiprintf_r+0x350>
 200a064:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a068:	0c 00 00 63 	CMP        $99,R1
 200a06c:	78 88 01 94 	BZ         @0x0200a204    // 200a204 <_vfiprintf_r+0x4d8>
 200a070:	0c 00 00 64 	CMP        $100,R1
 200a074:	78 88 00 60 	BZ         @0x0200a0d8    // 200a0d8 <_vfiprintf_r+0x3ac>
 200a078:	78 80 07 4c 	BRA        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a07c:	78 88 00 54 	BZ         @0x0200a0d4    // 200a0d4 <_vfiprintf_r+0x3a8>
 200a080:	0c 00 00 6c 	CMP        $108,R1
 200a084:	78 88 01 6c 	BZ         @0x0200a1f4    // 200a1f4 <_vfiprintf_r+0x4c8>
 200a088:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a08c:	78 80 07 38 	BRA        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a090:	0c 00 00 71 	CMP        $113,R1
 200a094:	78 88 01 64 	BZ         @0x0200a1fc    // 200a1fc <_vfiprintf_r+0x4d0>
 200a098:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a09c:	0c 00 00 72 	CMP        $114,R1
 200a0a0:	78 b0 00 14 	BGE        @0x0200a0b8    // 200a0b8 <_vfiprintf_r+0x38c>
 200a0a4:	0c 00 00 6f 	CMP        $111,R1
 200a0a8:	78 88 02 b8 	BZ         @0x0200a364    // 200a364 <_vfiprintf_r+0x638>
 200a0ac:	0c 00 00 70 	CMP        $112,R1
 200a0b0:	78 88 03 10 	BZ         @0x0200a3c4    // 200a3c4 <_vfiprintf_r+0x698>
 200a0b4:	78 80 07 10 	BRA        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a0b8:	0c 00 00 75 	CMP        $117,R1
 200a0bc:	78 88 03 cc 	BZ         @0x0200a48c    // 200a48c <_vfiprintf_r+0x760>
 200a0c0:	0c 00 00 78 	CMP        $120,R1
 200a0c4:	78 88 04 24 	BZ         @0x0200a4ec    // 200a4ec <_vfiprintf_r+0x7c0>
 200a0c8:	0c 00 00 73 	CMP        $115,R1
 200a0cc:	78 a8 06 f8 	BNZ        @0x0200a7c8    // 200a7c8 <_vfiprintf_r+0xa9c>
 200a0d0:	78 80 03 2c 	BRA        @0x0200a400    // 200a400 <_vfiprintf_r+0x6d4>
 200a0d4:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a0d8:	1c 00 00 00 	CMP        $0,R3
 200a0dc:	78 88 01 5c 	BZ         @0x0200a23c    // 200a23c <_vfiprintf_r+0x510>
 200a0e0:	5d c7 40 45 	SB         R11,$69(SP)
 200a0e4:	78 80 01 54 	BRA        @0x0200a23c    // 200a23c <_vfiprintf_r+0x510>
 200a0e8:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a0ec:	1c 00 00 00 	CMP        $0,R3
 200a0f0:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a0f4:	1e 00 00 58 	LDI        $88,R3
 200a0f8:	0a 03 00 40 	LDI        0x0200e464,R1  // 200e464 <_global_impure_ptr+0x18>
 200a0fc:	0a 40 e4 64 
 200a100:	0c c7 40 2c 	SW         R1,$44(SP)
 200a104:	78 80 03 fc 	BRA        @0x0200a504    // 200a504 <_vfiprintf_r+0x7d8>
 200a108:	5c 00 00 00 	CMP        $0,R11
 200a10c:	78 8b fe 80 	BZ         @0x02009f90    // 2009f90 <_vfiprintf_r+0x264>
 200a110:	78 83 fe 88 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a114:	28 c0 00 01 	OR         $1,R5
 200a118:	78 83 fe 80 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a11c:	8c 18 8a 04 	LW         24(SP),R1      | ADD        $4,R1
 200a120:	cc 18 cc c8 	LW         24(SP),R9      | LW         (R9),R9
 200a124:	cd 0c cb 00 	SW         R9,$12(SP)     | CMP        $0,R9
 200a128:	78 b3 fe 6c 	BGE        @0x02009f98    // 2009f98 <_vfiprintf_r+0x26c>
 200a12c:	4b 42 5f ff 	MOV        $-1+R9,R9
 200a130:	49 03 ff ff 	XOR        $-1,R9
 200a134:	cd 0c 8d 18 	SW         R9,$12(SP)     | SW         R1,$24(SP)
 200a138:	28 c0 00 04 	OR         $4,R5
 200a13c:	78 83 fe 5c 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a140:	e7 90 e2 01 	MOV        R2,R12         | ADD        $1,R12
 200a144:	0d 84 80 00 	LB         (R2),R1
 200a148:	0c 00 00 2a 	CMP        $42,R1
 200a14c:	78 88 00 14 	BZ         @0x0200a164    // 200a164 <_vfiprintf_r+0x438>
 200a150:	cf 88 ca 50 	MOV        R1,R9          | ADD        $-48,R9
 200a154:	4c 00 00 0a 	CMP        $10,R9
 200a158:	78 98 00 24 	BC         @0x0200a180    // 200a180 <_vfiprintf_r+0x454>
 200a15c:	97 e0 e6 00 	MOV        R12,R2         | CLR        R12
 200a160:	78 83 fe 44 	BRA        @0x02009fa8    // 2009fa8 <_vfiprintf_r+0x27c>
 200a164:	8f e0 cc 18 	MOV        R12,R1         | LW         24(SP),R9
 200a168:	e4 c8 96 ff 	LW         (R9),R12       | LDI        $-1,R2
 200a16c:	64 04 80 00 	CMP        R2,R12
 200a170:	63 50 80 00 	MOV.LT     R2,R12
 200a174:	4b 42 40 04 	MOV        $4+R9,R9
 200a178:	cd 18 97 88 	SW         R9,$24(SP)     | MOV        R1,R2
 200a17c:	78 83 fe 1c 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a180:	97 e0 e6 00 	MOV        R12,R2         | CLR        R12
 200a184:	0b 43 00 00 	MOV        R12,R1
 200a188:	09 80 00 02 	LSL        $2,R1
 200a18c:	8a e0 8a 88 	ADD        R12,R1         | ADD        R1,R1
 200a190:	e7 88 e2 c8 	MOV        R1,R12         | ADD        R9,R12
 200a194:	10 80 00 01 	ADD        $1,R2
 200a198:	0d 84 bf ff 	LB         -1(R2),R1
 200a19c:	cf 88 ca 50 	MOV        R1,R9          | ADD        $-48,R9
 200a1a0:	4c 00 00 0a 	CMP        $10,R9
 200a1a4:	78 9b ff dc 	BC         @0x0200a184    // 200a184 <_vfiprintf_r+0x458>
 200a1a8:	78 83 fd fc 	BRA        @0x02009fa8    // 2009fa8 <_vfiprintf_r+0x27c>
 200a1ac:	28 c0 00 80 	OR         $128,R5
 200a1b0:	78 83 fd e8 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a1b4:	ce 00 cd 0c 	CLR        R9             | SW         R9,$12(SP)
 200a1b8:	4b 40 5f d0 	MOV        $-48+R1,R9
 200a1bc:	ad 08 ae 00 	SW         R5,$8(SP)      | CLR        R5
 200a1c0:	0b 41 40 00 	MOV        R5,R1
 200a1c4:	09 80 00 02 	LSL        $2,R1
 200a1c8:	8a a8 8a 88 	ADD        R5,R1          | ADD        R1,R1
 200a1cc:	af c8 aa 88 	MOV        R9,R5          | ADD        R1,R5
 200a1d0:	10 80 00 01 	ADD        $1,R2
 200a1d4:	0d 84 bf ff 	LB         -1(R2),R1
 200a1d8:	cf 88 ca 50 	MOV        R1,R9          | ADD        $-48,R9
 200a1dc:	4c 00 00 0a 	CMP        $10,R9
 200a1e0:	78 9b ff dc 	BC         @0x0200a1c0    // 200a1c0 <_vfiprintf_r+0x494>
 200a1e4:	ad 0c ac 08 	SW         R5,$12(SP)     | LW         8(SP),R5
 200a1e8:	78 83 fd bc 	BRA        @0x02009fa8    // 2009fa8 <_vfiprintf_r+0x27c>
 200a1ec:	28 c0 00 40 	OR         $64,R5
 200a1f0:	78 83 fd a8 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a1f4:	28 c0 00 10 	OR         $16,R5
 200a1f8:	78 83 fd a0 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a1fc:	28 c0 00 10 	OR         $16,R5
 200a200:	78 83 fd 98 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x270>
 200a204:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a208:	0d c7 40 54 	SB         R1,$84(SP)
 200a20c:	1e 00 00 00 	CLR        R3
 200a210:	1d c7 40 45 	SB         R3,$69(SP)
 200a214:	13 40 80 04 	MOV        $4+R2,R2
 200a218:	95 18 a6 01 	SW         R2,$24(SP)     | LDI        $1,R4
 200a21c:	a5 04 a5 14 	SW         R4,$4(SP)      | SW         R4,$20(SP)
 200a220:	23 43 40 00 	MOV        SP,R4
 200a224:	20 80 00 54 	ADD        $84,R4
 200a228:	24 c7 40 30 	SW         R4,$48(SP)
 200a22c:	78 80 11 08 	BRA        @0x0200b338    // 200b338 <_vfiprintf_r+0x160c>
 200a230:	1c 00 00 00 	CMP        $0,R3
 200a234:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a238:	28 c0 00 10 	OR         $16,R5
 200a23c:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a240:	78 88 00 24 	BZ         @0x0200a268    // 200a268 <_vfiprintf_r+0x53c>
 200a244:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a248:	14 84 80 04 	LW         4(R2),R2
 200a24c:	0c c7 40 3c 	SW         R1,$60(SP)
 200a250:	14 c7 40 40 	SW         R2,$64(SP)
 200a254:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a258:	1c 87 40 18 	LW         24(SP),R3
 200a25c:	1b 40 c0 08 	MOV        $8+R3,R3
 200a260:	1c c7 40 18 	SW         R3,$24(SP)
 200a264:	78 80 00 60 	BRA        @0x0200a2c8    // 200a2c8 <_vfiprintf_r+0x59c>
 200a268:	0b 41 40 00 	MOV        R5,R1
 200a26c:	08 40 00 40 	AND        $64,R1
 200a270:	78 88 00 30 	BZ         @0x0200a2a4    // 200a2a4 <_vfiprintf_r+0x578>
 200a274:	a4 18 8c a0 	LW         24(SP),R4      | LW         (R4),R1
 200a278:	09 80 00 10 	LSL        $16,R1
 200a27c:	09 c0 00 10 	ASR        $16,R1
 200a280:	8d 28 97 88 	SW         R1,$40(SP)     | MOV        R1,R2
 200a284:	11 c0 00 1f 	ASR        $31,R2
 200a288:	14 c7 40 24 	SW         R2,$36(SP)
 200a28c:	0c c7 40 40 	SW         R1,$64(SP)
 200a290:	14 c7 40 3c 	SW         R2,$60(SP)
 200a294:	23 41 00 04 	MOV        $4+R4,R4
 200a298:	a5 18 8c 3c 	SW         R4,$24(SP)     | LW         60(SP),R1
 200a29c:	14 87 40 40 	LW         64(SP),R2
 200a2a0:	78 80 00 24 	BRA        @0x0200a2c8    // 200a2c8 <_vfiprintf_r+0x59c>
 200a2a4:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a2a8:	8d 28 97 88 	SW         R1,$40(SP)     | MOV        R1,R2
 200a2ac:	11 c0 00 1f 	ASR        $31,R2
 200a2b0:	14 c7 40 24 	SW         R2,$36(SP)
 200a2b4:	0c c7 40 40 	SW         R1,$64(SP)
 200a2b8:	95 3c 9c 18 	SW         R2,$60(SP)     | LW         24(SP),R3
 200a2bc:	1b 40 c0 04 	MOV        $4+R3,R3
 200a2c0:	9d 18 8c 3c 	SW         R3,$24(SP)     | LW         60(SP),R1
 200a2c4:	14 87 40 40 	LW         64(SP),R2
 200a2c8:	0c 00 00 00 	CMP        $0,R1
 200a2cc:	78 90 00 0c 	BLT        @0x0200a2dc    // 200a2dc <_vfiprintf_r+0x5b0>
 200a2d0:	35 87 40 45 	LB         69(SP),R6
 200a2d4:	1e 00 00 01 	LDI        $1,R3
 200a2d8:	78 80 02 cc 	BRA        @0x0200a5a8    // 200a5a8 <_vfiprintf_r+0x87c>
 200a2dc:	94 24 9c 28 	LW         36(SP),R2      | LW         40(SP),R3
 200a2e0:	19 03 ff ff 	XOR        $-1,R3
 200a2e4:	11 03 ff ff 	XOR        $-1,R2
 200a2e8:	18 80 00 01 	ADD        $1,R3
 200a2ec:	10 98 00 01 	ADD.C      $1,R2
 200a2f0:	95 24 9d 28 	SW         R2,$36(SP)     | SW         R3,$40(SP)
 200a2f4:	1e 00 00 2d 	LDI        $45,R3
 200a2f8:	1d c7 40 45 	SB         R3,$69(SP)
 200a2fc:	b6 2d 9e 01 	LDI        $45,R6         | LDI        $1,R3
 200a300:	78 80 02 a4 	BRA        @0x0200a5a8    // 200a5a8 <_vfiprintf_r+0x87c>
 200a304:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a308:	1c 00 00 00 	CMP        $0,R3
 200a30c:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a310:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a314:	78 88 00 24 	BZ         @0x0200a33c    // 200a33c <_vfiprintf_r+0x610>
 200a318:	ac 18 8c a8 	LW         24(SP),R5      | LW         (R5),R1
 200a31c:	2c 87 40 1c 	LW         28(SP),R5
 200a320:	2c c4 40 04 	SW         R5,$4(R1)
 200a324:	13 41 40 00 	MOV        R5,R2
 200a328:	11 c0 00 1f 	ASR        $31,R2
 200a32c:	95 88 ac 18 	SW         R2,(R1)        | LW         24(SP),R5
 200a330:	2b 41 40 04 	MOV        $4+R5,R5
 200a334:	2c c7 40 18 	SW         R5,$24(SP)
 200a338:	78 83 fa f8 	BRA        @0x02009e34    // 2009e34 <_vfiprintf_r+0x108>
 200a33c:	28 40 00 40 	AND        $64,R5
 200a340:	ac 18 8c a8 	LW         24(SP),R5      | LW         (R5),R1
 200a344:	2c 87 40 1c 	LW         28(SP),R5
 200a348:	2d 6c 40 00 	SH.NZ      R5,(R1)
 200a34c:	2c cc 40 00 	SW.Z       R5,(R1)
 200a350:	2c 87 40 18 	LW         24(SP),R5
 200a354:	2b 41 40 04 	MOV        $4+R5,R5
 200a358:	2c c7 40 18 	SW         R5,$24(SP)
 200a35c:	78 83 fa d4 	BRA        @0x02009e34    // 2009e34 <_vfiprintf_r+0x108>
 200a360:	28 c0 00 10 	OR         $16,R5
 200a364:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a368:	78 88 00 1c 	BZ         @0x0200a388    // 200a388 <_vfiprintf_r+0x65c>
 200a36c:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a370:	14 84 80 04 	LW         4(R2),R2
 200a374:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a378:	1c 87 40 18 	LW         24(SP),R3
 200a37c:	1b 40 c0 08 	MOV        $8+R3,R3
 200a380:	9d 18 9e 00 	SW         R3,$24(SP)     | CLR        R3
 200a384:	78 80 02 14 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a388:	13 41 40 00 	MOV        R5,R2
 200a38c:	10 40 00 40 	AND        $64,R2
 200a390:	78 88 00 18 	BZ         @0x0200a3ac    // 200a3ac <_vfiprintf_r+0x680>
 200a394:	a4 18 94 a0 	LW         24(SP),R4      | LW         (R4),R2
 200a398:	10 40 ff ff 	AND        $65535,R2
 200a39c:	95 28 8d 24 	SW         R2,$40(SP)     | SW         R1,$36(SP)
 200a3a0:	23 41 00 04 	MOV        $4+R4,R4
 200a3a4:	a5 18 9e 00 	SW         R4,$24(SP)     | CLR        R3
 200a3a8:	78 80 01 f0 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a3ac:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a3b0:	8d 28 95 24 	SW         R1,$40(SP)     | SW         R2,$36(SP)
 200a3b4:	14 87 40 18 	LW         24(SP),R2
 200a3b8:	13 40 80 04 	MOV        $4+R2,R2
 200a3bc:	95 18 9e 00 	SW         R2,$24(SP)     | CLR        R3
 200a3c0:	78 80 01 d8 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a3c4:	9c 18 9c 98 	LW         24(SP),R3      | LW         (R3),R3
 200a3c8:	9d 28 a6 00 	SW         R3,$40(SP)     | CLR        R4
 200a3cc:	24 c7 40 24 	SW         R4,$36(SP)
 200a3d0:	28 c0 00 02 	OR         $2,R5
 200a3d4:	0e 00 00 30 	LDI        $48,R1
 200a3d8:	0d c7 40 46 	SB         R1,$70(SP)
 200a3dc:	16 00 00 78 	LDI        $120,R2
 200a3e0:	15 c7 40 47 	SB         R2,$71(SP)
 200a3e4:	1c 87 40 18 	LW         24(SP),R3
 200a3e8:	1b 40 c0 04 	MOV        $4+R3,R3
 200a3ec:	1c c7 40 18 	SW         R3,$24(SP)
 200a3f0:	22 03 00 40 	LDI        0x0200e478,R4  // 200e478 <_global_impure_ptr+0x2c>
 200a3f4:	22 40 e4 78 
 200a3f8:	a5 2c 9e 02 	SW         R4,$44(SP)     | LDI        $2,R3
 200a3fc:	78 80 01 9c 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a400:	bc 18 ba 04 	LW         24(SP),R7      | ADD        $4,R7
 200a404:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a408:	8d 30 96 00 	SW         R1,$48(SP)     | CLR        R2
 200a40c:	15 c7 40 45 	SB         R2,$69(SP)
 200a410:	0c 00 00 00 	CMP        $0,R1
 200a414:	78 a8 00 20 	BNZ        @0x0200a438    // 200a438 <_vfiprintf_r+0x70c>
 200a418:	8e 06 e3 88 	LDI        $6,R1          | CMP        R1,R12
 200a41c:	0b 5b 00 00 	MOV.C      R12,R1
 200a420:	8d 14 8d 04 	SW         R1,$20(SP)     | SW         R1,$4(SP)
 200a424:	3c c7 40 18 	SW         R7,$24(SP)
 200a428:	22 03 00 40 	LDI        0x0200e48c,R4  // 200e48c <_global_impure_ptr+0x40>
 200a42c:	22 40 e4 8c 
 200a430:	24 c7 40 30 	SW         R4,$48(SP)
 200a434:	78 80 0f 00 	BRA        @0x0200b338    // 200b338 <_vfiprintf_r+0x160c>
 200a438:	64 03 ff ff 	CMP        $-1,R12
 200a43c:	78 88 00 2c 	BZ         @0x0200a46c    // 200a46c <_vfiprintf_r+0x740>
 200a440:	9f e0 96 00 	MOV        R12,R3         | CLR        R2
 200a444:	87 fa fc f8 	JSR        0x02007420     // 2007420 <memchr>
 200a448:	02 00 74 20 
 200a44c:	0c 00 00 00 	CMP        $0,R1
 200a450:	78 88 03 a4 	BZ         @0x0200a7f8    // 200a7f8 <_vfiprintf_r+0xacc>
 200a454:	a4 30 88 a0 	LW         48(SP),R4      | SUB        R4,R1
 200a458:	0c c7 40 14 	SW         R1,$20(SP)
 200a45c:	35 87 40 45 	LB         69(SP),R6
 200a460:	bd 18 ad 10 	SW         R7,$24(SP)     | SW         R5,$16(SP)
 200a464:	e6 00 af 88 	CLR        R12            | MOV        R1,R5
 200a468:	78 80 03 9c 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a46c:	87 fa fc f8 	JSR        0x020019e8     // 20019e8 <strlen>
 200a470:	02 00 19 e8 
 200a474:	0c c7 40 14 	SW         R1,$20(SP)
 200a478:	35 87 40 45 	LB         69(SP),R6
 200a47c:	bd 18 ad 10 	SW         R7,$24(SP)     | SW         R5,$16(SP)
 200a480:	e6 00 af 88 	CLR        R12            | MOV        R1,R5
 200a484:	78 80 03 80 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a488:	28 c0 00 10 	OR         $16,R5
 200a48c:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a490:	78 88 00 1c 	BZ         @0x0200a4b0    // 200a4b0 <_vfiprintf_r+0x784>
 200a494:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a498:	14 84 80 04 	LW         4(R2),R2
 200a49c:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a4a0:	1c 87 40 18 	LW         24(SP),R3
 200a4a4:	1b 40 c0 08 	MOV        $8+R3,R3
 200a4a8:	9d 18 9e 01 	SW         R3,$24(SP)     | LDI        $1,R3
 200a4ac:	78 80 00 ec 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a4b0:	13 41 40 00 	MOV        R5,R2
 200a4b4:	10 40 00 40 	AND        $64,R2
 200a4b8:	78 88 00 18 	BZ         @0x0200a4d4    // 200a4d4 <_vfiprintf_r+0x7a8>
 200a4bc:	a4 18 94 a0 	LW         24(SP),R4      | LW         (R4),R2
 200a4c0:	10 40 ff ff 	AND        $65535,R2
 200a4c4:	95 28 8d 24 	SW         R2,$40(SP)     | SW         R1,$36(SP)
 200a4c8:	23 41 00 04 	MOV        $4+R4,R4
 200a4cc:	a5 18 9e 01 	SW         R4,$24(SP)     | LDI        $1,R3
 200a4d0:	78 80 00 c8 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a4d4:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a4d8:	8d 28 95 24 	SW         R1,$40(SP)     | SW         R2,$36(SP)
 200a4dc:	14 87 40 18 	LW         24(SP),R2
 200a4e0:	13 40 80 04 	MOV        $4+R2,R2
 200a4e4:	95 18 9e 01 	SW         R2,$24(SP)     | LDI        $1,R3
 200a4e8:	78 80 00 b0 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a4ec:	1c 00 00 00 	CMP        $0,R3
 200a4f0:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a4f4:	1e 00 00 78 	LDI        $120,R3
 200a4f8:	22 03 00 40 	LDI        0x0200e478,R4  // 200e478 <_global_impure_ptr+0x2c>
 200a4fc:	22 40 e4 78 
 200a500:	24 c7 40 2c 	SW         R4,$44(SP)
 200a504:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a508:	78 88 00 1c 	BZ         @0x0200a528    // 200a528 <_vfiprintf_r+0x7fc>
 200a50c:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a510:	14 84 80 04 	LW         4(R2),R2
 200a514:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a518:	24 87 40 18 	LW         24(SP),R4
 200a51c:	23 41 00 08 	MOV        $8+R4,R4
 200a520:	24 c7 40 18 	SW         R4,$24(SP)
 200a524:	78 80 00 38 	BRA        @0x0200a560    // 200a560 <_vfiprintf_r+0x834>
 200a528:	13 41 40 00 	MOV        R5,R2
 200a52c:	10 40 00 40 	AND        $64,R2
 200a530:	78 88 00 18 	BZ         @0x0200a54c    // 200a54c <_vfiprintf_r+0x820>
 200a534:	a4 18 94 a0 	LW         24(SP),R4      | LW         (R4),R2
 200a538:	10 40 ff ff 	AND        $65535,R2
 200a53c:	95 28 8d 24 	SW         R2,$40(SP)     | SW         R1,$36(SP)
 200a540:	23 41 00 04 	MOV        $4+R4,R4
 200a544:	24 c7 40 18 	SW         R4,$24(SP)
 200a548:	78 80 00 14 	BRA        @0x0200a560    // 200a560 <_vfiprintf_r+0x834>
 200a54c:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a550:	8d 28 95 24 	SW         R1,$40(SP)     | SW         R2,$36(SP)
 200a554:	14 87 40 18 	LW         24(SP),R2
 200a558:	13 40 80 04 	MOV        $4+R2,R2
 200a55c:	14 c7 40 18 	SW         R2,$24(SP)
 200a560:	8f a8 89 01 	MOV        R5,R1          | AND        $1,R1
 200a564:	78 88 00 28 	BZ         @0x0200a590    // 200a590 <_vfiprintf_r+0x864>
 200a568:	8c 24 94 28 	LW         36(SP),R1      | LW         40(SP),R2
 200a56c:	0c 00 00 00 	CMP        $0,R1
 200a570:	14 08 00 00 	CMP.Z      $0,R2
 200a574:	78 88 00 20 	BZ         @0x0200a598    // 200a598 <_vfiprintf_r+0x86c>
 200a578:	16 00 00 30 	LDI        $48,R2
 200a57c:	15 c7 40 46 	SB         R2,$70(SP)
 200a580:	1d c7 40 47 	SB         R3,$71(SP)
 200a584:	28 c0 00 02 	OR         $2,R5
 200a588:	1e 00 00 02 	LDI        $2,R3
 200a58c:	78 80 00 0c 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a590:	1e 00 00 02 	LDI        $2,R3
 200a594:	78 80 00 04 	BRA        @0x0200a59c    // 200a59c <_vfiprintf_r+0x870>
 200a598:	1e 00 00 02 	LDI        $2,R3
 200a59c:	26 00 00 00 	CLR        R4
 200a5a0:	25 c7 40 45 	SB         R4,$69(SP)
 200a5a4:	36 00 00 00 	CLR        R6
 200a5a8:	64 03 ff ff 	CMP        $-1,R12
 200a5ac:	78 88 00 30 	BZ         @0x0200a5e0    // 200a5e0 <_vfiprintf_r+0x8b4>
 200a5b0:	23 41 40 00 	MOV        R5,R4
 200a5b4:	20 43 ff 7f 	AND        $-129,R4
 200a5b8:	a5 10 8c 24 	SW         R4,$16(SP)     | LW         36(SP),R1
 200a5bc:	14 87 40 28 	LW         40(SP),R2
 200a5c0:	08 c4 80 00 	OR         R2,R1
 200a5c4:	0e 00 00 00 	CLR        R1
 200a5c8:	0a 68 00 01 	LDILO.NZ   $1,R1
 200a5cc:	64 00 00 00 	CMP        $0,R12
 200a5d0:	08 e8 00 01 	OR.NZ      $1,R1
 200a5d4:	0c 00 00 00 	CMP        $0,R1
 200a5d8:	78 88 01 a8 	BZ         @0x0200a784    // 200a784 <_vfiprintf_r+0xa58>
 200a5dc:	2b 41 00 00 	MOV        R4,R5
 200a5e0:	1c 00 00 01 	CMP        $1,R3
 200a5e4:	78 88 00 9c 	BZ         @0x0200a684    // 200a684 <_vfiprintf_r+0x958>
 200a5e8:	1c 00 00 02 	CMP        $2,R3
 200a5ec:	78 88 01 2c 	BZ         @0x0200a71c    // 200a71c <_vfiprintf_r+0x9f0>
 200a5f0:	13 43 40 7c 	MOV        $124+SP,R2
 200a5f4:	ad 04 e5 10 	SW         R5,$4(SP)      | SW         R12,$16(SP)
 200a5f8:	a4 24 ac 28 	LW         36(SP),R4      | LW         40(SP),R5
 200a5fc:	78 80 00 04 	BRA        @0x0200a604    // 200a604 <_vfiprintf_r+0x8d8>
 200a600:	13 41 c0 00 	MOV        R7,R2
 200a604:	bf 90 ba 7f 	MOV        R2,R7          | ADD        $-1,R7
 200a608:	8f a8 89 07 	MOV        R5,R1          | AND        $7,R1
 200a60c:	08 80 00 30 	ADD        $48,R1
 200a610:	0d c4 bf ff 	SB         R1,$-1(R2)
 200a614:	5b 41 00 00 	MOV        R4,R11
 200a618:	59 80 00 1d 	LSL        $29,R11
 200a61c:	1b 41 40 00 	MOV        R5,R3
 200a620:	19 40 00 03 	LSR        $3,R3
 200a624:	63 41 00 00 	MOV        R4,R12
 200a628:	61 40 00 03 	LSR        $3,R12
 200a62c:	a7 e0 af d8 	MOV        R12,R4         | MOV        R11,R5
 200a630:	28 c4 c0 00 	OR         R3,R5
 200a634:	24 00 00 00 	CMP        $0,R4
 200a638:	2c 08 00 00 	CMP.Z      $0,R5
 200a63c:	78 ab ff c0 	BNZ        @0x0200a600    // 200a600 <_vfiprintf_r+0x8d4>
 200a640:	e4 10 a5 24 	LW         16(SP),R12     | SW         R4,$36(SP)
 200a644:	ad 28 ac 04 	SW         R5,$40(SP)     | LW         4(SP),R5
 200a648:	8b 30 8e 00 	CMP        $48,R1         | CLR        R1
 200a64c:	0a 68 00 01 	LDILO.NZ   $1,R1
 200a650:	9f a8 99 88 	MOV        R5,R3          | AND        R1,R3
 200a654:	78 a8 00 10 	BNZ        @0x0200a668    // 200a668 <_vfiprintf_r+0x93c>
 200a658:	a4 00 a0 b8 	LW         (SP),R4        | SUB        R7,R4
 200a65c:	a5 14 ad 10 	SW         R4,$20(SP)     | SW         R5,$16(SP)
 200a660:	bd 30 af a0 	SW         R7,$48(SP)     | MOV        R4,R5
 200a664:	78 80 01 a0 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a668:	92 7e 95 30 	ADD        $-2,R2         | SW         R2,$48(SP)
 200a66c:	0e 00 00 30 	LDI        $48,R1
 200a670:	0d c5 ff ff 	SB         R1,$-1(R7)
 200a674:	9c 00 98 90 	LW         (SP),R3        | SUB        R2,R3
 200a678:	9d 14 ad 10 	SW         R3,$20(SP)     | SW         R5,$16(SP)
 200a67c:	2b 40 c0 00 	MOV        R3,R5
 200a680:	78 80 01 84 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a684:	8c 24 94 28 	LW         36(SP),R1      | LW         40(SP),R2
 200a688:	0c 00 00 00 	CMP        $0,R1
 200a68c:	78 a8 00 24 	BNZ        @0x0200a6b4    // 200a6b4 <_vfiprintf_r+0x988>
 200a690:	14 00 00 0a 	CMP        $10,R2
 200a694:	78 b8 00 1c 	BNC        @0x0200a6b4    // 200a6b4 <_vfiprintf_r+0x988>
 200a698:	8f 90 8a 30 	MOV        R2,R1          | ADD        $48,R1
 200a69c:	0d c7 40 7b 	SB         R1,$123(SP)
 200a6a0:	ad 10 9d 14 	SW         R5,$16(SP)     | SW         R3,$20(SP)
 200a6a4:	23 43 40 00 	MOV        SP,R4
 200a6a8:	20 80 00 7b 	ADD        $123,R4
 200a6ac:	a5 30 af 98 	SW         R4,$48(SP)     | MOV        R3,R5
 200a6b0:	78 80 01 54 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a6b4:	23 43 40 7c 	MOV        $124+SP,R4
 200a6b8:	a5 30 ad 04 	SW         R4,$48(SP)     | SW         R5,$4(SP)
 200a6bc:	af a0 df b0 	MOV        R4,R5          | MOV        R6,R11
 200a6c0:	b4 24 bc 28 	LW         36(SP),R6      | LW         40(SP),R7
 200a6c4:	aa 7f 9e 00 	ADD        $-1,R5         | CLR        R3
 200a6c8:	a6 0a 8f b0 	LDI        $10,R4         | MOV        R6,R1
 200a6cc:	13 41 c0 00 	MOV        R7,R2
 200a6d0:	87 fa fc f8 	JSR        0x0200c544     // 200c544 <__umoddi3>
 200a6d4:	02 00 c5 44 
 200a6d8:	10 80 00 30 	ADD        $48,R2
 200a6dc:	15 c5 40 00 	SB         R2,(R5)
 200a6e0:	9e 00 a6 0a 	CLR        R3             | LDI        $10,R4
 200a6e4:	8f b0 97 b8 	MOV        R6,R1          | MOV        R7,R2
 200a6e8:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <__udivdi3>
 200a6ec:	02 00 bf ec 
 200a6f0:	b7 88 bf 90 	MOV        R1,R6          | MOV        R2,R7
 200a6f4:	0c 00 00 00 	CMP        $0,R1
 200a6f8:	14 08 00 00 	CMP.Z      $0,R2
 200a6fc:	78 ab ff c4 	BNZ        @0x0200a6c4    // 200a6c4 <_vfiprintf_r+0x998>
 200a700:	ad 30 ac 04 	SW         R5,$48(SP)     | LW         4(SP),R5
 200a704:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a708:	b7 d8 8c 00 	MOV        R11,R6         | LW         (SP),R1
 200a70c:	a4 30 88 a0 	LW         48(SP),R4      | SUB        R4,R1
 200a710:	8d 14 ad 10 	SW         R1,$20(SP)     | SW         R5,$16(SP)
 200a714:	2b 40 40 00 	MOV        R1,R5
 200a718:	78 80 00 ec 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a71c:	23 43 40 7c 	MOV        $124+SP,R4
 200a720:	a5 30 8f a0 	SW         R4,$48(SP)     | MOV        R4,R1
 200a724:	ad 04 94 24 	SW         R5,$4(SP)      | LW         36(SP),R2
 200a728:	9c 28 dc 2c 	LW         40(SP),R3      | LW         44(SP),R11
 200a72c:	8a 7f a7 98 	ADD        $-1,R1         | MOV        R3,R4
 200a730:	a1 0f af d8 	AND        $15,R4         | MOV        R11,R5
 200a734:	28 85 00 00 	ADD        R4,R5
 200a738:	25 85 40 00 	LB         (R5),R4
 200a73c:	25 c4 40 00 	SB         R4,(R1)
 200a740:	2b 40 80 00 	MOV        R2,R5
 200a744:	29 80 00 1c 	LSL        $28,R5
 200a748:	23 40 c0 00 	MOV        R3,R4
 200a74c:	21 40 00 04 	LSR        $4,R4
 200a750:	3b 40 80 00 	MOV        R2,R7
 200a754:	39 40 00 04 	LSR        $4,R7
 200a758:	97 b8 9f a8 	MOV        R7,R2          | MOV        R5,R3
 200a75c:	18 c5 00 00 	OR         R4,R3
 200a760:	14 00 00 00 	CMP        $0,R2
 200a764:	1c 08 00 00 	CMP.Z      $0,R3
 200a768:	78 ab ff c0 	BNZ        @0x0200a72c    // 200a72c <_vfiprintf_r+0xa00>
 200a76c:	8d 30 ac 04 	SW         R1,$48(SP)     | LW         4(SP),R5
 200a770:	95 24 9d 28 	SW         R2,$36(SP)     | SW         R3,$40(SP)
 200a774:	94 00 90 88 	LW         (SP),R2        | SUB        R1,R2
 200a778:	95 14 ad 10 	SW         R2,$20(SP)     | SW         R5,$16(SP)
 200a77c:	2b 40 80 00 	MOV        R2,R5
 200a780:	78 80 00 84 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a784:	1c 00 00 00 	CMP        $0,R3
 200a788:	78 a8 00 20 	BNZ        @0x0200a7ac    // 200a7ac <_vfiprintf_r+0xa80>
 200a78c:	a9 01 ad 14 	AND        $1,R5          | SW         R5,$20(SP)
 200a790:	78 88 00 28 	BZ         @0x0200a7bc    // 200a7bc <_vfiprintf_r+0xa90>
 200a794:	1e 00 00 30 	LDI        $48,R3
 200a798:	1d c7 40 7b 	SB         R3,$123(SP)
 200a79c:	23 43 40 00 	MOV        SP,R4
 200a7a0:	20 80 00 7b 	ADD        $123,R4
 200a7a4:	24 c7 40 30 	SW         R4,$48(SP)
 200a7a8:	78 80 00 5c 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a7ac:	ae 00 ad 14 	CLR        R5             | SW         R5,$20(SP)
 200a7b0:	23 43 40 7c 	MOV        $124+SP,R4
 200a7b4:	24 c7 40 30 	SW         R4,$48(SP)
 200a7b8:	78 80 00 4c 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a7bc:	2b 43 40 7c 	MOV        $124+SP,R5
 200a7c0:	ad 30 ac 14 	SW         R5,$48(SP)     | LW         20(SP),R5
 200a7c4:	78 80 00 40 	BRA        @0x0200a808    // 200a808 <_vfiprintf_r+0xadc>
 200a7c8:	1c 00 00 00 	CMP        $0,R3
 200a7cc:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a7d0:	0c 00 00 00 	CMP        $0,R1
 200a7d4:	78 88 0a 64 	BZ         @0x0200b23c    // 200b23c <_vfiprintf_r+0x1510>
 200a7d8:	0d c7 40 54 	SB         R1,$84(SP)
 200a7dc:	0e 00 00 00 	CLR        R1
 200a7e0:	0d c7 40 45 	SB         R1,$69(SP)
 200a7e4:	a6 01 a5 04 	LDI        $1,R4          | SW         R4,$4(SP)
 200a7e8:	a5 14 a7 e8 	SW         R4,$20(SP)     | MOV        SP,R4
 200a7ec:	20 80 00 54 	ADD        $84,R4
 200a7f0:	24 c7 40 30 	SW         R4,$48(SP)
 200a7f4:	78 80 0b 40 	BRA        @0x0200b338    // 200b338 <_vfiprintf_r+0x160c>
 200a7f8:	35 87 40 45 	LB         69(SP),R6
 200a7fc:	bd 18 e5 14 	SW         R7,$24(SP)     | SW         R12,$20(SP)
 200a800:	ad 10 e6 00 	SW         R5,$16(SP)     | CLR        R12
 200a804:	2c 87 40 14 	LW         20(SP),R5
 200a808:	2c 07 00 00 	CMP        R12,R5
 200a80c:	2b 53 00 00 	MOV.LT     R12,R5
 200a810:	ad 04 b3 00 	SW         R5,$4(SP)      | CMP        $0,R6
 200a814:	78 88 00 04 	BZ         @0x0200a81c    // 200a81c <_vfiprintf_r+0xaf0>
 200a818:	aa 01 ad 04 	ADD        $1,R5          | SW         R5,$4(SP)
 200a81c:	a4 10 a1 02 	LW         16(SP),R4      | AND        $2,R4
 200a820:	24 c7 40 20 	SW         R4,$32(SP)
 200a824:	78 88 00 08 	BZ         @0x0200a830    // 200a830 <_vfiprintf_r+0xb04>
 200a828:	ac 04 aa 02 	LW         4(SP),R5       | ADD        $2,R5
 200a82c:	2c c7 40 04 	SW         R5,$4(SP)
 200a830:	5c 87 40 10 	LW         16(SP),R11
 200a834:	58 40 00 84 	AND        $132,R11
 200a838:	78 88 00 10 	BZ         @0x0200a84c    // 200a84c <_vfiprintf_r+0xb20>
 200a83c:	1c 87 40 50 	LW         80(SP),R3
 200a840:	0c 87 40 4c 	LW         76(SP),R1
 200a844:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 200a848:	78 80 01 e0 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0xd00>
 200a84c:	ac 0c a4 04 	LW         12(SP),R5      | LW         4(SP),R4
 200a850:	a8 a0 ab 01 	SUB        R4,R5          | CMP        $1,R5
 200a854:	78 b0 00 10 	BGE        @0x0200a868    // 200a868 <_vfiprintf_r+0xb3c>
 200a858:	1c 87 40 50 	LW         80(SP),R3
 200a85c:	0c 87 40 4c 	LW         76(SP),R1
 200a860:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 200a864:	78 80 01 c4 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0xd00>
 200a868:	2c 00 00 11 	CMP        $17,R5
 200a86c:	78 b0 00 10 	BGE        @0x0200a880    // 200a880 <_vfiprintf_r+0xb54>
 200a870:	14 87 40 50 	LW         80(SP),R2
 200a874:	0c 87 40 4c 	LW         76(SP),R1
 200a878:	08 80 00 01 	ADD        $1,R1
 200a87c:	78 80 00 ec 	BRA        @0x0200a96c    // 200a96c <_vfiprintf_r+0xc40>
 200a880:	14 87 40 50 	LW         80(SP),R2
 200a884:	24 87 40 4c 	LW         76(SP),R4
 200a888:	64 c7 40 34 	SW         R12,$52(SP)
 200a88c:	0a 03 00 40 	LDI        0x0200e60c,R1  // 200e60c <blanks.4472>
 200a890:	0a 40 e6 0c 
 200a894:	8d c8 9e 10 	SW         R1,(R9)        | LDI        $16,R3
 200a898:	1c c6 40 04 	SW         R3,$4(R9)
 200a89c:	10 84 c0 00 	ADD        R3,R2
 200a8a0:	14 c7 40 50 	SW         R2,$80(SP)
 200a8a4:	9f a0 9a 01 	MOV        R4,R3          | ADD        $1,R3
 200a8a8:	1c c7 40 4c 	SW         R3,$76(SP)
 200a8ac:	1c 00 00 08 	CMP        $8,R3
 200a8b0:	78 b0 00 0c 	BGE        @0x0200a8c0    // 200a8c0 <_vfiprintf_r+0xb94>
 200a8b4:	ca 08 8f a0 	ADD        $8,R9          | MOV        R4,R1
 200a8b8:	8a 02 a7 98 	ADD        $2,R1          | MOV        R3,R4
 200a8bc:	78 80 00 a0 	BRA        @0x0200a960    // 200a960 <_vfiprintf_r+0xc34>
 200a8c0:	14 00 00 00 	CMP        $0,R2
 200a8c4:	78 a8 00 0c 	BNZ        @0x0200a8d4    // 200a8d4 <_vfiprintf_r+0xba8>
 200a8c8:	a7 d8 8e 01 	MOV        R11,R4         | LDI        $1,R1
 200a8cc:	4b 43 40 7c 	MOV        $124+SP,R9
 200a8d0:	78 80 00 8c 	BRA        @0x0200a960    // 200a960 <_vfiprintf_r+0xc34>
 200a8d4:	0c 86 80 68 	LW         104(R10),R1
 200a8d8:	08 40 20 00 	AND        $8192,R1
 200a8dc:	78 88 00 60 	BZ         @0x0200a940    // 200a940 <_vfiprintf_r+0xc14>
 200a8e0:	4c 87 40 48 	LW         72(SP),R9
 200a8e4:	2c c7 40 38 	SW         R5,$56(SP)
 200a8e8:	34 86 40 00 	LW         (R9),R6
 200a8ec:	64 86 40 04 	LW         4(R9),R12
 200a8f0:	3b 43 00 00 	MOV        R12,R7
 200a8f4:	39 40 00 02 	LSR        $2,R7
 200a8f8:	78 88 00 2c 	BZ         @0x0200a928    // 200a928 <_vfiprintf_r+0xbfc>
 200a8fc:	2b 42 c0 00 	MOV        R11,R5
 200a900:	9f d0 94 b0 	MOV        R10,R3         | LW         (R6),R2
 200a904:	0b 42 00 00 	MOV        R8,R1
 200a908:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200a90c:	02 00 b9 ec 
 200a910:	0c 03 ff ff 	CMP        $-1,R1
 200a914:	78 88 09 b4 	BZ         @0x0200b2cc    // 200b2cc <_vfiprintf_r+0x15a0>
 200a918:	aa 01 b2 04 	ADD        $1,R5          | ADD        $4,R6
 200a91c:	3c 05 40 00 	CMP        R5,R7
 200a920:	78 ab ff dc 	BNZ        @0x0200a900    // 200a900 <_vfiprintf_r+0xbd4>
 200a924:	14 87 40 50 	LW         80(SP),R2
 200a928:	e1 7c 90 e0 	AND        $-4,R12        | SUB        R12,R2
 200a92c:	14 c7 40 50 	SW         R2,$80(SP)
 200a930:	ca 08 93 00 	ADD        $8,R9          | CMP        $0,R2
 200a934:	78 ab ff b0 	BNZ        @0x0200a8e8    // 200a8e8 <_vfiprintf_r+0xbbc>
 200a938:	2c 87 40 38 	LW         56(SP),R5
 200a93c:	78 80 0a 00 	BRA        @0x0200b340    // 200b340 <_vfiprintf_r+0x1614>
 200a940:	1b 43 40 48 	MOV        $72+SP,R3
 200a944:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200a948:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200a94c:	02 00 69 d4 
 200a950:	a7 88 8b 00 	MOV        R1,R4          | CMP        $0,R1
 200a954:	78 a8 09 78 	BNZ        @0x0200b2d0    // 200b2d0 <_vfiprintf_r+0x15a4>
 200a958:	8e 01 97 a0 	LDI        $1,R1          | MOV        R4,R2
 200a95c:	4b 43 40 7c 	MOV        $124+SP,R9
 200a960:	aa 70 ab 11 	ADD        $-16,R5        | CMP        $17,R5
 200a964:	78 b3 ff 24 	BGE        @0x0200a88c    // 200a88c <_vfiprintf_r+0xb60>
 200a968:	64 87 40 34 	LW         52(SP),R12
 200a96c:	22 03 00 40 	LDI        0x0200e60c,R4  // 200e60c <blanks.4472>
 200a970:	22 40 e6 0c 
 200a974:	24 c6 40 00 	SW         R4,(R9)
 200a978:	2c c6 40 04 	SW         R5,$4(R9)
 200a97c:	9f a8 9a 90 	MOV        R5,R3          | ADD        R2,R3
 200a980:	1c c7 40 50 	SW         R3,$80(SP)
 200a984:	0c c7 40 4c 	SW         R1,$76(SP)
 200a988:	0c 00 00 08 	CMP        $8,R1
 200a98c:	78 b0 00 0c 	BGE        @0x0200a99c    // 200a99c <_vfiprintf_r+0xc70>
 200a990:	ca 08 97 88 	ADD        $8,R9          | MOV        R1,R2
 200a994:	10 80 00 01 	ADD        $1,R2
 200a998:	78 80 00 90 	BRA        @0x0200aa2c    // 200aa2c <_vfiprintf_r+0xd00>
 200a99c:	1c 00 00 00 	CMP        $0,R3
 200a9a0:	78 88 0a 60 	BZ         @0x0200b404    // 200b404 <_vfiprintf_r+0x16d8>
 200a9a4:	0c 86 80 68 	LW         104(R10),R1
 200a9a8:	08 40 20 00 	AND        $8192,R1
 200a9ac:	78 88 00 60 	BZ         @0x0200aa10    // 200aa10 <_vfiprintf_r+0xce4>
 200a9b0:	4c 87 40 48 	LW         72(SP),R9
 200a9b4:	64 c7 40 34 	SW         R12,$52(SP)
 200a9b8:	2c 86 40 00 	LW         (R9),R5
 200a9bc:	3c 86 40 04 	LW         4(R9),R7
 200a9c0:	33 41 c0 00 	MOV        R7,R6
 200a9c4:	31 40 00 02 	LSR        $2,R6
 200a9c8:	78 88 00 2c 	BZ         @0x0200a9f8    // 200a9f8 <_vfiprintf_r+0xccc>
 200a9cc:	63 42 c0 00 	MOV        R11,R12
 200a9d0:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200a9d4:	0b 42 00 00 	MOV        R8,R1
 200a9d8:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200a9dc:	02 00 b9 ec 
 200a9e0:	0c 03 ff ff 	CMP        $-1,R1
 200a9e4:	78 88 08 ec 	BZ         @0x0200b2d4    // 200b2d4 <_vfiprintf_r+0x15a8>
 200a9e8:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200a9ec:	34 07 00 00 	CMP        R12,R6
 200a9f0:	78 ab ff dc 	BNZ        @0x0200a9d0    // 200a9d0 <_vfiprintf_r+0xca4>
 200a9f4:	1c 87 40 50 	LW         80(SP),R3
 200a9f8:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200a9fc:	1c c7 40 50 	SW         R3,$80(SP)
 200aa00:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200aa04:	78 ab ff b0 	BNZ        @0x0200a9b8    // 200a9b8 <_vfiprintf_r+0xc8c>
 200aa08:	64 87 40 34 	LW         52(SP),R12
 200aa0c:	78 80 09 f4 	BRA        @0x0200b404    // 200b404 <_vfiprintf_r+0x16d8>
 200aa10:	1b 43 40 48 	MOV        $72+SP,R3
 200aa14:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200aa18:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200aa1c:	02 00 69 d4 
 200aa20:	0c 00 00 00 	CMP        $0,R1
 200aa24:	78 88 09 dc 	BZ         @0x0200b404    // 200b404 <_vfiprintf_r+0x16d8>
 200aa28:	78 80 08 ec 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200aa2c:	25 87 40 45 	LB         69(SP),R4
 200aa30:	24 00 00 00 	CMP        $0,R4
 200aa34:	78 88 00 bc 	BZ         @0x0200aaf4    // 200aaf4 <_vfiprintf_r+0xdc8>
 200aa38:	2b 43 40 45 	MOV        $69+SP,R5
 200aa3c:	ad c8 8e 01 	SW         R5,(R9)        | LDI        $1,R1
 200aa40:	0c c6 40 04 	SW         R1,$4(R9)
 200aa44:	18 84 40 00 	ADD        R1,R3
 200aa48:	1c c7 40 50 	SW         R3,$80(SP)
 200aa4c:	14 c7 40 4c 	SW         R2,$76(SP)
 200aa50:	14 00 00 08 	CMP        $8,R2
 200aa54:	78 b0 00 0c 	BGE        @0x0200aa64    // 200aa64 <_vfiprintf_r+0xd38>
 200aa58:	ca 08 8f 90 	ADD        $8,R9          | MOV        R2,R1
 200aa5c:	13 40 80 01 	MOV        $1+R2,R2
 200aa60:	78 80 00 90 	BRA        @0x0200aaf4    // 200aaf4 <_vfiprintf_r+0xdc8>
 200aa64:	1c 00 00 00 	CMP        $0,R3
 200aa68:	78 88 09 c4 	BZ         @0x0200b430    // 200b430 <_vfiprintf_r+0x1704>
 200aa6c:	0c 86 80 68 	LW         104(R10),R1
 200aa70:	08 40 20 00 	AND        $8192,R1
 200aa74:	78 88 00 60 	BZ         @0x0200aad8    // 200aad8 <_vfiprintf_r+0xdac>
 200aa78:	4c 87 40 48 	LW         72(SP),R9
 200aa7c:	5c c7 40 34 	SW         R11,$52(SP)
 200aa80:	2c 86 40 00 	LW         (R9),R5
 200aa84:	3c 86 40 04 	LW         4(R9),R7
 200aa88:	33 41 c0 00 	MOV        R7,R6
 200aa8c:	31 40 00 02 	LSR        $2,R6
 200aa90:	78 88 00 2c 	BZ         @0x0200aac0    // 200aac0 <_vfiprintf_r+0xd94>
 200aa94:	5e 00 00 00 	CLR        R11
 200aa98:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200aa9c:	0b 42 00 00 	MOV        R8,R1
 200aaa0:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200aaa4:	02 00 b9 ec 
 200aaa8:	0c 03 ff ff 	CMP        $-1,R1
 200aaac:	78 88 08 28 	BZ         @0x0200b2d8    // 200b2d8 <_vfiprintf_r+0x15ac>
 200aab0:	da 01 aa 04 	ADD        $1,R11         | ADD        $4,R5
 200aab4:	34 06 c0 00 	CMP        R11,R6
 200aab8:	78 ab ff dc 	BNZ        @0x0200aa98    // 200aa98 <_vfiprintf_r+0xd6c>
 200aabc:	1c 87 40 50 	LW         80(SP),R3
 200aac0:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200aac4:	1c c7 40 50 	SW         R3,$80(SP)
 200aac8:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200aacc:	78 ab ff b0 	BNZ        @0x0200aa80    // 200aa80 <_vfiprintf_r+0xd54>
 200aad0:	5c 87 40 34 	LW         52(SP),R11
 200aad4:	78 80 09 58 	BRA        @0x0200b430    // 200b430 <_vfiprintf_r+0x1704>
 200aad8:	1b 43 40 48 	MOV        $72+SP,R3
 200aadc:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200aae0:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200aae4:	02 00 69 d4 
 200aae8:	0c 00 00 00 	CMP        $0,R1
 200aaec:	78 88 09 40 	BZ         @0x0200b430    // 200b430 <_vfiprintf_r+0x1704>
 200aaf0:	78 80 08 24 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200aaf4:	a4 20 a3 00 	LW         32(SP),R4      | CMP        $0,R4
 200aaf8:	78 88 00 d0 	BZ         @0x0200abcc    // 200abcc <_vfiprintf_r+0xea0>
 200aafc:	2b 43 40 46 	MOV        $70+SP,R5
 200ab00:	ad c8 8e 02 	SW         R5,(R9)        | LDI        $2,R1
 200ab04:	0c c6 40 04 	SW         R1,$4(R9)
 200ab08:	18 84 40 00 	ADD        R1,R3
 200ab0c:	1c c7 40 50 	SW         R3,$80(SP)
 200ab10:	14 c7 40 4c 	SW         R2,$76(SP)
 200ab14:	14 00 00 08 	CMP        $8,R2
 200ab18:	78 b0 00 10 	BGE        @0x0200ab2c    // 200ab2c <_vfiprintf_r+0xe00>
 200ab1c:	0b 40 80 00 	MOV        R2,R1
 200ab20:	ca 08 97 88 	ADD        $8,R9          | MOV        R1,R2
 200ab24:	10 80 00 01 	ADD        $1,R2
 200ab28:	78 80 00 a0 	BRA        @0x0200abcc    // 200abcc <_vfiprintf_r+0xea0>
 200ab2c:	1c 00 00 00 	CMP        $0,R3
 200ab30:	78 a8 00 0c 	BNZ        @0x0200ab40    // 200ab40 <_vfiprintf_r+0xe14>
 200ab34:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200ab38:	4b 43 40 7c 	MOV        $124+SP,R9
 200ab3c:	78 80 00 8c 	BRA        @0x0200abcc    // 200abcc <_vfiprintf_r+0xea0>
 200ab40:	0c 86 80 68 	LW         104(R10),R1
 200ab44:	08 40 20 00 	AND        $8192,R1
 200ab48:	78 88 00 60 	BZ         @0x0200abac    // 200abac <_vfiprintf_r+0xe80>
 200ab4c:	4c 87 40 48 	LW         72(SP),R9
 200ab50:	5c c7 40 20 	SW         R11,$32(SP)
 200ab54:	2c 86 40 00 	LW         (R9),R5
 200ab58:	3c 86 40 04 	LW         4(R9),R7
 200ab5c:	33 41 c0 00 	MOV        R7,R6
 200ab60:	31 40 00 02 	LSR        $2,R6
 200ab64:	78 88 00 2c 	BZ         @0x0200ab94    // 200ab94 <_vfiprintf_r+0xe68>
 200ab68:	5e 00 00 00 	CLR        R11
 200ab6c:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200ab70:	0b 42 00 00 	MOV        R8,R1
 200ab74:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200ab78:	02 00 b9 ec 
 200ab7c:	0c 03 ff ff 	CMP        $-1,R1
 200ab80:	78 88 07 58 	BZ         @0x0200b2dc    // 200b2dc <_vfiprintf_r+0x15b0>
 200ab84:	da 01 aa 04 	ADD        $1,R11         | ADD        $4,R5
 200ab88:	34 06 c0 00 	CMP        R11,R6
 200ab8c:	78 ab ff dc 	BNZ        @0x0200ab6c    // 200ab6c <_vfiprintf_r+0xe40>
 200ab90:	1c 87 40 50 	LW         80(SP),R3
 200ab94:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200ab98:	1c c7 40 50 	SW         R3,$80(SP)
 200ab9c:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200aba0:	78 ab ff b0 	BNZ        @0x0200ab54    // 200ab54 <_vfiprintf_r+0xe28>
 200aba4:	5c 87 40 20 	LW         32(SP),R11
 200aba8:	78 80 07 a0 	BRA        @0x0200b34c    // 200b34c <_vfiprintf_r+0x1620>
 200abac:	1b 43 40 48 	MOV        $72+SP,R3
 200abb0:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200abb4:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200abb8:	02 00 69 d4 
 200abbc:	0c 00 00 00 	CMP        $0,R1
 200abc0:	78 a8 07 1c 	BNZ        @0x0200b2e0    // 200b2e0 <_vfiprintf_r+0x15b4>
 200abc4:	96 01 9f 88 	LDI        $1,R2          | MOV        R1,R3
 200abc8:	4b 43 40 7c 	MOV        $124+SP,R9
 200abcc:	5c 00 00 80 	CMP        $128,R11
 200abd0:	78 a8 01 c0 	BNZ        @0x0200ad94    // 200ad94 <_vfiprintf_r+0x1068>
 200abd4:	b4 0c a4 04 	LW         12(SP),R6      | LW         4(SP),R4
 200abd8:	b0 a0 b3 01 	SUB        R4,R6          | CMP        $1,R6
 200abdc:	78 90 01 b4 	BLT        @0x0200ad94    // 200ad94 <_vfiprintf_r+0x1068>
 200abe0:	34 00 00 11 	CMP        $17,R6
 200abe4:	78 90 00 e0 	BLT        @0x0200acc8    // 200acc8 <_vfiprintf_r+0xf9c>
 200abe8:	64 c7 40 20 	SW         R12,$32(SP)
 200abec:	2a 03 00 40 	LDI        0x0200e5fc,R5  // 200e5fc <zeroes.4473>
 200abf0:	2a 40 e5 fc 
 200abf4:	ad c8 96 10 	SW         R5,(R9)        | LDI        $16,R2
 200abf8:	14 c6 40 04 	SW         R2,$4(R9)
 200abfc:	18 84 80 00 	ADD        R2,R3
 200ac00:	1c c7 40 50 	SW         R3,$80(SP)
 200ac04:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 200ac08:	14 c7 40 4c 	SW         R2,$76(SP)
 200ac0c:	14 00 00 08 	CMP        $8,R2
 200ac10:	78 b0 00 0c 	BGE        @0x0200ac20    // 200ac20 <_vfiprintf_r+0xef4>
 200ac14:	ca 08 a7 88 	ADD        $8,R9          | MOV        R1,R4
 200ac18:	a2 02 8f 90 	ADD        $2,R4          | MOV        R2,R1
 200ac1c:	78 80 00 98 	BRA        @0x0200acb8    // 200acb8 <_vfiprintf_r+0xf8c>
 200ac20:	1c 00 00 00 	CMP        $0,R3
 200ac24:	78 a8 00 0c 	BNZ        @0x0200ac34    // 200ac34 <_vfiprintf_r+0xf08>
 200ac28:	a6 01 8e 00 	LDI        $1,R4          | CLR        R1
 200ac2c:	4b 43 40 7c 	MOV        $124+SP,R9
 200ac30:	78 80 00 84 	BRA        @0x0200acb8    // 200acb8 <_vfiprintf_r+0xf8c>
 200ac34:	0c 86 80 68 	LW         104(R10),R1
 200ac38:	08 40 20 00 	AND        $8192,R1
 200ac3c:	78 88 00 58 	BZ         @0x0200ac98    // 200ac98 <_vfiprintf_r+0xf6c>
 200ac40:	4c 87 40 48 	LW         72(SP),R9
 200ac44:	2c 86 40 00 	LW         (R9),R5
 200ac48:	5c 86 40 04 	LW         4(R9),R11
 200ac4c:	3b 42 c0 00 	MOV        R11,R7
 200ac50:	39 40 00 02 	LSR        $2,R7
 200ac54:	78 88 00 2c 	BZ         @0x0200ac84    // 200ac84 <_vfiprintf_r+0xf58>
 200ac58:	66 00 00 00 	CLR        R12
 200ac5c:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200ac60:	0b 42 00 00 	MOV        R8,R1
 200ac64:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200ac68:	02 00 b9 ec 
 200ac6c:	0c 03 ff ff 	CMP        $-1,R1
 200ac70:	78 88 06 70 	BZ         @0x0200b2e4    // 200b2e4 <_vfiprintf_r+0x15b8>
 200ac74:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200ac78:	3c 07 00 00 	CMP        R12,R7
 200ac7c:	78 ab ff dc 	BNZ        @0x0200ac5c    // 200ac5c <_vfiprintf_r+0xf30>
 200ac80:	1c 87 40 50 	LW         80(SP),R3
 200ac84:	d9 7c 98 d8 	AND        $-4,R11        | SUB        R11,R3
 200ac88:	1c c7 40 50 	SW         R3,$80(SP)
 200ac8c:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200ac90:	78 ab ff b0 	BNZ        @0x0200ac44    // 200ac44 <_vfiprintf_r+0xf18>
 200ac94:	78 80 06 c0 	BRA        @0x0200b358    // 200b358 <_vfiprintf_r+0x162c>
 200ac98:	1b 43 40 48 	MOV        $72+SP,R3
 200ac9c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200aca0:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200aca4:	02 00 69 d4 
 200aca8:	0c 00 00 00 	CMP        $0,R1
 200acac:	78 a8 06 38 	BNZ        @0x0200b2e8    // 200b2e8 <_vfiprintf_r+0x15bc>
 200acb0:	a6 01 9f 88 	LDI        $1,R4          | MOV        R1,R3
 200acb4:	4b 43 40 7c 	MOV        $124+SP,R9
 200acb8:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200acbc:	78 b3 ff 2c 	BGE        @0x0200abec    // 200abec <_vfiprintf_r+0xec0>
 200acc0:	64 87 40 20 	LW         32(SP),R12
 200acc4:	78 80 00 04 	BRA        @0x0200accc    // 200accc <_vfiprintf_r+0xfa0>
 200acc8:	23 40 80 00 	MOV        R2,R4
 200accc:	2a 03 00 40 	LDI        0x0200e5fc,R5  // 200e5fc <zeroes.4473>
 200acd0:	2a 40 e5 fc 
 200acd4:	2c c6 40 00 	SW         R5,(R9)
 200acd8:	34 c6 40 04 	SW         R6,$4(R9)
 200acdc:	18 85 80 00 	ADD        R6,R3
 200ace0:	1c c7 40 50 	SW         R3,$80(SP)
 200ace4:	24 c7 40 4c 	SW         R4,$76(SP)
 200ace8:	24 00 00 08 	CMP        $8,R4
 200acec:	78 b0 00 0c 	BGE        @0x0200acfc    // 200acfc <_vfiprintf_r+0xfd0>
 200acf0:	ca 08 97 a0 	ADD        $8,R9          | MOV        R4,R2
 200acf4:	92 01 8f a0 	ADD        $1,R2          | MOV        R4,R1
 200acf8:	78 80 00 98 	BRA        @0x0200ad94    // 200ad94 <_vfiprintf_r+0x1068>
 200acfc:	1c 00 00 00 	CMP        $0,R3
 200ad00:	78 a8 00 0c 	BNZ        @0x0200ad10    // 200ad10 <_vfiprintf_r+0xfe4>
 200ad04:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200ad08:	4b 43 40 7c 	MOV        $124+SP,R9
 200ad0c:	78 80 00 84 	BRA        @0x0200ad94    // 200ad94 <_vfiprintf_r+0x1068>
 200ad10:	0c 86 80 68 	LW         104(R10),R1
 200ad14:	08 40 20 00 	AND        $8192,R1
 200ad18:	78 88 00 58 	BZ         @0x0200ad74    // 200ad74 <_vfiprintf_r+0x1048>
 200ad1c:	5c 87 40 48 	LW         72(SP),R11
 200ad20:	2c 86 c0 00 	LW         (R11),R5
 200ad24:	3c 86 c0 04 	LW         4(R11),R7
 200ad28:	33 41 c0 00 	MOV        R7,R6
 200ad2c:	31 40 00 02 	LSR        $2,R6
 200ad30:	78 88 00 2c 	BZ         @0x0200ad60    // 200ad60 <_vfiprintf_r+0x1034>
 200ad34:	4e 00 00 00 	CLR        R9
 200ad38:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200ad3c:	0b 42 00 00 	MOV        R8,R1
 200ad40:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200ad44:	02 00 b9 ec 
 200ad48:	0c 03 ff ff 	CMP        $-1,R1
 200ad4c:	78 88 05 9c 	BZ         @0x0200b2ec    // 200b2ec <_vfiprintf_r+0x15c0>
 200ad50:	ca 01 aa 04 	ADD        $1,R9          | ADD        $4,R5
 200ad54:	34 06 40 00 	CMP        R9,R6
 200ad58:	78 ab ff dc 	BNZ        @0x0200ad38    // 200ad38 <_vfiprintf_r+0x100c>
 200ad5c:	1c 87 40 50 	LW         80(SP),R3
 200ad60:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200ad64:	1c c7 40 50 	SW         R3,$80(SP)
 200ad68:	da 08 9b 00 	ADD        $8,R11         | CMP        $0,R3
 200ad6c:	78 ab ff b0 	BNZ        @0x0200ad20    // 200ad20 <_vfiprintf_r+0xff4>
 200ad70:	78 80 05 f0 	BRA        @0x0200b364    // 200b364 <_vfiprintf_r+0x1638>
 200ad74:	1b 43 40 48 	MOV        $72+SP,R3
 200ad78:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200ad7c:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200ad80:	02 00 69 d4 
 200ad84:	0c 00 00 00 	CMP        $0,R1
 200ad88:	78 a8 05 64 	BNZ        @0x0200b2f0    // 200b2f0 <_vfiprintf_r+0x15c4>
 200ad8c:	96 01 9f 88 	LDI        $1,R2          | MOV        R1,R3
 200ad90:	4b 43 40 7c 	MOV        $124+SP,R9
 200ad94:	b7 e0 a4 14 	MOV        R12,R6         | LW         20(SP),R4
 200ad98:	b0 a0 b3 01 	SUB        R4,R6          | CMP        $1,R6
 200ad9c:	78 90 01 94 	BLT        @0x0200af34    // 200af34 <_vfiprintf_r+0x1208>
 200ada0:	34 00 00 11 	CMP        $17,R6
 200ada4:	78 90 00 d4 	BLT        @0x0200ae7c    // 200ae7c <_vfiprintf_r+0x1150>
 200ada8:	2a 03 00 40 	LDI        0x0200e5fc,R5  // 200e5fc <zeroes.4473>
 200adac:	2a 40 e5 fc 
 200adb0:	ad c8 96 10 	SW         R5,(R9)        | LDI        $16,R2
 200adb4:	14 c6 40 04 	SW         R2,$4(R9)
 200adb8:	18 84 80 00 	ADD        R2,R3
 200adbc:	1c c7 40 50 	SW         R3,$80(SP)
 200adc0:	a7 88 a2 01 	MOV        R1,R4          | ADD        $1,R4
 200adc4:	24 c7 40 4c 	SW         R4,$76(SP)
 200adc8:	24 00 00 08 	CMP        $8,R4
 200adcc:	78 b0 00 0c 	BGE        @0x0200addc    // 200addc <_vfiprintf_r+0x10b0>
 200add0:	ca 08 97 88 	ADD        $8,R9          | MOV        R1,R2
 200add4:	92 02 8f a0 	ADD        $2,R2          | MOV        R4,R1
 200add8:	78 80 00 98 	BRA        @0x0200ae74    // 200ae74 <_vfiprintf_r+0x1148>
 200addc:	1c 00 00 00 	CMP        $0,R3
 200ade0:	78 a8 00 0c 	BNZ        @0x0200adf0    // 200adf0 <_vfiprintf_r+0x10c4>
 200ade4:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200ade8:	4b 43 40 7c 	MOV        $124+SP,R9
 200adec:	78 80 00 84 	BRA        @0x0200ae74    // 200ae74 <_vfiprintf_r+0x1148>
 200adf0:	0c 86 80 68 	LW         104(R10),R1
 200adf4:	08 40 20 00 	AND        $8192,R1
 200adf8:	78 88 00 58 	BZ         @0x0200ae54    // 200ae54 <_vfiprintf_r+0x1128>
 200adfc:	4c 87 40 48 	LW         72(SP),R9
 200ae00:	2c 86 40 00 	LW         (R9),R5
 200ae04:	5c 86 40 04 	LW         4(R9),R11
 200ae08:	3b 42 c0 00 	MOV        R11,R7
 200ae0c:	39 40 00 02 	LSR        $2,R7
 200ae10:	78 88 00 2c 	BZ         @0x0200ae40    // 200ae40 <_vfiprintf_r+0x1114>
 200ae14:	66 00 00 00 	CLR        R12
 200ae18:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200ae1c:	0b 42 00 00 	MOV        R8,R1
 200ae20:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200ae24:	02 00 b9 ec 
 200ae28:	0c 03 ff ff 	CMP        $-1,R1
 200ae2c:	78 88 04 c4 	BZ         @0x0200b2f4    // 200b2f4 <_vfiprintf_r+0x15c8>
 200ae30:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200ae34:	3c 07 00 00 	CMP        R12,R7
 200ae38:	78 ab ff dc 	BNZ        @0x0200ae18    // 200ae18 <_vfiprintf_r+0x10ec>
 200ae3c:	1c 87 40 50 	LW         80(SP),R3
 200ae40:	d9 7c 98 d8 	AND        $-4,R11        | SUB        R11,R3
 200ae44:	1c c7 40 50 	SW         R3,$80(SP)
 200ae48:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200ae4c:	78 ab ff b0 	BNZ        @0x0200ae00    // 200ae00 <_vfiprintf_r+0x10d4>
 200ae50:	78 80 05 1c 	BRA        @0x0200b370    // 200b370 <_vfiprintf_r+0x1644>
 200ae54:	1b 43 40 48 	MOV        $72+SP,R3
 200ae58:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200ae5c:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200ae60:	02 00 69 d4 
 200ae64:	0c 00 00 00 	CMP        $0,R1
 200ae68:	78 a8 04 8c 	BNZ        @0x0200b2f8    // 200b2f8 <_vfiprintf_r+0x15cc>
 200ae6c:	96 01 9f 88 	LDI        $1,R2          | MOV        R1,R3
 200ae70:	4b 43 40 7c 	MOV        $124+SP,R9
 200ae74:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200ae78:	78 b3 ff 2c 	BGE        @0x0200ada8    // 200ada8 <_vfiprintf_r+0x107c>
 200ae7c:	22 03 00 40 	LDI        0x0200e5fc,R4  // 200e5fc <zeroes.4473>
 200ae80:	22 40 e5 fc 
 200ae84:	24 c6 40 00 	SW         R4,(R9)
 200ae88:	34 c6 40 04 	SW         R6,$4(R9)
 200ae8c:	18 85 80 00 	ADD        R6,R3
 200ae90:	1c c7 40 50 	SW         R3,$80(SP)
 200ae94:	14 c7 40 4c 	SW         R2,$76(SP)
 200ae98:	14 00 00 08 	CMP        $8,R2
 200ae9c:	78 b0 00 0c 	BGE        @0x0200aeac    // 200aeac <_vfiprintf_r+0x1180>
 200aea0:	ca 08 92 01 	ADD        $8,R9          | ADD        $1,R2
 200aea4:	24 87 40 14 	LW         20(SP),R4
 200aea8:	78 80 00 88 	BRA        @0x0200af34    // 200af34 <_vfiprintf_r+0x1208>
 200aeac:	1c 00 00 00 	CMP        $0,R3
 200aeb0:	78 88 05 94 	BZ         @0x0200b448    // 200b448 <_vfiprintf_r+0x171c>
 200aeb4:	0c 86 80 68 	LW         104(R10),R1
 200aeb8:	08 40 20 00 	AND        $8192,R1
 200aebc:	78 88 00 58 	BZ         @0x0200af18    // 200af18 <_vfiprintf_r+0x11ec>
 200aec0:	3c 87 40 48 	LW         72(SP),R7
 200aec4:	2c 85 c0 00 	LW         (R7),R5
 200aec8:	5c 85 c0 04 	LW         4(R7),R11
 200aecc:	4b 42 c0 00 	MOV        R11,R9
 200aed0:	49 40 00 02 	LSR        $2,R9
 200aed4:	78 88 00 2c 	BZ         @0x0200af04    // 200af04 <_vfiprintf_r+0x11d8>
 200aed8:	36 00 00 00 	CLR        R6
 200aedc:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200aee0:	0b 42 00 00 	MOV        R8,R1
 200aee4:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200aee8:	02 00 b9 ec 
 200aeec:	0c 03 ff ff 	CMP        $-1,R1
 200aef0:	78 88 04 08 	BZ         @0x0200b2fc    // 200b2fc <_vfiprintf_r+0x15d0>
 200aef4:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200aef8:	4c 05 80 00 	CMP        R6,R9
 200aefc:	78 ab ff dc 	BNZ        @0x0200aedc    // 200aedc <_vfiprintf_r+0x11b0>
 200af00:	1c 87 40 50 	LW         80(SP),R3
 200af04:	d9 7c 98 d8 	AND        $-4,R11        | SUB        R11,R3
 200af08:	1c c7 40 50 	SW         R3,$80(SP)
 200af0c:	ba 08 9b 00 	ADD        $8,R7          | CMP        $0,R3
 200af10:	78 ab ff b0 	BNZ        @0x0200aec4    // 200aec4 <_vfiprintf_r+0x1198>
 200af14:	78 80 05 30 	BRA        @0x0200b448    // 200b448 <_vfiprintf_r+0x171c>
 200af18:	1b 43 40 48 	MOV        $72+SP,R3
 200af1c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200af20:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200af24:	02 00 69 d4 
 200af28:	0c 00 00 00 	CMP        $0,R1
 200af2c:	78 88 05 18 	BZ         @0x0200b448    // 200b448 <_vfiprintf_r+0x171c>
 200af30:	78 80 03 e4 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200af34:	ac 30 ad c8 	LW         48(SP),R5      | SW         R5,(R9)
 200af38:	24 c6 40 04 	SW         R4,$4(R9)
 200af3c:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 200af40:	0c c7 40 50 	SW         R1,$80(SP)
 200af44:	14 c7 40 4c 	SW         R2,$76(SP)
 200af48:	14 00 00 08 	CMP        $8,R2
 200af4c:	78 90 00 8c 	BLT        @0x0200afdc    // 200afdc <_vfiprintf_r+0x12b0>
 200af50:	0c 00 00 00 	CMP        $0,R1
 200af54:	78 88 04 48 	BZ         @0x0200b3a0    // 200b3a0 <_vfiprintf_r+0x1674>
 200af58:	2c 86 80 68 	LW         104(R10),R5
 200af5c:	28 40 20 00 	AND        $8192,R5
 200af60:	78 88 00 58 	BZ         @0x0200afbc    // 200afbc <_vfiprintf_r+0x1290>
 200af64:	4c 87 40 48 	LW         72(SP),R9
 200af68:	2c 86 40 00 	LW         (R9),R5
 200af6c:	5c 86 40 04 	LW         4(R9),R11
 200af70:	3b 42 c0 00 	MOV        R11,R7
 200af74:	39 40 00 02 	LSR        $2,R7
 200af78:	78 88 00 2c 	BZ         @0x0200afa8    // 200afa8 <_vfiprintf_r+0x127c>
 200af7c:	36 00 00 00 	CLR        R6
 200af80:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200af84:	0b 42 00 00 	MOV        R8,R1
 200af88:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200af8c:	02 00 b9 ec 
 200af90:	0c 03 ff ff 	CMP        $-1,R1
 200af94:	78 88 03 68 	BZ         @0x0200b300    // 200b300 <_vfiprintf_r+0x15d4>
 200af98:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200af9c:	3c 05 80 00 	CMP        R6,R7
 200afa0:	78 ab ff dc 	BNZ        @0x0200af80    // 200af80 <_vfiprintf_r+0x1254>
 200afa4:	0c 87 40 50 	LW         80(SP),R1
 200afa8:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200afac:	0c c7 40 50 	SW         R1,$80(SP)
 200afb0:	ca 08 8b 00 	ADD        $8,R9          | CMP        $0,R1
 200afb4:	78 ab ff b0 	BNZ        @0x0200af68    // 200af68 <_vfiprintf_r+0x123c>
 200afb8:	78 80 03 c0 	BRA        @0x0200b37c    // 200b37c <_vfiprintf_r+0x1650>
 200afbc:	1b 43 40 48 	MOV        $72+SP,R3
 200afc0:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200afc4:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200afc8:	02 00 69 d4 
 200afcc:	2c c7 40 50 	SW         R5,$80(SP)
 200afd0:	0c 00 00 00 	CMP        $0,R1
 200afd4:	78 88 03 c8 	BZ         @0x0200b3a0    // 200b3a0 <_vfiprintf_r+0x1674>
 200afd8:	78 80 03 3c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200afdc:	ca 08 9c 10 	ADD        $8,R9          | LW         16(SP),R3
 200afe0:	18 40 00 04 	AND        $4,R3
 200afe4:	78 88 01 ac 	BZ         @0x0200b194    // 200b194 <_vfiprintf_r+0x1468>
 200afe8:	b4 0c ac 04 	LW         12(SP),R6      | LW         4(SP),R5
 200afec:	b0 a8 b3 01 	SUB        R5,R6          | CMP        $1,R6
 200aff0:	78 b0 00 10 	BGE        @0x0200b004    // 200b004 <_vfiprintf_r+0x12d8>
 200aff4:	78 80 01 9c 	BRA        @0x0200b194    // 200b194 <_vfiprintf_r+0x1468>
 200aff8:	96 00 8e 00 	CLR        R2             | CLR        R1
 200affc:	4b 43 40 7c 	MOV        $124+SP,R9
 200b000:	78 80 00 00 	BRA        @0x0200b004    // 200b004 <_vfiprintf_r+0x12d8>
 200b004:	a7 90 a2 01 	MOV        R2,R4          | ADD        $1,R4
 200b008:	34 00 00 11 	CMP        $17,R6
 200b00c:	78 90 00 d4 	BLT        @0x0200b0e4    // 200b0e4 <_vfiprintf_r+0x13b8>
 200b010:	1a 03 00 40 	LDI        0x0200e60c,R3  // 200e60c <blanks.4472>
 200b014:	1a 40 e6 0c 
 200b018:	9d c8 a6 10 	SW         R3,(R9)        | LDI        $16,R4
 200b01c:	24 c6 40 04 	SW         R4,$4(R9)
 200b020:	08 85 00 00 	ADD        R4,R1
 200b024:	0c c7 40 50 	SW         R1,$80(SP)
 200b028:	9f 90 9a 01 	MOV        R2,R3          | ADD        $1,R3
 200b02c:	1c c7 40 4c 	SW         R3,$76(SP)
 200b030:	1c 00 00 08 	CMP        $8,R3
 200b034:	78 88 00 0c 	BZ         @0x0200b044    // 200b044 <_vfiprintf_r+0x1318>
 200b038:	ca 08 a7 90 	ADD        $8,R9          | MOV        R2,R4
 200b03c:	a2 02 97 98 	ADD        $2,R4          | MOV        R3,R2
 200b040:	78 80 00 98 	BRA        @0x0200b0dc    // 200b0dc <_vfiprintf_r+0x13b0>
 200b044:	0c 00 00 00 	CMP        $0,R1
 200b048:	78 a8 00 0c 	BNZ        @0x0200b058    // 200b058 <_vfiprintf_r+0x132c>
 200b04c:	a6 01 97 88 	LDI        $1,R4          | MOV        R1,R2
 200b050:	4b 43 40 7c 	MOV        $124+SP,R9
 200b054:	78 80 00 84 	BRA        @0x0200b0dc    // 200b0dc <_vfiprintf_r+0x13b0>
 200b058:	14 86 80 68 	LW         104(R10),R2
 200b05c:	10 40 20 00 	AND        $8192,R2
 200b060:	78 88 00 58 	BZ         @0x0200b0bc    // 200b0bc <_vfiprintf_r+0x1390>
 200b064:	4c 87 40 48 	LW         72(SP),R9
 200b068:	2c 86 40 00 	LW         (R9),R5
 200b06c:	5c 86 40 04 	LW         4(R9),R11
 200b070:	3b 42 c0 00 	MOV        R11,R7
 200b074:	39 40 00 02 	LSR        $2,R7
 200b078:	78 88 00 2c 	BZ         @0x0200b0a8    // 200b0a8 <_vfiprintf_r+0x137c>
 200b07c:	66 00 00 00 	CLR        R12
 200b080:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b084:	0b 42 00 00 	MOV        R8,R1
 200b088:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200b08c:	02 00 b9 ec 
 200b090:	0c 03 ff ff 	CMP        $-1,R1
 200b094:	78 88 02 6c 	BZ         @0x0200b304    // 200b304 <_vfiprintf_r+0x15d8>
 200b098:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200b09c:	3c 07 00 00 	CMP        R12,R7
 200b0a0:	78 ab ff dc 	BNZ        @0x0200b080    // 200b080 <_vfiprintf_r+0x1354>
 200b0a4:	0c 87 40 50 	LW         80(SP),R1
 200b0a8:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200b0ac:	0c c7 40 50 	SW         R1,$80(SP)
 200b0b0:	ca 08 8b 00 	ADD        $8,R9          | CMP        $0,R1
 200b0b4:	78 ab ff b0 	BNZ        @0x0200b068    // 200b068 <_vfiprintf_r+0x133c>
 200b0b8:	78 80 02 f0 	BRA        @0x0200b3ac    // 200b3ac <_vfiprintf_r+0x1680>
 200b0bc:	1b 43 40 48 	MOV        $72+SP,R3
 200b0c0:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b0c4:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200b0c8:	02 00 69 d4 
 200b0cc:	97 88 8b 00 	MOV        R1,R2          | CMP        $0,R1
 200b0d0:	78 a8 02 34 	BNZ        @0x0200b308    // 200b308 <_vfiprintf_r+0x15dc>
 200b0d4:	a6 01 8f 88 	LDI        $1,R4          | MOV        R1,R1
 200b0d8:	4b 43 40 7c 	MOV        $124+SP,R9
 200b0dc:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200b0e0:	78 b3 ff 2c 	BGE        @0x0200b010    // 200b010 <_vfiprintf_r+0x12e4>
 200b0e4:	2a 03 00 40 	LDI        0x0200e60c,R5  // 200e60c <blanks.4472>
 200b0e8:	2a 40 e6 0c 
 200b0ec:	2c c6 40 00 	SW         R5,(R9)
 200b0f0:	34 c6 40 04 	SW         R6,$4(R9)
 200b0f4:	08 85 80 00 	ADD        R6,R1
 200b0f8:	0c c7 40 50 	SW         R1,$80(SP)
 200b0fc:	24 c7 40 4c 	SW         R4,$76(SP)
 200b100:	24 00 00 08 	CMP        $8,R4
 200b104:	78 a8 00 8c 	BNZ        @0x0200b194    // 200b194 <_vfiprintf_r+0x1468>
 200b108:	0c 00 00 00 	CMP        $0,R1
 200b10c:	78 88 02 c0 	BZ         @0x0200b3d0    // 200b3d0 <_vfiprintf_r+0x16a4>
 200b110:	2c 86 80 68 	LW         104(R10),R5
 200b114:	28 40 20 00 	AND        $8192,R5
 200b118:	78 88 00 58 	BZ         @0x0200b174    // 200b174 <_vfiprintf_r+0x1448>
 200b11c:	5c 87 40 48 	LW         72(SP),R11
 200b120:	2c 86 c0 00 	LW         (R11),R5
 200b124:	4c 86 c0 04 	LW         4(R11),R9
 200b128:	3b 42 40 00 	MOV        R9,R7
 200b12c:	39 40 00 02 	LSR        $2,R7
 200b130:	78 88 00 2c 	BZ         @0x0200b160    // 200b160 <_vfiprintf_r+0x1434>
 200b134:	36 00 00 00 	CLR        R6
 200b138:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b13c:	0b 42 00 00 	MOV        R8,R1
 200b140:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200b144:	02 00 b9 ec 
 200b148:	0c 03 ff ff 	CMP        $-1,R1
 200b14c:	78 88 01 bc 	BZ         @0x0200b30c    // 200b30c <_vfiprintf_r+0x15e0>
 200b150:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200b154:	3c 05 80 00 	CMP        R6,R7
 200b158:	78 ab ff dc 	BNZ        @0x0200b138    // 200b138 <_vfiprintf_r+0x140c>
 200b15c:	0c 87 40 50 	LW         80(SP),R1
 200b160:	c9 7c 88 c8 	AND        $-4,R9         | SUB        R9,R1
 200b164:	0c c7 40 50 	SW         R1,$80(SP)
 200b168:	da 08 8b 00 	ADD        $8,R11         | CMP        $0,R1
 200b16c:	78 ab ff b0 	BNZ        @0x0200b120    // 200b120 <_vfiprintf_r+0x13f4>
 200b170:	78 80 02 44 	BRA        @0x0200b3b8    // 200b3b8 <_vfiprintf_r+0x168c>
 200b174:	1b 43 40 48 	MOV        $72+SP,R3
 200b178:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b17c:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200b180:	02 00 69 d4 
 200b184:	2c c7 40 50 	SW         R5,$80(SP)
 200b188:	0c 00 00 00 	CMP        $0,R1
 200b18c:	78 88 02 40 	BZ         @0x0200b3d0    // 200b3d0 <_vfiprintf_r+0x16a4>
 200b190:	78 80 01 84 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b194:	94 0c cc 04 	LW         12(SP),R2      | LW         4(SP),R9
 200b198:	14 06 40 00 	CMP        R9,R2
 200b19c:	13 52 40 00 	MOV.LT     R9,R2
 200b1a0:	ac 1c aa 90 	LW         28(SP),R5      | ADD        R2,R5
 200b1a4:	ad 1c 8b 00 	SW         R5,$28(SP)     | CMP        $0,R1
 200b1a8:	78 88 00 80 	BZ         @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b1ac:	2c 86 80 68 	LW         104(R10),R5
 200b1b0:	28 40 20 00 	AND        $8192,R5
 200b1b4:	78 88 00 58 	BZ         @0x0200b210    // 200b210 <_vfiprintf_r+0x14e4>
 200b1b8:	4c 87 40 48 	LW         72(SP),R9
 200b1bc:	2c 86 40 00 	LW         (R9),R5
 200b1c0:	5c 86 40 04 	LW         4(R9),R11
 200b1c4:	3b 42 c0 00 	MOV        R11,R7
 200b1c8:	39 40 00 02 	LSR        $2,R7
 200b1cc:	78 88 00 2c 	BZ         @0x0200b1fc    // 200b1fc <_vfiprintf_r+0x14d0>
 200b1d0:	36 00 00 00 	CLR        R6
 200b1d4:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b1d8:	0b 42 00 00 	MOV        R8,R1
 200b1dc:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200b1e0:	02 00 b9 ec 
 200b1e4:	0c 03 ff ff 	CMP        $-1,R1
 200b1e8:	78 88 01 24 	BZ         @0x0200b310    // 200b310 <_vfiprintf_r+0x15e4>
 200b1ec:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200b1f0:	3c 05 80 00 	CMP        R6,R7
 200b1f4:	78 ab ff dc 	BNZ        @0x0200b1d4    // 200b1d4 <_vfiprintf_r+0x14a8>
 200b1f8:	0c 87 40 50 	LW         80(SP),R1
 200b1fc:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200b200:	0c c7 40 50 	SW         R1,$80(SP)
 200b204:	ca 08 8b 00 	ADD        $8,R9          | CMP        $0,R1
 200b208:	78 ab ff b0 	BNZ        @0x0200b1bc    // 200b1bc <_vfiprintf_r+0x1490>
 200b20c:	78 80 00 1c 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b210:	1b 43 40 48 	MOV        $72+SP,R3
 200b214:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b218:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200b21c:	02 00 69 d4 
 200b220:	2c c7 40 50 	SW         R5,$80(SP)
 200b224:	0c 00 00 00 	CMP        $0,R1
 200b228:	78 a8 00 e8 	BNZ        @0x0200b314    // 200b314 <_vfiprintf_r+0x15e8>
 200b22c:	4e 00 00 00 	CLR        R9
 200b230:	4c c7 40 4c 	SW         R9,$76(SP)
 200b234:	4b 43 40 7c 	MOV        $124+SP,R9
 200b238:	78 83 eb f8 	BRA        @0x02009e34    // 2009e34 <_vfiprintf_r+0x108>
 200b23c:	0c 87 40 50 	LW         80(SP),R1
 200b240:	0c 00 00 00 	CMP        $0,R1
 200b244:	78 88 00 d0 	BZ         @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b248:	14 86 80 68 	LW         104(R10),R2
 200b24c:	10 40 20 00 	AND        $8192,R2
 200b250:	78 88 00 58 	BZ         @0x0200b2ac    // 200b2ac <_vfiprintf_r+0x1580>
 200b254:	3c 87 40 48 	LW         72(SP),R7
 200b258:	2c 85 c0 00 	LW         (R7),R5
 200b25c:	5c 85 c0 04 	LW         4(R7),R11
 200b260:	4b 42 c0 00 	MOV        R11,R9
 200b264:	49 40 00 02 	LSR        $2,R9
 200b268:	78 88 00 2c 	BZ         @0x0200b298    // 200b298 <_vfiprintf_r+0x156c>
 200b26c:	36 00 00 00 	CLR        R6
 200b270:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b274:	0b 42 00 00 	MOV        R8,R1
 200b278:	87 fa fc f8 	JSR        0x0200b9ec     // 200b9ec <_fputwc_r>
 200b27c:	02 00 b9 ec 
 200b280:	0c 03 ff ff 	CMP        $-1,R1
 200b284:	78 88 00 90 	BZ         @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b288:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200b28c:	4c 05 80 00 	CMP        R6,R9
 200b290:	78 ab ff dc 	BNZ        @0x0200b270    // 200b270 <_vfiprintf_r+0x1544>
 200b294:	0c 87 40 50 	LW         80(SP),R1
 200b298:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200b29c:	0c c7 40 50 	SW         R1,$80(SP)
 200b2a0:	ba 08 8b 00 	ADD        $8,R7          | CMP        $0,R1
 200b2a4:	78 ab ff b0 	BNZ        @0x0200b258    // 200b258 <_vfiprintf_r+0x152c>
 200b2a8:	78 80 00 6c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2ac:	1b 43 40 00 	MOV        SP,R3
 200b2b0:	18 80 00 48 	ADD        $72,R3
 200b2b4:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b2b8:	87 fa fc f8 	JSR        0x020069d4     // 20069d4 <__sfvwrite_r>
 200b2bc:	02 00 69 d4 
 200b2c0:	78 80 00 54 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2c4:	78 80 00 50 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2c8:	78 80 00 4c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2cc:	78 80 00 48 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2d0:	78 80 00 44 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2d4:	78 80 00 40 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2d8:	78 80 00 3c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2dc:	78 80 00 38 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2e0:	78 80 00 34 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2e4:	78 80 00 30 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2e8:	78 80 00 2c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2ec:	78 80 00 28 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2f0:	78 80 00 24 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2f4:	78 80 00 20 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2f8:	78 80 00 1c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b2fc:	78 80 00 18 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b300:	78 80 00 14 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b304:	78 80 00 10 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b308:	78 80 00 0c 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b30c:	78 80 00 08 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b310:	78 80 00 04 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b314:	78 80 00 00 	BRA        @0x0200b318    // 200b318 <_vfiprintf_r+0x15ec>
 200b318:	0d 06 80 0c 	LH         12(R10),R1
 200b31c:	08 40 00 40 	AND        $64,R1
 200b320:	78 88 01 e8 	BZ         @0x0200b50c    // 200b50c <_vfiprintf_r+0x17e0>
 200b324:	ae ff ad 1c 	LDI        $-1,R5         | SW         R5,$28(SP)
 200b328:	78 80 01 e0 	BRA        @0x0200b50c    // 200b50c <_vfiprintf_r+0x17e0>
 200b32c:	14 c7 40 4c 	SW         R2,$76(SP)
 200b330:	4b 43 40 7c 	MOV        $124+SP,R9
 200b334:	78 83 ec 14 	BRA        @0x02009f4c    // 2009f4c <_vfiprintf_r+0x220>
 200b338:	ad 10 e6 00 	SW         R5,$16(SP)     | CLR        R12
 200b33c:	78 83 f4 dc 	BRA        @0x0200a81c    // 200a81c <_vfiprintf_r+0xaf0>
 200b340:	a7 d8 8e 01 	MOV        R11,R4         | LDI        $1,R1
 200b344:	4b 43 40 7c 	MOV        $124+SP,R9
 200b348:	78 83 f6 14 	BRA        @0x0200a960    // 200a960 <_vfiprintf_r+0xc34>
 200b34c:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200b350:	4b 43 40 7c 	MOV        $124+SP,R9
 200b354:	78 83 f8 74 	BRA        @0x0200abcc    // 200abcc <_vfiprintf_r+0xea0>
 200b358:	a6 01 8e 00 	LDI        $1,R4          | CLR        R1
 200b35c:	4b 43 40 7c 	MOV        $124+SP,R9
 200b360:	78 83 f9 54 	BRA        @0x0200acb8    // 200acb8 <_vfiprintf_r+0xf8c>
 200b364:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200b368:	4b 43 40 7c 	MOV        $124+SP,R9
 200b36c:	78 83 fa 24 	BRA        @0x0200ad94    // 200ad94 <_vfiprintf_r+0x1068>
 200b370:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200b374:	4b 43 40 7c 	MOV        $124+SP,R9
 200b378:	78 83 fa f8 	BRA        @0x0200ae74    // 200ae74 <_vfiprintf_r+0x1148>
 200b37c:	94 10 91 04 	LW         16(SP),R2      | AND        $4,R2
 200b380:	78 a8 01 70 	BNZ        @0x0200b4f4    // 200b4f4 <_vfiprintf_r+0x17c8>
 200b384:	78 80 00 e8 	BRA        @0x0200b470    // 200b470 <_vfiprintf_r+0x1744>
 200b388:	8c 0c cc 04 	LW         12(SP),R1      | LW         4(SP),R9
 200b38c:	0c 06 40 00 	CMP        R9,R1
 200b390:	0b 52 40 00 	MOV.LT     R9,R1
 200b394:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b398:	2c c7 40 1c 	SW         R5,$28(SP)
 200b39c:	78 83 fe 8c 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b3a0:	8c 10 89 04 	LW         16(SP),R1      | AND        $4,R1
 200b3a4:	78 a8 00 f4 	BNZ        @0x0200b49c    // 200b49c <_vfiprintf_r+0x1770>
 200b3a8:	78 83 ff dc 	BRA        @0x0200b388    // 200b388 <_vfiprintf_r+0x165c>
 200b3ac:	a6 01 97 88 	LDI        $1,R4          | MOV        R1,R2
 200b3b0:	4b 43 40 7c 	MOV        $124+SP,R9
 200b3b4:	78 83 fd 24 	BRA        @0x0200b0dc    // 200b0dc <_vfiprintf_r+0x13b0>
 200b3b8:	8c 0c cc 04 	LW         12(SP),R1      | LW         4(SP),R9
 200b3bc:	0c 06 40 00 	CMP        R9,R1
 200b3c0:	0b 52 40 00 	MOV.LT     R9,R1
 200b3c4:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b3c8:	2c c7 40 1c 	SW         R5,$28(SP)
 200b3cc:	78 83 fe 5c 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b3d0:	8c 0c cc 04 	LW         12(SP),R1      | LW         4(SP),R9
 200b3d4:	0c 06 40 00 	CMP        R9,R1
 200b3d8:	0b 52 40 00 	MOV.LT     R9,R1
 200b3dc:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b3e0:	2c c7 40 1c 	SW         R5,$28(SP)
 200b3e4:	78 83 fe 44 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b3e8:	4b 43 40 45 	MOV        $69+SP,R9
 200b3ec:	4c c7 40 7c 	SW         R9,$124(SP)
 200b3f0:	0e 00 00 01 	LDI        $1,R1
 200b3f4:	0c c7 40 80 	SW         R1,$128(SP)
 200b3f8:	96 01 9e 01 	LDI        $1,R2          | LDI        $1,R3
 200b3fc:	4b 43 40 7c 	MOV        $124+SP,R9
 200b400:	78 83 f6 54 	BRA        @0x0200aa58    // 200aa58 <_vfiprintf_r+0xd2c>
 200b404:	0d 87 40 45 	LB         69(SP),R1
 200b408:	0c 00 00 00 	CMP        $0,R1
 200b40c:	78 ab ff d8 	BNZ        @0x0200b3e8    // 200b3e8 <_vfiprintf_r+0x16bc>
 200b410:	78 80 00 b4 	BRA        @0x0200b4c8    // 200b4c8 <_vfiprintf_r+0x179c>
 200b414:	13 43 40 46 	MOV        $70+SP,R2
 200b418:	14 c7 40 7c 	SW         R2,$124(SP)
 200b41c:	1e 00 00 02 	LDI        $2,R3
 200b420:	1c c7 40 80 	SW         R3,$128(SP)
 200b424:	0e 00 00 01 	LDI        $1,R1
 200b428:	4b 43 40 7c 	MOV        $124+SP,R9
 200b42c:	78 83 f6 f0 	BRA        @0x0200ab20    // 200ab20 <_vfiprintf_r+0xdf4>
 200b430:	a4 20 a3 00 	LW         32(SP),R4      | CMP        $0,R4
 200b434:	78 ab ff dc 	BNZ        @0x0200b414    // 200b414 <_vfiprintf_r+0x16e8>
 200b438:	8e 00 96 01 	CLR        R1             | LDI        $1,R2
 200b43c:	1b 41 00 00 	MOV        R4,R3
 200b440:	4b 43 40 7c 	MOV        $124+SP,R9
 200b444:	78 83 f7 84 	BRA        @0x0200abcc    // 200abcc <_vfiprintf_r+0xea0>
 200b448:	2c 87 40 30 	LW         48(SP),R5
 200b44c:	2c c7 40 7c 	SW         R5,$124(SP)
 200b450:	0c 87 40 14 	LW         20(SP),R1
 200b454:	0c c7 40 80 	SW         R1,$128(SP)
 200b458:	0c c7 40 50 	SW         R1,$80(SP)
 200b45c:	4e 00 00 01 	LDI        $1,R9
 200b460:	4c c7 40 4c 	SW         R9,$76(SP)
 200b464:	16 00 00 01 	LDI        $1,R2
 200b468:	4b 43 40 7c 	MOV        $124+SP,R9
 200b46c:	78 83 fb 6c 	BRA        @0x0200afdc    // 200afdc <_vfiprintf_r+0x12b0>
 200b470:	8c 0c a4 04 	LW         12(SP),R1      | LW         4(SP),R4
 200b474:	0c 05 00 00 	CMP        R4,R1
 200b478:	0b 51 00 00 	MOV.LT     R4,R1
 200b47c:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b480:	2c c7 40 1c 	SW         R5,$28(SP)
 200b484:	78 83 fd a4 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b488:	8c 0c 8b c8 	LW         12(SP),R1      | CMP        R9,R1
 200b48c:	0b 52 40 00 	MOV.LT     R9,R1
 200b490:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b494:	2c c7 40 1c 	SW         R5,$28(SP)
 200b498:	78 83 fd 90 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b49c:	b4 0c cc 04 	LW         12(SP),R6      | LW         4(SP),R9
 200b4a0:	b0 c8 b3 01 	SUB        R9,R6          | CMP        $1,R6
 200b4a4:	78 b3 fb 50 	BGE        @0x0200aff8    // 200aff8 <_vfiprintf_r+0x12cc>
 200b4a8:	78 83 ff dc 	BRA        @0x0200b488    // 200b488 <_vfiprintf_r+0x175c>
 200b4ac:	0b 43 40 46 	MOV        $70+SP,R1
 200b4b0:	0c c7 40 7c 	SW         R1,$124(SP)
 200b4b4:	16 00 00 02 	LDI        $2,R2
 200b4b8:	14 c7 40 80 	SW         R2,$128(SP)
 200b4bc:	8e 01 9e 02 	LDI        $1,R1          | LDI        $2,R3
 200b4c0:	4b 43 40 7c 	MOV        $124+SP,R9
 200b4c4:	78 83 f6 58 	BRA        @0x0200ab20    // 200ab20 <_vfiprintf_r+0xdf4>
 200b4c8:	a4 20 a3 00 	LW         32(SP),R4      | CMP        $0,R4
 200b4cc:	78 ab ff dc 	BNZ        @0x0200b4ac    // 200b4ac <_vfiprintf_r+0x1780>
 200b4d0:	8e 00 96 01 	CLR        R1             | LDI        $1,R2
 200b4d4:	1b 41 00 00 	MOV        R4,R3
 200b4d8:	4b 43 40 7c 	MOV        $124+SP,R9
 200b4dc:	78 83 f8 b4 	BRA        @0x0200ad94    // 200ad94 <_vfiprintf_r+0x1068>
 200b4e0:	8c 0c 8b a0 	LW         12(SP),R1      | CMP        R4,R1
 200b4e4:	0b 51 00 00 	MOV.LT     R4,R1
 200b4e8:	cc 1c ca 88 	LW         28(SP),R9      | ADD        R1,R9
 200b4ec:	4c c7 40 1c 	SW         R9,$28(SP)
 200b4f0:	78 83 fd 38 	BRA        @0x0200b22c    // 200b22c <_vfiprintf_r+0x1500>
 200b4f4:	b4 0c a4 04 	LW         12(SP),R6      | LW         4(SP),R4
 200b4f8:	b0 a0 97 88 	SUB        R4,R6          | MOV        R1,R2
 200b4fc:	4b 43 40 7c 	MOV        $124+SP,R9
 200b500:	34 00 00 01 	CMP        $1,R6
 200b504:	78 b3 fa fc 	BGE        @0x0200b004    // 200b004 <_vfiprintf_r+0x12d8>
 200b508:	78 83 ff d4 	BRA        @0x0200b4e0    // 200b4e0 <_vfiprintf_r+0x17b4>
 200b50c:	0c 87 40 1c 	LW         28(SP),R1
 200b510:	04 87 40 bc 	LW         188(SP),R0
 200b514:	2c 87 40 c0 	LW         192(SP),R5
 200b518:	34 87 40 c4 	LW         196(SP),R6
 200b51c:	3c 87 40 c8 	LW         200(SP),R7
 200b520:	44 87 40 cc 	LW         204(SP),R8
 200b524:	4c 87 40 d0 	LW         208(SP),R9
 200b528:	54 87 40 d4 	LW         212(SP),R10
 200b52c:	5c 87 40 d8 	LW         216(SP),R11
 200b530:	64 87 40 dc 	LW         220(SP),R12
 200b534:	68 80 00 e0 	ADD        $224,SP
 200b538:	7b 40 00 00 	RTN

0200b53c <vfiprintf>:
 200b53c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200b540:	a7 98 9f 90 	MOV        R3,R4          | MOV        R2,R3
 200b544:	13 40 40 00 	MOV        R1,R2
 200b548:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200b54c:	0a 40 e8 34 
 200b550:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 200b554:	68 80 00 04 	ADD        $4,SP
 200b558:	78 83 e7 d0 	BRA        @0x02009d2c    // 2009d2c <_vfiprintf_r>

0200b55c <__sbprintf>:
 200b55c:	68 00 04 7c 	SUB        $1148,SP
 200b560:	04 c7 44 6c 	SW         R0,$1132(SP)
 200b564:	2c c7 44 70 	SW         R5,$1136(SP)
 200b568:	34 c7 44 74 	SW         R6,$1140(SP)
 200b56c:	3c c7 44 78 	SW         R7,$1144(SP)
 200b570:	bf 88 af 90 	MOV        R1,R7          | MOV        R2,R5
 200b574:	15 04 80 0c 	LH         12(R2),R2
 200b578:	10 40 ff fd 	AND        $65533,R2
 200b57c:	15 47 40 0c 	SH         R2,$12(SP)
 200b580:	04 85 40 68 	LW         104(R5),R0
 200b584:	04 c7 40 68 	SW         R0,$104(SP)
 200b588:	05 05 40 0e 	LH         14(R5),R0
 200b58c:	05 47 40 0e 	SH         R0,$14(SP)
 200b590:	04 85 40 1c 	LW         28(R5),R0
 200b594:	04 c7 40 1c 	SW         R0,$28(SP)
 200b598:	04 85 40 24 	LW         36(R5),R0
 200b59c:	85 24 97 e8 	SW         R0,$36(SP)     | MOV        SP,R2
 200b5a0:	10 80 00 6c 	ADD        $108,R2
 200b5a4:	95 00 95 10 	SW         R2,(SP)        | SW         R2,$16(SP)
 200b5a8:	06 00 04 00 	LDI        $1024,R0
 200b5ac:	85 08 85 14 	SW         R0,$8(SP)      | SW         R0,$20(SP)
 200b5b0:	86 00 85 18 	CLR        R0             | SW         R0,$24(SP)
 200b5b4:	13 43 40 00 	MOV        SP,R2
 200b5b8:	87 fa fc f8 	JSR        0x02009d2c     // 2009d2c <_vfiprintf_r>
 200b5bc:	02 00 9d 2c 
 200b5c0:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 200b5c4:	78 90 00 14 	BLT        @0x0200b5dc    // 200b5dc <__sbprintf+0x80>
 200b5c8:	97 e8 8f b8 	MOV        SP,R2          | MOV        R7,R1
 200b5cc:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 200b5d0:	02 00 57 2c 
 200b5d4:	0c 00 00 00 	CMP        $0,R1
 200b5d8:	32 2b ff ff 	BREV.NZ    $-1,R6
 200b5dc:	0d 07 40 0c 	LH         12(SP),R1
 200b5e0:	08 40 00 40 	AND        $64,R1
 200b5e4:	78 88 00 0c 	BZ         @0x0200b5f4    // 200b5f4 <__sbprintf+0x98>
 200b5e8:	0d 05 40 0c 	LH         12(R5),R1
 200b5ec:	08 c0 00 40 	OR         $64,R1
 200b5f0:	0d 45 40 0c 	SH         R1,$12(R5)
 200b5f4:	0b 41 80 00 	MOV        R6,R1
 200b5f8:	04 87 44 6c 	LW         1132(SP),R0
 200b5fc:	2c 87 44 70 	LW         1136(SP),R5
 200b600:	34 87 44 74 	LW         1140(SP),R6
 200b604:	3c 87 44 78 	LW         1144(SP),R7
 200b608:	68 80 04 7c 	ADD        $1148,SP
 200b60c:	7b 40 00 00 	RTN

0200b610 <_wctomb_r>:
 200b610:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 200b614:	ad 04 84 00 	SW         R5,$4(SP)      | LW         (SP),R0
 200b618:	ac 04 ea 08 	LW         4(SP),R5       | ADD        $8,SP
 200b61c:	7c 85 40 e0 	LW         224(R5),PC

0200b620 <__ascii_wctomb>:
 200b620:	14 00 00 00 	CMP        $0,R2
 200b624:	78 88 00 24 	BZ         @0x0200b64c    // 200b64c <__ascii_wctomb+0x2c>
 200b628:	1c 00 01 00 	CMP        $256,R3
 200b62c:	12 38 00 00 	LDI.NC     0x0000008a,R2  // 8a <_rom+0x8a>
 200b630:	12 78 00 8a 
 200b634:	14 fc 40 00 	SW.NC      R2,(R1)
 200b638:	0a 3b ff ff 	BREV.NC    $-1,R1
 200b63c:	1d dc 80 00 	SB.C       R3,(R2)
 200b640:	0a 18 00 00 	LDI.C      0x00000001,R1  // 1 <_rom+0x1>
 200b644:	0a 58 00 01 
 200b648:	7b 40 00 00 	RTN
 200b64c:	0b 40 80 00 	MOV        R2,R1
 200b650:	7b 40 00 00 	RTN

0200b654 <_calloc_r>:
 200b654:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 200b658:	2c c7 40 04 	SW         R5,$4(SP)
 200b65c:	13 04 c0 00 	MPY        R3,R2
 200b660:	87 fa fc f8 	JSR        0x02000a68     // 2000a68 <_malloc_r>
 200b664:	02 00 0a 68 
 200b668:	af 88 8b 00 	MOV        R1,R5          | CMP        $0,R1
 200b66c:	78 88 00 74 	BZ         @0x0200b6e4    // 200b6e4 <_calloc_r+0x90>
 200b670:	9c 8c 99 7c 	LW         -4(R1),R3      | AND        $-4,R3
 200b674:	9a 7c 9b 25 	ADD        $-4,R3         | CMP        $37,R3
 200b678:	78 b8 00 5c 	BNC        @0x0200b6d8    // 200b6d8 <_calloc_r+0x84>
 200b67c:	1c 00 00 14 	CMP        $20,R3
 200b680:	78 98 00 44 	BC         @0x0200b6c8    // 200b6c8 <_calloc_r+0x74>
 200b684:	8e 00 8d a8 	CLR        R1             | SW         R1,(R5)
 200b688:	0c c5 40 04 	SW         R1,$4(R5)
 200b68c:	8f a8 8a 08 	MOV        R5,R1          | ADD        $8,R1
 200b690:	1c 00 00 1c 	CMP        $28,R3
 200b694:	78 98 00 30 	BC         @0x0200b6c8    // 200b6c8 <_calloc_r+0x74>
 200b698:	16 00 00 00 	CLR        R2
 200b69c:	14 c5 40 08 	SW         R2,$8(R5)
 200b6a0:	14 c5 40 0c 	SW         R2,$12(R5)
 200b6a4:	8f a8 8a 10 	MOV        R5,R1          | ADD        $16,R1
 200b6a8:	1c 00 00 24 	CMP        $36,R3
 200b6ac:	78 a8 00 18 	BNZ        @0x0200b6c8    // 200b6c8 <_calloc_r+0x74>
 200b6b0:	0e 00 00 00 	CLR        R1
 200b6b4:	0c c5 40 10 	SW         R1,$16(R5)
 200b6b8:	8f a8 8a 18 	MOV        R5,R1          | ADD        $24,R1
 200b6bc:	16 00 00 00 	CLR        R2
 200b6c0:	14 c5 40 14 	SW         R2,$20(R5)
 200b6c4:	78 80 00 00 	BRA        @0x0200b6c8    // 200b6c8 <_calloc_r+0x74>
 200b6c8:	96 00 95 88 	CLR        R2             | SW         R2,(R1)
 200b6cc:	14 c4 40 04 	SW         R2,$4(R1)
 200b6d0:	14 c4 40 08 	SW         R2,$8(R1)
 200b6d4:	78 80 00 0c 	BRA        @0x0200b6e4    // 200b6e4 <_calloc_r+0x90>
 200b6d8:	16 00 00 00 	CLR        R2
 200b6dc:	87 fa fc f8 	JSR        0x020015f0     // 20015f0 <memset>
 200b6e0:	02 00 15 f0 
 200b6e4:	8f a8 84 00 	MOV        R5,R1          | LW         (SP),R0
 200b6e8:	ac 04 ea 08 	LW         4(SP),R5       | ADD        $8,SP
 200b6ec:	7b 40 00 00 	RTN

0200b6f0 <_fclose_r>:
 200b6f0:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200b6f4:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200b6f8:	bd 0c 93 00 	SW         R7,$12(SP)     | CMP        $0,R2
 200b6fc:	78 a8 00 08 	BNZ        @0x0200b708    // 200b708 <_fclose_r+0x18>
 200b700:	3e 00 00 00 	CLR        R7
 200b704:	78 80 00 e8 	BRA        @0x0200b7f0    // 200b7f0 <_fclose_r+0x100>
 200b708:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 200b70c:	0c 00 00 00 	CMP        $0,R1
 200b710:	78 88 00 14 	BZ         @0x0200b728    // 200b728 <_fclose_r+0x38>
 200b714:	14 84 40 38 	LW         56(R1),R2
 200b718:	14 00 00 00 	CMP        $0,R2
 200b71c:	78 a8 00 08 	BNZ        @0x0200b728    // 200b728 <_fclose_r+0x38>
 200b720:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 200b724:	02 00 62 f8 
 200b728:	0d 05 40 0c 	LH         12(R5),R1
 200b72c:	09 80 00 10 	LSL        $16,R1
 200b730:	09 c0 00 10 	ASR        $16,R1
 200b734:	0c 00 00 00 	CMP        $0,R1
 200b738:	78 8b ff c4 	BZ         @0x0200b700    // 200b700 <_fclose_r+0x10>
 200b73c:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 200b740:	87 fa fc f8 	JSR        0x02005a00     // 2005a00 <__sflush_r>
 200b744:	02 00 5a 00 
 200b748:	3b 40 40 00 	MOV        R1,R7
 200b74c:	1c 85 40 2c 	LW         44(R5),R3
 200b750:	1c 00 00 00 	CMP        $0,R3
 200b754:	78 88 00 14 	BZ         @0x0200b76c    // 200b76c <_fclose_r+0x7c>
 200b758:	14 85 40 1c 	LW         28(R5),R2
 200b75c:	0b 41 80 00 	MOV        R6,R1
 200b760:	87 f9 ff 98 	JSR        R3
 200b764:	0c 00 00 00 	CMP        $0,R1
 200b768:	3a 13 ff ff 	BREV.LT    $-1,R7
 200b76c:	0d 05 40 0c 	LH         12(R5),R1
 200b770:	08 40 00 80 	AND        $128,R1
 200b774:	78 88 00 10 	BZ         @0x0200b788    // 200b788 <_fclose_r+0x98>
 200b778:	14 85 40 10 	LW         16(R5),R2
 200b77c:	0b 41 80 00 	MOV        R6,R1
 200b780:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 200b784:	02 00 66 58 
 200b788:	14 85 40 30 	LW         48(R5),R2
 200b78c:	14 00 00 00 	CMP        $0,R2
 200b790:	78 88 00 24 	BZ         @0x0200b7b8    // 200b7b8 <_fclose_r+0xc8>
 200b794:	0b 41 40 00 	MOV        R5,R1
 200b798:	08 80 00 40 	ADD        $64,R1
 200b79c:	14 04 40 00 	CMP        R1,R2
 200b7a0:	78 88 00 0c 	BZ         @0x0200b7b0    // 200b7b0 <_fclose_r+0xc0>
 200b7a4:	0b 41 80 00 	MOV        R6,R1
 200b7a8:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 200b7ac:	02 00 66 58 
 200b7b0:	06 00 00 00 	CLR        R0
 200b7b4:	04 c5 40 30 	SW         R0,$48(R5)
 200b7b8:	14 85 40 44 	LW         68(R5),R2
 200b7bc:	14 00 00 00 	CMP        $0,R2
 200b7c0:	78 88 00 14 	BZ         @0x0200b7d8    // 200b7d8 <_fclose_r+0xe8>
 200b7c4:	0b 41 80 00 	MOV        R6,R1
 200b7c8:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 200b7cc:	02 00 66 58 
 200b7d0:	06 00 00 00 	CLR        R0
 200b7d4:	04 c5 40 44 	SW         R0,$68(R5)
 200b7d8:	87 fa fc f8 	JSR        0x0200648c     // 200648c <__sfp_lock_acquire>
 200b7dc:	02 00 64 8c 
 200b7e0:	06 00 00 00 	CLR        R0
 200b7e4:	05 45 40 0c 	SH         R0,$12(R5)
 200b7e8:	87 fa fc f8 	JSR        0x02006490     // 2006490 <__sfp_lock_release>
 200b7ec:	02 00 64 90 
 200b7f0:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200b7f4:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200b7f8:	bc 0c ea 10 	LW         12(SP),R7      | ADD        $16,SP
 200b7fc:	7b 40 00 00 	RTN

0200b800 <fclose>:
 200b800:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200b804:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200b808:	3c c7 40 0c 	SW         R7,$12(SP)
 200b80c:	12 03 00 40 	LDI        0x0200e834,R2  // 200e834 <_impure_ptr>
 200b810:	12 40 e8 34 
 200b814:	b4 90 8b 00 	LW         (R2),R6        | CMP        $0,R1
 200b818:	78 a8 00 08 	BNZ        @0x0200b824    // 200b824 <fclose+0x24>
 200b81c:	3e 00 00 00 	CLR        R7
 200b820:	78 80 00 e8 	BRA        @0x0200b90c    // 200b90c <fclose+0x10c>
 200b824:	af 88 b3 00 	MOV        R1,R5          | CMP        $0,R6
 200b828:	78 88 00 18 	BZ         @0x0200b844    // 200b844 <fclose+0x44>
 200b82c:	0c 85 80 38 	LW         56(R6),R1
 200b830:	0c 00 00 00 	CMP        $0,R1
 200b834:	78 a8 00 0c 	BNZ        @0x0200b844    // 200b844 <fclose+0x44>
 200b838:	0b 41 80 00 	MOV        R6,R1
 200b83c:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 200b840:	02 00 62 f8 
 200b844:	0d 05 40 0c 	LH         12(R5),R1
 200b848:	09 80 00 10 	LSL        $16,R1
 200b84c:	09 c0 00 10 	ASR        $16,R1
 200b850:	0c 00 00 00 	CMP        $0,R1
 200b854:	78 8b ff c4 	BZ         @0x0200b81c    // 200b81c <fclose+0x1c>
 200b858:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 200b85c:	87 fa fc f8 	JSR        0x02005a00     // 2005a00 <__sflush_r>
 200b860:	02 00 5a 00 
 200b864:	3b 40 40 00 	MOV        R1,R7
 200b868:	1c 85 40 2c 	LW         44(R5),R3
 200b86c:	1c 00 00 00 	CMP        $0,R3
 200b870:	78 88 00 14 	BZ         @0x0200b888    // 200b888 <fclose+0x88>
 200b874:	14 85 40 1c 	LW         28(R5),R2
 200b878:	0b 41 80 00 	MOV        R6,R1
 200b87c:	87 f9 ff 98 	JSR        R3
 200b880:	0c 00 00 00 	CMP        $0,R1
 200b884:	3a 13 ff ff 	BREV.LT    $-1,R7
 200b888:	0d 05 40 0c 	LH         12(R5),R1
 200b88c:	08 40 00 80 	AND        $128,R1
 200b890:	78 88 00 10 	BZ         @0x0200b8a4    // 200b8a4 <fclose+0xa4>
 200b894:	14 85 40 10 	LW         16(R5),R2
 200b898:	0b 41 80 00 	MOV        R6,R1
 200b89c:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 200b8a0:	02 00 66 58 
 200b8a4:	14 85 40 30 	LW         48(R5),R2
 200b8a8:	14 00 00 00 	CMP        $0,R2
 200b8ac:	78 88 00 24 	BZ         @0x0200b8d4    // 200b8d4 <fclose+0xd4>
 200b8b0:	0b 41 40 00 	MOV        R5,R1
 200b8b4:	08 80 00 40 	ADD        $64,R1
 200b8b8:	14 04 40 00 	CMP        R1,R2
 200b8bc:	78 88 00 0c 	BZ         @0x0200b8cc    // 200b8cc <fclose+0xcc>
 200b8c0:	0b 41 80 00 	MOV        R6,R1
 200b8c4:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 200b8c8:	02 00 66 58 
 200b8cc:	06 00 00 00 	CLR        R0
 200b8d0:	04 c5 40 30 	SW         R0,$48(R5)
 200b8d4:	14 85 40 44 	LW         68(R5),R2
 200b8d8:	14 00 00 00 	CMP        $0,R2
 200b8dc:	78 88 00 14 	BZ         @0x0200b8f4    // 200b8f4 <fclose+0xf4>
 200b8e0:	0b 41 80 00 	MOV        R6,R1
 200b8e4:	87 fa fc f8 	JSR        0x02006658     // 2006658 <_free_r>
 200b8e8:	02 00 66 58 
 200b8ec:	06 00 00 00 	CLR        R0
 200b8f0:	04 c5 40 44 	SW         R0,$68(R5)
 200b8f4:	87 fa fc f8 	JSR        0x0200648c     // 200648c <__sfp_lock_acquire>
 200b8f8:	02 00 64 8c 
 200b8fc:	06 00 00 00 	CLR        R0
 200b900:	05 45 40 0c 	SH         R0,$12(R5)
 200b904:	87 fa fc f8 	JSR        0x02006490     // 2006490 <__sfp_lock_release>
 200b908:	02 00 64 90 
 200b90c:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200b910:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200b914:	bc 0c ea 10 	LW         12(SP),R7      | ADD        $16,SP
 200b918:	7b 40 00 00 	RTN

0200b91c <__fputwc>:
 200b91c:	e8 14 85 04 	SUB        $20,SP         | SW         R0,$4(SP)
 200b920:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200b924:	bd 10 bf 88 	SW         R7,$16(SP)     | MOV        R1,R7
 200b928:	b7 90 af 98 	MOV        R2,R6          | MOV        R3,R5
 200b92c:	87 fa fc f8 	JSR        0x02007058     // 2007058 <__locale_mb_cur_max>
 200b930:	02 00 70 58 
 200b934:	0c 00 00 01 	CMP        $1,R1
 200b938:	78 a8 00 14 	BNZ        @0x0200b950    // 200b950 <__fputwc+0x34>
 200b93c:	8f b0 8a 7f 	MOV        R6,R1          | ADD        $-1,R1
 200b940:	0c 00 00 ff 	CMP        $255,R1
 200b944:	78 b8 00 08 	BNC        @0x0200b950    // 200b950 <__fputwc+0x34>
 200b948:	35 c7 40 03 	SB         R6,$3(SP)
 200b94c:	78 80 00 3c 	BRA        @0x0200b98c    // 200b98c <__fputwc+0x70>
 200b950:	23 41 40 60 	MOV        $96+R5,R4
 200b954:	9f b0 97 eb 	MOV        R6,R3          | MOV        $3+SP,R2
 200b958:	0b 41 c0 00 	MOV        R7,R1
 200b95c:	87 fa fc f8 	JSR        0x0200be88     // 200be88 <_wcrtomb_r>
 200b960:	02 00 be 88 
 200b964:	0c 03 ff ff 	CMP        $-1,R1
 200b968:	78 a8 00 10 	BNZ        @0x0200b97c    // 200b97c <__fputwc+0x60>
 200b96c:	15 05 40 0c 	LH         12(R5),R2
 200b970:	10 c0 00 40 	OR         $64,R2
 200b974:	15 45 40 0c 	SH         R2,$12(R5)
 200b978:	78 80 00 64 	BRA        @0x0200b9e0    // 200b9e0 <__fputwc+0xc4>
 200b97c:	0c 00 00 00 	CMP        $0,R1
 200b980:	78 a8 00 08 	BNZ        @0x0200b98c    // 200b98c <__fputwc+0x70>
 200b984:	0b 41 80 00 	MOV        R6,R1
 200b988:	78 80 00 54 	BRA        @0x0200b9e0    // 200b9e0 <__fputwc+0xc4>
 200b98c:	15 87 40 03 	LB         3(SP),R2
 200b990:	1c 85 40 08 	LW         8(R5),R3
 200b994:	18 83 ff ff 	ADD        $-1,R3
 200b998:	1c c5 40 08 	SW         R3,$8(R5)
 200b99c:	78 b0 00 1c 	BGE        @0x0200b9bc    // 200b9bc <__fputwc+0xa0>
 200b9a0:	0c 85 40 18 	LW         24(R5),R1
 200b9a4:	9b 88 9e 00 	CMP        R1,R3          | CLR        R3
 200b9a8:	1a 70 00 01 	LDILO.GE   $1,R3
 200b9ac:	93 0a 8e 00 	CMP        $10,R2         | CLR        R1
 200b9b0:	0a 68 00 01 	LDILO.NZ   $1,R1
 200b9b4:	18 44 40 00 	AND        R1,R3
 200b9b8:	78 88 00 10 	BZ         @0x0200b9cc    // 200b9cc <__fputwc+0xb0>
 200b9bc:	9c a8 8f 98 	LW         (R5),R3        | MOV        R3,R1
 200b9c0:	8a 01 8d a8 	ADD        $1,R1          | SW         R1,(R5)
 200b9c4:	15 c4 c0 00 	SB         R2,(R3)
 200b9c8:	78 83 ff b8 	BRA        @0x0200b984    // 200b984 <__fputwc+0x68>
 200b9cc:	9f a8 8f b8 	MOV        R5,R3          | MOV        R7,R1
 200b9d0:	87 fa fc f8 	JSR        0x0200bc04     // 200bc04 <__swbuf_r>
 200b9d4:	02 00 bc 04 
 200b9d8:	0c 03 ff ff 	CMP        $-1,R1
 200b9dc:	78 ab ff a4 	BNZ        @0x0200b984    // 200b984 <__fputwc+0x68>
 200b9e0:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 200b9e4:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 200b9e8:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200b9ec <_fputwc_r>:
 200b9ec:	e8 14 85 04 	SUB        $20,SP         | SW         R0,$4(SP)
 200b9f0:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200b9f4:	bd 10 bf 88 	SW         R7,$16(SP)     | MOV        R1,R7
 200b9f8:	b7 90 af 98 	MOV        R2,R6          | MOV        R3,R5
 200b9fc:	0d 04 c0 0c 	LH         12(R3),R1
 200ba00:	13 40 40 00 	MOV        R1,R2
 200ba04:	10 40 20 00 	AND        $8192,R2
 200ba08:	78 a8 00 18 	BNZ        @0x0200ba24    // 200ba24 <_fputwc_r+0x38>
 200ba0c:	14 84 c0 68 	LW         104(R3),R2
 200ba10:	08 c0 20 00 	OR         $8192,R1
 200ba14:	0d 44 c0 0c 	SH         R1,$12(R3)
 200ba18:	0b 40 80 00 	MOV        R2,R1
 200ba1c:	08 c0 20 00 	OR         $8192,R1
 200ba20:	0c c4 c0 68 	SW         R1,$104(R3)
 200ba24:	87 fa fc f8 	JSR        0x02007058     // 2007058 <__locale_mb_cur_max>
 200ba28:	02 00 70 58 
 200ba2c:	0c 00 00 01 	CMP        $1,R1
 200ba30:	78 a8 00 14 	BNZ        @0x0200ba48    // 200ba48 <_fputwc_r+0x5c>
 200ba34:	8f b0 8a 7f 	MOV        R6,R1          | ADD        $-1,R1
 200ba38:	0c 00 00 ff 	CMP        $255,R1
 200ba3c:	78 b8 00 08 	BNC        @0x0200ba48    // 200ba48 <_fputwc_r+0x5c>
 200ba40:	35 c7 40 03 	SB         R6,$3(SP)
 200ba44:	78 80 00 3c 	BRA        @0x0200ba84    // 200ba84 <_fputwc_r+0x98>
 200ba48:	23 41 40 60 	MOV        $96+R5,R4
 200ba4c:	9f b0 97 eb 	MOV        R6,R3          | MOV        $3+SP,R2
 200ba50:	0b 41 c0 00 	MOV        R7,R1
 200ba54:	87 fa fc f8 	JSR        0x0200be88     // 200be88 <_wcrtomb_r>
 200ba58:	02 00 be 88 
 200ba5c:	0c 03 ff ff 	CMP        $-1,R1
 200ba60:	78 a8 00 10 	BNZ        @0x0200ba74    // 200ba74 <_fputwc_r+0x88>
 200ba64:	15 05 40 0c 	LH         12(R5),R2
 200ba68:	10 c0 00 40 	OR         $64,R2
 200ba6c:	15 45 40 0c 	SH         R2,$12(R5)
 200ba70:	78 80 00 64 	BRA        @0x0200bad8    // 200bad8 <_fputwc_r+0xec>
 200ba74:	0c 00 00 00 	CMP        $0,R1
 200ba78:	78 a8 00 08 	BNZ        @0x0200ba84    // 200ba84 <_fputwc_r+0x98>
 200ba7c:	0b 41 80 00 	MOV        R6,R1
 200ba80:	78 80 00 54 	BRA        @0x0200bad8    // 200bad8 <_fputwc_r+0xec>
 200ba84:	15 87 40 03 	LB         3(SP),R2
 200ba88:	1c 85 40 08 	LW         8(R5),R3
 200ba8c:	18 83 ff ff 	ADD        $-1,R3
 200ba90:	1c c5 40 08 	SW         R3,$8(R5)
 200ba94:	78 b0 00 1c 	BGE        @0x0200bab4    // 200bab4 <_fputwc_r+0xc8>
 200ba98:	0c 85 40 18 	LW         24(R5),R1
 200ba9c:	9b 88 9e 00 	CMP        R1,R3          | CLR        R3
 200baa0:	1a 70 00 01 	LDILO.GE   $1,R3
 200baa4:	93 0a 8e 00 	CMP        $10,R2         | CLR        R1
 200baa8:	0a 68 00 01 	LDILO.NZ   $1,R1
 200baac:	18 44 40 00 	AND        R1,R3
 200bab0:	78 88 00 10 	BZ         @0x0200bac4    // 200bac4 <_fputwc_r+0xd8>
 200bab4:	9c a8 8f 98 	LW         (R5),R3        | MOV        R3,R1
 200bab8:	8a 01 8d a8 	ADD        $1,R1          | SW         R1,(R5)
 200babc:	15 c4 c0 00 	SB         R2,(R3)
 200bac0:	78 83 ff b8 	BRA        @0x0200ba7c    // 200ba7c <_fputwc_r+0x90>
 200bac4:	9f a8 8f b8 	MOV        R5,R3          | MOV        R7,R1
 200bac8:	87 fa fc f8 	JSR        0x0200bc04     // 200bc04 <__swbuf_r>
 200bacc:	02 00 bc 04 
 200bad0:	0c 03 ff ff 	CMP        $-1,R1
 200bad4:	78 ab ff a4 	BNZ        @0x0200ba7c    // 200ba7c <_fputwc_r+0x90>
 200bad8:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 200badc:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 200bae0:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bae4 <fputwc>:
 200bae4:	e8 14 85 04 	SUB        $20,SP         | SW         R0,$4(SP)
 200bae8:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200baec:	bd 10 b7 88 	SW         R7,$16(SP)     | MOV        R1,R6
 200baf0:	2b 40 80 00 	MOV        R2,R5
 200baf4:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200baf8:	0a 40 e8 34 
 200bafc:	bc 88 bb 00 	LW         (R1),R7        | CMP        $0,R7
 200bb00:	78 88 00 18 	BZ         @0x0200bb1c    // 200bb1c <fputwc+0x38>
 200bb04:	0c 85 c0 38 	LW         56(R7),R1
 200bb08:	0c 00 00 00 	CMP        $0,R1
 200bb0c:	78 a8 00 0c 	BNZ        @0x0200bb1c    // 200bb1c <fputwc+0x38>
 200bb10:	0b 41 c0 00 	MOV        R7,R1
 200bb14:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 200bb18:	02 00 62 f8 
 200bb1c:	0d 05 40 0c 	LH         12(R5),R1
 200bb20:	13 40 40 00 	MOV        R1,R2
 200bb24:	10 40 20 00 	AND        $8192,R2
 200bb28:	78 a8 00 18 	BNZ        @0x0200bb44    // 200bb44 <fputwc+0x60>
 200bb2c:	14 85 40 68 	LW         104(R5),R2
 200bb30:	08 c0 20 00 	OR         $8192,R1
 200bb34:	0d 45 40 0c 	SH         R1,$12(R5)
 200bb38:	0b 40 80 00 	MOV        R2,R1
 200bb3c:	08 c0 20 00 	OR         $8192,R1
 200bb40:	0c c5 40 68 	SW         R1,$104(R5)
 200bb44:	87 fa fc f8 	JSR        0x02007058     // 2007058 <__locale_mb_cur_max>
 200bb48:	02 00 70 58 
 200bb4c:	0c 00 00 01 	CMP        $1,R1
 200bb50:	78 a8 00 14 	BNZ        @0x0200bb68    // 200bb68 <fputwc+0x84>
 200bb54:	8f b0 8a 7f 	MOV        R6,R1          | ADD        $-1,R1
 200bb58:	0c 00 00 ff 	CMP        $255,R1
 200bb5c:	78 b8 00 08 	BNC        @0x0200bb68    // 200bb68 <fputwc+0x84>
 200bb60:	35 c7 40 03 	SB         R6,$3(SP)
 200bb64:	78 80 00 3c 	BRA        @0x0200bba4    // 200bba4 <fputwc+0xc0>
 200bb68:	23 41 40 60 	MOV        $96+R5,R4
 200bb6c:	9f b0 97 eb 	MOV        R6,R3          | MOV        $3+SP,R2
 200bb70:	0b 41 c0 00 	MOV        R7,R1
 200bb74:	87 fa fc f8 	JSR        0x0200be88     // 200be88 <_wcrtomb_r>
 200bb78:	02 00 be 88 
 200bb7c:	0c 03 ff ff 	CMP        $-1,R1
 200bb80:	78 a8 00 10 	BNZ        @0x0200bb94    // 200bb94 <fputwc+0xb0>
 200bb84:	15 05 40 0c 	LH         12(R5),R2
 200bb88:	10 c0 00 40 	OR         $64,R2
 200bb8c:	15 45 40 0c 	SH         R2,$12(R5)
 200bb90:	78 80 00 64 	BRA        @0x0200bbf8    // 200bbf8 <fputwc+0x114>
 200bb94:	0c 00 00 00 	CMP        $0,R1
 200bb98:	78 a8 00 08 	BNZ        @0x0200bba4    // 200bba4 <fputwc+0xc0>
 200bb9c:	0b 41 80 00 	MOV        R6,R1
 200bba0:	78 80 00 54 	BRA        @0x0200bbf8    // 200bbf8 <fputwc+0x114>
 200bba4:	15 87 40 03 	LB         3(SP),R2
 200bba8:	1c 85 40 08 	LW         8(R5),R3
 200bbac:	18 83 ff ff 	ADD        $-1,R3
 200bbb0:	1c c5 40 08 	SW         R3,$8(R5)
 200bbb4:	78 b0 00 1c 	BGE        @0x0200bbd4    // 200bbd4 <fputwc+0xf0>
 200bbb8:	0c 85 40 18 	LW         24(R5),R1
 200bbbc:	9b 88 9e 00 	CMP        R1,R3          | CLR        R3
 200bbc0:	1a 70 00 01 	LDILO.GE   $1,R3
 200bbc4:	93 0a 8e 00 	CMP        $10,R2         | CLR        R1
 200bbc8:	0a 68 00 01 	LDILO.NZ   $1,R1
 200bbcc:	18 44 40 00 	AND        R1,R3
 200bbd0:	78 88 00 10 	BZ         @0x0200bbe4    // 200bbe4 <fputwc+0x100>
 200bbd4:	9c a8 8f 98 	LW         (R5),R3        | MOV        R3,R1
 200bbd8:	8a 01 8d a8 	ADD        $1,R1          | SW         R1,(R5)
 200bbdc:	15 c4 c0 00 	SB         R2,(R3)
 200bbe0:	78 83 ff b8 	BRA        @0x0200bb9c    // 200bb9c <fputwc+0xb8>
 200bbe4:	9f a8 8f b8 	MOV        R5,R3          | MOV        R7,R1
 200bbe8:	87 fa fc f8 	JSR        0x0200bc04     // 200bc04 <__swbuf_r>
 200bbec:	02 00 bc 04 
 200bbf0:	0c 03 ff ff 	CMP        $-1,R1
 200bbf4:	78 ab ff a4 	BNZ        @0x0200bb9c    // 200bb9c <fputwc+0xb8>
 200bbf8:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 200bbfc:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 200bc00:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bc04 <__swbuf_r>:
 200bc04:	e8 14 85 00 	SUB        $20,SP         | SW         R0,(SP)
 200bc08:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200bc0c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200bc10:	bf 88 b7 90 	MOV        R1,R7          | MOV        R2,R6
 200bc14:	af 98 8b 00 	MOV        R3,R5          | CMP        $0,R1
 200bc18:	78 88 00 14 	BZ         @0x0200bc30    // 200bc30 <__swbuf_r+0x2c>
 200bc1c:	14 84 40 38 	LW         56(R1),R2
 200bc20:	14 00 00 00 	CMP        $0,R2
 200bc24:	78 a8 00 08 	BNZ        @0x0200bc30    // 200bc30 <__swbuf_r+0x2c>
 200bc28:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 200bc2c:	02 00 62 f8 
 200bc30:	0c 85 40 18 	LW         24(R5),R1
 200bc34:	0c c5 40 08 	SW         R1,$8(R5)
 200bc38:	15 05 40 0c 	LH         12(R5),R2
 200bc3c:	0b 40 80 00 	MOV        R2,R1
 200bc40:	08 40 ff ff 	AND        $65535,R1
 200bc44:	9f 88 99 08 	MOV        R1,R3          | AND        $8,R3
 200bc48:	78 88 00 0c 	BZ         @0x0200bc58    // 200bc58 <__swbuf_r+0x54>
 200bc4c:	1c 85 40 10 	LW         16(R5),R3
 200bc50:	1c 00 00 00 	CMP        $0,R3
 200bc54:	78 a8 00 2c 	BNZ        @0x0200bc84    // 200bc84 <__swbuf_r+0x80>
 200bc58:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bc5c:	87 fa fc f8 	JSR        0x02003c64     // 2003c64 <__swsetup_r>
 200bc60:	02 00 3c 64 
 200bc64:	0c 00 00 00 	CMP        $0,R1
 200bc68:	78 88 00 08 	BZ         @0x0200bc74    // 200bc74 <__swbuf_r+0x70>
 200bc6c:	36 7f ff ff 	LDI        $-1,R6
 200bc70:	78 80 00 bc 	BRA        @0x0200bd30    // 200bd30 <__swbuf_r+0x12c>
 200bc74:	15 05 40 0c 	LH         12(R5),R2
 200bc78:	0b 40 80 00 	MOV        R2,R1
 200bc7c:	08 40 ff ff 	AND        $65535,R1
 200bc80:	1c 85 40 10 	LW         16(R5),R3
 200bc84:	43 41 80 00 	MOV        R6,R8
 200bc88:	40 40 00 ff 	AND        $255,R8
 200bc8c:	30 40 00 ff 	AND        $255,R6
 200bc90:	08 40 20 00 	AND        $8192,R1
 200bc94:	78 a8 00 18 	BNZ        @0x0200bcb0    // 200bcb0 <__swbuf_r+0xac>
 200bc98:	10 c0 20 00 	OR         $8192,R2
 200bc9c:	15 45 40 0c 	SH         R2,$12(R5)
 200bca0:	7f 40 00 00 	LOCK
 200bca4:	14 85 40 68 	LW         104(R5),R2
 200bca8:	10 43 df ff 	AND        $-8193,R2
 200bcac:	14 c5 40 68 	SW         R2,$104(R5)
 200bcb0:	94 a8 8f 90 	LW         (R5),R2        | MOV        R2,R1
 200bcb4:	08 04 c0 00 	SUB        R3,R1
 200bcb8:	1c 85 40 14 	LW         20(R5),R3
 200bcbc:	0c 04 c0 00 	CMP        R3,R1
 200bcc0:	78 b0 00 08 	BGE        @0x0200bccc    // 200bccc <__swbuf_r+0xc8>
 200bcc4:	08 80 00 01 	ADD        $1,R1
 200bcc8:	78 80 00 18 	BRA        @0x0200bce4    // 200bce4 <__swbuf_r+0xe0>
 200bccc:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bcd0:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 200bcd4:	02 00 57 2c 
 200bcd8:	0c 00 00 00 	CMP        $0,R1
 200bcdc:	78 ab ff 8c 	BNZ        @0x0200bc6c    // 200bc6c <__swbuf_r+0x68>
 200bce0:	94 a8 8e 01 	LW         (R5),R2        | LDI        $1,R1
 200bce4:	1c 85 40 08 	LW         8(R5),R3
 200bce8:	18 83 ff ff 	ADD        $-1,R3
 200bcec:	1c c5 40 08 	SW         R3,$8(R5)
 200bcf0:	9f 90 9a 01 	MOV        R2,R3          | ADD        $1,R3
 200bcf4:	1c c5 40 00 	SW         R3,(R5)
 200bcf8:	45 c4 80 00 	SB         R8,(R2)
 200bcfc:	14 85 40 14 	LW         20(R5),R2
 200bd00:	14 04 40 00 	CMP        R1,R2
 200bd04:	78 88 00 14 	BZ         @0x0200bd1c    // 200bd1c <__swbuf_r+0x118>
 200bd08:	b3 0a 8e 00 	CMP        $10,R6         | CLR        R1
 200bd0c:	0a 48 00 01 	LDILO.Z    $1,R1
 200bd10:	15 85 40 0d 	LB         13(R5),R2
 200bd14:	08 44 80 00 	AND        R2,R1
 200bd18:	78 88 00 14 	BZ         @0x0200bd30    // 200bd30 <__swbuf_r+0x12c>
 200bd1c:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bd20:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 200bd24:	02 00 57 2c 
 200bd28:	0c 00 00 00 	CMP        $0,R1
 200bd2c:	78 ab ff 3c 	BNZ        @0x0200bc6c    // 200bc6c <__swbuf_r+0x68>
 200bd30:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 200bd34:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200bd38:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200bd3c:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bd40 <__swbuf>:
 200bd40:	e8 14 85 00 	SUB        $20,SP         | SW         R0,(SP)
 200bd44:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200bd48:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200bd4c:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 200bd50:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200bd54:	0a 40 e8 34 
 200bd58:	bc 88 bb 00 	LW         (R1),R7        | CMP        $0,R7
 200bd5c:	78 88 00 18 	BZ         @0x0200bd78    // 200bd78 <__swbuf+0x38>
 200bd60:	0c 85 c0 38 	LW         56(R7),R1
 200bd64:	0c 00 00 00 	CMP        $0,R1
 200bd68:	78 a8 00 0c 	BNZ        @0x0200bd78    // 200bd78 <__swbuf+0x38>
 200bd6c:	0b 41 c0 00 	MOV        R7,R1
 200bd70:	87 fa fc f8 	JSR        0x020062f8     // 20062f8 <__sinit>
 200bd74:	02 00 62 f8 
 200bd78:	0c 85 40 18 	LW         24(R5),R1
 200bd7c:	0c c5 40 08 	SW         R1,$8(R5)
 200bd80:	15 05 40 0c 	LH         12(R5),R2
 200bd84:	0b 40 80 00 	MOV        R2,R1
 200bd88:	08 40 ff ff 	AND        $65535,R1
 200bd8c:	9f 88 99 08 	MOV        R1,R3          | AND        $8,R3
 200bd90:	78 88 00 0c 	BZ         @0x0200bda0    // 200bda0 <__swbuf+0x60>
 200bd94:	1c 85 40 10 	LW         16(R5),R3
 200bd98:	1c 00 00 00 	CMP        $0,R3
 200bd9c:	78 a8 00 2c 	BNZ        @0x0200bdcc    // 200bdcc <__swbuf+0x8c>
 200bda0:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bda4:	87 fa fc f8 	JSR        0x02003c64     // 2003c64 <__swsetup_r>
 200bda8:	02 00 3c 64 
 200bdac:	0c 00 00 00 	CMP        $0,R1
 200bdb0:	78 88 00 08 	BZ         @0x0200bdbc    // 200bdbc <__swbuf+0x7c>
 200bdb4:	36 7f ff ff 	LDI        $-1,R6
 200bdb8:	78 80 00 bc 	BRA        @0x0200be78    // 200be78 <__swbuf+0x138>
 200bdbc:	15 05 40 0c 	LH         12(R5),R2
 200bdc0:	0b 40 80 00 	MOV        R2,R1
 200bdc4:	08 40 ff ff 	AND        $65535,R1
 200bdc8:	1c 85 40 10 	LW         16(R5),R3
 200bdcc:	43 41 80 00 	MOV        R6,R8
 200bdd0:	40 40 00 ff 	AND        $255,R8
 200bdd4:	30 40 00 ff 	AND        $255,R6
 200bdd8:	08 40 20 00 	AND        $8192,R1
 200bddc:	78 a8 00 18 	BNZ        @0x0200bdf8    // 200bdf8 <__swbuf+0xb8>
 200bde0:	10 c0 20 00 	OR         $8192,R2
 200bde4:	15 45 40 0c 	SH         R2,$12(R5)
 200bde8:	7f 40 00 00 	LOCK
 200bdec:	14 85 40 68 	LW         104(R5),R2
 200bdf0:	10 43 df ff 	AND        $-8193,R2
 200bdf4:	14 c5 40 68 	SW         R2,$104(R5)
 200bdf8:	94 a8 8f 90 	LW         (R5),R2        | MOV        R2,R1
 200bdfc:	08 04 c0 00 	SUB        R3,R1
 200be00:	1c 85 40 14 	LW         20(R5),R3
 200be04:	0c 04 c0 00 	CMP        R3,R1
 200be08:	78 b0 00 08 	BGE        @0x0200be14    // 200be14 <__swbuf+0xd4>
 200be0c:	08 80 00 01 	ADD        $1,R1
 200be10:	78 80 00 18 	BRA        @0x0200be2c    // 200be2c <__swbuf+0xec>
 200be14:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200be18:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 200be1c:	02 00 57 2c 
 200be20:	0c 00 00 00 	CMP        $0,R1
 200be24:	78 ab ff 8c 	BNZ        @0x0200bdb4    // 200bdb4 <__swbuf+0x74>
 200be28:	94 a8 8e 01 	LW         (R5),R2        | LDI        $1,R1
 200be2c:	1c 85 40 08 	LW         8(R5),R3
 200be30:	18 83 ff ff 	ADD        $-1,R3
 200be34:	1c c5 40 08 	SW         R3,$8(R5)
 200be38:	9f 90 9a 01 	MOV        R2,R3          | ADD        $1,R3
 200be3c:	1c c5 40 00 	SW         R3,(R5)
 200be40:	45 c4 80 00 	SB         R8,(R2)
 200be44:	14 85 40 14 	LW         20(R5),R2
 200be48:	14 04 40 00 	CMP        R1,R2
 200be4c:	78 88 00 14 	BZ         @0x0200be64    // 200be64 <__swbuf+0x124>
 200be50:	b3 0a 8e 00 	CMP        $10,R6         | CLR        R1
 200be54:	0a 48 00 01 	LDILO.Z    $1,R1
 200be58:	15 85 40 0d 	LB         13(R5),R2
 200be5c:	08 44 80 00 	AND        R2,R1
 200be60:	78 88 00 14 	BZ         @0x0200be78    // 200be78 <__swbuf+0x138>
 200be64:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200be68:	87 fa fc f8 	JSR        0x0200572c     // 200572c <_fflush_r>
 200be6c:	02 00 57 2c 
 200be70:	0c 00 00 00 	CMP        $0,R1
 200be74:	78 ab ff 3c 	BNZ        @0x0200bdb4    // 200bdb4 <__swbuf+0x74>
 200be78:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 200be7c:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200be80:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200be84:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200be88 <_wcrtomb_r>:
 200be88:	e8 1c 85 0c 	SUB        $28,SP         | SW         R0,$12(SP)
 200be8c:	ad 10 b5 14 	SW         R5,$16(SP)     | SW         R6,$20(SP)
 200be90:	bd 18 b7 88 	SW         R7,$24(SP)     | MOV        R1,R6
 200be94:	bf a0 93 00 	MOV        R4,R7          | CMP        $0,R2
 200be98:	78 a8 00 30 	BNZ        @0x0200becc    // 200becc <_wcrtomb_r+0x44>
 200be9c:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200bea0:	0a 40 e8 34 
 200bea4:	0c 84 40 00 	LW         (R1),R1
 200bea8:	2c 84 40 34 	LW         52(R1),R5
 200beac:	2c 00 00 00 	CMP        $0,R5
 200beb0:	2a 0b 00 40 	LDI.Z      0x0200f07c,R5  // 200f07c <__global_locale>
 200beb4:	2a 48 f0 7c 
 200beb8:	9e 00 97 ea 	CLR        R3             | MOV        $2+SP,R2
 200bebc:	0b 41 80 00 	MOV        R6,R1
 200bec0:	03 43 c0 01 	IJSR       #224(R5)
 200bec4:	7c 85 40 e0 
 200bec8:	78 80 00 28 	BRA        @0x0200bef4    // 200bef4 <_wcrtomb_r+0x6c>
 200becc:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200bed0:	0a 40 e8 34 
 200bed4:	0c 84 40 00 	LW         (R1),R1
 200bed8:	2c 84 40 34 	LW         52(R1),R5
 200bedc:	2c 00 00 00 	CMP        $0,R5
 200bee0:	2a 0b 00 40 	LDI.Z      0x0200f07c,R5  // 200f07c <__global_locale>
 200bee4:	2a 48 f0 7c 
 200bee8:	0b 41 80 00 	MOV        R6,R1
 200beec:	03 43 c0 01 	IJSR       #224(R5)
 200bef0:	7c 85 40 e0 
 200bef4:	0c 03 ff ff 	CMP        $-1,R1
 200bef8:	12 08 00 00 	CLR.Z      $0,R2
 200befc:	14 cd c0 00 	SW.Z       R2,(R7)
 200bf00:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bf04:	12 48 00 8a 
 200bf08:	14 cd 80 00 	SW.Z       R2,(R6)
 200bf0c:	84 0c ac 10 	LW         12(SP),R0      | LW         16(SP),R5
 200bf10:	b4 14 bc 18 	LW         20(SP),R6      | LW         24(SP),R7
 200bf14:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200bf18 <wcrtomb>:
 200bf18:	e8 1c 85 0c 	SUB        $28,SP         | SW         R0,$12(SP)
 200bf1c:	ad 10 b5 14 	SW         R5,$16(SP)     | SW         R6,$20(SP)
 200bf20:	bd 18 bf 98 	SW         R7,$24(SP)     | MOV        R3,R7
 200bf24:	1a 03 00 40 	LDI        0x0200e834,R3  // 200e834 <_impure_ptr>
 200bf28:	1a 40 e8 34 
 200bf2c:	ac 98 8b 00 	LW         (R3),R5        | CMP        $0,R1
 200bf30:	78 a8 00 24 	BNZ        @0x0200bf58    // 200bf58 <wcrtomb+0x40>
 200bf34:	34 85 40 34 	LW         52(R5),R6
 200bf38:	34 00 00 00 	CMP        $0,R6
 200bf3c:	32 0b 00 40 	LDI.Z      0x0200f07c,R6  // 200f07c <__global_locale>
 200bf40:	32 48 f0 7c 
 200bf44:	a7 b8 9e 00 	MOV        R7,R4          | CLR        R3
 200bf48:	97 ea 8f a8 	MOV        $2+SP,R2       | MOV        R5,R1
 200bf4c:	03 43 c0 01 	IJSR       #224(R6)
 200bf50:	7c 85 80 e0 
 200bf54:	78 80 00 20 	BRA        @0x0200bf78    // 200bf78 <wcrtomb+0x60>
 200bf58:	34 85 40 34 	LW         52(R5),R6
 200bf5c:	34 00 00 00 	CMP        $0,R6
 200bf60:	32 0b 00 40 	LDI.Z      0x0200f07c,R6  // 200f07c <__global_locale>
 200bf64:	32 48 f0 7c 
 200bf68:	a7 b8 9f 90 	MOV        R7,R4          | MOV        R2,R3
 200bf6c:	97 88 8f a8 	MOV        R1,R2          | MOV        R5,R1
 200bf70:	03 43 c0 01 	IJSR       #224(R6)
 200bf74:	7c 85 80 e0 
 200bf78:	0c 03 ff ff 	CMP        $-1,R1
 200bf7c:	12 08 00 00 	CLR.Z      $0,R2
 200bf80:	14 cd c0 00 	SW.Z       R2,(R7)
 200bf84:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bf88:	12 48 00 8a 
 200bf8c:	14 cd 40 00 	SW.Z       R2,(R5)
 200bf90:	84 0c ac 10 	LW         12(SP),R0      | LW         16(SP),R5
 200bf94:	b4 14 bc 18 	LW         20(SP),R6      | LW         24(SP),R7
 200bf98:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200bf9c <cltz>:
 200bf9c:	9f 88 8e 00 	MOV        R1,R3          | CLR        R1
 200bfa0:	1c 00 00 00 	CMP        $0,R3
 200bfa4:	1b 48 80 00 	MOV.Z      R2,R3
 200bfa8:	08 88 00 20 	ADD.Z      $32,R1
 200bfac:	1a 04 c0 00 	BREV       R3,R3
 200bfb0:	1c 40 ff ff 	TST        $65535,R3
 200bfb4:	08 88 00 10 	ADD.Z      $16,R1
 200bfb8:	19 48 00 10 	LSR.Z      $16,R3
 200bfbc:	1c 40 00 ff 	TST        $255,R3
 200bfc0:	08 88 00 08 	ADD.Z      $8,R1
 200bfc4:	19 48 00 08 	LSR.Z      $8,R3
 200bfc8:	1c 40 00 0f 	TST        $15,R3
 200bfcc:	08 88 00 04 	ADD.Z      $4,R1
 200bfd0:	19 48 00 04 	LSR.Z      $4,R3
 200bfd4:	1c 40 00 03 	TST        $3,R3
 200bfd8:	08 88 00 02 	ADD.Z      $2,R1
 200bfdc:	19 48 00 02 	LSR.Z      $2,R3
 200bfe0:	1c 40 00 01 	TST        $1,R3
 200bfe4:	08 88 00 01 	ADD.Z      $1,R1
 200bfe8:	7b 40 00 00 	RTN

0200bfec <__udivdi3>:
 200bfec:	68 00 00 40 	SUB        $64,SP
 200bff0:	85 1c ad 20 	SW         R0,$28(SP)     | SW         R5,$32(SP)
 200bff4:	b5 24 bd 28 	SW         R6,$36(SP)     | SW         R7,$40(SP)
 200bff8:	c5 2c cd 30 	SW         R8,$44(SP)     | SW         R9,$48(SP)
 200bffc:	d5 34 dd 38 	SW         R10,$52(SP)    | SW         R11,$56(SP)
 200c000:	e5 3c 8b 98 	SW         R12,$60(SP)    | CMP        R3,R1
 200c004:	78 98 00 08 	BC         @0x0200c010    // 200c010 <__udivdi3+0x24>
 200c008:	14 0d 00 00 	CMP.Z      R4,R2
 200c00c:	78 b8 00 08 	BNC        @0x0200c018    // 200c018 <__udivdi3+0x2c>
 200c010:	b6 00 be 00 	CLR        R6             | CLR        R7
 200c014:	78 80 02 24 	BRA        @0x0200c23c    // 200c23c <__udivdi3+0x250>
 200c018:	bf 98 b6 00 	MOV        R3,R7          | CLR        R6
 200c01c:	34 00 00 00 	CMP        $0,R6
 200c020:	3c 08 00 00 	CMP.Z      $0,R7
 200c024:	78 a8 00 1c 	BNZ        @0x0200c044    // 200c044 <__udivdi3+0x58>
 200c028:	cf 88 c7 b0 	MOV        R1,R9          | MOV        R6,R8
 200c02c:	44 00 00 00 	CMP        $0,R8
 200c030:	4c 08 00 00 	CMP.Z      $0,R9
 200c034:	78 a8 00 0c 	BNZ        @0x0200c044    // 200c044 <__udivdi3+0x58>
 200c038:	3b 40 80 00 	MOV        R2,R7
 200c03c:	3b 85 00 00 	DIVU       R4,R7
 200c040:	78 80 01 f8 	BRA        @0x0200c23c    // 200c23c <__udivdi3+0x250>
 200c044:	b7 98 bf a0 	MOV        R3,R6          | MOV        R4,R7
 200c048:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 200c04c:	87 fa fc f8 	JSR        0x0200bf9c     // 200bf9c <cltz>
 200c050:	02 00 bf 9c 
 200c054:	af 88 8f b0 	MOV        R1,R5          | MOV        R6,R1
 200c058:	13 41 c0 00 	MOV        R7,R2
 200c05c:	87 fa fc f8 	JSR        0x0200bf9c     // 200bf9c <cltz>
 200c060:	02 00 bf 9c 
 200c064:	a7 a8 a2 60 	MOV        R5,R4          | ADD        $-32,R4
 200c068:	78 90 00 10 	BLT        @0x0200c07c    // 200c07c <__udivdi3+0x90>
 200c06c:	53 42 40 00 	MOV        R9,R10
 200c070:	51 85 00 00 	LSL        R4,R10
 200c074:	5e 00 00 00 	CLR        R11
 200c078:	78 80 00 24 	BRA        @0x0200c0a0    // 200c0a0 <__udivdi3+0xb4>
 200c07c:	13 42 40 00 	MOV        R9,R2
 200c080:	11 40 00 01 	LSR        $1,R2
 200c084:	9e 1f 98 a8 	LDI        $31,R3         | SUB        R5,R3
 200c088:	11 44 c0 00 	LSR        R3,R2
 200c08c:	53 42 00 00 	MOV        R8,R10
 200c090:	51 85 40 00 	LSL        R5,R10
 200c094:	10 c6 80 00 	OR         R10,R2
 200c098:	d7 90 df c8 	MOV        R2,R10         | MOV        R9,R11
 200c09c:	59 85 40 00 	LSL        R5,R11
 200c0a0:	c7 88 c0 a8 	MOV        R1,R8          | SUB        R5,R8
 200c0a4:	44 00 00 20 	CMP        $32,R8
 200c0a8:	78 b0 00 60 	BGE        @0x0200c10c    // 200c10c <__udivdi3+0x120>
 200c0ac:	24 00 00 00 	CMP        $0,R4
 200c0b0:	78 90 00 10 	BLT        @0x0200c0c4    // 200c0c4 <__udivdi3+0xd8>
 200c0b4:	13 41 c0 00 	MOV        R7,R2
 200c0b8:	11 85 00 00 	LSL        R4,R2
 200c0bc:	1e 00 00 00 	CLR        R3
 200c0c0:	78 80 00 24 	BRA        @0x0200c0e8    // 200c0e8 <__udivdi3+0xfc>
 200c0c4:	23 41 c0 00 	MOV        R7,R4
 200c0c8:	21 40 00 01 	LSR        $1,R4
 200c0cc:	96 1f 90 a8 	LDI        $31,R2         | SUB        R5,R2
 200c0d0:	21 44 80 00 	LSR        R2,R4
 200c0d4:	13 41 80 00 	MOV        R6,R2
 200c0d8:	11 85 40 00 	LSL        R5,R2
 200c0dc:	20 c4 80 00 	OR         R2,R4
 200c0e0:	97 a0 9f b8 	MOV        R4,R2          | MOV        R7,R3
 200c0e4:	19 85 40 00 	LSL        R5,R3
 200c0e8:	a6 00 ae ff 	CLR        R4             | LDI        $-1,R5
 200c0ec:	a9 98 a1 90 	AND        R3,R5          | AND        R2,R4
 200c0f0:	24 00 00 00 	CMP        $0,R4
 200c0f4:	2c 08 00 00 	CMP.Z      $0,R5
 200c0f8:	78 a8 00 10 	BNZ        @0x0200c10c    // 200c10c <__udivdi3+0x120>
 200c0fc:	3b 42 80 00 	MOV        R10,R7
 200c100:	3b 84 80 00 	DIVU       R2,R7
 200c104:	36 00 00 00 	CLR        R6
 200c108:	78 80 01 30 	BRA        @0x0200c23c    // 200c23c <__udivdi3+0x250>
 200c10c:	a7 88 a2 60 	MOV        R1,R4          | ADD        $-32,R4
 200c110:	78 90 00 10 	BLT        @0x0200c124    // 200c124 <__udivdi3+0x138>
 200c114:	13 41 c0 00 	MOV        R7,R2
 200c118:	11 85 00 00 	LSL        R4,R2
 200c11c:	1e 00 00 00 	CLR        R3
 200c120:	78 80 00 24 	BRA        @0x0200c148    // 200c148 <__udivdi3+0x15c>
 200c124:	23 41 c0 00 	MOV        R7,R4
 200c128:	21 40 00 01 	LSR        $1,R4
 200c12c:	96 1f 90 88 	LDI        $31,R2         | SUB        R1,R2
 200c130:	21 44 80 00 	LSR        R2,R4
 200c134:	13 41 80 00 	MOV        R6,R2
 200c138:	11 84 40 00 	LSL        R1,R2
 200c13c:	20 c4 80 00 	OR         R2,R4
 200c140:	97 a0 9f b8 	MOV        R4,R2          | MOV        R7,R3
 200c144:	19 84 40 00 	LSL        R1,R3
 200c148:	8f c0 8a 60 	MOV        R8,R1          | ADD        $-32,R1
 200c14c:	78 90 00 10 	BLT        @0x0200c160    // 200c160 <__udivdi3+0x174>
 200c150:	b6 01 a6 01 	LDI        $1,R6          | LDI        $1,R4
 200c154:	21 84 40 00 	LSL        R1,R4
 200c158:	2e 00 00 00 	CLR        R5
 200c15c:	78 80 00 0c 	BRA        @0x0200c16c    // 200c16c <__udivdi3+0x180>
 200c160:	a6 00 ae 00 	CLR        R4             | CLR        R5
 200c164:	8e 01 ae 01 	LDI        $1,R1          | LDI        $1,R5
 200c168:	29 86 00 00 	LSL        R8,R5
 200c16c:	24 00 00 00 	CMP        $0,R4
 200c170:	2c 08 00 00 	CMP.Z      $0,R5
 200c174:	78 8b fe 98 	BZ         @0x0200c010    // 200c010 <__udivdi3+0x24>
 200c178:	b6 00 be 00 	CLR        R6             | CLR        R7
 200c17c:	8e 00 e6 00 	CLR        R1             | CLR        R12
 200c180:	b5 00 bd 04 	SW         R6,(SP)        | SW         R7,$4(SP)
 200c184:	0c c7 40 18 	SW         R1,$24(SP)
 200c188:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 200c18c:	38 c5 40 00 	OR         R5,R7
 200c190:	30 c5 00 00 	OR         R4,R6
 200c194:	b5 10 bd 14 	SW         R6,$16(SP)     | SW         R7,$20(SP)
 200c198:	54 04 80 00 	CMP        R2,R10
 200c19c:	5c 0c c0 00 	CMP.Z      R3,R11
 200c1a0:	78 98 00 0c 	BC         @0x0200c1b0    // 200c1b0 <__udivdi3+0x1c4>
 200c1a4:	95 08 9d 0c 	SW         R2,$8(SP)      | SW         R3,$12(SP)
 200c1a8:	b7 90 bf 98 	MOV        R2,R6          | MOV        R3,R7
 200c1ac:	78 80 00 0c 	BRA        @0x0200c1bc    // 200c1bc <__udivdi3+0x1d0>
 200c1b0:	bc 18 bd 08 	LW         24(SP),R7      | SW         R7,$8(SP)
 200c1b4:	e5 0c b4 08 	SW         R12,$12(SP)    | LW         8(SP),R6
 200c1b8:	3c 87 40 0c 	LW         12(SP),R7
 200c1bc:	c7 d0 cf d8 	MOV        R10,R8         | MOV        R11,R9
 200c1c0:	48 05 c0 00 	SUB        R7,R9
 200c1c4:	40 18 00 01 	SUB.C      $1,R8
 200c1c8:	c0 b0 c5 08 	SUB        R6,R8          | SW         R8,$8(SP)
 200c1cc:	cd 0c d3 90 	SW         R9,$12(SP)     | CMP        R2,R10
 200c1d0:	5c 0c c0 00 	CMP.Z      R3,R11
 200c1d4:	78 98 00 08 	BC         @0x0200c1e0    // 200c1e0 <__udivdi3+0x1f4>
 200c1d8:	dc 10 d4 14 	LW         16(SP),R11     | LW         20(SP),R10
 200c1dc:	78 80 00 04 	BRA        @0x0200c1e4    // 200c1e4 <__udivdi3+0x1f8>
 200c1e0:	dc 00 d4 04 	LW         (SP),R11       | LW         4(SP),R10
 200c1e4:	dd 00 d5 04 	SW         R11,(SP)       | SW         R10,$4(SP)
 200c1e8:	5b 41 00 00 	MOV        R4,R11
 200c1ec:	59 80 00 1f 	LSL        $31,R11
 200c1f0:	53 41 40 00 	MOV        R5,R10
 200c1f4:	51 40 00 01 	LSR        $1,R10
 200c1f8:	0b 41 00 00 	MOV        R4,R1
 200c1fc:	09 40 00 01 	LSR        $1,R1
 200c200:	a7 88 af d8 	MOV        R1,R4          | MOV        R11,R5
 200c204:	28 c6 80 00 	OR         R10,R5
 200c208:	5b 40 80 00 	MOV        R2,R11
 200c20c:	59 80 00 1f 	LSL        $31,R11
 200c210:	53 40 c0 00 	MOV        R3,R10
 200c214:	51 40 00 01 	LSR        $1,R10
 200c218:	0b 40 80 00 	MOV        R2,R1
 200c21c:	09 40 00 01 	LSR        $1,R1
 200c220:	97 88 9f d8 	MOV        R1,R2          | MOV        R11,R3
 200c224:	18 c6 80 00 	OR         R10,R3
 200c228:	d4 08 dc 0c 	LW         8(SP),R10      | LW         12(SP),R11
 200c22c:	24 00 00 00 	CMP        $0,R4
 200c230:	2c 08 00 00 	CMP.Z      $0,R5
 200c234:	78 ab ff 50 	BNZ        @0x0200c188    // 200c188 <__udivdi3+0x19c>
 200c238:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 200c23c:	8f b0 97 b8 	MOV        R6,R1          | MOV        R7,R2
 200c240:	84 1c ac 20 	LW         28(SP),R0      | LW         32(SP),R5
 200c244:	b4 24 bc 28 	LW         36(SP),R6      | LW         40(SP),R7
 200c248:	c4 2c cc 30 	LW         44(SP),R8      | LW         48(SP),R9
 200c24c:	d4 34 dc 38 	LW         52(SP),R10     | LW         56(SP),R11
 200c250:	64 87 40 3c 	LW         60(SP),R12
 200c254:	68 80 00 40 	ADD        $64,SP
 200c258:	7b 40 00 00 	RTN

0200c25c <__divdi3>:
 200c25c:	68 00 00 44 	SUB        $68,SP
 200c260:	85 20 ad 24 	SW         R0,$32(SP)     | SW         R5,$36(SP)
 200c264:	b5 28 bd 2c 	SW         R6,$40(SP)     | SW         R7,$44(SP)
 200c268:	c5 30 cd 34 	SW         R8,$48(SP)     | SW         R9,$52(SP)
 200c26c:	d5 38 dd 3c 	SW         R10,$56(SP)    | SW         R11,$60(SP)
 200c270:	64 c7 40 40 	SW         R12,$64(SP)
 200c274:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 200c278:	b7 98 bf a0 	MOV        R3,R6          | MOV        R4,R7
 200c27c:	0c 00 00 00 	CMP        $0,R1
 200c280:	78 90 00 0c 	BLT        @0x0200c290    // 200c290 <__divdi3+0x34>
 200c284:	78 a8 00 20 	BNZ        @0x0200c2a8    // 200c2a8 <__divdi3+0x4c>
 200c288:	14 00 00 00 	CMP        $0,R2
 200c28c:	78 b8 00 18 	BNC        @0x0200c2a8    // 200c2a8 <__divdi3+0x4c>
 200c290:	49 03 ff ff 	XOR        $-1,R9
 200c294:	41 03 ff ff 	XOR        $-1,R8
 200c298:	48 80 00 01 	ADD        $1,R9
 200c29c:	40 98 00 01 	ADD.C      $1,R8
 200c2a0:	8e 00 e6 01 	CLR        R1             | LDI        $1,R12
 200c2a4:	78 80 00 04 	BRA        @0x0200c2ac    // 200c2ac <__divdi3+0x50>
 200c2a8:	8e 01 e6 00 	LDI        $1,R1          | CLR        R12
 200c2ac:	34 00 00 00 	CMP        $0,R6
 200c2b0:	78 90 00 0c 	BLT        @0x0200c2c0    // 200c2c0 <__divdi3+0x64>
 200c2b4:	78 a8 00 1c 	BNZ        @0x0200c2d4    // 200c2d4 <__divdi3+0x78>
 200c2b8:	3c 00 00 00 	CMP        $0,R7
 200c2bc:	78 b8 00 14 	BNC        @0x0200c2d4    // 200c2d4 <__divdi3+0x78>
 200c2c0:	39 03 ff ff 	XOR        $-1,R7
 200c2c4:	31 03 ff ff 	XOR        $-1,R6
 200c2c8:	38 80 00 01 	ADD        $1,R7
 200c2cc:	30 98 00 01 	ADD.C      $1,R6
 200c2d0:	63 40 40 00 	MOV        R1,R12
 200c2d4:	44 05 80 00 	CMP        R6,R8
 200c2d8:	78 98 00 08 	BC         @0x0200c2e4    // 200c2e4 <__divdi3+0x88>
 200c2dc:	4c 0d c0 00 	CMP.Z      R7,R9
 200c2e0:	78 b8 00 08 	BNC        @0x0200c2ec    // 200c2ec <__divdi3+0x90>
 200c2e4:	96 00 9e 00 	CLR        R2             | CLR        R3
 200c2e8:	78 80 02 20 	BRA        @0x0200c50c    // 200c50c <__divdi3+0x2b0>
 200c2ec:	9f b0 96 00 	MOV        R6,R3          | CLR        R2
 200c2f0:	14 00 00 00 	CMP        $0,R2
 200c2f4:	1c 08 00 00 	CMP.Z      $0,R3
 200c2f8:	78 a8 00 1c 	BNZ        @0x0200c318    // 200c318 <__divdi3+0xbc>
 200c2fc:	af c0 a7 90 	MOV        R8,R5          | MOV        R2,R4
 200c300:	24 00 00 00 	CMP        $0,R4
 200c304:	2c 08 00 00 	CMP.Z      $0,R5
 200c308:	78 a8 00 0c 	BNZ        @0x0200c318    // 200c318 <__divdi3+0xbc>
 200c30c:	1b 42 40 00 	MOV        R9,R3
 200c310:	1b 85 c0 00 	DIVU       R7,R3
 200c314:	78 80 01 f4 	BRA        @0x0200c50c    // 200c50c <__divdi3+0x2b0>
 200c318:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 200c31c:	87 fa fc f8 	JSR        0x0200bf9c     // 200bf9c <cltz>
 200c320:	02 00 bf 9c 
 200c324:	af 88 8f b0 	MOV        R1,R5          | MOV        R6,R1
 200c328:	13 41 c0 00 	MOV        R7,R2
 200c32c:	87 fa fc f8 	JSR        0x0200bf9c     // 200bf9c <cltz>
 200c330:	02 00 bf 9c 
 200c334:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 200c338:	78 90 00 10 	BLT        @0x0200c34c    // 200c34c <__divdi3+0xf0>
 200c33c:	53 42 40 00 	MOV        R9,R10
 200c340:	51 84 c0 00 	LSL        R3,R10
 200c344:	5e 00 00 00 	CLR        R11
 200c348:	78 80 00 24 	BRA        @0x0200c370    // 200c370 <__divdi3+0x114>
 200c34c:	13 42 40 00 	MOV        R9,R2
 200c350:	11 40 00 01 	LSR        $1,R2
 200c354:	a6 1f a0 a8 	LDI        $31,R4         | SUB        R5,R4
 200c358:	11 45 00 00 	LSR        R4,R2
 200c35c:	53 42 00 00 	MOV        R8,R10
 200c360:	51 85 40 00 	LSL        R5,R10
 200c364:	10 c6 80 00 	OR         R10,R2
 200c368:	d7 90 df c8 	MOV        R2,R10         | MOV        R9,R11
 200c36c:	59 85 40 00 	LSL        R5,R11
 200c370:	97 88 90 a8 	MOV        R1,R2          | SUB        R5,R2
 200c374:	14 00 00 20 	CMP        $32,R2
 200c378:	78 b0 00 60 	BGE        @0x0200c3dc    // 200c3dc <__divdi3+0x180>
 200c37c:	1c 00 00 00 	CMP        $0,R3
 200c380:	78 90 00 10 	BLT        @0x0200c394    // 200c394 <__divdi3+0x138>
 200c384:	43 41 c0 00 	MOV        R7,R8
 200c388:	41 84 c0 00 	LSL        R3,R8
 200c38c:	4e 00 00 00 	CLR        R9
 200c390:	78 80 00 24 	BRA        @0x0200c3b8    // 200c3b8 <__divdi3+0x15c>
 200c394:	1b 41 c0 00 	MOV        R7,R3
 200c398:	19 40 00 01 	LSR        $1,R3
 200c39c:	a6 1f a0 a8 	LDI        $31,R4         | SUB        R5,R4
 200c3a0:	19 45 00 00 	LSR        R4,R3
 200c3a4:	43 41 80 00 	MOV        R6,R8
 200c3a8:	41 85 40 00 	LSL        R5,R8
 200c3ac:	18 c6 00 00 	OR         R8,R3
 200c3b0:	c7 98 cf b8 	MOV        R3,R8          | MOV        R7,R9
 200c3b4:	49 85 40 00 	LSL        R5,R9
 200c3b8:	a6 00 ae ff 	CLR        R4             | LDI        $-1,R5
 200c3bc:	a9 c8 a1 c0 	AND        R9,R5          | AND        R8,R4
 200c3c0:	24 00 00 00 	CMP        $0,R4
 200c3c4:	2c 08 00 00 	CMP.Z      $0,R5
 200c3c8:	78 a8 00 10 	BNZ        @0x0200c3dc    // 200c3dc <__divdi3+0x180>
 200c3cc:	1b 42 80 00 	MOV        R10,R3
 200c3d0:	1b 86 00 00 	DIVU       R8,R3
 200c3d4:	16 00 00 00 	CLR        R2
 200c3d8:	78 80 01 30 	BRA        @0x0200c50c    // 200c50c <__divdi3+0x2b0>
 200c3dc:	9f 88 9a 60 	MOV        R1,R3          | ADD        $-32,R3
 200c3e0:	78 90 00 10 	BLT        @0x0200c3f4    // 200c3f4 <__divdi3+0x198>
 200c3e4:	23 41 c0 00 	MOV        R7,R4
 200c3e8:	21 84 c0 00 	LSL        R3,R4
 200c3ec:	2e 00 00 00 	CLR        R5
 200c3f0:	78 80 00 24 	BRA        @0x0200c418    // 200c418 <__divdi3+0x1bc>
 200c3f4:	1b 41 c0 00 	MOV        R7,R3
 200c3f8:	19 40 00 01 	LSR        $1,R3
 200c3fc:	a6 1f a0 88 	LDI        $31,R4         | SUB        R1,R4
 200c400:	19 45 00 00 	LSR        R4,R3
 200c404:	23 41 80 00 	MOV        R6,R4
 200c408:	21 84 40 00 	LSL        R1,R4
 200c40c:	18 c5 00 00 	OR         R4,R3
 200c410:	a7 98 af b8 	MOV        R3,R4          | MOV        R7,R5
 200c414:	29 84 40 00 	LSL        R1,R5
 200c418:	8f 90 8a 60 	MOV        R2,R1          | ADD        $-32,R1
 200c41c:	78 90 00 10 	BLT        @0x0200c430    // 200c430 <__divdi3+0x1d4>
 200c420:	96 01 c6 01 	LDI        $1,R2          | LDI        $1,R8
 200c424:	41 84 40 00 	LSL        R1,R8
 200c428:	4e 00 00 00 	CLR        R9
 200c42c:	78 80 00 0c 	BRA        @0x0200c43c    // 200c43c <__divdi3+0x1e0>
 200c430:	c6 00 ce 00 	CLR        R8             | CLR        R9
 200c434:	8e 01 ce 01 	LDI        $1,R1          | LDI        $1,R9
 200c438:	49 84 80 00 	LSL        R2,R9
 200c43c:	44 00 00 00 	CMP        $0,R8
 200c440:	4c 08 00 00 	CMP.Z      $0,R9
 200c444:	78 8b fe 9c 	BZ         @0x0200c2e4    // 200c2e4 <__divdi3+0x88>
 200c448:	8e 00 96 00 	CLR        R1             | CLR        R2
 200c44c:	8d 10 95 14 	SW         R1,$16(SP)     | SW         R2,$20(SP)
 200c450:	8c 10 9c 14 	LW         16(SP),R1      | LW         20(SP),R3
 200c454:	e5 1c e7 88 	SW         R12,$28(SP)    | MOV        R1,R12
 200c458:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 200c45c:	38 c6 40 00 	OR         R9,R7
 200c460:	30 c6 00 00 	OR         R8,R6
 200c464:	b5 00 bd 04 	SW         R6,(SP)        | SW         R7,$4(SP)
 200c468:	54 05 00 00 	CMP        R4,R10
 200c46c:	5c 0d 40 00 	CMP.Z      R5,R11
 200c470:	78 98 00 0c 	BC         @0x0200c480    // 200c480 <__divdi3+0x224>
 200c474:	a5 08 ad 0c 	SW         R4,$8(SP)      | SW         R5,$12(SP)
 200c478:	b7 a0 bf a8 	MOV        R4,R6          | MOV        R5,R7
 200c47c:	78 80 00 08 	BRA        @0x0200c488    // 200c488 <__divdi3+0x22c>
 200c480:	e5 08 9d 0c 	SW         R12,$8(SP)     | SW         R3,$12(SP)
 200c484:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 200c488:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 200c48c:	10 05 c0 00 	SUB        R7,R2
 200c490:	08 18 00 01 	SUB.C      $1,R1
 200c494:	88 b0 8d 08 	SUB        R6,R1          | SW         R1,$8(SP)
 200c498:	95 0c d3 a0 	SW         R2,$12(SP)     | CMP        R4,R10
 200c49c:	5c 0d 40 00 	CMP.Z      R5,R11
 200c4a0:	78 98 00 08 	BC         @0x0200c4ac    // 200c4ac <__divdi3+0x250>
 200c4a4:	b4 00 8c 04 	LW         (SP),R6        | LW         4(SP),R1
 200c4a8:	78 80 00 04 	BRA        @0x0200c4b0    // 200c4b0 <__divdi3+0x254>
 200c4ac:	b4 10 8c 14 	LW         16(SP),R6      | LW         20(SP),R1
 200c4b0:	b5 10 8d 14 	SW         R6,$16(SP)     | SW         R1,$20(SP)
 200c4b4:	53 42 00 00 	MOV        R8,R10
 200c4b8:	51 80 00 1f 	LSL        $31,R10
 200c4bc:	3b 42 40 00 	MOV        R9,R7
 200c4c0:	39 40 00 01 	LSR        $1,R7
 200c4c4:	5b 42 00 00 	MOV        R8,R11
 200c4c8:	59 40 00 01 	LSR        $1,R11
 200c4cc:	c7 d8 cf d0 	MOV        R11,R8         | MOV        R10,R9
 200c4d0:	48 c5 c0 00 	OR         R7,R9
 200c4d4:	53 41 00 00 	MOV        R4,R10
 200c4d8:	51 80 00 1f 	LSL        $31,R10
 200c4dc:	3b 41 40 00 	MOV        R5,R7
 200c4e0:	39 40 00 01 	LSR        $1,R7
 200c4e4:	5b 41 00 00 	MOV        R4,R11
 200c4e8:	59 40 00 01 	LSR        $1,R11
 200c4ec:	a7 d8 af d0 	MOV        R11,R4         | MOV        R10,R5
 200c4f0:	28 c5 c0 00 	OR         R7,R5
 200c4f4:	d4 08 dc 0c 	LW         8(SP),R10      | LW         12(SP),R11
 200c4f8:	44 00 00 00 	CMP        $0,R8
 200c4fc:	4c 08 00 00 	CMP.Z      $0,R9
 200c500:	78 ab ff 54 	BNZ        @0x0200c458    // 200c458 <__divdi3+0x1fc>
 200c504:	e4 1c 97 b0 	LW         28(SP),R12     | MOV        R6,R2
 200c508:	1b 40 40 00 	MOV        R1,R3
 200c50c:	64 00 00 00 	CMP        $0,R12
 200c510:	78 88 00 10 	BZ         @0x0200c524    // 200c524 <__divdi3+0x2c8>
 200c514:	19 03 ff ff 	XOR        $-1,R3
 200c518:	11 03 ff ff 	XOR        $-1,R2
 200c51c:	18 80 00 01 	ADD        $1,R3
 200c520:	10 98 00 01 	ADD.C      $1,R2
 200c524:	8f 90 97 98 	MOV        R2,R1          | MOV        R3,R2
 200c528:	84 20 ac 24 	LW         32(SP),R0      | LW         36(SP),R5
 200c52c:	b4 28 bc 2c 	LW         40(SP),R6      | LW         44(SP),R7
 200c530:	c4 30 cc 34 	LW         48(SP),R8      | LW         52(SP),R9
 200c534:	d4 38 dc 3c 	LW         56(SP),R10     | LW         60(SP),R11
 200c538:	64 87 40 40 	LW         64(SP),R12
 200c53c:	68 80 00 44 	ADD        $68,SP
 200c540:	7b 40 00 00 	RTN

0200c544 <__umoddi3>:
 200c544:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 200c548:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200c54c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200c550:	cd 14 c7 88 	SW         R9,$20(SP)     | MOV        R1,R8
 200c554:	cf 90 b7 98 	MOV        R2,R9          | MOV        R3,R6
 200c558:	3b 41 00 00 	MOV        R4,R7
 200c55c:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <__udivdi3>
 200c560:	02 00 bf ec 
 200c564:	33 04 80 00 	MPY        R2,R6
 200c568:	0b 05 c0 00 	MPY        R7,R1
 200c56c:	af 90 a7 90 	MOV        R2,R5          | MOV        R2,R4
 200c570:	2b 05 c0 00 	MPY        R7,R5
 200c574:	22 85 c0 00 	MPYUHI     R7,R4
 200c578:	a2 88 a2 b0 	ADD        R1,R4          | ADD        R6,R4
 200c57c:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 200c580:	10 05 40 00 	SUB        R5,R2
 200c584:	08 18 00 01 	SUB.C      $1,R1
 200c588:	88 a0 84 00 	SUB        R4,R1          | LW         (SP),R0
 200c58c:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200c590:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200c594:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 200c598:	7b 40 00 00 	RTN

0200c59c <_outbyte>:
 200c59c:	08 40 00 ff 	AND        $255,R1
 200c5a0:	0c 00 00 0a 	CMP        $10,R1
 200c5a4:	78 a8 00 18 	BNZ        @0x0200c5c0    // 200c5c0 <_outbyte+0x24>
 200c5a8:	1a 00 03 00 	BREV       $768,R3
 200c5ac:	14 84 c0 04 	LW         4(R3),R2
 200c5b0:	10 41 00 00 	AND        $65536,R2
 200c5b4:	78 8b ff f4 	BZ         @0x0200c5ac    // 200c5ac <_outbyte+0x10>
 200c5b8:	16 00 00 0d 	LDI        $13,R2
 200c5bc:	14 c4 c0 0c 	SW         R2,$12(R3)
 200c5c0:	1a 00 03 00 	BREV       $768,R3
 200c5c4:	14 84 c0 04 	LW         4(R3),R2
 200c5c8:	10 41 00 00 	AND        $65536,R2
 200c5cc:	78 8b ff f4 	BZ         @0x0200c5c4    // 200c5c4 <_outbyte+0x28>
 200c5d0:	0c c4 c0 0c 	SW         R1,$12(R3)
 200c5d4:	7b 40 00 00 	RTN

0200c5d8 <_inbyte>:
 200c5d8:	0a 00 03 00 	BREV       $768,R1
 200c5dc:	0c 84 40 08 	LW         8(R1),R1
 200c5e0:	13 40 40 00 	MOV        R1,R2
 200c5e4:	10 40 01 00 	AND        $256,R2
 200c5e8:	78 a8 00 8c 	BNZ        @0x0200c678    // 200c678 <_inbyte+0xa0>
 200c5ec:	0c 00 00 0d 	CMP        $13,R1
 200c5f0:	78 a8 00 14 	BNZ        @0x0200c608    // 200c608 <_inbyte+0x30>
 200c5f4:	0a 03 20 40 	LDI        0x0204f25c,R1  // 204f25c <last_was_cr.3000>
 200c5f8:	0a 40 f2 5c 
 200c5fc:	96 01 95 88 	LDI        $1,R2          | SW         R2,(R1)
 200c600:	a6 0a 8f a0 	LDI        $10,R4         | MOV        R4,R1
 200c604:	78 80 00 78 	BRA        @0x0200c680    // 200c680 <_inbyte+0xa8>
 200c608:	0c 00 00 0a 	CMP        $10,R1
 200c60c:	78 a8 00 18 	BNZ        @0x0200c628    // 200c628 <_inbyte+0x50>
 200c610:	1a 03 20 40 	LDI        0x0204f25c,R3  // 204f25c <last_was_cr.3000>
 200c614:	1a 40 f2 5c 
 200c618:	a4 98 a3 00 	LW         (R3),R4        | CMP        $0,R4
 200c61c:	78 88 00 5c 	BZ         @0x0200c67c    // 200c67c <_inbyte+0xa4>
 200c620:	95 98 8e ff 	SW         R2,(R3)        | LDI        $-1,R1
 200c624:	7b 40 00 00 	RTN
 200c628:	1a 03 20 40 	LDI        0x0204f25c,R3  // 204f25c <last_was_cr.3000>
 200c62c:	1a 40 f2 5c 
 200c630:	95 98 97 88 	SW         R2,(R3)        | MOV        R1,R2
 200c634:	10 40 00 ff 	AND        $255,R2
 200c638:	23 40 40 00 	MOV        R1,R4
 200c63c:	20 40 00 ff 	AND        $255,R4
 200c640:	14 00 00 0a 	CMP        $10,R2
 200c644:	78 a8 00 18 	BNZ        @0x0200c660    // 200c660 <_inbyte+0x88>
 200c648:	78 80 00 34 	BRA        @0x0200c680    // 200c680 <_inbyte+0xa8>
 200c64c:	14 84 c0 04 	LW         4(R3),R2
 200c650:	10 41 00 00 	AND        $65536,R2
 200c654:	78 8b ff f4 	BZ         @0x0200c64c    // 200c64c <_inbyte+0x74>
 200c658:	16 00 00 0d 	LDI        $13,R2
 200c65c:	14 c4 c0 0c 	SW         R2,$12(R3)
 200c660:	1a 00 03 00 	BREV       $768,R3
 200c664:	14 84 c0 04 	LW         4(R3),R2
 200c668:	10 41 00 00 	AND        $65536,R2
 200c66c:	78 8b ff f4 	BZ         @0x0200c664    // 200c664 <_inbyte+0x8c>
 200c670:	24 c4 c0 0c 	SW         R4,$12(R3)
 200c674:	7b 40 00 00 	RTN
 200c678:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200c67c:	23 40 40 00 	MOV        R1,R4
 200c680:	1a 00 03 00 	BREV       $768,R3
 200c684:	78 83 ff c4 	BRA        @0x0200c64c    // 200c64c <_inbyte+0x74>

0200c688 <_close_r>:
 200c688:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 200c68c:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c690 <_execve_r>:
 200c690:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c694:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c698 <_fork_r>:
 200c698:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c69c:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6a0 <_fstat_r>:
 200c6a0:	14 00 00 03 	CMP        $3,R2
 200c6a4:	78 b8 00 0c 	BNC        @0x0200c6b4    // 200c6b4 <_fstat_r+0x14>
 200c6a8:	0e 00 20 00 	LDI        $8192,R1
 200c6ac:	0c c4 c0 04 	SW         R1,$4(R3)
 200c6b0:	8e 00 ff 80 	CLR        R1             | RTN
 200c6b4:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 200c6b8:	0e 7f ff ff 	LDI        $-1,R1
 200c6bc:	7b 40 00 00 	RTN

0200c6c0 <_getpid_r>:
 200c6c0:	8e 01 ff 80 	LDI        $1,R1          | RTN

0200c6c4 <_gettimeofday_r>:
 200c6c4:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6c8:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6cc <_isatty_r>:
 200c6cc:	93 03 8e 00 	CMP        $3,R2          | CLR        R1
 200c6d0:	0a 58 00 01 	LDILO.C    $1,R1
 200c6d4:	7b 40 00 00 	RTN

0200c6d8 <_kill_r>:
 200c6d8:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6dc:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6e0 <_link_r>:
 200c6e0:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6e4:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6e8 <_lseek_r>:
 200c6e8:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6ec:	8e ff 96 ff 	LDI        $-1,R1         | LDI        $-1,R2
 200c6f0:	7b 40 00 00 	RTN

0200c6f4 <_open_r>:
 200c6f4:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6f8:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6fc <_read_r>:
 200c6fc:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 200c700:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200c704:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200c708:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 200c70c:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 200c710:	14 00 00 00 	CMP        $0,R2
 200c714:	78 a8 01 a0 	BNZ        @0x0200c8b8    // 200c8b8 <_read_r+0x1bc>
 200c718:	0a 03 20 40 	LDI        0x0204f25c,R1  // 204f25c <last_was_cr.3000>
 200c71c:	0a 40 f2 5c 
 200c720:	44 84 40 00 	LW         (R1),R8
 200c724:	2a 00 03 00 	BREV       $768,R5
 200c728:	cf 90 b6 01 	MOV        R2,R9          | LDI        $1,R6
 200c72c:	0c 85 40 08 	LW         8(R5),R1
 200c730:	3b 40 40 00 	MOV        R1,R7
 200c734:	38 40 01 00 	AND        $256,R7
 200c738:	78 ab ff f0 	BNZ        @0x0200c72c    // 200c72c <_read_r+0x30>
 200c73c:	0c 00 00 0d 	CMP        $13,R1
 200c740:	78 88 00 38 	BZ         @0x0200c77c    // 200c77c <_read_r+0x80>
 200c744:	0c 00 00 0a 	CMP        $10,R1
 200c748:	78 a8 00 10 	BNZ        @0x0200c75c    // 200c75c <_read_r+0x60>
 200c74c:	44 00 00 00 	CMP        $0,R8
 200c750:	78 a8 01 78 	BNZ        @0x0200c8cc    // 200c8cc <_read_r+0x1d0>
 200c754:	33 40 40 00 	MOV        R1,R6
 200c758:	78 80 00 28 	BRA        @0x0200c784    // 200c784 <_read_r+0x88>
 200c75c:	43 40 40 00 	MOV        R1,R8
 200c760:	40 40 00 ff 	AND        $255,R8
 200c764:	33 40 40 00 	MOV        R1,R6
 200c768:	30 40 00 ff 	AND        $255,R6
 200c76c:	96 01 c3 0a 	LDI        $1,R2          | CMP        $10,R8
 200c770:	78 a8 00 30 	BNZ        @0x0200c7a4    // 200c7a4 <_read_r+0xa8>
 200c774:	c7 b8 96 01 	MOV        R7,R8          | LDI        $1,R2
 200c778:	78 80 00 08 	BRA        @0x0200c784    // 200c784 <_read_r+0x88>
 200c77c:	96 01 c6 01 	LDI        $1,R2          | LDI        $1,R8
 200c780:	36 00 00 0a 	LDI        $10,R6
 200c784:	2a 00 03 00 	BREV       $768,R5
 200c788:	0c 85 40 04 	LW         4(R5),R1
 200c78c:	08 41 00 00 	AND        $65536,R1
 200c790:	78 8b ff f4 	BZ         @0x0200c788    // 200c788 <_read_r+0x8c>
 200c794:	0e 00 00 0d 	LDI        $13,R1
 200c798:	0c c5 40 0c 	SW         R1,$12(R5)
 200c79c:	bf c0 c6 0a 	MOV        R8,R7          | LDI        $10,R8
 200c7a0:	78 80 00 00 	BRA        @0x0200c7a4    // 200c7a4 <_read_r+0xa8>
 200c7a4:	2a 00 03 00 	BREV       $768,R5
 200c7a8:	0c 85 40 04 	LW         4(R5),R1
 200c7ac:	08 41 00 00 	AND        $65536,R1
 200c7b0:	78 8b ff f4 	BZ         @0x0200c7a8    // 200c7a8 <_read_r+0xac>
 200c7b4:	34 c5 40 0c 	SW         R6,$12(R5)
 200c7b8:	14 00 00 00 	CMP        $0,R2
 200c7bc:	12 2b 20 40 	LDI.NZ     0x0204f25c,R2  // 204f25c <last_was_cr.3000>
 200c7c0:	12 68 f2 5c 
 200c7c4:	3c ec 80 00 	SW.NZ      R7,(R2)
 200c7c8:	b7 98 b2 01 	MOV        R3,R6          | ADD        $1,R6
 200c7cc:	45 c4 c0 00 	SB         R8,(R3)
 200c7d0:	8e 01 a3 02 	LDI        $1,R1          | CMP        $2,R4
 200c7d4:	78 98 01 0c 	BC         @0x0200c8e4    // 200c8e4 <_read_r+0x1e8>
 200c7d8:	78 80 00 18 	BRA        @0x0200c7f4    // 200c7f4 <_read_r+0xf8>
 200c7dc:	4c 00 00 00 	CMP        $0,R9
 200c7e0:	78 88 01 00 	BZ         @0x0200c8e4    // 200c8e4 <_read_r+0x1e8>
 200c7e4:	1a 03 20 40 	LDI        0x0204f25c,R3  // 204f25c <last_was_cr.3000>
 200c7e8:	1a 40 f2 5c 
 200c7ec:	44 c4 c0 00 	SW         R8,(R3)
 200c7f0:	78 80 00 f0 	BRA        @0x0200c8e4    // 200c8e4 <_read_r+0x1e8>
 200c7f4:	0a 03 20 40 	LDI        0x0204f25c,R1  // 204f25c <last_was_cr.3000>
 200c7f8:	0a 40 f2 5c 
 200c7fc:	c4 88 ce 00 	LW         (R1),R8        | CLR        R9
 200c800:	0e 00 00 01 	LDI        $1,R1
 200c804:	1a 00 03 00 	BREV       $768,R3
 200c808:	de 0a d6 01 	LDI        $10,R11        | LDI        $1,R10
 200c80c:	66 00 00 01 	LDI        $1,R12
 200c810:	2c 84 c0 08 	LW         8(R3),R5
 200c814:	13 41 40 00 	MOV        R5,R2
 200c818:	10 40 01 00 	AND        $256,R2
 200c81c:	78 a8 00 b4 	BNZ        @0x0200c8d4    // 200c8d4 <_read_r+0x1d8>
 200c820:	2c 00 00 0d 	CMP        $13,R5
 200c824:	78 88 00 3c 	BZ         @0x0200c864    // 200c864 <_read_r+0x168>
 200c828:	2c 00 00 0a 	CMP        $10,R5
 200c82c:	78 a8 00 18 	BNZ        @0x0200c848    // 200c848 <_read_r+0x14c>
 200c830:	44 00 00 00 	CMP        $0,R8
 200c834:	78 88 00 38 	BZ         @0x0200c870    // 200c870 <_read_r+0x174>
 200c838:	1a 03 20 40 	LDI        0x0204f25c,R3  // 204f25c <last_was_cr.3000>
 200c83c:	1a 40 f2 5c 
 200c840:	14 c4 c0 00 	SW         R2,(R3)
 200c844:	78 80 00 9c 	BRA        @0x0200c8e4    // 200c8e4 <_read_r+0x1e8>
 200c848:	3b 41 40 00 	MOV        R5,R7
 200c84c:	38 40 00 ff 	AND        $255,R7
 200c850:	28 40 00 ff 	AND        $255,R5
 200c854:	c6 00 cf d0 	CLR        R8             | MOV        R10,R9
 200c858:	3c 00 00 0a 	CMP        $10,R7
 200c85c:	78 88 00 14 	BZ         @0x0200c874    // 200c874 <_read_r+0x178>
 200c860:	78 80 00 2c 	BRA        @0x0200c890    // 200c890 <_read_r+0x194>
 200c864:	af d8 cf d0 	MOV        R11,R5         | MOV        R10,R9
 200c868:	43 43 00 00 	MOV        R12,R8
 200c86c:	78 80 00 04 	BRA        @0x0200c874    // 200c874 <_read_r+0x178>
 200c870:	2b 42 c0 00 	MOV        R11,R5
 200c874:	14 84 c0 04 	LW         4(R3),R2
 200c878:	10 41 00 00 	AND        $65536,R2
 200c87c:	78 8b ff f4 	BZ         @0x0200c874    // 200c874 <_read_r+0x178>
 200c880:	16 00 00 0d 	LDI        $13,R2
 200c884:	14 c4 c0 0c 	SW         R2,$12(R3)
 200c888:	3b 42 c0 00 	MOV        R11,R7
 200c88c:	78 80 00 04 	BRA        @0x0200c894    // 200c894 <_read_r+0x198>
 200c890:	c6 00 cf d0 	CLR        R8             | MOV        R10,R9
 200c894:	14 84 c0 04 	LW         4(R3),R2
 200c898:	10 41 00 00 	AND        $65536,R2
 200c89c:	78 8b ff f4 	BZ         @0x0200c894    // 200c894 <_read_r+0x198>
 200c8a0:	2c c4 c0 0c 	SW         R5,$12(R3)
 200c8a4:	30 80 00 01 	ADD        $1,R6
 200c8a8:	3d c5 bf ff 	SB         R7,$-1(R6)
 200c8ac:	8a 01 8b a0 	ADD        $1,R1          | CMP        R4,R1
 200c8b0:	78 ab ff 5c 	BNZ        @0x0200c810    // 200c810 <_read_r+0x114>
 200c8b4:	78 83 ff 24 	BRA        @0x0200c7dc    // 200c7dc <_read_r+0xe0>
 200c8b8:	87 fa fc f8 	JSR        0x0200e2a4     // 200e2a4 <__errno>
 200c8bc:	02 00 e2 a4 
 200c8c0:	9e 58 9d 88 	LDI        $88,R3         | SW         R3,(R1)
 200c8c4:	0e 7f ff ff 	LDI        $-1,R1
 200c8c8:	78 80 00 18 	BRA        @0x0200c8e4    // 200c8e4 <_read_r+0x1e8>
 200c8cc:	c7 c8 97 b0 	MOV        R9,R8          | MOV        R6,R2
 200c8d0:	78 83 fe 58 	BRA        @0x0200c72c    // 200c72c <_read_r+0x30>
 200c8d4:	4c 00 00 00 	CMP        $0,R9
 200c8d8:	12 2b 20 40 	LDI.NZ     0x0204f25c,R2  // 204f25c <last_was_cr.3000>
 200c8dc:	12 68 f2 5c 
 200c8e0:	44 ec 80 00 	SW.NZ      R8,(R2)
 200c8e4:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 200c8e8:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 200c8ec:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 200c8f0:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 200c8f4:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 200c8f8:	7b 40 00 00 	RTN

0200c8fc <_readlink_r>:
 200c8fc:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c900:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c904 <_stat_r>:
 200c904:	96 05 95 88 	LDI        $5,R2          | SW         R2,(R1)
 200c908:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c90c <_unlink_r>:
 200c90c:	96 05 95 88 	LDI        $5,R2          | SW         R2,(R1)
 200c910:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c914 <_times>:
 200c914:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200c918:	87 fa fc f8 	JSR        0x0200e2a4     // 200e2a4 <__errno>
 200c91c:	02 00 e2 a4 
 200c920:	96 0d 95 88 	LDI        $13,R2         | SW         R2,(R1)
 200c924:	8e ff 84 00 	LDI        $-1,R1         | LW         (SP),R0
 200c928:	ea 04 ff 80 	ADD        $4,SP          | RTN

0200c92c <_write_r>:
 200c92c:	92 7f 93 02 	ADD        $-1,R2         | CMP        $2,R2
 200c930:	78 b8 00 60 	BNC        @0x0200c994    // 200c994 <_write_r+0x68>
 200c934:	24 00 00 00 	CMP        $0,R4
 200c938:	78 a8 00 0c 	BNZ        @0x0200c948    // 200c948 <_write_r+0x1c>
 200c93c:	78 80 00 64 	BRA        @0x0200c9a4    // 200c9a4 <_write_r+0x78>
 200c940:	0b 41 00 00 	MOV        R4,R1
 200c944:	78 80 00 54 	BRA        @0x0200c99c    // 200c99c <_write_r+0x70>
 200c948:	e8 08 ad 00 	SUB        $8,SP          | SW         R5,(SP)
 200c94c:	b5 04 b7 98 	SW         R6,$4(SP)      | MOV        R3,R6
 200c950:	30 85 00 00 	ADD        R4,R6
 200c954:	0a 00 03 00 	BREV       $768,R1
 200c958:	2d 84 c0 00 	LB         (R3),R5
 200c95c:	2c 00 00 0a 	CMP        $10,R5
 200c960:	78 a8 00 14 	BNZ        @0x0200c978    // 200c978 <_write_r+0x4c>
 200c964:	14 84 40 04 	LW         4(R1),R2
 200c968:	10 41 00 00 	AND        $65536,R2
 200c96c:	78 8b ff f4 	BZ         @0x0200c964    // 200c964 <_write_r+0x38>
 200c970:	16 00 00 0d 	LDI        $13,R2
 200c974:	14 c4 40 0c 	SW         R2,$12(R1)
 200c978:	14 84 40 04 	LW         4(R1),R2
 200c97c:	10 41 00 00 	AND        $65536,R2
 200c980:	78 8b ff f4 	BZ         @0x0200c978    // 200c978 <_write_r+0x4c>
 200c984:	2c c4 40 0c 	SW         R5,$12(R1)
 200c988:	9a 01 b3 98 	ADD        $1,R3          | CMP        R3,R6
 200c98c:	78 ab ff c8 	BNZ        @0x0200c958    // 200c958 <_write_r+0x2c>
 200c990:	78 83 ff ac 	BRA        @0x0200c940    // 200c940 <_write_r+0x14>
 200c994:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 200c998:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200c99c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200c9a0:	ea 08 ff 80 	ADD        $8,SP          | RTN
 200c9a4:	0b 41 00 00 	MOV        R4,R1
 200c9a8:	7b 40 00 00 	RTN

0200c9ac <_wait>:
 200c9ac:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200c9b0:	87 fa fc f8 	JSR        0x0200e2a4     // 200e2a4 <__errno>
 200c9b4:	02 00 e2 a4 
 200c9b8:	96 0a 95 88 	LDI        $10,R2         | SW         R2,(R1)
 200c9bc:	8e ff 84 00 	LDI        $-1,R1         | LW         (SP),R0
 200c9c0:	ea 04 ff 80 	ADD        $4,SP          | RTN

0200c9c4 <_sbrk_r>:
 200c9c4:	1a 03 00 40 	LDI        0x0200f1e8,R3  // 200f1e8 <heap>
 200c9c8:	1a 40 f1 e8 
 200c9cc:	0c 84 c0 00 	LW         (R3),R1
 200c9d0:	11 80 00 02 	LSL        $2,R2
 200c9d4:	a7 88 a2 90 	MOV        R1,R4          | ADD        R2,R4
 200c9d8:	a5 98 ff 80 	SW         R4,(R3)        | RTN

0200c9dc <_exit>:
 200c9dc:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200c9e0:	1a 00 03 00 	BREV       $768,R3
 200c9e4:	14 84 c0 0c 	LW         12(R3),R2
 200c9e8:	10 40 01 00 	AND        $256,R2
 200c9ec:	78 ab ff f4 	BNZ        @0x0200c9e4    // 200c9e4 <_exit+0x8>
 200c9f0:	87 fa fc f8 	JSR        0x02000044     // 2000044 <_hw_shutdown>
 200c9f4:	02 00 00 44 

0200c9f8 <__adddf3>:
 200c9f8:	68 00 00 68 	SUB        $104,SP
 200c9fc:	04 c7 40 4c 	SW         R0,$76(SP)
 200ca00:	2c c7 40 50 	SW         R5,$80(SP)
 200ca04:	34 c7 40 54 	SW         R6,$84(SP)
 200ca08:	3c c7 40 58 	SW         R7,$88(SP)
 200ca0c:	44 c7 40 5c 	SW         R8,$92(SP)
 200ca10:	4c c7 40 60 	SW         R9,$96(SP)
 200ca14:	54 c7 40 64 	SW         R10,$100(SP)
 200ca18:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200ca1c:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200ca20:	13 43 40 10 	MOV        $16+SP,R2
 200ca24:	0b 43 40 00 	MOV        SP,R1
 200ca28:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200ca2c:	02 00 df f4 
 200ca30:	13 43 40 24 	MOV        $36+SP,R2
 200ca34:	0b 43 40 08 	MOV        $8+SP,R1
 200ca38:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200ca3c:	02 00 df f4 
 200ca40:	84 10 83 02 	LW         16(SP),R0      | CMP        $2,R0
 200ca44:	78 98 03 4c 	BC         @0x0200cd94    // 200cd94 <__adddf3+0x39c>
 200ca48:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200ca4c:	78 98 03 4c 	BC         @0x0200cd9c    // 200cd9c <__adddf3+0x3a4>
 200ca50:	04 00 00 04 	CMP        $4,R0
 200ca54:	78 a8 00 20 	BNZ        @0x0200ca78    // 200ca78 <__adddf3+0x80>
 200ca58:	0c 00 00 04 	CMP        $4,R1
 200ca5c:	78 a8 03 44 	BNZ        @0x0200cda4    // 200cda4 <__adddf3+0x3ac>
 200ca60:	84 28 8c 14 	LW         40(SP),R0      | LW         20(SP),R1
 200ca64:	0c 04 00 00 	CMP        R0,R1
 200ca68:	78 88 03 40 	BZ         @0x0200cdac    // 200cdac <__adddf3+0x3b4>
 200ca6c:	0a 03 00 40 	LDI        0x0200e720,R1  // 200e720 <__thenan_df>
 200ca70:	0a 40 e7 20 
 200ca74:	78 80 03 50 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200ca78:	0c 00 00 04 	CMP        $4,R1
 200ca7c:	78 88 03 34 	BZ         @0x0200cdb4    // 200cdb4 <__adddf3+0x3bc>
 200ca80:	0c 00 00 02 	CMP        $2,R1
 200ca84:	78 a8 00 30 	BNZ        @0x0200cab8    // 200cab8 <__adddf3+0xc0>
 200ca88:	0b 43 40 10 	MOV        $16+SP,R1
 200ca8c:	04 00 00 02 	CMP        $2,R0
 200ca90:	78 a8 03 34 	BNZ        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200ca94:	1e 00 00 14 	LDI        $20,R3
 200ca98:	13 43 40 10 	MOV        $16+SP,R2
 200ca9c:	0b 43 40 38 	MOV        $56+SP,R1
 200caa0:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 200caa4:	02 00 14 20 
 200caa8:	8c 28 84 14 	LW         40(SP),R1      | LW         20(SP),R0
 200caac:	81 88 85 3c 	AND        R1,R0          | SW         R0,$60(SP)
 200cab0:	0b 43 40 38 	MOV        $56+SP,R1
 200cab4:	78 80 03 10 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cab8:	04 00 00 02 	CMP        $2,R0
 200cabc:	78 88 02 fc 	BZ         @0x0200cdbc    // 200cdbc <__adddf3+0x3c4>
 200cac0:	d4 18 a4 2c 	LW         24(SP),R10     | LW         44(SP),R4
 200cac4:	94 1c 9c 20 	LW         28(SP),R2      | LW         32(SP),R3
 200cac8:	84 30 8c 34 	LW         48(SP),R0      | LW         52(SP),R1
 200cacc:	af d0 a8 a0 	MOV        R10,R5         | SUB        R4,R5
 200cad0:	33 41 40 00 	MOV        R5,R6
 200cad4:	34 43 ff ff 	TST        $-1,R6
 200cad8:	33 51 9f ff 	MOV.LT     $-1+R6,R6
 200cadc:	31 13 ff ff 	XOR.LT     $-1,R6
 200cae0:	34 00 00 40 	CMP        $64,R6
 200cae4:	78 b0 01 34 	BGE        @0x0200cc1c    // 200cc1c <__adddf3+0x224>
 200cae8:	2c 00 00 01 	CMP        $1,R5
 200caec:	78 90 00 90 	BLT        @0x0200cb80    // 200cb80 <__adddf3+0x188>
 200caf0:	bf b0 ba 60 	MOV        R6,R7          | ADD        $-32,R7
 200caf4:	78 90 00 10 	BLT        @0x0200cb08    // 200cb08 <__adddf3+0x110>
 200caf8:	2b 40 00 00 	MOV        R0,R5
 200cafc:	29 45 c0 00 	LSR        R7,R5
 200cb00:	26 00 00 00 	CLR        R4
 200cb04:	78 80 00 24 	BRA        @0x0200cb2c    // 200cb2c <__adddf3+0x134>
 200cb08:	43 40 00 00 	MOV        R0,R8
 200cb0c:	41 80 00 01 	LSL        $1,R8
 200cb10:	a6 1f a0 b0 	LDI        $31,R4         | SUB        R6,R4
 200cb14:	41 85 00 00 	LSL        R4,R8
 200cb18:	2b 40 40 00 	MOV        R1,R5
 200cb1c:	29 45 80 00 	LSR        R6,R5
 200cb20:	40 c5 40 00 	OR         R5,R8
 200cb24:	af c0 a7 80 	MOV        R8,R5          | MOV        R0,R4
 200cb28:	21 45 80 00 	LSR        R6,R4
 200cb2c:	3c 00 00 00 	CMP        $0,R7
 200cb30:	78 90 00 10 	BLT        @0x0200cb44    // 200cb44 <__adddf3+0x14c>
 200cb34:	b6 01 c6 01 	LDI        $1,R6          | LDI        $1,R8
 200cb38:	41 85 c0 00 	LSL        R7,R8
 200cb3c:	4e 00 00 00 	CLR        R9
 200cb40:	78 80 00 0c 	BRA        @0x0200cb50    // 200cb50 <__adddf3+0x158>
 200cb44:	c6 00 ce 00 	CLR        R8             | CLR        R9
 200cb48:	be 01 ce 01 	LDI        $1,R7          | LDI        $1,R9
 200cb4c:	49 85 80 00 	LSL        R6,R9
 200cb50:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cb54:	48 85 c0 00 	ADD        R7,R9
 200cb58:	40 98 00 01 	ADD.C      $1,R8
 200cb5c:	c2 b0 89 c8 	ADD        R6,R8          | AND        R9,R1
 200cb60:	00 46 00 00 	AND        R8,R0
 200cb64:	00 c4 40 00 	OR         R1,R0
 200cb68:	36 00 00 00 	CLR        R6
 200cb6c:	32 68 00 01 	LDILO.NZ   $1,R6
 200cb70:	86 00 8f b0 	CLR        R0             | MOV        R6,R1
 200cb74:	08 c5 40 00 	OR         R5,R1
 200cb78:	00 c5 00 00 	OR         R4,R0
 200cb7c:	78 80 00 b4 	BRA        @0x0200cc34    // 200cc34 <__adddf3+0x23c>
 200cb80:	2c 00 00 00 	CMP        $0,R5
 200cb84:	78 88 00 ac 	BZ         @0x0200cc34    // 200cc34 <__adddf3+0x23c>
 200cb88:	d2 b0 bf b0 	ADD        R6,R10         | MOV        R6,R7
 200cb8c:	38 83 ff e0 	ADD        $-32,R7
 200cb90:	78 90 00 10 	BLT        @0x0200cba4    // 200cba4 <__adddf3+0x1ac>
 200cb94:	2b 40 80 00 	MOV        R2,R5
 200cb98:	29 45 c0 00 	LSR        R7,R5
 200cb9c:	26 00 00 00 	CLR        R4
 200cba0:	78 80 00 24 	BRA        @0x0200cbc8    // 200cbc8 <__adddf3+0x1d0>
 200cba4:	43 40 80 00 	MOV        R2,R8
 200cba8:	41 80 00 01 	LSL        $1,R8
 200cbac:	a6 1f a0 b0 	LDI        $31,R4         | SUB        R6,R4
 200cbb0:	41 85 00 00 	LSL        R4,R8
 200cbb4:	2b 40 c0 00 	MOV        R3,R5
 200cbb8:	29 45 80 00 	LSR        R6,R5
 200cbbc:	40 c5 40 00 	OR         R5,R8
 200cbc0:	af c0 a7 90 	MOV        R8,R5          | MOV        R2,R4
 200cbc4:	21 45 80 00 	LSR        R6,R4
 200cbc8:	3c 00 00 00 	CMP        $0,R7
 200cbcc:	78 90 00 10 	BLT        @0x0200cbe0    // 200cbe0 <__adddf3+0x1e8>
 200cbd0:	b6 01 c6 01 	LDI        $1,R6          | LDI        $1,R8
 200cbd4:	41 85 c0 00 	LSL        R7,R8
 200cbd8:	4e 00 00 00 	CLR        R9
 200cbdc:	78 80 00 0c 	BRA        @0x0200cbec    // 200cbec <__adddf3+0x1f4>
 200cbe0:	c6 00 ce 00 	CLR        R8             | CLR        R9
 200cbe4:	be 01 ce 01 	LDI        $1,R7          | LDI        $1,R9
 200cbe8:	49 85 80 00 	LSL        R6,R9
 200cbec:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cbf0:	48 85 c0 00 	ADD        R7,R9
 200cbf4:	40 98 00 01 	ADD.C      $1,R8
 200cbf8:	c2 b0 99 c8 	ADD        R6,R8          | AND        R9,R3
 200cbfc:	10 46 00 00 	AND        R8,R2
 200cc00:	10 c4 c0 00 	OR         R3,R2
 200cc04:	36 00 00 00 	CLR        R6
 200cc08:	32 68 00 01 	LDILO.NZ   $1,R6
 200cc0c:	96 00 9f b0 	CLR        R2             | MOV        R6,R3
 200cc10:	18 c5 40 00 	OR         R5,R3
 200cc14:	10 c5 00 00 	OR         R4,R2
 200cc18:	78 80 00 18 	BRA        @0x0200cc34    // 200cc34 <__adddf3+0x23c>
 200cc1c:	24 06 80 00 	CMP        R10,R4
 200cc20:	78 b0 00 08 	BGE        @0x0200cc2c    // 200cc2c <__adddf3+0x234>
 200cc24:	86 00 8e 00 	CLR        R0             | CLR        R1
 200cc28:	78 80 00 08 	BRA        @0x0200cc34    // 200cc34 <__adddf3+0x23c>
 200cc2c:	d7 a0 96 00 	MOV        R4,R10         | CLR        R2
 200cc30:	1e 00 00 00 	CLR        R3
 200cc34:	a4 14 ac 28 	LW         20(SP),R4      | LW         40(SP),R5
 200cc38:	24 05 40 00 	CMP        R5,R4
 200cc3c:	78 88 00 dc 	BZ         @0x0200cd1c    // 200cd1c <__adddf3+0x324>
 200cc40:	24 00 00 00 	CMP        $0,R4
 200cc44:	78 88 00 10 	BZ         @0x0200cc58    // 200cc58 <__adddf3+0x260>
 200cc48:	08 04 c0 00 	SUB        R3,R1
 200cc4c:	00 18 00 01 	SUB.C      $1,R0
 200cc50:	00 04 80 00 	SUB        R2,R0
 200cc54:	78 80 00 14 	BRA        @0x0200cc6c    // 200cc6c <__adddf3+0x274>
 200cc58:	a7 90 af 98 	MOV        R2,R4          | MOV        R3,R5
 200cc5c:	28 04 40 00 	SUB        R1,R5
 200cc60:	20 18 00 01 	SUB.C      $1,R4
 200cc64:	a0 80 87 a0 	SUB        R0,R4          | MOV        R4,R0
 200cc68:	0b 41 40 00 	MOV        R5,R1
 200cc6c:	04 00 00 00 	CMP        $0,R0
 200cc70:	78 90 00 3c 	BLT        @0x0200ccb0    // 200ccb0 <__adddf3+0x2b8>
 200cc74:	ae 00 ad 3c 	CLR        R5             | SW         R5,$60(SP)
 200cc78:	54 c7 40 40 	SW         R10,$64(SP)
 200cc7c:	04 c7 40 44 	SW         R0,$68(SP)
 200cc80:	0c c7 40 48 	SW         R1,$72(SP)
 200cc84:	a6 ff ae ff 	LDI        $-1,R4         | LDI        $-1,R5
 200cc88:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200cc8c:	18 85 40 00 	ADD        R5,R3
 200cc90:	10 98 00 01 	ADD.C      $1,R2
 200cc94:	10 85 00 00 	ADD        R4,R2
 200cc98:	32 03 ff f0 	BREV       $-16,R6
 200cc9c:	be fe b3 90 	LDI        $-2,R7         | CMP        R2,R6
 200cca0:	78 98 00 08 	BC         @0x0200ccac    // 200ccac <__adddf3+0x2b4>
 200cca4:	3c 0c c0 00 	CMP.Z      R3,R7
 200cca8:	78 b8 00 28 	BNC        @0x0200ccd4    // 200ccd4 <__adddf3+0x2dc>
 200ccac:	78 80 00 88 	BRA        @0x0200cd38    // 200cd38 <__adddf3+0x340>
 200ccb0:	be 01 bd 3c 	LDI        $1,R7          | SW         R7,$60(SP)
 200ccb4:	54 c7 40 40 	SW         R10,$64(SP)
 200ccb8:	09 03 ff ff 	XOR        $-1,R1
 200ccbc:	01 03 ff ff 	XOR        $-1,R0
 200ccc0:	08 80 00 01 	ADD        $1,R1
 200ccc4:	00 98 00 01 	ADD.C      $1,R0
 200ccc8:	04 c7 40 44 	SW         R0,$68(SP)
 200cccc:	0c c7 40 48 	SW         R1,$72(SP)
 200ccd0:	78 83 ff b0 	BRA        @0x0200cc84    // 200cc84 <__adddf3+0x28c>
 200ccd4:	08 84 40 00 	ADD        R1,R1
 200ccd8:	00 98 00 01 	ADD.C      $1,R0
 200ccdc:	82 80 d2 7f 	ADD        R0,R0          | ADD        $-1,R10
 200cce0:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200cce4:	18 85 40 00 	ADD        R5,R3
 200cce8:	10 98 00 01 	ADD.C      $1,R2
 200ccec:	10 85 00 00 	ADD        R4,R2
 200ccf0:	32 03 ff f0 	BREV       $-16,R6
 200ccf4:	be fe b3 90 	LDI        $-2,R7         | CMP        R2,R6
 200ccf8:	78 98 00 08 	BC         @0x0200cd04    // 200cd04 <__adddf3+0x30c>
 200ccfc:	3c 0c c0 00 	CMP.Z      R3,R7
 200cd00:	78 bb ff d0 	BNC        @0x0200ccd4    // 200ccd4 <__adddf3+0x2dc>
 200cd04:	04 c7 40 44 	SW         R0,$68(SP)
 200cd08:	0c c7 40 48 	SW         R1,$72(SP)
 200cd0c:	54 c7 40 40 	SW         R10,$64(SP)
 200cd10:	be 03 bd 38 	LDI        $3,R7          | SW         R7,$56(SP)
 200cd14:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200cd18:	78 80 00 ac 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cd1c:	24 c7 40 3c 	SW         R4,$60(SP)
 200cd20:	54 c7 40 40 	SW         R10,$64(SP)
 200cd24:	08 84 c0 00 	ADD        R3,R1
 200cd28:	00 98 00 01 	ADD.C      $1,R0
 200cd2c:	00 84 80 00 	ADD        R2,R0
 200cd30:	04 c7 40 44 	SW         R0,$68(SP)
 200cd34:	0c c7 40 48 	SW         R1,$72(SP)
 200cd38:	96 03 95 38 	LDI        $3,R2          | SW         R2,$56(SP)
 200cd3c:	1a 03 ff f8 	BREV       $-8,R3
 200cd40:	a6 ff 9b 80 	LDI        $-1,R4         | CMP        R0,R3
 200cd44:	78 98 00 08 	BC         @0x0200cd50    // 200cd50 <__adddf3+0x358>
 200cd48:	24 0c 40 00 	CMP.Z      R1,R4
 200cd4c:	78 b8 00 74 	BNC        @0x0200cdc4    // 200cdc4 <__adddf3+0x3cc>
 200cd50:	13 40 00 00 	MOV        R0,R2
 200cd54:	11 80 00 1f 	LSL        $31,R2
 200cd58:	2b 40 40 00 	MOV        R1,R5
 200cd5c:	29 40 00 01 	LSR        $1,R5
 200cd60:	10 c5 40 00 	OR         R5,R2
 200cd64:	af 90 a7 80 	MOV        R2,R5          | MOV        R0,R4
 200cd68:	21 40 00 01 	LSR        $1,R4
 200cd6c:	96 00 9e 01 	CLR        R2             | LDI        $1,R3
 200cd70:	89 98 81 90 	AND        R3,R1          | AND        R2,R0
 200cd74:	08 c5 40 00 	OR         R5,R1
 200cd78:	00 c5 00 00 	OR         R4,R0
 200cd7c:	04 c7 40 44 	SW         R0,$68(SP)
 200cd80:	0c c7 40 48 	SW         R1,$72(SP)
 200cd84:	50 80 00 01 	ADD        $1,R10
 200cd88:	54 c7 40 40 	SW         R10,$64(SP)
 200cd8c:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200cd90:	78 80 00 34 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cd94:	0b 43 40 10 	MOV        $16+SP,R1
 200cd98:	78 80 00 2c 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cd9c:	0b 43 40 24 	MOV        $36+SP,R1
 200cda0:	78 80 00 24 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cda4:	0b 43 40 10 	MOV        $16+SP,R1
 200cda8:	78 80 00 1c 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cdac:	0b 43 40 10 	MOV        $16+SP,R1
 200cdb0:	78 80 00 14 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cdb4:	0b 43 40 24 	MOV        $36+SP,R1
 200cdb8:	78 80 00 0c 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cdbc:	0b 43 40 24 	MOV        $36+SP,R1
 200cdc0:	78 80 00 04 	BRA        @0x0200cdc8    // 200cdc8 <__adddf3+0x3d0>
 200cdc4:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200cdc8:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__pack_d>
 200cdcc:	02 00 dc 38 
 200cdd0:	04 87 40 4c 	LW         76(SP),R0
 200cdd4:	2c 87 40 50 	LW         80(SP),R5
 200cdd8:	34 87 40 54 	LW         84(SP),R6
 200cddc:	3c 87 40 58 	LW         88(SP),R7
 200cde0:	44 87 40 5c 	LW         92(SP),R8
 200cde4:	4c 87 40 60 	LW         96(SP),R9
 200cde8:	54 87 40 64 	LW         100(SP),R10
 200cdec:	68 80 00 68 	ADD        $104,SP
 200cdf0:	7b 40 00 00 	RTN

0200cdf4 <__subdf3>:
 200cdf4:	68 00 00 6c 	SUB        $108,SP
 200cdf8:	04 c7 40 4c 	SW         R0,$76(SP)
 200cdfc:	2c c7 40 50 	SW         R5,$80(SP)
 200ce00:	34 c7 40 54 	SW         R6,$84(SP)
 200ce04:	3c c7 40 58 	SW         R7,$88(SP)
 200ce08:	44 c7 40 5c 	SW         R8,$92(SP)
 200ce0c:	4c c7 40 60 	SW         R9,$96(SP)
 200ce10:	54 c7 40 64 	SW         R10,$100(SP)
 200ce14:	5c c7 40 68 	SW         R11,$104(SP)
 200ce18:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200ce1c:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200ce20:	13 43 40 10 	MOV        $16+SP,R2
 200ce24:	0b 43 40 00 	MOV        SP,R1
 200ce28:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200ce2c:	02 00 df f4 
 200ce30:	13 43 40 24 	MOV        $36+SP,R2
 200ce34:	0b 43 40 08 	MOV        $8+SP,R1
 200ce38:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200ce3c:	02 00 df f4 
 200ce40:	2c 87 40 28 	LW         40(SP),R5
 200ce44:	29 00 00 01 	XOR        $1,R5
 200ce48:	ad 28 84 10 	SW         R5,$40(SP)     | LW         16(SP),R0
 200ce4c:	04 00 00 02 	CMP        $2,R0
 200ce50:	78 98 03 48 	BC         @0x0200d19c    // 200d19c <__subdf3+0x3a8>
 200ce54:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200ce58:	78 98 03 48 	BC         @0x0200d1a4    // 200d1a4 <__subdf3+0x3b0>
 200ce5c:	04 00 00 04 	CMP        $4,R0
 200ce60:	78 a8 00 20 	BNZ        @0x0200ce84    // 200ce84 <__subdf3+0x90>
 200ce64:	0c 00 00 04 	CMP        $4,R1
 200ce68:	78 a8 03 40 	BNZ        @0x0200d1ac    // 200d1ac <__subdf3+0x3b8>
 200ce6c:	04 87 40 14 	LW         20(SP),R0
 200ce70:	0a 03 00 40 	LDI        0x0200e720,R1  // 200e720 <__thenan_df>
 200ce74:	0a 40 e7 20 
 200ce78:	2c 04 00 00 	CMP        R0,R5
 200ce7c:	78 a8 03 50 	BNZ        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200ce80:	78 80 03 30 	BRA        @0x0200d1b4    // 200d1b4 <__subdf3+0x3c0>
 200ce84:	0c 00 00 04 	CMP        $4,R1
 200ce88:	78 88 03 30 	BZ         @0x0200d1bc    // 200d1bc <__subdf3+0x3c8>
 200ce8c:	0c 00 00 02 	CMP        $2,R1
 200ce90:	78 a8 00 30 	BNZ        @0x0200cec4    // 200cec4 <__subdf3+0xd0>
 200ce94:	0b 43 40 10 	MOV        $16+SP,R1
 200ce98:	04 00 00 02 	CMP        $2,R0
 200ce9c:	78 a8 03 30 	BNZ        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200cea0:	1e 00 00 14 	LDI        $20,R3
 200cea4:	13 43 40 10 	MOV        $16+SP,R2
 200cea8:	0b 43 40 38 	MOV        $56+SP,R1
 200ceac:	87 fa fc f8 	JSR        0x02001420     // 2001420 <memcpy>
 200ceb0:	02 00 14 20 
 200ceb4:	84 14 81 a8 	LW         20(SP),R0      | AND        R5,R0
 200ceb8:	04 c7 40 3c 	SW         R0,$60(SP)
 200cebc:	0b 43 40 38 	MOV        $56+SP,R1
 200cec0:	78 80 03 0c 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200cec4:	04 00 00 02 	CMP        $2,R0
 200cec8:	78 88 02 f8 	BZ         @0x0200d1c4    // 200d1c4 <__subdf3+0x3d0>
 200cecc:	a4 18 bc 2c 	LW         24(SP),R4      | LW         44(SP),R7
 200ced0:	94 1c 9c 20 	LW         28(SP),R2      | LW         32(SP),R3
 200ced4:	84 30 8c 34 	LW         48(SP),R0      | LW         52(SP),R1
 200ced8:	c7 a0 c0 b8 	MOV        R4,R8          | SUB        R7,R8
 200cedc:	33 42 00 00 	MOV        R8,R6
 200cee0:	34 43 ff ff 	TST        $-1,R6
 200cee4:	33 51 9f ff 	MOV.LT     $-1+R6,R6
 200cee8:	31 13 ff ff 	XOR.LT     $-1,R6
 200ceec:	34 00 00 40 	CMP        $64,R6
 200cef0:	78 b0 01 34 	BGE        @0x0200d028    // 200d028 <__subdf3+0x234>
 200cef4:	44 00 00 01 	CMP        $1,R8
 200cef8:	78 90 00 90 	BLT        @0x0200cf8c    // 200cf8c <__subdf3+0x198>
 200cefc:	bf b0 ba 60 	MOV        R6,R7          | ADD        $-32,R7
 200cf00:	78 90 00 10 	BLT        @0x0200cf14    // 200cf14 <__subdf3+0x120>
 200cf04:	4b 40 00 00 	MOV        R0,R9
 200cf08:	49 45 c0 00 	LSR        R7,R9
 200cf0c:	46 00 00 00 	CLR        R8
 200cf10:	78 80 00 24 	BRA        @0x0200cf38    // 200cf38 <__subdf3+0x144>
 200cf14:	53 40 00 00 	MOV        R0,R10
 200cf18:	51 80 00 01 	LSL        $1,R10
 200cf1c:	c6 1f c0 b0 	LDI        $31,R8         | SUB        R6,R8
 200cf20:	51 86 00 00 	LSL        R8,R10
 200cf24:	4b 40 40 00 	MOV        R1,R9
 200cf28:	49 45 80 00 	LSR        R6,R9
 200cf2c:	50 c6 40 00 	OR         R9,R10
 200cf30:	cf d0 c7 80 	MOV        R10,R9         | MOV        R0,R8
 200cf34:	41 45 80 00 	LSR        R6,R8
 200cf38:	3c 00 00 00 	CMP        $0,R7
 200cf3c:	78 90 00 10 	BLT        @0x0200cf50    // 200cf50 <__subdf3+0x15c>
 200cf40:	b6 01 d6 01 	LDI        $1,R6          | LDI        $1,R10
 200cf44:	51 85 c0 00 	LSL        R7,R10
 200cf48:	5e 00 00 00 	CLR        R11
 200cf4c:	78 80 00 0c 	BRA        @0x0200cf5c    // 200cf5c <__subdf3+0x168>
 200cf50:	d6 00 de 00 	CLR        R10            | CLR        R11
 200cf54:	be 01 de 01 	LDI        $1,R7          | LDI        $1,R11
 200cf58:	59 85 80 00 	LSL        R6,R11
 200cf5c:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cf60:	58 85 c0 00 	ADD        R7,R11
 200cf64:	50 98 00 01 	ADD.C      $1,R10
 200cf68:	d2 b0 89 d8 	ADD        R6,R10         | AND        R11,R1
 200cf6c:	00 46 80 00 	AND        R10,R0
 200cf70:	00 c4 40 00 	OR         R1,R0
 200cf74:	36 00 00 00 	CLR        R6
 200cf78:	32 68 00 01 	LDILO.NZ   $1,R6
 200cf7c:	86 00 8f b0 	CLR        R0             | MOV        R6,R1
 200cf80:	08 c6 40 00 	OR         R9,R1
 200cf84:	00 c6 00 00 	OR         R8,R0
 200cf88:	78 80 00 b4 	BRA        @0x0200d040    // 200d040 <__subdf3+0x24c>
 200cf8c:	44 00 00 00 	CMP        $0,R8
 200cf90:	78 88 00 ac 	BZ         @0x0200d040    // 200d040 <__subdf3+0x24c>
 200cf94:	a2 b0 bf b0 	ADD        R6,R4          | MOV        R6,R7
 200cf98:	38 83 ff e0 	ADD        $-32,R7
 200cf9c:	78 90 00 10 	BLT        @0x0200cfb0    // 200cfb0 <__subdf3+0x1bc>
 200cfa0:	4b 40 80 00 	MOV        R2,R9
 200cfa4:	49 45 c0 00 	LSR        R7,R9
 200cfa8:	46 00 00 00 	CLR        R8
 200cfac:	78 80 00 24 	BRA        @0x0200cfd4    // 200cfd4 <__subdf3+0x1e0>
 200cfb0:	53 40 80 00 	MOV        R2,R10
 200cfb4:	51 80 00 01 	LSL        $1,R10
 200cfb8:	c6 1f c0 b0 	LDI        $31,R8         | SUB        R6,R8
 200cfbc:	51 86 00 00 	LSL        R8,R10
 200cfc0:	4b 40 c0 00 	MOV        R3,R9
 200cfc4:	49 45 80 00 	LSR        R6,R9
 200cfc8:	50 c6 40 00 	OR         R9,R10
 200cfcc:	cf d0 c7 90 	MOV        R10,R9         | MOV        R2,R8
 200cfd0:	41 45 80 00 	LSR        R6,R8
 200cfd4:	3c 00 00 00 	CMP        $0,R7
 200cfd8:	78 90 00 10 	BLT        @0x0200cfec    // 200cfec <__subdf3+0x1f8>
 200cfdc:	b6 01 d6 01 	LDI        $1,R6          | LDI        $1,R10
 200cfe0:	51 85 c0 00 	LSL        R7,R10
 200cfe4:	5e 00 00 00 	CLR        R11
 200cfe8:	78 80 00 0c 	BRA        @0x0200cff8    // 200cff8 <__subdf3+0x204>
 200cfec:	d6 00 de 00 	CLR        R10            | CLR        R11
 200cff0:	be 01 de 01 	LDI        $1,R7          | LDI        $1,R11
 200cff4:	59 85 80 00 	LSL        R6,R11
 200cff8:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cffc:	58 85 c0 00 	ADD        R7,R11
 200d000:	50 98 00 01 	ADD.C      $1,R10
 200d004:	d2 b0 99 d8 	ADD        R6,R10         | AND        R11,R3
 200d008:	10 46 80 00 	AND        R10,R2
 200d00c:	10 c4 c0 00 	OR         R3,R2
 200d010:	36 00 00 00 	CLR        R6
 200d014:	32 68 00 01 	LDILO.NZ   $1,R6
 200d018:	96 00 9f b0 	CLR        R2             | MOV        R6,R3
 200d01c:	18 c6 40 00 	OR         R9,R3
 200d020:	10 c6 00 00 	OR         R8,R2
 200d024:	78 80 00 18 	BRA        @0x0200d040    // 200d040 <__subdf3+0x24c>
 200d028:	3c 05 00 00 	CMP        R4,R7
 200d02c:	78 b0 00 08 	BGE        @0x0200d038    // 200d038 <__subdf3+0x244>
 200d030:	86 00 8e 00 	CLR        R0             | CLR        R1
 200d034:	78 80 00 08 	BRA        @0x0200d040    // 200d040 <__subdf3+0x24c>
 200d038:	a7 b8 96 00 	MOV        R7,R4          | CLR        R2
 200d03c:	1e 00 00 00 	CLR        R3
 200d040:	b4 14 ab b0 	LW         20(SP),R6      | CMP        R6,R5
 200d044:	78 88 00 dc 	BZ         @0x0200d124    // 200d124 <__subdf3+0x330>
 200d048:	34 00 00 00 	CMP        $0,R6
 200d04c:	78 88 00 10 	BZ         @0x0200d060    // 200d060 <__subdf3+0x26c>
 200d050:	08 04 c0 00 	SUB        R3,R1
 200d054:	00 18 00 01 	SUB.C      $1,R0
 200d058:	00 04 80 00 	SUB        R2,R0
 200d05c:	78 80 00 14 	BRA        @0x0200d074    // 200d074 <__subdf3+0x280>
 200d060:	af 90 b7 98 	MOV        R2,R5          | MOV        R3,R6
 200d064:	30 04 40 00 	SUB        R1,R6
 200d068:	28 18 00 01 	SUB.C      $1,R5
 200d06c:	a8 80 87 a8 	SUB        R0,R5          | MOV        R5,R0
 200d070:	0b 41 80 00 	MOV        R6,R1
 200d074:	04 00 00 00 	CMP        $0,R0
 200d078:	78 90 00 3c 	BLT        @0x0200d0b8    // 200d0b8 <__subdf3+0x2c4>
 200d07c:	b6 00 b5 3c 	CLR        R6             | SW         R6,$60(SP)
 200d080:	24 c7 40 40 	SW         R4,$64(SP)
 200d084:	04 c7 40 44 	SW         R0,$68(SP)
 200d088:	0c c7 40 48 	SW         R1,$72(SP)
 200d08c:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200d090:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200d094:	18 85 c0 00 	ADD        R7,R3
 200d098:	10 98 00 01 	ADD.C      $1,R2
 200d09c:	10 85 80 00 	ADD        R6,R2
 200d0a0:	42 03 ff f0 	BREV       $-16,R8
 200d0a4:	ce fe c3 90 	LDI        $-2,R9         | CMP        R2,R8
 200d0a8:	78 98 00 08 	BC         @0x0200d0b4    // 200d0b4 <__subdf3+0x2c0>
 200d0ac:	4c 0c c0 00 	CMP.Z      R3,R9
 200d0b0:	78 b8 00 28 	BNC        @0x0200d0dc    // 200d0dc <__subdf3+0x2e8>
 200d0b4:	78 80 00 88 	BRA        @0x0200d140    // 200d140 <__subdf3+0x34c>
 200d0b8:	ce 01 cd 3c 	LDI        $1,R9          | SW         R9,$60(SP)
 200d0bc:	24 c7 40 40 	SW         R4,$64(SP)
 200d0c0:	09 03 ff ff 	XOR        $-1,R1
 200d0c4:	01 03 ff ff 	XOR        $-1,R0
 200d0c8:	08 80 00 01 	ADD        $1,R1
 200d0cc:	00 98 00 01 	ADD.C      $1,R0
 200d0d0:	04 c7 40 44 	SW         R0,$68(SP)
 200d0d4:	0c c7 40 48 	SW         R1,$72(SP)
 200d0d8:	78 83 ff b0 	BRA        @0x0200d08c    // 200d08c <__subdf3+0x298>
 200d0dc:	08 84 40 00 	ADD        R1,R1
 200d0e0:	00 98 00 01 	ADD.C      $1,R0
 200d0e4:	82 80 a2 7f 	ADD        R0,R0          | ADD        $-1,R4
 200d0e8:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200d0ec:	18 85 c0 00 	ADD        R7,R3
 200d0f0:	10 98 00 01 	ADD.C      $1,R2
 200d0f4:	10 85 80 00 	ADD        R6,R2
 200d0f8:	42 03 ff f0 	BREV       $-16,R8
 200d0fc:	ce fe c3 90 	LDI        $-2,R9         | CMP        R2,R8
 200d100:	78 98 00 08 	BC         @0x0200d10c    // 200d10c <__subdf3+0x318>
 200d104:	4c 0c c0 00 	CMP.Z      R3,R9
 200d108:	78 bb ff d0 	BNC        @0x0200d0dc    // 200d0dc <__subdf3+0x2e8>
 200d10c:	04 c7 40 44 	SW         R0,$68(SP)
 200d110:	0c c7 40 48 	SW         R1,$72(SP)
 200d114:	24 c7 40 40 	SW         R4,$64(SP)
 200d118:	ce 03 cd 38 	LDI        $3,R9          | SW         R9,$56(SP)
 200d11c:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200d120:	78 80 00 ac 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d124:	2c c7 40 3c 	SW         R5,$60(SP)
 200d128:	24 c7 40 40 	SW         R4,$64(SP)
 200d12c:	08 84 c0 00 	ADD        R3,R1
 200d130:	00 98 00 01 	ADD.C      $1,R0
 200d134:	00 84 80 00 	ADD        R2,R0
 200d138:	04 c7 40 44 	SW         R0,$68(SP)
 200d13c:	0c c7 40 48 	SW         R1,$72(SP)
 200d140:	96 03 95 38 	LDI        $3,R2          | SW         R2,$56(SP)
 200d144:	2a 03 ff f8 	BREV       $-8,R5
 200d148:	b6 ff ab 80 	LDI        $-1,R6         | CMP        R0,R5
 200d14c:	78 98 00 08 	BC         @0x0200d158    // 200d158 <__subdf3+0x364>
 200d150:	34 0c 40 00 	CMP.Z      R1,R6
 200d154:	78 b8 00 74 	BNC        @0x0200d1cc    // 200d1cc <__subdf3+0x3d8>
 200d158:	13 40 00 00 	MOV        R0,R2
 200d15c:	11 80 00 1f 	LSL        $31,R2
 200d160:	3b 40 40 00 	MOV        R1,R7
 200d164:	39 40 00 01 	LSR        $1,R7
 200d168:	10 c5 c0 00 	OR         R7,R2
 200d16c:	bf 90 b7 80 	MOV        R2,R7          | MOV        R0,R6
 200d170:	31 40 00 01 	LSR        $1,R6
 200d174:	96 00 9e 01 	CLR        R2             | LDI        $1,R3
 200d178:	89 98 81 90 	AND        R3,R1          | AND        R2,R0
 200d17c:	08 c5 c0 00 	OR         R7,R1
 200d180:	00 c5 80 00 	OR         R6,R0
 200d184:	04 c7 40 44 	SW         R0,$68(SP)
 200d188:	0c c7 40 48 	SW         R1,$72(SP)
 200d18c:	20 80 00 01 	ADD        $1,R4
 200d190:	24 c7 40 40 	SW         R4,$64(SP)
 200d194:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200d198:	78 80 00 34 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d19c:	0b 43 40 10 	MOV        $16+SP,R1
 200d1a0:	78 80 00 2c 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d1a4:	0b 43 40 24 	MOV        $36+SP,R1
 200d1a8:	78 80 00 24 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d1ac:	0b 43 40 10 	MOV        $16+SP,R1
 200d1b0:	78 80 00 1c 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d1b4:	0b 43 40 10 	MOV        $16+SP,R1
 200d1b8:	78 80 00 14 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d1bc:	0b 43 40 24 	MOV        $36+SP,R1
 200d1c0:	78 80 00 0c 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d1c4:	0b 43 40 24 	MOV        $36+SP,R1
 200d1c8:	78 80 00 04 	BRA        @0x0200d1d0    // 200d1d0 <__subdf3+0x3dc>
 200d1cc:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200d1d0:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__pack_d>
 200d1d4:	02 00 dc 38 
 200d1d8:	04 87 40 4c 	LW         76(SP),R0
 200d1dc:	2c 87 40 50 	LW         80(SP),R5
 200d1e0:	34 87 40 54 	LW         84(SP),R6
 200d1e4:	3c 87 40 58 	LW         88(SP),R7
 200d1e8:	44 87 40 5c 	LW         92(SP),R8
 200d1ec:	4c 87 40 60 	LW         96(SP),R9
 200d1f0:	54 87 40 64 	LW         100(SP),R10
 200d1f4:	5c 87 40 68 	LW         104(SP),R11
 200d1f8:	68 80 00 6c 	ADD        $108,SP
 200d1fc:	7b 40 00 00 	RTN

0200d200 <__muldf3>:
 200d200:	68 00 00 80 	SUB        $128,SP
 200d204:	04 c7 40 5c 	SW         R0,$92(SP)
 200d208:	2c c7 40 60 	SW         R5,$96(SP)
 200d20c:	34 c7 40 64 	SW         R6,$100(SP)
 200d210:	3c c7 40 68 	SW         R7,$104(SP)
 200d214:	44 c7 40 6c 	SW         R8,$108(SP)
 200d218:	4c c7 40 70 	SW         R9,$112(SP)
 200d21c:	54 c7 40 74 	SW         R10,$116(SP)
 200d220:	5c c7 40 78 	SW         R11,$120(SP)
 200d224:	64 c7 40 7c 	SW         R12,$124(SP)
 200d228:	8d 10 95 14 	SW         R1,$16(SP)     | SW         R2,$20(SP)
 200d22c:	9d 18 a5 1c 	SW         R3,$24(SP)     | SW         R4,$28(SP)
 200d230:	13 43 40 20 	MOV        $32+SP,R2
 200d234:	0b 43 40 10 	MOV        $16+SP,R1
 200d238:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d23c:	02 00 df f4 
 200d240:	13 43 40 34 	MOV        $52+SP,R2
 200d244:	0b 43 40 18 	MOV        $24+SP,R1
 200d248:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d24c:	02 00 df f4 
 200d250:	84 20 83 02 	LW         32(SP),R0      | CMP        $2,R0
 200d254:	78 b8 00 18 	BNC        @0x0200d270    // 200d270 <__muldf3+0x70>
 200d258:	84 38 8c 24 	LW         56(SP),R0      | LW         36(SP),R1
 200d25c:	8b 80 86 00 	CMP        R0,R1          | CLR        R0
 200d260:	02 68 00 01 	LDILO.NZ   $1,R0
 200d264:	04 c7 40 24 	SW         R0,$36(SP)
 200d268:	0b 43 40 20 	MOV        $32+SP,R1
 200d26c:	78 80 03 04 	BRA        @0x0200d574    // 200d574 <__muldf3+0x374>
 200d270:	8c 34 8b 02 	LW         52(SP),R1      | CMP        $2,R1
 200d274:	78 b8 00 18 	BNC        @0x0200d290    // 200d290 <__muldf3+0x90>
 200d278:	84 38 8c 24 	LW         56(SP),R0      | LW         36(SP),R1
 200d27c:	8b 80 86 00 	CMP        R0,R1          | CLR        R0
 200d280:	02 68 00 01 	LDILO.NZ   $1,R0
 200d284:	04 c7 40 38 	SW         R0,$56(SP)
 200d288:	0b 43 40 34 	MOV        $52+SP,R1
 200d28c:	78 80 02 e4 	BRA        @0x0200d574    // 200d574 <__muldf3+0x374>
 200d290:	04 00 00 04 	CMP        $4,R0
 200d294:	78 a8 00 0c 	BNZ        @0x0200d2a4    // 200d2a4 <__muldf3+0xa4>
 200d298:	0c 00 00 02 	CMP        $2,R1
 200d29c:	78 ab ff b8 	BNZ        @0x0200d258    // 200d258 <__muldf3+0x58>
 200d2a0:	78 80 02 bc 	BRA        @0x0200d560    // 200d560 <__muldf3+0x360>
 200d2a4:	0c 00 00 04 	CMP        $4,R1
 200d2a8:	78 a8 00 0c 	BNZ        @0x0200d2b8    // 200d2b8 <__muldf3+0xb8>
 200d2ac:	04 00 00 02 	CMP        $2,R0
 200d2b0:	78 ab ff c4 	BNZ        @0x0200d278    // 200d278 <__muldf3+0x78>
 200d2b4:	78 80 02 b4 	BRA        @0x0200d56c    // 200d56c <__muldf3+0x36c>
 200d2b8:	04 00 00 02 	CMP        $2,R0
 200d2bc:	78 8b ff 98 	BZ         @0x0200d258    // 200d258 <__muldf3+0x58>
 200d2c0:	0c 00 00 02 	CMP        $2,R1
 200d2c4:	78 8b ff b0 	BZ         @0x0200d278    // 200d278 <__muldf3+0x78>
 200d2c8:	84 2c 8c 30 	LW         44(SP),R0      | LW         48(SP),R1
 200d2cc:	df 80 d6 00 	MOV        R0,R11         | CLR        R10
 200d2d0:	34 87 40 40 	LW         64(SP),R6
 200d2d4:	3c 87 40 44 	LW         68(SP),R7
 200d2d8:	9f b0 96 00 	MOV        R6,R3          | CLR        R2
 200d2dc:	a6 00 ae ff 	CLR        R4             | LDI        $-1,R5
 200d2e0:	b9 a8 b1 a0 	AND        R5,R7          | AND        R4,R6
 200d2e4:	89 a8 81 a0 	AND        R5,R1          | AND        R4,R0
 200d2e8:	33 04 40 00 	MPY        R1,R6
 200d2ec:	03 05 c0 00 	MPY        R7,R0
 200d2f0:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 200d2f4:	2b 05 c0 00 	MPY        R7,R5
 200d2f8:	22 85 c0 00 	MPYUHI     R7,R4
 200d2fc:	a2 80 a2 b0 	ADD        R0,R4          | ADD        R6,R4
 200d300:	a5 00 ad 04 	SW         R4,(SP)        | SW         R5,$4(SP)
 200d304:	13 04 40 00 	MPY        R1,R2
 200d308:	03 04 c0 00 	MPY        R3,R0
 200d30c:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 200d310:	2b 04 c0 00 	MPY        R3,R5
 200d314:	22 84 c0 00 	MPYUHI     R3,R4
 200d318:	a2 80 a2 90 	ADD        R0,R4          | ADD        R2,R4
 200d31c:	53 04 c0 00 	MPY        R3,R10
 200d320:	13 06 c0 00 	MPY        R11,R2
 200d324:	8f 98 87 98 	MOV        R3,R1          | MOV        R3,R0
 200d328:	0b 06 c0 00 	MPY        R11,R1
 200d32c:	02 86 c0 00 	MPYUHI     R11,R0
 200d330:	82 90 82 d0 	ADD        R2,R0          | ADD        R10,R0
 200d334:	85 08 8d 0c 	SW         R0,$8(SP)      | SW         R1,$12(SP)
 200d338:	53 05 c0 00 	MPY        R7,R10
 200d33c:	33 06 c0 00 	MPY        R11,R6
 200d340:	9f b8 97 b8 	MOV        R7,R3          | MOV        R7,R2
 200d344:	1b 06 c0 00 	MPY        R11,R3
 200d348:	12 86 c0 00 	MPYUHI     R11,R2
 200d34c:	92 b0 92 d0 	ADD        R6,R2          | ADD        R10,R2
 200d350:	18 85 40 00 	ADD        R5,R3
 200d354:	10 98 00 01 	ADD.C      $1,R2
 200d358:	92 a0 93 a0 	ADD        R4,R2          | CMP        R4,R2
 200d35c:	1c 0d 40 00 	CMP.Z      R5,R3
 200d360:	78 98 00 0c 	BC         @0x0200d370    // 200d370 <__muldf3+0x170>
 200d364:	ae 00 a6 01 	CLR        R5             | LDI        $1,R4
 200d368:	b6 00 be 00 	CLR        R6             | CLR        R7
 200d36c:	78 80 00 08 	BRA        @0x0200d378    // 200d378 <__muldf3+0x178>
 200d370:	ae 01 a6 01 	LDI        $1,R5          | LDI        $1,R4
 200d374:	b6 01 be 00 	LDI        $1,R6          | CLR        R7
 200d378:	87 98 8e 00 	MOV        R3,R0          | CLR        R1
 200d37c:	d4 00 dc 04 	LW         (SP),R10       | LW         4(SP),R11
 200d380:	08 86 c0 00 	ADD        R11,R1
 200d384:	00 98 00 01 	ADD.C      $1,R0
 200d388:	82 d0 83 d0 	ADD        R10,R0         | CMP        R10,R0
 200d38c:	78 98 00 08 	BC         @0x0200d398    // 200d398 <__muldf3+0x198>
 200d390:	0c 0e c0 00 	CMP.Z      R11,R1
 200d394:	78 b8 00 04 	BNC        @0x0200d39c    // 200d39c <__muldf3+0x19c>
 200d398:	b7 a8 bf a0 	MOV        R5,R6          | MOV        R4,R7
 200d39c:	af 90 a6 00 	MOV        R2,R5          | CLR        R4
 200d3a0:	96 00 9f a8 	CLR        R2             | MOV        R5,R3
 200d3a4:	dc 08 e4 0c 	LW         8(SP),R11      | LW         12(SP),R12
 200d3a8:	18 87 00 00 	ADD        R12,R3
 200d3ac:	10 98 00 01 	ADD.C      $1,R2
 200d3b0:	92 d8 9a b8 	ADD        R11,R2         | ADD        R7,R3
 200d3b4:	10 98 00 01 	ADD.C      $1,R2
 200d3b8:	92 b0 ac 3c 	ADD        R6,R2          | LW         60(SP),R5
 200d3bc:	d4 28 d2 a8 	LW         40(SP),R10     | ADD        R5,R10
 200d3c0:	af d0 aa 04 	MOV        R10,R5         | ADD        $4,R5
 200d3c4:	2c c7 40 50 	SW         R5,$80(SP)
 200d3c8:	b4 38 bc 24 	LW         56(SP),R6      | LW         36(SP),R7
 200d3cc:	3c 05 80 00 	CMP        R6,R7
 200d3d0:	22 68 00 01 	LDILO.NZ   $1,R4
 200d3d4:	24 c7 40 4c 	SW         R4,$76(SP)
 200d3d8:	32 03 ff f8 	BREV       $-8,R6
 200d3dc:	be ff b3 90 	LDI        $-1,R7         | CMP        R2,R6
 200d3e0:	78 98 00 08 	BC         @0x0200d3ec    // 200d3ec <__muldf3+0x1ec>
 200d3e4:	3c 0c c0 00 	CMP.Z      R3,R7
 200d3e8:	78 b8 00 98 	BNC        @0x0200d484    // 200d484 <__muldf3+0x284>
 200d3ec:	d2 05 de 00 	ADD        $5,R10         | CLR        R11
 200d3f0:	66 00 00 01 	LDI        $1,R12
 200d3f4:	d5 00 a7 80 	SW         R10,(SP)       | MOV        R0,R4
 200d3f8:	21 80 00 1f 	LSL        $31,R4
 200d3fc:	4b 40 40 00 	MOV        R1,R9
 200d400:	49 40 00 01 	LSR        $1,R9
 200d404:	20 c6 40 00 	OR         R9,R4
 200d408:	cf a0 c7 80 	MOV        R4,R9          | MOV        R0,R8
 200d40c:	41 40 00 01 	LSR        $1,R8
 200d410:	22 00 00 01 	BREV       $1,R4
 200d414:	2e 00 00 00 	CLR        R5
 200d418:	28 c6 40 00 	OR         R9,R5
 200d41c:	20 c6 00 00 	OR         R8,R4
 200d420:	b7 90 bf 98 	MOV        R2,R6          | MOV        R3,R7
 200d424:	b9 e0 b1 d8 	AND        R12,R7         | AND        R11,R6
 200d428:	34 00 00 00 	CMP        $0,R6
 200d42c:	3c 08 00 00 	CMP.Z      $0,R7
 200d430:	78 88 00 08 	BZ         @0x0200d43c    // 200d43c <__muldf3+0x23c>
 200d434:	b7 a0 a7 a8 	MOV        R4,R6          | MOV        R5,R4
 200d438:	78 80 00 04 	BRA        @0x0200d440    // 200d440 <__muldf3+0x240>
 200d43c:	b7 80 a7 88 	MOV        R0,R6          | MOV        R1,R4
 200d440:	87 b0 8f a0 	MOV        R6,R0          | MOV        R4,R1
 200d444:	2b 40 80 00 	MOV        R2,R5
 200d448:	29 80 00 1f 	LSL        $31,R5
 200d44c:	23 40 c0 00 	MOV        R3,R4
 200d450:	21 40 00 01 	LSR        $1,R4
 200d454:	33 40 80 00 	MOV        R2,R6
 200d458:	31 40 00 01 	LSR        $1,R6
 200d45c:	97 b0 9f a8 	MOV        R6,R2          | MOV        R5,R3
 200d460:	18 c5 00 00 	OR         R4,R3
 200d464:	50 80 00 01 	ADD        $1,R10
 200d468:	22 03 ff f8 	BREV       $-8,R4
 200d46c:	ae ff a3 90 	LDI        $-1,R5         | CMP        R2,R4
 200d470:	2c 0c c0 00 	CMP.Z      R3,R5
 200d474:	78 9b ff 7c 	BC         @0x0200d3f4    // 200d3f4 <__muldf3+0x1f4>
 200d478:	2c 87 40 00 	LW         (SP),R5
 200d47c:	2c c7 40 50 	SW         R5,$80(SP)
 200d480:	78 80 00 64 	BRA        @0x0200d4e8    // 200d4e8 <__muldf3+0x2e8>
 200d484:	32 03 ff f0 	BREV       $-16,R6
 200d488:	be ff b3 90 	LDI        $-1,R7         | CMP        R2,R6
 200d48c:	3c 0c c0 00 	CMP.Z      R3,R7
 200d490:	78 98 00 54 	BC         @0x0200d4e8    // 200d4e8 <__muldf3+0x2e8>
 200d494:	b6 00 be 01 	CLR        R6             | LDI        $1,R7
 200d498:	aa 7f 9a 98 	ADD        $-1,R5         | ADD        R3,R3
 200d49c:	10 98 00 01 	ADD.C      $1,R2
 200d4a0:	92 90 c7 90 	ADD        R2,R2          | MOV        R2,R8
 200d4a4:	4b 40 c0 00 	MOV        R3,R9
 200d4a8:	48 c5 c0 00 	OR         R7,R9
 200d4ac:	40 c5 80 00 	OR         R6,R8
 200d4b0:	a7 c8 83 00 	MOV        R9,R4          | CMP        $0,R0
 200d4b4:	78 90 00 08 	BLT        @0x0200d4c0    // 200d4c0 <__muldf3+0x2c0>
 200d4b8:	c7 90 a7 98 	MOV        R2,R8          | MOV        R3,R4
 200d4bc:	78 80 00 00 	BRA        @0x0200d4c0    // 200d4c0 <__muldf3+0x2c0>
 200d4c0:	97 c0 9f a0 	MOV        R8,R2          | MOV        R4,R3
 200d4c4:	08 84 40 00 	ADD        R1,R1
 200d4c8:	00 98 00 01 	ADD.C      $1,R0
 200d4cc:	00 84 00 00 	ADD        R0,R0
 200d4d0:	42 03 ff f0 	BREV       $-16,R8
 200d4d4:	ce ff c3 90 	LDI        $-1,R9         | CMP        R2,R8
 200d4d8:	78 98 00 08 	BC         @0x0200d4e4    // 200d4e4 <__muldf3+0x2e4>
 200d4dc:	4c 0c c0 00 	CMP.Z      R3,R9
 200d4e0:	78 bb ff b4 	BNC        @0x0200d498    // 200d498 <__muldf3+0x298>
 200d4e4:	2c c7 40 50 	SW         R5,$80(SP)
 200d4e8:	26 00 00 00 	CLR        R4
 200d4ec:	2e 00 00 ff 	LDI        $255,R5
 200d4f0:	a9 98 a1 90 	AND        R3,R5          | AND        R2,R4
 200d4f4:	24 00 00 00 	CMP        $0,R4
 200d4f8:	2c 08 00 80 	CMP.Z      $128,R5
 200d4fc:	78 a8 00 44 	BNZ        @0x0200d544    // 200d544 <__muldf3+0x344>
 200d500:	3b 40 80 00 	MOV        R2,R7
 200d504:	39 80 00 18 	LSL        $24,R7
 200d508:	33 40 c0 00 	MOV        R3,R6
 200d50c:	31 40 00 08 	LSR        $8,R6
 200d510:	38 c5 80 00 	OR         R6,R7
 200d514:	33 41 c0 00 	MOV        R7,R6
 200d518:	31 03 ff ff 	XOR        $-1,R6
 200d51c:	00 c4 40 00 	OR         R1,R0
 200d520:	06 00 00 00 	CLR        R0
 200d524:	02 68 00 01 	LDILO.NZ   $1,R0
 200d528:	30 44 00 00 	AND        R0,R6
 200d52c:	78 88 00 14 	BZ         @0x0200d544    // 200d544 <__muldf3+0x344>
 200d530:	18 85 40 00 	ADD        R5,R3
 200d534:	10 98 00 01 	ADD.C      $1,R2
 200d538:	92 a0 86 ff 	ADD        R4,R2          | LDI        $-1,R0
 200d53c:	0e 7f ff 00 	LDI        $-256,R1
 200d540:	99 88 91 80 	AND        R1,R3          | AND        R0,R2
 200d544:	14 c7 40 54 	SW         R2,$84(SP)
 200d548:	1c c7 40 58 	SW         R3,$88(SP)
 200d54c:	4e 00 00 03 	LDI        $3,R9
 200d550:	4c c7 40 48 	SW         R9,$72(SP)
 200d554:	0b 43 40 00 	MOV        SP,R1
 200d558:	08 80 00 48 	ADD        $72,R1
 200d55c:	78 80 00 14 	BRA        @0x0200d574    // 200d574 <__muldf3+0x374>
 200d560:	0a 03 00 40 	LDI        0x0200e720,R1  // 200e720 <__thenan_df>
 200d564:	0a 40 e7 20 
 200d568:	78 80 00 08 	BRA        @0x0200d574    // 200d574 <__muldf3+0x374>
 200d56c:	0a 03 00 40 	LDI        0x0200e720,R1  // 200e720 <__thenan_df>
 200d570:	0a 40 e7 20 
 200d574:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__pack_d>
 200d578:	02 00 dc 38 
 200d57c:	04 87 40 5c 	LW         92(SP),R0
 200d580:	2c 87 40 60 	LW         96(SP),R5
 200d584:	34 87 40 64 	LW         100(SP),R6
 200d588:	3c 87 40 68 	LW         104(SP),R7
 200d58c:	44 87 40 6c 	LW         108(SP),R8
 200d590:	4c 87 40 70 	LW         112(SP),R9
 200d594:	54 87 40 74 	LW         116(SP),R10
 200d598:	5c 87 40 78 	LW         120(SP),R11
 200d59c:	64 87 40 7c 	LW         124(SP),R12
 200d5a0:	68 80 00 80 	ADD        $128,SP
 200d5a4:	7b 40 00 00 	RTN

0200d5a8 <__divdf3>:
 200d5a8:	68 00 00 5c 	SUB        $92,SP
 200d5ac:	85 38 ad 3c 	SW         R0,$56(SP)     | SW         R5,$60(SP)
 200d5b0:	34 c7 40 40 	SW         R6,$64(SP)
 200d5b4:	3c c7 40 44 	SW         R7,$68(SP)
 200d5b8:	44 c7 40 48 	SW         R8,$72(SP)
 200d5bc:	4c c7 40 4c 	SW         R9,$76(SP)
 200d5c0:	54 c7 40 50 	SW         R10,$80(SP)
 200d5c4:	5c c7 40 54 	SW         R11,$84(SP)
 200d5c8:	64 c7 40 58 	SW         R12,$88(SP)
 200d5cc:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d5d0:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d5d4:	13 43 40 10 	MOV        $16+SP,R2
 200d5d8:	0b 43 40 00 	MOV        SP,R1
 200d5dc:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d5e0:	02 00 df f4 
 200d5e4:	13 43 40 24 	MOV        $36+SP,R2
 200d5e8:	0b 43 40 08 	MOV        $8+SP,R1
 200d5ec:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d5f0:	02 00 df f4 
 200d5f4:	94 10 93 02 	LW         16(SP),R2      | CMP        $2,R2
 200d5f8:	78 b8 00 08 	BNC        @0x0200d604    // 200d604 <__divdf3+0x5c>
 200d5fc:	0b 43 40 10 	MOV        $16+SP,R1
 200d600:	78 80 01 94 	BRA        @0x0200d798    // 200d798 <__divdf3+0x1f0>
 200d604:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d608:	78 98 01 7c 	BC         @0x0200d788    // 200d788 <__divdf3+0x1e0>
 200d60c:	04 87 40 28 	LW         40(SP),R0
 200d610:	7f 40 00 00 	LOCK
 200d614:	1c 87 40 14 	LW         20(SP),R3
 200d618:	19 04 00 00 	XOR        R0,R3
 200d61c:	9d 14 87 90 	SW         R3,$20(SP)     | MOV        R2,R0
 200d620:	82 7e 81 7d 	ADD        $-2,R0         | AND        $-3,R0
 200d624:	78 a8 00 0c 	BNZ        @0x0200d634    // 200d634 <__divdf3+0x8c>
 200d628:	14 04 40 00 	CMP        R1,R2
 200d62c:	78 ab ff cc 	BNZ        @0x0200d5fc    // 200d5fc <__divdf3+0x54>
 200d630:	78 80 01 5c 	BRA        @0x0200d790    // 200d790 <__divdf3+0x1e8>
 200d634:	0c 00 00 04 	CMP        $4,R1
 200d638:	78 a8 00 14 	BNZ        @0x0200d650    // 200d650 <__divdf3+0xa8>
 200d63c:	86 00 8e 00 	CLR        R0             | CLR        R1
 200d640:	85 1c 8d 20 	SW         R0,$28(SP)     | SW         R1,$32(SP)
 200d644:	8e 00 8d 18 	CLR        R1             | SW         R1,$24(SP)
 200d648:	0b 43 40 10 	MOV        $16+SP,R1
 200d64c:	78 80 01 48 	BRA        @0x0200d798    // 200d798 <__divdf3+0x1f0>
 200d650:	0c 00 00 02 	CMP        $2,R1
 200d654:	78 a8 00 0c 	BNZ        @0x0200d664    // 200d664 <__divdf3+0xbc>
 200d658:	9e 04 9d 10 	LDI        $4,R3          | SW         R3,$16(SP)
 200d65c:	0b 43 40 10 	MOV        $16+SP,R1
 200d660:	78 80 01 34 	BRA        @0x0200d798    // 200d798 <__divdf3+0x1f0>
 200d664:	8c 2c 84 18 	LW         44(SP),R1      | LW         24(SP),R0
 200d668:	80 88 85 18 	SUB        R1,R0          | SW         R0,$24(SP)
 200d66c:	a4 1c ac 20 	LW         28(SP),R4      | LW         32(SP),R5
 200d670:	c4 30 cc 34 	LW         48(SP),R8      | LW         52(SP),R9
 200d674:	24 06 00 00 	CMP        R8,R4
 200d678:	78 98 00 08 	BC         @0x0200d684    // 200d684 <__divdf3+0xdc>
 200d67c:	2c 0e 40 00 	CMP.Z      R9,R5
 200d680:	78 b8 00 10 	BNC        @0x0200d694    // 200d694 <__divdf3+0xec>
 200d684:	28 85 40 00 	ADD        R5,R5
 200d688:	20 98 00 01 	ADD.C      $1,R4
 200d68c:	a2 a0 82 7f 	ADD        R4,R4          | ADD        $-1,R0
 200d690:	04 c7 40 18 	SW         R0,$24(SP)
 200d694:	d6 3d 86 00 	LDI        $61,R10        | CLR        R0
 200d698:	0e 00 00 00 	CLR        R1
 200d69c:	12 00 00 08 	BREV       $8,R2
 200d6a0:	1e 00 00 00 	CLR        R3
 200d6a4:	df 90 e7 98 	MOV        R2,R11         | MOV        R3,R12
 200d6a8:	60 c4 40 00 	OR         R1,R12
 200d6ac:	58 c4 00 00 	OR         R0,R11
 200d6b0:	b7 a0 bf a8 	MOV        R4,R6          | MOV        R5,R7
 200d6b4:	38 06 40 00 	SUB        R9,R7
 200d6b8:	30 18 00 01 	SUB.C      $1,R6
 200d6bc:	b0 c0 a3 c0 	SUB        R8,R6          | CMP        R8,R4
 200d6c0:	2c 0e 40 00 	CMP.Z      R9,R5
 200d6c4:	78 98 00 04 	BC         @0x0200d6cc    // 200d6cc <__divdf3+0x124>
 200d6c8:	78 80 00 04 	BRA        @0x0200d6d0    // 200d6d0 <__divdf3+0x128>
 200d6cc:	b7 a0 bf a8 	MOV        R4,R6          | MOV        R5,R7
 200d6d0:	24 06 00 00 	CMP        R8,R4
 200d6d4:	2c 0e 40 00 	CMP.Z      R9,R5
 200d6d8:	78 98 00 08 	BC         @0x0200d6e4    // 200d6e4 <__divdf3+0x13c>
 200d6dc:	af d8 a7 e0 	MOV        R11,R5         | MOV        R12,R4
 200d6e0:	78 80 00 04 	BRA        @0x0200d6e8    // 200d6e8 <__divdf3+0x140>
 200d6e4:	af 80 a7 88 	MOV        R0,R5          | MOV        R1,R4
 200d6e8:	87 a8 8f a0 	MOV        R5,R0          | MOV        R4,R1
 200d6ec:	2b 40 80 00 	MOV        R2,R5
 200d6f0:	29 80 00 1f 	LSL        $31,R5
 200d6f4:	23 40 c0 00 	MOV        R3,R4
 200d6f8:	21 40 00 01 	LSR        $1,R4
 200d6fc:	5b 40 80 00 	MOV        R2,R11
 200d700:	59 40 00 01 	LSR        $1,R11
 200d704:	97 d8 9f a8 	MOV        R11,R2         | MOV        R5,R3
 200d708:	18 c5 00 00 	OR         R4,R3
 200d70c:	38 85 c0 00 	ADD        R7,R7
 200d710:	30 98 00 01 	ADD.C      $1,R6
 200d714:	b2 b0 a7 b0 	ADD        R6,R6          | MOV        R6,R4
 200d718:	af b8 d2 7f 	MOV        R7,R5          | ADD        $-1,R10
 200d71c:	78 ab ff 84 	BNZ        @0x0200d6a4    // 200d6a4 <__divdf3+0xfc>
 200d720:	16 00 00 00 	CLR        R2
 200d724:	1e 00 00 ff 	LDI        $255,R3
 200d728:	99 88 91 80 	AND        R1,R3          | AND        R0,R2
 200d72c:	14 00 00 00 	CMP        $0,R2
 200d730:	1c 08 00 80 	CMP.Z      $128,R3
 200d734:	78 a8 00 44 	BNZ        @0x0200d77c    // 200d77c <__divdf3+0x1d4>
 200d738:	2b 40 00 00 	MOV        R0,R5
 200d73c:	29 80 00 18 	LSL        $24,R5
 200d740:	23 40 40 00 	MOV        R1,R4
 200d744:	21 40 00 08 	LSR        $8,R4
 200d748:	28 c5 00 00 	OR         R4,R5
 200d74c:	23 41 40 00 	MOV        R5,R4
 200d750:	30 c5 c0 00 	OR         R7,R6
 200d754:	52 28 00 00 	LDI.NZ     0x00000001,R10 // 1 <_rom+0x1>
 200d758:	52 68 00 01 
 200d75c:	21 03 ff ff 	XOR        $-1,R4
 200d760:	20 46 80 00 	AND        R10,R4
 200d764:	78 88 00 14 	BZ         @0x0200d77c    // 200d77c <__divdf3+0x1d4>
 200d768:	08 84 c0 00 	ADD        R3,R1
 200d76c:	00 98 00 01 	ADD.C      $1,R0
 200d770:	82 90 96 ff 	ADD        R2,R0          | LDI        $-1,R2
 200d774:	1e 7f ff 00 	LDI        $-256,R3
 200d778:	89 98 81 90 	AND        R3,R1          | AND        R2,R0
 200d77c:	85 1c 8d 20 	SW         R0,$28(SP)     | SW         R1,$32(SP)
 200d780:	0b 43 40 10 	MOV        $16+SP,R1
 200d784:	78 80 00 10 	BRA        @0x0200d798    // 200d798 <__divdf3+0x1f0>
 200d788:	0b 43 40 24 	MOV        $36+SP,R1
 200d78c:	78 80 00 08 	BRA        @0x0200d798    // 200d798 <__divdf3+0x1f0>
 200d790:	0a 03 00 40 	LDI        0x0200e720,R1  // 200e720 <__thenan_df>
 200d794:	0a 40 e7 20 
 200d798:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__pack_d>
 200d79c:	02 00 dc 38 
 200d7a0:	84 38 ac 3c 	LW         56(SP),R0      | LW         60(SP),R5
 200d7a4:	34 87 40 40 	LW         64(SP),R6
 200d7a8:	3c 87 40 44 	LW         68(SP),R7
 200d7ac:	44 87 40 48 	LW         72(SP),R8
 200d7b0:	4c 87 40 4c 	LW         76(SP),R9
 200d7b4:	54 87 40 50 	LW         80(SP),R10
 200d7b8:	5c 87 40 54 	LW         84(SP),R11
 200d7bc:	64 87 40 58 	LW         88(SP),R12
 200d7c0:	68 80 00 5c 	ADD        $92,SP
 200d7c4:	7b 40 00 00 	RTN

0200d7c8 <__eqdf2>:
 200d7c8:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d7cc:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d7d0:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d7d4:	13 43 40 10 	MOV        $16+SP,R2
 200d7d8:	0b 43 40 00 	MOV        SP,R1
 200d7dc:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d7e0:	02 00 df f4 
 200d7e4:	13 43 40 24 	MOV        $36+SP,R2
 200d7e8:	0b 43 40 08 	MOV        $8+SP,R1
 200d7ec:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d7f0:	02 00 df f4 
 200d7f4:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d7f8:	78 98 00 1c 	BC         @0x0200d818    // 200d818 <__eqdf2+0x50>
 200d7fc:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d800:	78 98 00 1c 	BC         @0x0200d820    // 200d820 <__eqdf2+0x58>
 200d804:	13 43 40 24 	MOV        $36+SP,R2
 200d808:	0b 43 40 10 	MOV        $16+SP,R1
 200d80c:	87 fa fc f8 	JSR        0x0200e148     // 200e148 <__fpcmp_parts_d>
 200d810:	02 00 e1 48 
 200d814:	78 80 00 0c 	BRA        @0x0200d824    // 200d824 <__eqdf2+0x5c>
 200d818:	0e 00 00 01 	LDI        $1,R1
 200d81c:	78 80 00 04 	BRA        @0x0200d824    // 200d824 <__eqdf2+0x5c>
 200d820:	0e 00 00 01 	LDI        $1,R1
 200d824:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d828:	7b 40 00 00 	RTN

0200d82c <__nedf2>:
 200d82c:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d830:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d834:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d838:	13 43 40 10 	MOV        $16+SP,R2
 200d83c:	0b 43 40 00 	MOV        SP,R1
 200d840:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d844:	02 00 df f4 
 200d848:	13 43 40 24 	MOV        $36+SP,R2
 200d84c:	0b 43 40 08 	MOV        $8+SP,R1
 200d850:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d854:	02 00 df f4 
 200d858:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d85c:	78 98 00 1c 	BC         @0x0200d87c    // 200d87c <__nedf2+0x50>
 200d860:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d864:	78 98 00 1c 	BC         @0x0200d884    // 200d884 <__nedf2+0x58>
 200d868:	13 43 40 24 	MOV        $36+SP,R2
 200d86c:	0b 43 40 10 	MOV        $16+SP,R1
 200d870:	87 fa fc f8 	JSR        0x0200e148     // 200e148 <__fpcmp_parts_d>
 200d874:	02 00 e1 48 
 200d878:	78 80 00 0c 	BRA        @0x0200d888    // 200d888 <__nedf2+0x5c>
 200d87c:	0e 00 00 01 	LDI        $1,R1
 200d880:	78 80 00 04 	BRA        @0x0200d888    // 200d888 <__nedf2+0x5c>
 200d884:	0e 00 00 01 	LDI        $1,R1
 200d888:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d88c:	7b 40 00 00 	RTN

0200d890 <__gtdf2>:
 200d890:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d894:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d898:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d89c:	13 43 40 10 	MOV        $16+SP,R2
 200d8a0:	0b 43 40 00 	MOV        SP,R1
 200d8a4:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d8a8:	02 00 df f4 
 200d8ac:	13 43 40 24 	MOV        $36+SP,R2
 200d8b0:	0b 43 40 08 	MOV        $8+SP,R1
 200d8b4:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d8b8:	02 00 df f4 
 200d8bc:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d8c0:	78 98 00 1c 	BC         @0x0200d8e0    // 200d8e0 <__gtdf2+0x50>
 200d8c4:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d8c8:	78 98 00 1c 	BC         @0x0200d8e8    // 200d8e8 <__gtdf2+0x58>
 200d8cc:	13 43 40 24 	MOV        $36+SP,R2
 200d8d0:	0b 43 40 10 	MOV        $16+SP,R1
 200d8d4:	87 fa fc f8 	JSR        0x0200e148     // 200e148 <__fpcmp_parts_d>
 200d8d8:	02 00 e1 48 
 200d8dc:	78 80 00 0c 	BRA        @0x0200d8ec    // 200d8ec <__gtdf2+0x5c>
 200d8e0:	0e 7f ff ff 	LDI        $-1,R1
 200d8e4:	78 80 00 04 	BRA        @0x0200d8ec    // 200d8ec <__gtdf2+0x5c>
 200d8e8:	0e 7f ff ff 	LDI        $-1,R1
 200d8ec:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d8f0:	7b 40 00 00 	RTN

0200d8f4 <__ltdf2>:
 200d8f4:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d8f8:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d8fc:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d900:	13 43 40 10 	MOV        $16+SP,R2
 200d904:	0b 43 40 00 	MOV        SP,R1
 200d908:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d90c:	02 00 df f4 
 200d910:	13 43 40 24 	MOV        $36+SP,R2
 200d914:	0b 43 40 08 	MOV        $8+SP,R1
 200d918:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d91c:	02 00 df f4 
 200d920:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d924:	78 98 00 1c 	BC         @0x0200d944    // 200d944 <__ltdf2+0x50>
 200d928:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d92c:	78 98 00 1c 	BC         @0x0200d94c    // 200d94c <__ltdf2+0x58>
 200d930:	13 43 40 24 	MOV        $36+SP,R2
 200d934:	0b 43 40 10 	MOV        $16+SP,R1
 200d938:	87 fa fc f8 	JSR        0x0200e148     // 200e148 <__fpcmp_parts_d>
 200d93c:	02 00 e1 48 
 200d940:	78 80 00 0c 	BRA        @0x0200d950    // 200d950 <__ltdf2+0x5c>
 200d944:	0e 00 00 01 	LDI        $1,R1
 200d948:	78 80 00 04 	BRA        @0x0200d950    // 200d950 <__ltdf2+0x5c>
 200d94c:	0e 00 00 01 	LDI        $1,R1
 200d950:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d954:	7b 40 00 00 	RTN

0200d958 <__ledf2>:
 200d958:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d95c:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d960:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d964:	13 43 40 10 	MOV        $16+SP,R2
 200d968:	0b 43 40 00 	MOV        SP,R1
 200d96c:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d970:	02 00 df f4 
 200d974:	13 43 40 24 	MOV        $36+SP,R2
 200d978:	0b 43 40 08 	MOV        $8+SP,R1
 200d97c:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d980:	02 00 df f4 
 200d984:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d988:	78 98 00 1c 	BC         @0x0200d9a8    // 200d9a8 <__ledf2+0x50>
 200d98c:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d990:	78 98 00 1c 	BC         @0x0200d9b0    // 200d9b0 <__ledf2+0x58>
 200d994:	13 43 40 24 	MOV        $36+SP,R2
 200d998:	0b 43 40 10 	MOV        $16+SP,R1
 200d99c:	87 fa fc f8 	JSR        0x0200e148     // 200e148 <__fpcmp_parts_d>
 200d9a0:	02 00 e1 48 
 200d9a4:	78 80 00 0c 	BRA        @0x0200d9b4    // 200d9b4 <__ledf2+0x5c>
 200d9a8:	0e 00 00 01 	LDI        $1,R1
 200d9ac:	78 80 00 04 	BRA        @0x0200d9b4    // 200d9b4 <__ledf2+0x5c>
 200d9b0:	0e 00 00 01 	LDI        $1,R1
 200d9b4:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d9b8:	7b 40 00 00 	RTN

0200d9bc <__unorddf2>:
 200d9bc:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d9c0:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d9c4:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d9c8:	13 43 40 10 	MOV        $16+SP,R2
 200d9cc:	0b 43 40 00 	MOV        SP,R1
 200d9d0:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d9d4:	02 00 df f4 
 200d9d8:	13 43 40 24 	MOV        $36+SP,R2
 200d9dc:	0b 43 40 08 	MOV        $8+SP,R1
 200d9e0:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200d9e4:	02 00 df f4 
 200d9e8:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d9ec:	78 98 00 14 	BC         @0x0200da04    // 200da04 <__unorddf2+0x48>
 200d9f0:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d9f4:	0e 00 00 00 	CLR        R1
 200d9f8:	0a 58 00 01 	LDILO.C    $1,R1
 200d9fc:	08 40 00 ff 	AND        $255,R1
 200da00:	78 80 00 04 	BRA        @0x0200da08    // 200da08 <__unorddf2+0x4c>
 200da04:	0e 00 00 01 	LDI        $1,R1
 200da08:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200da0c:	7b 40 00 00 	RTN

0200da10 <__floatsidf>:
 200da10:	e8 1c 85 14 	SUB        $28,SP         | SW         R0,$20(SP)
 200da14:	ad 18 96 03 	SW         R5,$24(SP)     | LDI        $3,R2
 200da18:	95 00 97 88 	SW         R2,(SP)        | MOV        R1,R2
 200da1c:	11 40 00 1f 	LSR        $31,R2
 200da20:	95 04 8b 00 	SW         R2,$4(SP)      | CMP        $0,R1
 200da24:	78 a8 00 08 	BNZ        @0x0200da30    // 200da30 <__floatsidf+0x20>
 200da28:	86 02 85 00 	LDI        $2,R0          | SW         R0,(SP)
 200da2c:	78 80 00 6c 	BRA        @0x0200da9c    // 200da9c <__floatsidf+0x8c>
 200da30:	78 b0 00 18 	BGE        @0x0200da4c    // 200da4c <__floatsidf+0x3c>
 200da34:	12 00 00 01 	BREV       $1,R2
 200da38:	2b 40 5f ff 	MOV        $-1+R1,R5
 200da3c:	29 03 ff ff 	XOR        $-1,R5
 200da40:	0c 04 80 00 	CMP        R2,R1
 200da44:	78 a8 00 08 	BNZ        @0x0200da50    // 200da50 <__floatsidf+0x40>
 200da48:	78 80 00 60 	BRA        @0x0200daac    // 200daac <__floatsidf+0x9c>
 200da4c:	2b 40 40 00 	MOV        R1,R5
 200da50:	0b 41 40 00 	MOV        R5,R1
 200da54:	87 fa fc f8 	JSR        0x0200dbe8     // 200dbe8 <__clzsi2>
 200da58:	02 00 db e8 
 200da5c:	97 88 92 1d 	MOV        R1,R2          | ADD        $29,R2
 200da60:	08 83 ff fd 	ADD        $-3,R1
 200da64:	78 90 00 10 	BLT        @0x0200da78    // 200da78 <__floatsidf+0x68>
 200da68:	29 84 40 00 	LSL        R1,R5
 200da6c:	ad 0c 86 00 	SW         R5,$12(SP)     | CLR        R0
 200da70:	04 c7 40 10 	SW         R0,$16(SP)
 200da74:	78 80 00 1c 	BRA        @0x0200da94    // 200da94 <__floatsidf+0x84>
 200da78:	0b 41 40 00 	MOV        R5,R1
 200da7c:	09 40 00 01 	LSR        $1,R1
 200da80:	9e 1f 98 90 	LDI        $31,R3         | SUB        R2,R3
 200da84:	09 44 c0 00 	LSR        R3,R1
 200da88:	8d 0c 8f a8 	SW         R1,$12(SP)     | MOV        R5,R1
 200da8c:	09 84 80 00 	LSL        R2,R1
 200da90:	0c c7 40 10 	SW         R1,$16(SP)
 200da94:	8e 3c 88 90 	LDI        $60,R1         | SUB        R2,R1
 200da98:	0c c7 40 08 	SW         R1,$8(SP)
 200da9c:	0b 43 40 00 	MOV        SP,R1
 200daa0:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__pack_d>
 200daa4:	02 00 dc 38 
 200daa8:	78 80 00 08 	BRA        @0x0200dab4    // 200dab4 <__floatsidf+0xa4>
 200daac:	0a 00 07 83 	BREV       $1923,R1
 200dab0:	16 00 00 00 	CLR        R2
 200dab4:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 200dab8:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200dabc <__fixdfsi>:
 200dabc:	e8 20 85 1c 	SUB        $32,SP         | SW         R0,$28(SP)
 200dac0:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200dac4:	13 43 40 08 	MOV        $8+SP,R2
 200dac8:	0b 43 40 00 	MOV        SP,R1
 200dacc:	87 fa fc f8 	JSR        0x0200dff4     // 200dff4 <__unpack_d>
 200dad0:	02 00 df f4 
 200dad4:	8c 08 8b 03 	LW         8(SP),R1       | CMP        $3,R1
 200dad8:	78 98 00 74 	BC         @0x0200db50    // 200db50 <__fixdfsi+0x94>
 200dadc:	0c 00 00 04 	CMP        $4,R1
 200dae0:	78 a8 00 10 	BNZ        @0x0200daf4    // 200daf4 <__fixdfsi+0x38>
 200dae4:	8c 0c 8b 00 	LW         12(SP),R1      | CMP        $0,R1
 200dae8:	78 a8 00 6c 	BNZ        @0x0200db58    // 200db58 <__fixdfsi+0x9c>
 200daec:	0a 03 ff fe 	BREV       $-2,R1
 200daf0:	78 80 00 70 	BRA        @0x0200db64    // 200db64 <__fixdfsi+0xa8>
 200daf4:	8c 10 8b 00 	LW         16(SP),R1      | CMP        $0,R1
 200daf8:	78 90 00 64 	BLT        @0x0200db60    // 200db60 <__fixdfsi+0xa4>
 200dafc:	0c 00 00 1f 	CMP        $31,R1
 200db00:	78 b3 ff e0 	BGE        @0x0200dae4    // 200dae4 <__fixdfsi+0x28>
 200db04:	96 3c 90 88 	LDI        $60,R2         | SUB        R1,R2
 200db08:	9f 90 9a 60 	MOV        R2,R3          | ADD        $-32,R3
 200db0c:	78 90 00 0c 	BLT        @0x0200db1c    // 200db1c <__fixdfsi+0x60>
 200db10:	0c 87 40 14 	LW         20(SP),R1
 200db14:	09 44 c0 00 	LSR        R3,R1
 200db18:	78 80 00 20 	BRA        @0x0200db3c    // 200db3c <__fixdfsi+0x80>
 200db1c:	1c 87 40 14 	LW         20(SP),R3
 200db20:	19 80 00 01 	LSL        $1,R3
 200db24:	8e 1f 88 90 	LDI        $31,R1         | SUB        R2,R1
 200db28:	19 84 40 00 	LSL        R1,R3
 200db2c:	0c 87 40 18 	LW         24(SP),R1
 200db30:	09 44 80 00 	LSR        R2,R1
 200db34:	18 c4 40 00 	OR         R1,R3
 200db38:	0b 40 c0 00 	MOV        R3,R1
 200db3c:	94 0c 93 00 	LW         12(SP),R2      | CMP        $0,R2
 200db40:	78 88 00 20 	BZ         @0x0200db64    // 200db64 <__fixdfsi+0xa8>
 200db44:	0b 40 5f ff 	MOV        $-1+R1,R1
 200db48:	09 03 ff ff 	XOR        $-1,R1
 200db4c:	78 80 00 14 	BRA        @0x0200db64    // 200db64 <__fixdfsi+0xa8>
 200db50:	0e 00 00 00 	CLR        R1
 200db54:	78 80 00 0c 	BRA        @0x0200db64    // 200db64 <__fixdfsi+0xa8>
 200db58:	0a 00 00 01 	BREV       $1,R1
 200db5c:	78 80 00 04 	BRA        @0x0200db64    // 200db64 <__fixdfsi+0xa8>
 200db60:	0e 00 00 00 	CLR        R1
 200db64:	84 1c ea 20 	LW         28(SP),R0      | ADD        $32,SP
 200db68:	7b 40 00 00 	RTN

0200db6c <__floatunsidf>:
 200db6c:	e8 1c 85 14 	SUB        $28,SP         | SW         R0,$20(SP)
 200db70:	ad 18 86 00 	SW         R5,$24(SP)     | CLR        R0
 200db74:	85 04 8b 80 	SW         R0,$4(SP)      | CMP        R0,R1
 200db78:	78 a8 00 08 	BNZ        @0x0200db84    // 200db84 <__floatunsidf+0x18>
 200db7c:	86 02 85 00 	LDI        $2,R0          | SW         R0,(SP)
 200db80:	78 80 00 50 	BRA        @0x0200dbd4    // 200dbd4 <__floatunsidf+0x68>
 200db84:	af 88 86 03 	MOV        R1,R5          | LDI        $3,R0
 200db88:	04 c7 40 00 	SW         R0,(SP)
 200db8c:	87 fa fc f8 	JSR        0x0200dbe8     // 200dbe8 <__clzsi2>
 200db90:	02 00 db e8 
 200db94:	97 88 92 1d 	MOV        R1,R2          | ADD        $29,R2
 200db98:	08 83 ff fd 	ADD        $-3,R1
 200db9c:	78 90 00 10 	BLT        @0x0200dbb0    // 200dbb0 <__floatunsidf+0x44>
 200dba0:	29 84 40 00 	LSL        R1,R5
 200dba4:	ad 0c 86 00 	SW         R5,$12(SP)     | CLR        R0
 200dba8:	04 c7 40 10 	SW         R0,$16(SP)
 200dbac:	78 80 00 1c 	BRA        @0x0200dbcc    // 200dbcc <__floatunsidf+0x60>
 200dbb0:	0b 41 40 00 	MOV        R5,R1
 200dbb4:	09 40 00 01 	LSR        $1,R1
 200dbb8:	9e 1f 98 90 	LDI        $31,R3         | SUB        R2,R3
 200dbbc:	09 44 c0 00 	LSR        R3,R1
 200dbc0:	0c c7 40 0c 	SW         R1,$12(SP)
 200dbc4:	29 84 80 00 	LSL        R2,R5
 200dbc8:	2c c7 40 10 	SW         R5,$16(SP)
 200dbcc:	8e 3c 88 90 	LDI        $60,R1         | SUB        R2,R1
 200dbd0:	0c c7 40 08 	SW         R1,$8(SP)
 200dbd4:	0b 43 40 00 	MOV        SP,R1
 200dbd8:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__pack_d>
 200dbdc:	02 00 dc 38 
 200dbe0:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 200dbe4:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200dbe8 <__clzsi2>:
 200dbe8:	0c 01 00 00 	CMP        $65536,R1
 200dbec:	78 b8 00 10 	BNC        @0x0200dc00    // 200dc00 <__clzsi2+0x18>
 200dbf0:	9e 20 96 00 	LDI        $32,R3         | CLR        R2
 200dbf4:	0c 00 01 00 	CMP        $256,R1
 200dbf8:	78 98 00 24 	BC         @0x0200dc20    // 200dc20 <__clzsi2+0x38>
 200dbfc:	78 80 00 14 	BRA        @0x0200dc14    // 200dc14 <__clzsi2+0x2c>
 200dc00:	12 03 ff 00 	BREV       $-256,R2
 200dc04:	14 04 40 00 	CMP        R1,R2
 200dc08:	78 98 00 10 	BC         @0x0200dc1c    // 200dc1c <__clzsi2+0x34>
 200dc0c:	9e 10 97 98 	LDI        $16,R3         | MOV        R3,R2
 200dc10:	78 80 00 0c 	BRA        @0x0200dc20    // 200dc20 <__clzsi2+0x38>
 200dc14:	9e 18 96 08 	LDI        $24,R3         | LDI        $8,R2
 200dc18:	78 80 00 04 	BRA        @0x0200dc20    // 200dc20 <__clzsi2+0x38>
 200dc1c:	9e 08 96 18 	LDI        $8,R3          | LDI        $24,R2
 200dc20:	09 44 80 00 	LSR        R2,R1
 200dc24:	12 03 00 40 	LDI        0x0200e734,R2  // 200e734 <__clz_tab>
 200dc28:	12 40 e7 34 
 200dc2c:	92 88 8f 98 	ADD        R1,R2          | MOV        R3,R1
 200dc30:	15 84 80 00 	LB         (R2),R2
 200dc34:	88 90 ff 80 	SUB        R2,R1          | RTN

0200dc38 <__pack_d>:
 200dc38:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 200dc3c:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 200dc40:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200dc44:	54 c7 40 14 	SW         R10,$20(SP)
 200dc48:	24 84 40 0c 	LW         12(R1),R4
 200dc4c:	2c 84 40 10 	LW         16(R1),R5
 200dc50:	54 84 40 04 	LW         4(R1),R10
 200dc54:	94 88 93 02 	LW         (R1),R2        | CMP        $2,R2
 200dc58:	78 b8 00 44 	BNC        @0x0200dca0    // 200dca0 <__pack_d+0x68>
 200dc5c:	0b 41 00 00 	MOV        R4,R1
 200dc60:	09 80 00 18 	LSL        $24,R1
 200dc64:	1b 41 40 00 	MOV        R5,R3
 200dc68:	19 40 00 08 	LSR        $8,R3
 200dc6c:	08 c4 c0 00 	OR         R3,R1
 200dc70:	9f 88 97 a0 	MOV        R1,R3          | MOV        R4,R2
 200dc74:	11 40 00 08 	LSR        $8,R2
 200dc78:	26 07 ff ff 	LDI        $524287,R4
 200dc7c:	ae ff a9 98 	LDI        $-1,R5         | AND        R3,R5
 200dc80:	20 44 80 00 	AND        R2,R4
 200dc84:	16 08 00 00 	LDI        $524288,R2
 200dc88:	1e 00 00 00 	CLR        R3
 200dc8c:	28 c4 c0 00 	OR         R3,R5
 200dc90:	20 c4 80 00 	OR         R2,R4
 200dc94:	32 00 0f fe 	BREV       $4094,R6
 200dc98:	3e 00 00 00 	CLR        R7
 200dc9c:	78 80 03 24 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200dca0:	14 00 00 04 	CMP        $4,R2
 200dca4:	78 88 02 f4 	BZ         @0x0200df9c    // 200df9c <__pack_d+0x364>
 200dca8:	93 02 96 00 	CMP        $2,R2          | CLR        R2
 200dcac:	12 48 00 01 	LDILO.Z    $1,R2
 200dcb0:	1b 41 00 00 	MOV        R4,R3
 200dcb4:	18 c5 40 00 	OR         R5,R3
 200dcb8:	10 c8 00 01 	OR.Z       $1,R2
 200dcbc:	14 00 00 00 	CMP        $0,R2
 200dcc0:	78 a8 02 e8 	BNZ        @0x0200dfac    // 200dfac <__pack_d+0x374>
 200dcc4:	0c 84 40 08 	LW         8(R1),R1
 200dcc8:	0c 03 fc 02 	CMP        $-1022,R1
 200dccc:	78 b0 01 f8 	BGE        @0x0200dec8    // 200dec8 <__pack_d+0x290>
 200dcd0:	1e 7f fc 02 	LDI        $-1022,R3
 200dcd4:	98 88 8f 98 	SUB        R1,R3          | MOV        R3,R1
 200dcd8:	1c 00 00 39 	CMP        $57,R3
 200dcdc:	78 b0 01 dc 	BGE        @0x0200debc    // 200debc <__pack_d+0x284>
 200dce0:	c7 98 c2 60 	MOV        R3,R8          | ADD        $-32,R8
 200dce4:	78 90 00 10 	BLT        @0x0200dcf8    // 200dcf8 <__pack_d+0xc0>
 200dce8:	3b 41 00 00 	MOV        R4,R7
 200dcec:	39 46 00 00 	LSR        R8,R7
 200dcf0:	33 40 80 00 	MOV        R2,R6
 200dcf4:	78 80 00 24 	BRA        @0x0200dd1c    // 200dd1c <__pack_d+0xe4>
 200dcf8:	13 41 00 00 	MOV        R4,R2
 200dcfc:	11 80 00 01 	LSL        $1,R2
 200dd00:	9e 1f 98 88 	LDI        $31,R3         | SUB        R1,R3
 200dd04:	11 84 c0 00 	LSL        R3,R2
 200dd08:	3b 41 40 00 	MOV        R5,R7
 200dd0c:	39 44 40 00 	LSR        R1,R7
 200dd10:	10 c5 c0 00 	OR         R7,R2
 200dd14:	bf 90 b7 a0 	MOV        R2,R7          | MOV        R4,R6
 200dd18:	31 44 40 00 	LSR        R1,R6
 200dd1c:	44 00 00 00 	CMP        $0,R8
 200dd20:	78 90 00 10 	BLT        @0x0200dd34    // 200dd34 <__pack_d+0xfc>
 200dd24:	8e 01 96 01 	LDI        $1,R1          | LDI        $1,R2
 200dd28:	11 86 00 00 	LSL        R8,R2
 200dd2c:	1e 00 00 00 	CLR        R3
 200dd30:	78 80 00 0c 	BRA        @0x0200dd40    // 200dd40 <__pack_d+0x108>
 200dd34:	96 00 9e 00 	CLR        R2             | CLR        R3
 200dd38:	c6 01 9e 01 	LDI        $1,R8          | LDI        $1,R3
 200dd3c:	19 84 40 00 	LSL        R1,R3
 200dd40:	c6 ff ce ff 	LDI        $-1,R8         | LDI        $-1,R9
 200dd44:	18 86 40 00 	ADD        R9,R3
 200dd48:	10 98 00 01 	ADD.C      $1,R2
 200dd4c:	92 c0 a9 98 	ADD        R8,R2          | AND        R3,R5
 200dd50:	20 44 80 00 	AND        R2,R4
 200dd54:	20 c5 40 00 	OR         R5,R4
 200dd58:	26 00 00 00 	CLR        R4
 200dd5c:	22 68 00 01 	LDILO.NZ   $1,R4
 200dd60:	8e 00 96 00 	CLR        R1             | CLR        R2
 200dd64:	1b 41 00 00 	MOV        R4,R3
 200dd68:	38 c4 c0 00 	OR         R3,R7
 200dd6c:	30 c4 80 00 	OR         R2,R6
 200dd70:	16 00 00 00 	CLR        R2
 200dd74:	1e 00 00 ff 	LDI        $255,R3
 200dd78:	99 b8 91 b0 	AND        R7,R3          | AND        R6,R2
 200dd7c:	14 00 00 00 	CMP        $0,R2
 200dd80:	1c 08 00 80 	CMP.Z      $128,R3
 200dd84:	78 88 00 64 	BZ         @0x0200ddec    // 200ddec <__pack_d+0x1b4>
 200dd88:	96 00 9e 7f 	CLR        R2             | LDI        $127,R3
 200dd8c:	38 84 c0 00 	ADD        R3,R7
 200dd90:	30 98 00 01 	ADD.C      $1,R6
 200dd94:	b2 90 97 b0 	ADD        R2,R6          | MOV        R6,R2
 200dd98:	11 80 00 18 	LSL        $24,R2
 200dd9c:	2b 41 c0 00 	MOV        R7,R5
 200dda0:	29 40 00 08 	LSR        $8,R5
 200dda4:	10 c5 40 00 	OR         R5,R2
 200dda8:	af 90 a7 b0 	MOV        R2,R5          | MOV        R6,R4
 200ddac:	21 40 00 08 	LSR        $8,R4
 200ddb0:	16 0f ff ff 	LDI        $1048575,R2
 200ddb4:	9e ff a9 98 	LDI        $-1,R3         | AND        R3,R5
 200ddb8:	a1 90 96 01 	AND        R2,R4          | LDI        $1,R2
 200ddbc:	42 03 ff f0 	BREV       $-16,R8
 200ddc0:	ce ff c3 b0 	LDI        $-1,R9         | CMP        R6,R8
 200ddc4:	4c 0d c0 00 	CMP.Z      R7,R9
 200ddc8:	78 98 00 04 	BC         @0x0200ddd0    // 200ddd0 <__pack_d+0x198>
 200ddcc:	13 40 40 00 	MOV        R1,R2
 200ddd0:	33 40 80 00 	MOV        R2,R6
 200ddd4:	31 80 00 14 	LSL        $20,R6
 200ddd8:	3e 00 00 00 	CLR        R7
 200dddc:	12 00 0f fe 	BREV       $4094,R2
 200dde0:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200dde4:	30 44 80 00 	AND        R2,R6
 200dde8:	78 80 01 d8 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200ddec:	26 00 00 00 	CLR        R4
 200ddf0:	2e 00 01 00 	LDI        $256,R5
 200ddf4:	a9 b8 a1 b0 	AND        R7,R5          | AND        R6,R4
 200ddf8:	24 00 00 00 	CMP        $0,R4
 200ddfc:	2c 08 00 00 	CMP.Z      $0,R5
 200de00:	78 a8 00 58 	BNZ        @0x0200de5c    // 200de5c <__pack_d+0x224>
 200de04:	13 41 80 00 	MOV        R6,R2
 200de08:	11 80 00 18 	LSL        $24,R2
 200de0c:	2b 41 c0 00 	MOV        R7,R5
 200de10:	29 40 00 08 	LSR        $8,R5
 200de14:	10 c5 40 00 	OR         R5,R2
 200de18:	af 90 a7 b0 	MOV        R2,R5          | MOV        R6,R4
 200de1c:	21 40 00 08 	LSR        $8,R4
 200de20:	16 0f ff ff 	LDI        $1048575,R2
 200de24:	9e ff a9 98 	LDI        $-1,R3         | AND        R3,R5
 200de28:	a1 90 96 01 	AND        R2,R4          | LDI        $1,R2
 200de2c:	42 03 ff f0 	BREV       $-16,R8
 200de30:	ce ff c3 b0 	LDI        $-1,R9         | CMP        R6,R8
 200de34:	4c 0d c0 00 	CMP.Z      R7,R9
 200de38:	78 98 00 04 	BC         @0x0200de40    // 200de40 <__pack_d+0x208>
 200de3c:	13 40 40 00 	MOV        R1,R2
 200de40:	33 40 80 00 	MOV        R2,R6
 200de44:	31 80 00 14 	LSL        $20,R6
 200de48:	3e 00 00 00 	CLR        R7
 200de4c:	12 00 0f fe 	BREV       $4094,R2
 200de50:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200de54:	30 44 80 00 	AND        R2,R6
 200de58:	78 80 01 68 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200de5c:	38 84 c0 00 	ADD        R3,R7
 200de60:	30 98 00 01 	ADD.C      $1,R6
 200de64:	b2 90 97 b0 	ADD        R2,R6          | MOV        R6,R2
 200de68:	11 80 00 18 	LSL        $24,R2
 200de6c:	2b 41 c0 00 	MOV        R7,R5
 200de70:	29 40 00 08 	LSR        $8,R5
 200de74:	10 c5 40 00 	OR         R5,R2
 200de78:	af 90 a7 b0 	MOV        R2,R5          | MOV        R6,R4
 200de7c:	21 40 00 08 	LSR        $8,R4
 200de80:	16 0f ff ff 	LDI        $1048575,R2
 200de84:	9e ff a9 98 	LDI        $-1,R3         | AND        R3,R5
 200de88:	a1 90 96 01 	AND        R2,R4          | LDI        $1,R2
 200de8c:	42 03 ff f0 	BREV       $-16,R8
 200de90:	ce ff c3 b0 	LDI        $-1,R9         | CMP        R6,R8
 200de94:	4c 0d c0 00 	CMP.Z      R7,R9
 200de98:	78 98 00 04 	BC         @0x0200dea0    // 200dea0 <__pack_d+0x268>
 200de9c:	13 40 40 00 	MOV        R1,R2
 200dea0:	33 40 80 00 	MOV        R2,R6
 200dea4:	31 80 00 14 	LSL        $20,R6
 200dea8:	3e 00 00 00 	CLR        R7
 200deac:	12 00 0f fe 	BREV       $4094,R2
 200deb0:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200deb4:	30 44 80 00 	AND        R2,R6
 200deb8:	78 80 01 08 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200debc:	b6 00 be 00 	CLR        R6             | CLR        R7
 200dec0:	a6 00 ae 00 	CLR        R4             | CLR        R5
 200dec4:	78 80 00 fc 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200dec8:	0c 00 04 00 	CMP        $1024,R1
 200decc:	78 b0 00 e8 	BGE        @0x0200dfb8    // 200dfb8 <__pack_d+0x380>
 200ded0:	16 00 00 00 	CLR        R2
 200ded4:	1e 00 00 ff 	LDI        $255,R3
 200ded8:	99 a8 91 a0 	AND        R5,R3          | AND        R4,R2
 200dedc:	14 00 00 00 	CMP        $0,R2
 200dee0:	1c 08 00 80 	CMP.Z      $128,R3
 200dee4:	78 a8 00 28 	BNZ        @0x0200df10    // 200df10 <__pack_d+0x2d8>
 200dee8:	36 00 00 00 	CLR        R6
 200deec:	3e 00 01 00 	LDI        $256,R7
 200def0:	b9 a8 b1 a0 	AND        R5,R7          | AND        R4,R6
 200def4:	34 00 00 00 	CMP        $0,R6
 200def8:	3c 08 00 00 	CMP.Z      $0,R7
 200defc:	78 88 00 20 	BZ         @0x0200df20    // 200df20 <__pack_d+0x2e8>
 200df00:	28 84 c0 00 	ADD        R3,R5
 200df04:	20 98 00 01 	ADD.C      $1,R4
 200df08:	20 84 80 00 	ADD        R2,R4
 200df0c:	78 80 00 10 	BRA        @0x0200df20    // 200df20 <__pack_d+0x2e8>
 200df10:	96 00 9e 7f 	CLR        R2             | LDI        $127,R3
 200df14:	28 84 c0 00 	ADD        R3,R5
 200df18:	20 98 00 01 	ADD.C      $1,R4
 200df1c:	20 84 80 00 	ADD        R2,R4
 200df20:	12 03 ff f8 	BREV       $-8,R2
 200df24:	9e ff 93 a0 	LDI        $-1,R3         | CMP        R4,R2
 200df28:	1c 0d 40 00 	CMP.Z      R5,R3
 200df2c:	78 98 00 08 	BC         @0x0200df38    // 200df38 <__pack_d+0x300>
 200df30:	08 80 03 ff 	ADD        $1023,R1
 200df34:	78 80 00 24 	BRA        @0x0200df5c    // 200df5c <__pack_d+0x324>
 200df38:	1b 41 00 00 	MOV        R4,R3
 200df3c:	19 80 00 1f 	LSL        $31,R3
 200df40:	13 41 40 00 	MOV        R5,R2
 200df44:	11 40 00 01 	LSR        $1,R2
 200df48:	33 41 00 00 	MOV        R4,R6
 200df4c:	31 40 00 01 	LSR        $1,R6
 200df50:	a7 b0 af 98 	MOV        R6,R4          | MOV        R3,R5
 200df54:	28 c4 80 00 	OR         R2,R5
 200df58:	08 80 04 00 	ADD        $1024,R1
 200df5c:	33 41 00 00 	MOV        R4,R6
 200df60:	31 80 00 18 	LSL        $24,R6
 200df64:	1b 41 40 00 	MOV        R5,R3
 200df68:	19 40 00 08 	LSR        $8,R3
 200df6c:	30 c4 c0 00 	OR         R3,R6
 200df70:	9f b0 97 a0 	MOV        R6,R3          | MOV        R4,R2
 200df74:	11 40 00 08 	LSR        $8,R2
 200df78:	26 0f ff ff 	LDI        $1048575,R4
 200df7c:	ae ff a9 98 	LDI        $-1,R5         | AND        R3,R5
 200df80:	a1 90 b7 88 	AND        R2,R4          | MOV        R1,R6
 200df84:	31 80 00 14 	LSL        $20,R6
 200df88:	3e 00 00 00 	CLR        R7
 200df8c:	12 00 0f fe 	BREV       $4094,R2
 200df90:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200df94:	30 44 80 00 	AND        R2,R6
 200df98:	78 80 00 28 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200df9c:	32 00 0f fe 	BREV       $4094,R6
 200dfa0:	be 00 a6 00 	CLR        R7             | CLR        R4
 200dfa4:	2e 00 00 00 	CLR        R5
 200dfa8:	78 80 00 18 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200dfac:	b6 00 be 00 	CLR        R6             | CLR        R7
 200dfb0:	a6 00 ae 00 	CLR        R4             | CLR        R5
 200dfb4:	78 80 00 0c 	BRA        @0x0200dfc4    // 200dfc4 <__pack_d+0x38c>
 200dfb8:	32 00 0f fe 	BREV       $4094,R6
 200dfbc:	be 00 a6 00 	CLR        R7             | CLR        R4
 200dfc0:	2e 00 00 00 	CLR        R5
 200dfc4:	13 42 80 00 	MOV        R10,R2
 200dfc8:	11 80 00 1f 	LSL        $31,R2
 200dfcc:	1e 00 00 00 	CLR        R3
 200dfd0:	28 c5 c0 00 	OR         R7,R5
 200dfd4:	20 c5 80 00 	OR         R6,R4
 200dfd8:	18 c5 40 00 	OR         R5,R3
 200dfdc:	10 c5 00 00 	OR         R4,R2
 200dfe0:	8f 90 97 98 	MOV        R2,R1          | MOV        R3,R2
 200dfe4:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200dfe8:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 200dfec:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 200dff0:	ea 18 ff 80 	ADD        $24,SP         | RTN

0200dff4 <__unpack_d>:
 200dff4:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 200dff8:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 200dffc:	24 84 40 00 	LW         (R1),R4
 200e000:	2c 84 40 04 	LW         4(R1),R5
 200e004:	36 0f ff ff 	LDI        $1048575,R6
 200e008:	be ff b9 a8 	LDI        $-1,R7         | AND        R5,R7
 200e00c:	b1 a0 8f a0 	AND        R4,R6          | MOV        R4,R1
 200e010:	09 40 00 14 	LSR        $20,R1
 200e014:	08 40 07 ff 	AND        $2047,R1
 200e018:	1b 41 00 00 	MOV        R4,R3
 200e01c:	19 40 00 1f 	LSR        $31,R3
 200e020:	1c c4 80 04 	SW         R3,$4(R2)
 200e024:	0c 00 00 00 	CMP        $0,R1
 200e028:	78 a8 00 68 	BNZ        @0x0200e094    // 200e094 <__unpack_d+0xa0>
 200e02c:	34 00 00 00 	CMP        $0,R6
 200e030:	3c 08 00 00 	CMP.Z      $0,R7
 200e034:	78 a8 00 08 	BNZ        @0x0200e040    // 200e040 <__unpack_d+0x4c>
 200e038:	8e 02 8d 90 	LDI        $2,R1          | SW         R1,(R2)
 200e03c:	78 80 00 fc 	BRA        @0x0200e13c    // 200e13c <__unpack_d+0x148>
 200e040:	0b 41 c0 00 	MOV        R7,R1
 200e044:	09 40 00 18 	LSR        $24,R1
 200e048:	23 41 80 00 	MOV        R6,R4
 200e04c:	21 80 00 08 	LSL        $8,R4
 200e050:	08 c5 00 00 	OR         R4,R1
 200e054:	a7 88 af b8 	MOV        R1,R4          | MOV        R7,R5
 200e058:	29 80 00 08 	LSL        $8,R5
 200e05c:	b6 03 b5 90 	LDI        $3,R6          | SW         R6,(R2)
 200e060:	0e 7f fc 02 	LDI        $-1022,R1
 200e064:	28 85 40 00 	ADD        R5,R5
 200e068:	20 98 00 01 	ADD.C      $1,R4
 200e06c:	a2 a0 8a 7f 	ADD        R4,R4          | ADD        $-1,R1
 200e070:	32 03 ff f0 	BREV       $-16,R6
 200e074:	be ff b3 a0 	LDI        $-1,R7         | CMP        R4,R6
 200e078:	78 98 00 08 	BC         @0x0200e084    // 200e084 <__unpack_d+0x90>
 200e07c:	3c 0d 40 00 	CMP.Z      R5,R7
 200e080:	78 bb ff e0 	BNC        @0x0200e064    // 200e064 <__unpack_d+0x70>
 200e084:	0c c4 80 08 	SW         R1,$8(R2)
 200e088:	24 c4 80 0c 	SW         R4,$12(R2)
 200e08c:	2c c4 80 10 	SW         R5,$16(R2)
 200e090:	78 80 00 a8 	BRA        @0x0200e13c    // 200e13c <__unpack_d+0x148>
 200e094:	0c 00 07 ff 	CMP        $2047,R1
 200e098:	78 a8 00 60 	BNZ        @0x0200e0fc    // 200e0fc <__unpack_d+0x108>
 200e09c:	34 00 00 00 	CMP        $0,R6
 200e0a0:	3c 08 00 00 	CMP.Z      $0,R7
 200e0a4:	78 a8 00 08 	BNZ        @0x0200e0b0    // 200e0b0 <__unpack_d+0xbc>
 200e0a8:	be 04 bd 90 	LDI        $4,R7          | SW         R7,(R2)
 200e0ac:	78 80 00 8c 	BRA        @0x0200e13c    // 200e13c <__unpack_d+0x148>
 200e0b0:	36 08 00 00 	LDI        $524288,R6
 200e0b4:	be 00 b9 a8 	CLR        R7             | AND        R5,R7
 200e0b8:	30 45 00 00 	AND        R4,R6
 200e0bc:	30 c5 c0 00 	OR         R7,R6
 200e0c0:	0e 00 00 00 	CLR        R1
 200e0c4:	0a 68 00 01 	LDILO.NZ   $1,R1
 200e0c8:	8d 90 8f a8 	SW         R1,(R2)        | MOV        R5,R1
 200e0cc:	09 40 00 18 	LSR        $24,R1
 200e0d0:	33 41 00 00 	MOV        R4,R6
 200e0d4:	31 80 00 08 	LSL        $8,R6
 200e0d8:	08 c5 80 00 	OR         R6,R1
 200e0dc:	b7 88 bf a8 	MOV        R1,R6          | MOV        R5,R7
 200e0e0:	39 80 00 08 	LSL        $8,R7
 200e0e4:	22 03 ff e0 	BREV       $-32,R4
 200e0e8:	2e 7f ff 00 	LDI        $-256,R5
 200e0ec:	b9 a8 b1 a0 	AND        R5,R7          | AND        R4,R6
 200e0f0:	34 c4 80 0c 	SW         R6,$12(R2)
 200e0f4:	3c c4 80 10 	SW         R7,$16(R2)
 200e0f8:	78 80 00 40 	BRA        @0x0200e13c    // 200e13c <__unpack_d+0x148>
 200e0fc:	08 83 fc 01 	ADD        $-1023,R1
 200e100:	0c c4 80 08 	SW         R1,$8(R2)
 200e104:	8e 03 8d 90 	LDI        $3,R1          | SW         R1,(R2)
 200e108:	0b 41 c0 00 	MOV        R7,R1
 200e10c:	09 40 00 18 	LSR        $24,R1
 200e110:	23 41 80 00 	MOV        R6,R4
 200e114:	21 80 00 08 	LSL        $8,R4
 200e118:	08 c5 00 00 	OR         R4,R1
 200e11c:	a7 88 af b8 	MOV        R1,R4          | MOV        R7,R5
 200e120:	29 80 00 08 	LSL        $8,R5
 200e124:	32 00 00 08 	BREV       $8,R6
 200e128:	3e 00 00 00 	CLR        R7
 200e12c:	28 c5 c0 00 	OR         R7,R5
 200e130:	20 c5 80 00 	OR         R6,R4
 200e134:	24 c4 80 0c 	SW         R4,$12(R2)
 200e138:	2c c4 80 10 	SW         R5,$16(R2)
 200e13c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200e140:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 200e144:	7b 40 00 00 	RTN

0200e148 <__fpcmp_parts_d>:
 200e148:	9c 88 9b 02 	LW         (R1),R3        | CMP        $2,R3
 200e14c:	78 98 01 10 	BC         @0x0200e260    // 200e260 <__fpcmp_parts_d+0x118>
 200e150:	a4 90 a3 02 	LW         (R2),R4        | CMP        $2,R4
 200e154:	78 98 01 0c 	BC         @0x0200e264    // 200e264 <__fpcmp_parts_d+0x11c>
 200e158:	1c 00 00 04 	CMP        $4,R3
 200e15c:	78 a8 00 28 	BNZ        @0x0200e188    // 200e188 <__fpcmp_parts_d+0x40>
 200e160:	24 00 00 04 	CMP        $4,R4
 200e164:	78 a8 00 10 	BNZ        @0x0200e178    // 200e178 <__fpcmp_parts_d+0x30>
 200e168:	14 84 80 04 	LW         4(R2),R2
 200e16c:	0c 84 40 04 	LW         4(R1),R1
 200e170:	90 88 8f 90 	SUB        R1,R2          | MOV        R2,R1
 200e174:	7b 40 00 00 	RTN
 200e178:	0c 84 40 04 	LW         4(R1),R1
 200e17c:	0c 00 00 00 	CMP        $0,R1
 200e180:	78 88 00 e4 	BZ         @0x0200e268    // 200e268 <__fpcmp_parts_d+0x120>
 200e184:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200e188:	24 00 00 04 	CMP        $4,R4
 200e18c:	78 a8 00 10 	BNZ        @0x0200e1a0    // 200e1a0 <__fpcmp_parts_d+0x58>
 200e190:	0c 84 80 04 	LW         4(R2),R1
 200e194:	0c 00 00 00 	CMP        $0,R1
 200e198:	78 88 00 d0 	BZ         @0x0200e26c    // 200e26c <__fpcmp_parts_d+0x124>
 200e19c:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e1a0:	1c 00 00 02 	CMP        $2,R3
 200e1a4:	78 a8 00 0c 	BNZ        @0x0200e1b4    // 200e1b4 <__fpcmp_parts_d+0x6c>
 200e1a8:	24 00 00 02 	CMP        $2,R4
 200e1ac:	78 ab ff e0 	BNZ        @0x0200e190    // 200e190 <__fpcmp_parts_d+0x48>
 200e1b0:	78 80 00 bc 	BRA        @0x0200e270    // 200e270 <__fpcmp_parts_d+0x128>
 200e1b4:	24 00 00 02 	CMP        $2,R4
 200e1b8:	78 8b ff bc 	BZ         @0x0200e178    // 200e178 <__fpcmp_parts_d+0x30>
 200e1bc:	1c 84 40 04 	LW         4(R1),R3
 200e1c0:	24 84 80 04 	LW         4(R2),R4
 200e1c4:	1c 05 00 00 	CMP        R4,R3
 200e1c8:	78 88 00 d4 	BZ         @0x0200e2a0    // 200e2a0 <__fpcmp_parts_d+0x158>
 200e1cc:	1c 00 00 00 	CMP        $0,R3
 200e1d0:	78 88 00 a0 	BZ         @0x0200e274    // 200e274 <__fpcmp_parts_d+0x12c>
 200e1d4:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200e1d8:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 200e1dc:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 200e1e0:	2c 84 40 08 	LW         8(R1),R5
 200e1e4:	24 84 80 08 	LW         8(R2),R4
 200e1e8:	24 05 40 00 	CMP        R5,R4
 200e1ec:	78 b0 00 0c 	BGE        @0x0200e1fc    // 200e1fc <__fpcmp_parts_d+0xb4>
 200e1f0:	8e ff 9b 00 	LDI        $-1,R1         | CMP        $0,R3
 200e1f4:	78 a8 00 9c 	BNZ        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e1f8:	78 80 00 7c 	BRA        @0x0200e278    // 200e278 <__fpcmp_parts_d+0x130>
 200e1fc:	2c 05 00 00 	CMP        R4,R5
 200e200:	78 b0 00 10 	BGE        @0x0200e214    // 200e214 <__fpcmp_parts_d+0xcc>
 200e204:	1c 00 00 00 	CMP        $0,R3
 200e208:	78 88 00 74 	BZ         @0x0200e280    // 200e280 <__fpcmp_parts_d+0x138>
 200e20c:	0e 00 00 01 	LDI        $1,R1
 200e210:	78 80 00 80 	BRA        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e214:	34 84 40 0c 	LW         12(R1),R6
 200e218:	3c 84 40 10 	LW         16(R1),R7
 200e21c:	24 84 80 0c 	LW         12(R2),R4
 200e220:	2c 84 80 10 	LW         16(R2),R5
 200e224:	24 05 80 00 	CMP        R6,R4
 200e228:	78 98 00 08 	BC         @0x0200e234    // 200e234 <__fpcmp_parts_d+0xec>
 200e22c:	2c 0d c0 00 	CMP.Z      R7,R5
 200e230:	78 b8 00 0c 	BNC        @0x0200e240    // 200e240 <__fpcmp_parts_d+0xf8>
 200e234:	8e ff 9b 00 	LDI        $-1,R1         | CMP        $0,R3
 200e238:	78 a8 00 58 	BNZ        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e23c:	78 80 00 48 	BRA        @0x0200e288    // 200e288 <__fpcmp_parts_d+0x140>
 200e240:	8e 00 b3 a0 	CLR        R1             | CMP        R4,R6
 200e244:	78 98 00 08 	BC         @0x0200e250    // 200e250 <__fpcmp_parts_d+0x108>
 200e248:	3c 0d 40 00 	CMP.Z      R5,R7
 200e24c:	78 b8 00 44 	BNC        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e250:	1c 00 00 00 	CMP        $0,R3
 200e254:	78 88 00 38 	BZ         @0x0200e290    // 200e290 <__fpcmp_parts_d+0x148>
 200e258:	0e 00 00 01 	LDI        $1,R1
 200e25c:	78 80 00 34 	BRA        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e260:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e264:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e268:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e26c:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200e270:	8e 00 ff 80 	CLR        R1             | RTN
 200e274:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e278:	0e 00 00 01 	LDI        $1,R1
 200e27c:	78 80 00 14 	BRA        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e280:	0e 7f ff ff 	LDI        $-1,R1
 200e284:	78 80 00 0c 	BRA        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e288:	0e 00 00 01 	LDI        $1,R1
 200e28c:	78 80 00 04 	BRA        @0x0200e294    // 200e294 <__fpcmp_parts_d+0x14c>
 200e290:	0e 7f ff ff 	LDI        $-1,R1
 200e294:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200e298:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 200e29c:	7b 40 00 00 	RTN
 200e2a0:	78 83 ff 34 	BRA        @0x0200e1d8    // 200e1d8 <__fpcmp_parts_d+0x90>

0200e2a4 <__errno>:
 200e2a4:	0a 03 00 40 	LDI        0x0200e834,R1  // 200e834 <_impure_ptr>
 200e2a8:	0a 40 e8 34 
 200e2ac:	8c 88 ff 80 	LW         (R1),R1        | RTN
 200e2b0:	78 20 3d 20 	SUB.V      $15648,PC
 200e2b4:	30 78 25 78 	AND.NC     $9592,R6
 200e2b8:	20 73 70 20 	AND.GE     $-36832,R4
 200e2bc:	3d 20 30 78 	LH.V       ($12408),R7
 200e2c0:	25 78 20 7a 	SH.NC      R4,($8314)
 200e2c4:	20 3d 20 30 	SUB.NC     $-8144+R4,R4
 200e2c8:	78 25 78 0a 	SUB.V      $-2038+R5,PC
 200e2cc:	00 00 00 00 	SUB        $0,R0
 200e2d0:	70 74 72 73 	AND.GE     $-3469+R1,CC
 200e2d4:	2e 69 6e 70 	LDI        $-1479056,R5
 200e2d8:	62 75 66 20 	LDILO.GE   $-6624+R5,R12
 200e2dc:	3d 20 30 78 	LH.V       ($12408),R7
 200e2e0:	25 78 20 62 	SH.NC      R4,($8290)
 200e2e4:	75 66 5f 72 	SH.V       CC,$8050(R9)
 200e2e8:	65 64 20 3d 	SH.V       R12,$-8131(R0)
 200e2ec:	20 30 78 25 	SUB.GE     $30757,R4
 200e2f0:	78 0a 00 00 	SUB.Z      $-131072,PC
 200e2f4:	66 77 64 5f 	LDI        $-564129,R12
 200e2f8:	69 6e 76 20 	LSR.NZ     $-2528+R9,SP
 200e2fc:	3d 20 30 78 	LH.V       ($12408),R7
 200e300:	25 78 0a 00 	SH.NC      R4,($2560)
 200e304:	73 70 6c 69 	MOV.GE     $3177+uR1,CC
 200e308:	74 69 6e 67 	TST.NZ     $93799,CC
 200e30c:	20 72 65 64 	AND.GE     $-105116,R4
 200e310:	20 73 75 62 	AND.GE     $-35486,R4
 200e314:	20 62 61 6e 	AND.V      $-106130,R4
 200e318:	64 00 00 00 	CMP        $0,R12
 200e31c:	73 70 6c 69 	MOV.GE     $3177+uR1,CC
 200e320:	74 69 6e 67 	TST.NZ     $93799,CC
 200e324:	20 67 72 65 	AND.V      $-3483+SP,R4
 200e328:	65 6e 20 73 	SH.NZ      R12,$-8077(R8)
 200e32c:	75 62 20 62 	SH.V       CC,($-122782)
 200e330:	61 6e 64 00 	LSR.NZ     $-7168+R9,R12
 200e334:	73 70 6c 69 	MOV.GE     $3177+uR1,CC
 200e338:	74 69 6e 67 	TST.NZ     $93799,CC
 200e33c:	20 62 6c 75 	AND.V      $-103307,R4
 200e340:	65 20 73 75 	LH.V       ($29557),R12
 200e344:	62 20 62 61 	BREV.V     $25185,R12
 200e348:	6e 64 00 00 	LDI        $-1835008,SP
 200e34c:	46 69 72 73 	LDI        $-1478029,R8
 200e350:	74 20 70 61 	CMP.V      $28769,CC
 200e354:	72 61 6d 65 	TRAP.V     $93541
 200e358:	74 65 72 20 	TST.V      $-3552+R5,CC
 200e35c:	63 61 6e 20 	MOV.V      $3616+uR5,R12
 200e360:	6f 6e 6c 79 	ILL 6f6e6c79
 200e364:	20 62 65 20 	AND.V      $-105184,R4
 200e368:	30 20 31 20 	SUB.V      $12576,R6
 200e36c:	32 20 00 00 	CLR.V      $0,R6
 200e370:	66 77 64 20 	LDI        $-564192,R12
 200e374:	6c 69 66 74 	TST.NZ     $91764,SP
 200e378:	69 6e 67 20 	LSR.NZ     $-6368+R9,SP
 200e37c:	74 68 65 6e 	TST.NZ     $25966,CC
 200e380:	20 69 6e 76 	AND.NZ     $93814,R4
 200e384:	20 6c 69 66 	AND.NZ     $-5786+R1,R4
 200e388:	74 69 6e 67 	TST.NZ     $93799,CC
 200e38c:	20 73 74 65 	AND.GE     $-35739,R4
 200e390:	70 00 00 00 	SUB        $0,CC
 200e394:	66 77 64 20 	LDI        $-564192,R12
 200e398:	6c 69 66 74 	TST.NZ     $91764,SP
 200e39c:	69 6e 67 20 	LSR.NZ     $-6368+R9,SP
 200e3a0:	73 74 65 70 	MOV.GE     $1392+uR1,uCC
 200e3a4:	20 6f 6e 6c 	AND.NZ     $-4500+SP,R4
 200e3a8:	79 00 00 00 	XOR        $0,PC
 200e3ac:	42 4c 4b 52 	LDILO.Z    $2898+R1,R8
 200e3b0:	41 4d 5f 49 	LSR.Z      $8009+R5,R8
 200e3b4:	4e 56 46 57 	LDI        $-2734505,R9
 200e3b8:	44 20 70 61 	CMP.V      $28769,R8
 200e3bc:	72 61 6d 65 	TRAP.V     $93541
 200e3c0:	74 65 72 20 	TST.V      $-3552+R5,CC
 200e3c4:	63 61 6e 20 	MOV.V      $3616+uR5,R12
 200e3c8:	6f 6e 6c 79 	ILL 6f6e6c79
 200e3cc:	20 62 65 20 	AND.V      $-105184,R4
 200e3d0:	30 20 31 20 	SUB.V      $12576,R6
 200e3d4:	20 00 00 00 	SUB        $0,R4
 200e3d8:	77 20 3d 20 	BREAK      @0x01e120fc    // 1e120fc <_bkram+0xa120fc>
 200e3dc:	30 78 25 78 	AND.NC     $9592,R6
 200e3e0:	20 77 70 74 	AND.GE     $-3980+SP,R4
 200e3e4:	72 20 3d 20 	BREV.V     $15648,CC
 200e3e8:	30 78 25 78 	AND.NC     $9592,R6
 200e3ec:	20 61 6c 74 	AND.V      $93300,R4
 200e3f0:	20 3d 20 20 	SUB.NC     $-8160+R4,R4
 200e3f4:	30 78 25 78 	AND.NC     $9592,R6
 200e3f8:	20 66 77 64 	AND.V      $-2204+R9,R4
 200e3fc:	5f 69 6e 76 	ILL 5f696e76
 200e400:	65 72 73 65 	SH.GE      R12,($-101531)
 200e404:	20 3d 20 20 	SUB.NC     $-8160+R4,R4
 200e408:	30 78 25 78 	AND.NC     $9592,R6
 200e40c:	20 66 77 64 	AND.V      $-2204+R9,R4
 200e410:	5f 69 6e 76 	ILL 5f696e76
 200e414:	65 72 73 65 	SH.GE      R12,($-101531)
 200e418:	20 3d 20 20 	SUB.NC     $-8160+R4,R4
 200e41c:	30 78 25 78 	AND.NC     $9592,R6
 200e420:	20 0a 00 00 	SUB.Z      $-131072,R4
 200e424:	73 74 61 72 	MOV.GE     $370+uR1,uCC
 200e428:	74 69 6e 67 	TST.NZ     $93799,CC
 200e42c:	20 72 65 64 	AND.GE     $-105116,R4
 200e430:	20 64 77 74 	AND.V      $-2188+R1,R4
 200e434:	00 00 00 00 	SUB        $0,R0
 200e438:	66 69 6e 69 	LDI        $-1479063,R12
 200e43c:	73 68 65 64 	MOV.NZ     $1380+uR1,CC
 200e440:	20 74 65 64 	AND.GE     $-6812+R1,R4
 200e444:	20 64 77 74 	AND.V      $-2188+R1,R4
 200e448:	00 00 00 00 	SUB        $0,R0

0200e44c <_global_impure_ptr>:
 200e44c:	02 00 e8 38 0a 00 00 00 49 4e 46 00 69 6e 66 00     ...8....INF.inf.
 200e45c:	4e 41 4e 00 6e 61 6e 00 30 31 32 33 34 35 36 37     NAN.nan.01234567
 200e46c:	38 39 41 42 43 44 45 46 00 00 00 00 30 31 32 33     89ABCDEF....0123
 200e47c:	34 35 36 37 38 39 61 62 63 64 65 66 00 00 00 00     456789abcdef....
 200e48c:	28 6e 75 6c 6c 29 00 00 30 00 00 00                 (null)..0...

0200e498 <zeroes.4494>:
 200e498:	30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30     0000000000000000

0200e4a8 <blanks.4493>:
 200e4a8:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200e4b8:	49 6e 66 69 6e 69 74 79 00 00 00 00 4e 61 4e 00     Infinity....NaN.
 200e4c8:	43 00 00 00 50 4f 53 49 58 00 00 00 2e 00 00 00     C...POSIX.......

0200e4d8 <p05.3316>:
 200e4d8:	00 00 00 05 00 00 00 19 00 00 00 7d                 ...........}

0200e4e4 <__mprec_tinytens>:
 200e4e4:	3c 9c d2 b2 97 d8 89 bc 39 49 f6 23 d5 a8 a7 33     <.......9I.#...3
 200e4f4:	32 a5 0f fd 44 f4 a7 3d 25 5b ba 08 cf 8c 97 9d     2...D..=%[......
 200e504:	0a c8 06 28 64 ac 6f 43                             ...(d.oC

0200e50c <__mprec_bigtens>:
 200e50c:	43 41 c3 79 37 e0 80 00 46 93 b8 b5 b5 05 6e 17     CA.y7...F.....n.
 200e51c:	4d 38 4f 03 e9 3f f9 f5 5a 82 77 48 f9 30 1d 32     M8O..?..Z.wH.0.2
 200e52c:	75 15 4f dd 7f 73 bf 3c                             u.O..s.<

0200e534 <__mprec_tens>:
 200e534:	3f f0 00 00 00 00 00 00 40 24 00 00 00 00 00 00     ?.......@$......
 200e544:	40 59 00 00 00 00 00 00 40 8f 40 00 00 00 00 00     @Y......@.@.....
 200e554:	40 c3 88 00 00 00 00 00 40 f8 6a 00 00 00 00 00     @.......@.j.....
 200e564:	41 2e 84 80 00 00 00 00 41 63 12 d0 00 00 00 00     A.......Ac......
 200e574:	41 97 d7 84 00 00 00 00 41 cd cd 65 00 00 00 00     A.......A..e....
 200e584:	42 02 a0 5f 20 00 00 00 42 37 48 76 e8 00 00 00     B.._ ...B7Hv....
 200e594:	42 6d 1a 94 a2 00 00 00 42 a2 30 9c e5 40 00 00     Bm......B.0..@..
 200e5a4:	42 d6 bc c4 1e 90 00 00 43 0c 6b f5 26 34 00 00     B.......C.k.&4..
 200e5b4:	43 41 c3 79 37 e0 80 00 43 76 34 57 85 d8 a0 00     CA.y7...Cv4W....
 200e5c4:	43 ab c1 6d 67 4e c8 00 43 e1 58 e4 60 91 3d 00     C..mgN..C.X.`.=.
 200e5d4:	44 15 af 1d 78 b5 8c 40 44 4b 1a e4 d6 e2 ef 50     D...x..@DK.....P
 200e5e4:	44 80 f0 cf 06 4d d5 92 44 b5 2d 02 c7 e1 4a f6     D....M..D.-...J.
 200e5f4:	44 ea 78 43 79 d9 9d b4                             D.xCy...

0200e5fc <zeroes.4473>:
 200e5fc:	30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30     0000000000000000

0200e60c <blanks.4472>:
 200e60c:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     

0200e61c <_ctype_>:
 200e61c:	00 20 20 20 20 20 20 20 20 20 28 28 28 28 28 20     .         ((((( 
 200e62c:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200e63c:	20 88 10 10 10 10 10 10 10 10 10 10 10 10 10 10      ...............
 200e64c:	10 04 04 04 04 04 04 04 04 04 04 10 10 10 10 10     ................
 200e65c:	10 10 41 41 41 41 41 41 01 01 01 01 01 01 01 01     ..AAAAAA........
 200e66c:	01 01 01 01 01 01 01 01 01 01 01 01 10 10 10 10     ................
 200e67c:	10 10 42 42 42 42 42 42 02 02 02 02 02 02 02 02     ..BBBBBB........
 200e68c:	02 02 02 02 02 02 02 02 02 02 02 02 10 10 10 10     ................
 200e69c:	20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00      ...............
	...

0200e720 <__thenan_df>:
	...

0200e734 <__clz_tab>:
 200e734:	00 01 02 02 03 03 03 03 04 04 04 04 04 04 04 04     ................
 200e744:	05 05 05 05 05 05 05 05 05 05 05 05 05 05 05 05     ................
 200e754:	06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06     ................
 200e764:	06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06     ................
 200e774:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e784:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e794:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e7a4:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e7b4:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e7c4:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e7d4:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e7e4:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e7f4:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e804:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e814:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e824:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................

0200e834 <_impure_ptr>:
 200e834:	02 00 e8 38                                         ...8

0200e838 <impure_data>:
 200e838:	00 00 00 00 02 00 eb 24 02 00 eb 90 02 00 eb fc     .......$........
	...
 200e8e0:	00 00 00 01 33 0e ab cd 12 34 e6 6d de ec 00 05     ....3....4.m....
 200e8f0:	00 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

0200ec68 <__malloc_sbrk_base>:
 200ec68:	ff ff ff ff                                         ....

0200ec6c <__malloc_trim_threshold>:
 200ec6c:	00 00 00 00 00 02 00 00                             ........

0200ec74 <__malloc_av_>:
	...
 200ec7c:	02 00 ec 74 02 00 ec 74 02 00 ec 7c 02 00 ec 7c     ...t...t...|...|
 200ec8c:	02 00 ec 84 02 00 ec 84 02 00 ec 8c 02 00 ec 8c     ................
 200ec9c:	02 00 ec 94 02 00 ec 94 02 00 ec 9c 02 00 ec 9c     ................
 200ecac:	02 00 ec a4 02 00 ec a4 02 00 ec ac 02 00 ec ac     ................
 200ecbc:	02 00 ec b4 02 00 ec b4 02 00 ec bc 02 00 ec bc     ................
 200eccc:	02 00 ec c4 02 00 ec c4 02 00 ec cc 02 00 ec cc     ................
 200ecdc:	02 00 ec d4 02 00 ec d4 02 00 ec dc 02 00 ec dc     ................
 200ecec:	02 00 ec e4 02 00 ec e4 02 00 ec ec 02 00 ec ec     ................
 200ecfc:	02 00 ec f4 02 00 ec f4 02 00 ec fc 02 00 ec fc     ................
 200ed0c:	02 00 ed 04 02 00 ed 04 02 00 ed 0c 02 00 ed 0c     ................
 200ed1c:	02 00 ed 14 02 00 ed 14 02 00 ed 1c 02 00 ed 1c     ................
 200ed2c:	02 00 ed 24 02 00 ed 24 02 00 ed 2c 02 00 ed 2c     ...$...$...,...,
 200ed3c:	02 00 ed 34 02 00 ed 34 02 00 ed 3c 02 00 ed 3c     ...4...4...<...<
 200ed4c:	02 00 ed 44 02 00 ed 44 02 00 ed 4c 02 00 ed 4c     ...D...D...L...L
 200ed5c:	02 00 ed 54 02 00 ed 54 02 00 ed 5c 02 00 ed 5c     ...T...T...\...\
 200ed6c:	02 00 ed 64 02 00 ed 64 02 00 ed 6c 02 00 ed 6c     ...d...d...l...l
 200ed7c:	02 00 ed 74 02 00 ed 74 02 00 ed 7c 02 00 ed 7c     ...t...t...|...|
 200ed8c:	02 00 ed 84 02 00 ed 84 02 00 ed 8c 02 00 ed 8c     ................
 200ed9c:	02 00 ed 94 02 00 ed 94 02 00 ed 9c 02 00 ed 9c     ................
 200edac:	02 00 ed a4 02 00 ed a4 02 00 ed ac 02 00 ed ac     ................
 200edbc:	02 00 ed b4 02 00 ed b4 02 00 ed bc 02 00 ed bc     ................
 200edcc:	02 00 ed c4 02 00 ed c4 02 00 ed cc 02 00 ed cc     ................
 200eddc:	02 00 ed d4 02 00 ed d4 02 00 ed dc 02 00 ed dc     ................
 200edec:	02 00 ed e4 02 00 ed e4 02 00 ed ec 02 00 ed ec     ................
 200edfc:	02 00 ed f4 02 00 ed f4 02 00 ed fc 02 00 ed fc     ................
 200ee0c:	02 00 ee 04 02 00 ee 04 02 00 ee 0c 02 00 ee 0c     ................
 200ee1c:	02 00 ee 14 02 00 ee 14 02 00 ee 1c 02 00 ee 1c     ................
 200ee2c:	02 00 ee 24 02 00 ee 24 02 00 ee 2c 02 00 ee 2c     ...$...$...,...,
 200ee3c:	02 00 ee 34 02 00 ee 34 02 00 ee 3c 02 00 ee 3c     ...4...4...<...<
 200ee4c:	02 00 ee 44 02 00 ee 44 02 00 ee 4c 02 00 ee 4c     ...D...D...L...L
 200ee5c:	02 00 ee 54 02 00 ee 54 02 00 ee 5c 02 00 ee 5c     ...T...T...\...\
 200ee6c:	02 00 ee 64 02 00 ee 64 02 00 ee 6c 02 00 ee 6c     ...d...d...l...l
 200ee7c:	02 00 ee 74 02 00 ee 74 02 00 ee 7c 02 00 ee 7c     ...t...t...|...|
 200ee8c:	02 00 ee 84 02 00 ee 84 02 00 ee 8c 02 00 ee 8c     ................
 200ee9c:	02 00 ee 94 02 00 ee 94 02 00 ee 9c 02 00 ee 9c     ................
 200eeac:	02 00 ee a4 02 00 ee a4 02 00 ee ac 02 00 ee ac     ................
 200eebc:	02 00 ee b4 02 00 ee b4 02 00 ee bc 02 00 ee bc     ................
 200eecc:	02 00 ee c4 02 00 ee c4 02 00 ee cc 02 00 ee cc     ................
 200eedc:	02 00 ee d4 02 00 ee d4 02 00 ee dc 02 00 ee dc     ................
 200eeec:	02 00 ee e4 02 00 ee e4 02 00 ee ec 02 00 ee ec     ................
 200eefc:	02 00 ee f4 02 00 ee f4 02 00 ee fc 02 00 ee fc     ................
 200ef0c:	02 00 ef 04 02 00 ef 04 02 00 ef 0c 02 00 ef 0c     ................
 200ef1c:	02 00 ef 14 02 00 ef 14 02 00 ef 1c 02 00 ef 1c     ................
 200ef2c:	02 00 ef 24 02 00 ef 24 02 00 ef 2c 02 00 ef 2c     ...$...$...,...,
 200ef3c:	02 00 ef 34 02 00 ef 34 02 00 ef 3c 02 00 ef 3c     ...4...4...<...<
 200ef4c:	02 00 ef 44 02 00 ef 44 02 00 ef 4c 02 00 ef 4c     ...D...D...L...L
 200ef5c:	02 00 ef 54 02 00 ef 54 02 00 ef 5c 02 00 ef 5c     ...T...T...\...\
 200ef6c:	02 00 ef 64 02 00 ef 64 02 00 ef 6c 02 00 ef 6c     ...d...d...l...l
 200ef7c:	02 00 ef 74 02 00 ef 74 02 00 ef 7c 02 00 ef 7c     ...t...t...|...|
 200ef8c:	02 00 ef 84 02 00 ef 84 02 00 ef 8c 02 00 ef 8c     ................
 200ef9c:	02 00 ef 94 02 00 ef 94 02 00 ef 9c 02 00 ef 9c     ................
 200efac:	02 00 ef a4 02 00 ef a4 02 00 ef ac 02 00 ef ac     ................
 200efbc:	02 00 ef b4 02 00 ef b4 02 00 ef bc 02 00 ef bc     ................
 200efcc:	02 00 ef c4 02 00 ef c4 02 00 ef cc 02 00 ef cc     ................
 200efdc:	02 00 ef d4 02 00 ef d4 02 00 ef dc 02 00 ef dc     ................
 200efec:	02 00 ef e4 02 00 ef e4 02 00 ef ec 02 00 ef ec     ................
 200effc:	02 00 ef f4 02 00 ef f4 02 00 ef fc 02 00 ef fc     ................
 200f00c:	02 00 f0 04 02 00 f0 04 02 00 f0 0c 02 00 f0 0c     ................
 200f01c:	02 00 f0 14 02 00 f0 14 02 00 f0 1c 02 00 f0 1c     ................
 200f02c:	02 00 f0 24 02 00 f0 24 02 00 f0 2c 02 00 f0 2c     ...$...$...,...,
 200f03c:	02 00 f0 34 02 00 f0 34 02 00 f0 3c 02 00 f0 3c     ...4...4...<...<
 200f04c:	02 00 f0 44 02 00 f0 44 02 00 f0 4c 02 00 f0 4c     ...D...D...L...L
 200f05c:	02 00 f0 54 02 00 f0 54 02 00 f0 5c 02 00 f0 5c     ...T...T...\...\
 200f06c:	02 00 f0 64 02 00 f0 64 02 00 f0 6c 02 00 f0 6c     ...d...d...l...l

0200f07c <__global_locale>:
 200f07c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f09c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f0bc:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f0dc:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f0fc:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f11c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f13c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f15c:	02 00 b6 20 02 00 73 ac 00 00 00 00 02 00 e6 1c     ... ..s.........
 200f16c:	02 00 e4 d4 02 00 e2 cc 02 00 e2 cc 02 00 e2 cc     ................
 200f17c:	02 00 e2 cc 02 00 e2 cc 02 00 e2 cc 02 00 e2 cc     ................
 200f18c:	02 00 e2 cc 02 00 e2 cc ff ff ff ff ff ff ff ff     ................
 200f19c:	ff ff ff ff ff ff 00 00 01 00 41 53 43 49 49 00     ..........ASCII.
	...
 200f1c4:	00 00 41 53 43 49 49 00 00 00 00 00 00 00 00 00     ..ASCII.........
	...

0200f1e8 <heap>:
 200f1e8:	02 04 f2 60                                         ...`

0200f1ec <environ>:
 200f1ec:	02 04 f2 58                                         ...X

0200f1f0 <ptrs>:
	...

0204f214 <__malloc_current_mallinfo>:
	...

0204f23c <__malloc_max_total_mem>:
	...

0204f244 <__malloc_max_sbrked_mem>:
	...

0204f24c <__malloc_top_pad>:
	...

0204f254 <_PathLocale>:
 204f254:	00 00 00 00                                         ....

0204f258 <__env>:
 204f258:	00 00 00 00                                         ....

0204f25c <last_was_cr.3000>:
 204f25c:	00 00 00 00                                         ....
