
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1

# Written on Fri Apr 10 15:59:44 2020

##### DESIGN INFO #######################################################

Top View:                "ao_top_0"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                Ending                  |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ao_top_0|clk_i          ao_top_0|clk_i          |     4.207            |     4.207            |     No paths         |     2.103                            
ao_top_0|clk_i          ao_top_0|control[0]     |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
ao_top_0|control[0]     ao_top_0|clk_i          |     Diff grp         |     No paths         |     No paths         |     No paths                         
ao_top_0|control[0]     ao_top_0|control[0]     |     5.362            |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:control[1]
p:control[2]
p:control[3]
p:control[4]
p:control[5]
p:control[6]
p:control[7]
p:control[8]
p:control[9]
p:data_i[0]
p:data_i[1]
p:data_i[2]
p:data_i[3]
p:data_i[4]
p:data_i[5]
p:data_i[6]
p:data_i[7]
p:data_i[8]
p:data_i[9]
p:data_i[10]
p:data_i[11]
p:data_i[12]
p:data_i[13]
p:data_i[14]
p:data_i[15]
p:data_i[16]
p:data_i[17]
p:data_i[18]
p:data_i[19]
p:data_i[20]
p:data_i[21]
p:data_i[22]
p:data_i[23]
p:data_i[24]
p:data_i[25]
p:data_i[26]
p:trig0_i[0]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
