INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:31:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 buffer42/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer134/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.150ns (15.820%)  route 6.119ns (84.180%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2441, unset)         0.508     0.508    buffer42/clk
    SLICE_X32Y96         FDRE                                         r  buffer42/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer42/outs_reg[4]/Q
                         net (fo=6, routed)           0.699     1.423    buffer60/fifo/D[3]
    SLICE_X26Y98         LUT3 (Prop_lut3_I0_O)        0.048     1.471 f  buffer60/fifo/transmitValue_i_6__15/O
                         net (fo=1, routed)           0.405     1.875    buffer60/fifo/buffer60_outs[4]
    SLICE_X25Y98         LUT6 (Prop_lut6_I0_O)        0.129     2.004 r  buffer60/fifo/transmitValue_i_4__30/O
                         net (fo=2, routed)           0.477     2.481    fork28/generateBlocks[1].regblock/fullReg_i_4__18
    SLICE_X18Y98         LUT6 (Prop_lut6_I1_O)        0.043     2.524 r  fork28/generateBlocks[1].regblock/alpha_ready_INST_0_i_4/O
                         net (fo=13, routed)          0.482     3.006    control_merge5/tehb/control/transmitValue_reg_11
    SLICE_X22Y91         LUT5 (Prop_lut5_I2_O)        0.043     3.049 r  control_merge5/tehb/control/transmitValue_i_3__41/O
                         net (fo=12, routed)          0.388     3.437    control_merge5/tehb/control/fullReg_reg_3
    SLICE_X23Y88         LUT5 (Prop_lut5_I0_O)        0.049     3.486 f  control_merge5/tehb/control/fullReg_i_2__31/O
                         net (fo=3, routed)           0.435     3.920    control_merge5/tehb/control/transmitValue_reg_1
    SLICE_X23Y88         LUT2 (Prop_lut2_I0_O)        0.139     4.059 r  control_merge5/tehb/control/minusOp_carry_i_8/O
                         net (fo=18, routed)          0.379     4.438    control_merge7/fork_valid/generateBlocks[1].regblock/outs_reg[4]
    SLICE_X24Y88         LUT6 (Prop_lut6_I1_O)        0.131     4.569 r  control_merge7/fork_valid/generateBlocks[1].regblock/i___6_i_13/O
                         net (fo=4, routed)           0.309     4.878    control_merge7/fork_valid/generateBlocks[1].regblock/transmitValue_reg_8
    SLICE_X26Y88         LUT6 (Prop_lut6_I3_O)        0.043     4.921 r  control_merge7/fork_valid/generateBlocks[1].regblock/i___6_i_7/O
                         net (fo=12, routed)          0.513     5.434    control_merge7/fork_valid/generateBlocks[1].regblock/fullReg_reg
    SLICE_X25Y85         LUT4 (Prop_lut4_I0_O)        0.043     5.477 f  control_merge7/fork_valid/generateBlocks[1].regblock/i___6_i_2/O
                         net (fo=4, routed)           0.417     5.894    fork63/control/generateBlocks[0].regblock/Full_reg_2
    SLICE_X18Y85         LUT6 (Prop_lut6_I1_O)        0.043     5.937 f  fork63/control/generateBlocks[0].regblock/join_inputs//i___7/O
                         net (fo=4, routed)           0.362     6.299    fork56/control/generateBlocks[1].regblock/buffer143_outs_ready
    SLICE_X18Y85         LUT3 (Prop_lut3_I1_O)        0.048     6.347 r  fork56/control/generateBlocks[1].regblock/transmitValue_i_2__15/O
                         net (fo=2, routed)           0.407     6.754    fork56/control/generateBlocks[3].regblock/transmitValue_reg_6
    SLICE_X17Y83         LUT6 (Prop_lut6_I5_O)        0.132     6.886 r  fork56/control/generateBlocks[3].regblock/transmitValue_i_3__6/O
                         net (fo=13, routed)          0.381     7.267    buffer134/fifo/anyBlockStop
    SLICE_X22Y84         LUT6 (Prop_lut6_I4_O)        0.043     7.310 r  buffer134/fifo/Memory[0][4]_i_1__17/O
                         net (fo=5, routed)           0.467     7.777    buffer134/fifo/WriteEn3_out
    SLICE_X28Y84         FDRE                                         r  buffer134/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2441, unset)         0.483    11.683    buffer134/fifo/clk
    SLICE_X28Y84         FDRE                                         r  buffer134/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X28Y84         FDRE (Setup_fdre_C_CE)      -0.194    11.453    buffer134/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  3.676    




