// Seed: 2728967681
`timescale 1 ps / 1ps
module module_0;
  always @(posedge 1'h0)
    if (id_0) id_1 <= #id_0 1;
    else id_1 <= 1'd0;
  assign id_1 = id_0.id_0 | 1;
  assign id_1 = id_0;
endmodule
