TimeQuest Timing Analyzer report for AchaMaiorElementoVetor
Thu Sep 22 14:22:46 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AchaMaiorElementoVetor                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 343.17 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.914 ; -122.496      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -3844.380             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; address[*]   ; clock      ; 7.946 ; 7.946 ; Rise       ; clock           ;
;  address[0]  ; clock      ; 5.789 ; 5.789 ; Rise       ; clock           ;
;  address[1]  ; clock      ; 7.563 ; 7.563 ; Rise       ; clock           ;
;  address[2]  ; clock      ; 7.199 ; 7.199 ; Rise       ; clock           ;
;  address[3]  ; clock      ; 6.663 ; 6.663 ; Rise       ; clock           ;
;  address[4]  ; clock      ; 7.129 ; 7.129 ; Rise       ; clock           ;
;  address[5]  ; clock      ; 7.925 ; 7.925 ; Rise       ; clock           ;
;  address[6]  ; clock      ; 7.507 ; 7.507 ; Rise       ; clock           ;
;  address[7]  ; clock      ; 6.926 ; 6.926 ; Rise       ; clock           ;
;  address[8]  ; clock      ; 6.104 ; 6.104 ; Rise       ; clock           ;
;  address[9]  ; clock      ; 6.612 ; 6.612 ; Rise       ; clock           ;
;  address[10] ; clock      ; 7.226 ; 7.226 ; Rise       ; clock           ;
;  address[11] ; clock      ; 7.629 ; 7.629 ; Rise       ; clock           ;
;  address[12] ; clock      ; 7.946 ; 7.946 ; Rise       ; clock           ;
;  address[13] ; clock      ; 4.341 ; 4.341 ; Rise       ; clock           ;
;  address[14] ; clock      ; 4.627 ; 4.627 ; Rise       ; clock           ;
; data[*]      ; clock      ; 5.235 ; 5.235 ; Rise       ; clock           ;
;  data[0]     ; clock      ; 4.652 ; 4.652 ; Rise       ; clock           ;
;  data[1]     ; clock      ; 4.974 ; 4.974 ; Rise       ; clock           ;
;  data[2]     ; clock      ; 4.567 ; 4.567 ; Rise       ; clock           ;
;  data[3]     ; clock      ; 4.689 ; 4.689 ; Rise       ; clock           ;
;  data[4]     ; clock      ; 4.659 ; 4.659 ; Rise       ; clock           ;
;  data[5]     ; clock      ; 5.235 ; 5.235 ; Rise       ; clock           ;
;  data[6]     ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  data[7]     ; clock      ; 5.212 ; 5.212 ; Rise       ; clock           ;
; wren         ; clock      ; 7.608 ; 7.608 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; address[*]   ; clock      ; -0.433 ; -0.433 ; Rise       ; clock           ;
;  address[0]  ; clock      ; -3.696 ; -3.696 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -3.660 ; -3.660 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -2.970 ; -2.970 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -4.154 ; -4.154 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -3.523 ; -3.523 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -3.807 ; -3.807 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -3.694 ; -3.694 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -3.806 ; -3.806 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -2.912 ; -2.912 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -3.973 ; -3.973 ; Rise       ; clock           ;
;  address[10] ; clock      ; -4.282 ; -4.282 ; Rise       ; clock           ;
;  address[11] ; clock      ; -4.361 ; -4.361 ; Rise       ; clock           ;
;  address[12] ; clock      ; -4.043 ; -4.043 ; Rise       ; clock           ;
;  address[13] ; clock      ; -0.433 ; -0.433 ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.445 ; -0.445 ; Rise       ; clock           ;
; data[*]      ; clock      ; -3.106 ; -3.106 ; Rise       ; clock           ;
;  data[0]     ; clock      ; -3.106 ; -3.106 ; Rise       ; clock           ;
;  data[1]     ; clock      ; -3.740 ; -3.740 ; Rise       ; clock           ;
;  data[2]     ; clock      ; -3.316 ; -3.316 ; Rise       ; clock           ;
;  data[3]     ; clock      ; -3.585 ; -3.585 ; Rise       ; clock           ;
;  data[4]     ; clock      ; -3.382 ; -3.382 ; Rise       ; clock           ;
;  data[5]     ; clock      ; -3.537 ; -3.537 ; Rise       ; clock           ;
;  data[6]     ; clock      ; -3.874 ; -3.874 ; Rise       ; clock           ;
;  data[7]     ; clock      ; -3.965 ; -3.965 ; Rise       ; clock           ;
; wren         ; clock      ; -4.469 ; -4.469 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; q[*]      ; clock      ; 14.191 ; 14.191 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 13.852 ; 13.852 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 13.410 ; 13.410 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 12.823 ; 12.823 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 13.855 ; 13.855 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 14.191 ; 14.191 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 14.020 ; 14.020 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 13.980 ; 13.980 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 13.654 ; 13.654 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 7.434 ; 7.434 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 7.434 ; 7.434 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 8.746 ; 8.746 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 7.715 ; 7.715 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.332 ; 9.332 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.352 ; 9.352 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 8.841 ; 8.841 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 8.863 ; 8.863 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 8.648 ; 8.648 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -93.440       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -3844.380             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a48~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a40~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a32~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a56~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a49~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a41~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a33~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a57~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a50~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a42~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a34~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a58~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a51~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a43~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a35~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a59~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a52~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a44~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a36~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a60~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a53~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a45~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a37~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a61~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a54~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a46~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a38~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a62~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a55~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a47~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a39~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a63~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_datain_reg0  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_datain_reg0 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_p2e1:auto_generated|ram_block1a12~porta_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; address[*]   ; clock      ; 4.156 ; 4.156 ; Rise       ; clock           ;
;  address[0]  ; clock      ; 3.051 ; 3.051 ; Rise       ; clock           ;
;  address[1]  ; clock      ; 4.019 ; 4.019 ; Rise       ; clock           ;
;  address[2]  ; clock      ; 3.752 ; 3.752 ; Rise       ; clock           ;
;  address[3]  ; clock      ; 3.520 ; 3.520 ; Rise       ; clock           ;
;  address[4]  ; clock      ; 3.684 ; 3.684 ; Rise       ; clock           ;
;  address[5]  ; clock      ; 4.156 ; 4.156 ; Rise       ; clock           ;
;  address[6]  ; clock      ; 3.951 ; 3.951 ; Rise       ; clock           ;
;  address[7]  ; clock      ; 3.645 ; 3.645 ; Rise       ; clock           ;
;  address[8]  ; clock      ; 3.252 ; 3.252 ; Rise       ; clock           ;
;  address[9]  ; clock      ; 3.486 ; 3.486 ; Rise       ; clock           ;
;  address[10] ; clock      ; 3.769 ; 3.769 ; Rise       ; clock           ;
;  address[11] ; clock      ; 3.959 ; 3.959 ; Rise       ; clock           ;
;  address[12] ; clock      ; 4.107 ; 4.107 ; Rise       ; clock           ;
;  address[13] ; clock      ; 1.907 ; 1.907 ; Rise       ; clock           ;
;  address[14] ; clock      ; 2.048 ; 2.048 ; Rise       ; clock           ;
; data[*]      ; clock      ; 2.757 ; 2.757 ; Rise       ; clock           ;
;  data[0]     ; clock      ; 2.455 ; 2.455 ; Rise       ; clock           ;
;  data[1]     ; clock      ; 2.574 ; 2.574 ; Rise       ; clock           ;
;  data[2]     ; clock      ; 2.477 ; 2.477 ; Rise       ; clock           ;
;  data[3]     ; clock      ; 2.507 ; 2.507 ; Rise       ; clock           ;
;  data[4]     ; clock      ; 2.525 ; 2.525 ; Rise       ; clock           ;
;  data[5]     ; clock      ; 2.753 ; 2.753 ; Rise       ; clock           ;
;  data[6]     ; clock      ; 2.511 ; 2.511 ; Rise       ; clock           ;
;  data[7]     ; clock      ; 2.757 ; 2.757 ; Rise       ; clock           ;
; wren         ; clock      ; 3.868 ; 3.868 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; address[*]   ; clock      ; 0.026  ; 0.026  ; Rise       ; clock           ;
;  address[0]  ; clock      ; -1.982 ; -1.982 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -1.970 ; -1.970 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -1.593 ; -1.593 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -2.208 ; -2.208 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -1.865 ; -1.865 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -2.056 ; -2.056 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -1.976 ; -1.976 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -2.024 ; -2.024 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -1.547 ; -1.547 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -2.149 ; -2.149 ; Rise       ; clock           ;
;  address[10] ; clock      ; -2.278 ; -2.278 ; Rise       ; clock           ;
;  address[11] ; clock      ; -2.366 ; -2.366 ; Rise       ; clock           ;
;  address[12] ; clock      ; -2.178 ; -2.178 ; Rise       ; clock           ;
;  address[13] ; clock      ; 0.026  ; 0.026  ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.004 ; -0.004 ; Rise       ; clock           ;
; data[*]      ; clock      ; -1.628 ; -1.628 ; Rise       ; clock           ;
;  data[0]     ; clock      ; -1.628 ; -1.628 ; Rise       ; clock           ;
;  data[1]     ; clock      ; -1.970 ; -1.970 ; Rise       ; clock           ;
;  data[2]     ; clock      ; -1.794 ; -1.794 ; Rise       ; clock           ;
;  data[3]     ; clock      ; -1.921 ; -1.921 ; Rise       ; clock           ;
;  data[4]     ; clock      ; -1.825 ; -1.825 ; Rise       ; clock           ;
;  data[5]     ; clock      ; -1.863 ; -1.863 ; Rise       ; clock           ;
;  data[6]     ; clock      ; -2.092 ; -2.092 ; Rise       ; clock           ;
;  data[7]     ; clock      ; -2.082 ; -2.082 ; Rise       ; clock           ;
; wren         ; clock      ; -2.318 ; -2.318 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 7.776 ; 7.776 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 7.501 ; 7.501 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 7.461 ; 7.461 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 7.091 ; 7.091 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 7.605 ; 7.605 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 7.776 ; 7.776 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 7.680 ; 7.680 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 7.676 ; 7.676 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 7.532 ; 7.532 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 4.095 ; 4.095 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 4.095 ; 4.095 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.013 ; 5.013 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.021 ; 5.021 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.780 ; 4.780 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 4.786 ; 4.786 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 4.724 ; 4.724 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.914   ; 2.321 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -1.914   ; 2.321 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -122.496 ; 0.0   ; 0.0      ; 0.0     ; -3844.38            ;
;  clock           ; -122.496 ; 0.000 ; N/A      ; N/A     ; -3844.380           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; address[*]   ; clock      ; 7.946 ; 7.946 ; Rise       ; clock           ;
;  address[0]  ; clock      ; 5.789 ; 5.789 ; Rise       ; clock           ;
;  address[1]  ; clock      ; 7.563 ; 7.563 ; Rise       ; clock           ;
;  address[2]  ; clock      ; 7.199 ; 7.199 ; Rise       ; clock           ;
;  address[3]  ; clock      ; 6.663 ; 6.663 ; Rise       ; clock           ;
;  address[4]  ; clock      ; 7.129 ; 7.129 ; Rise       ; clock           ;
;  address[5]  ; clock      ; 7.925 ; 7.925 ; Rise       ; clock           ;
;  address[6]  ; clock      ; 7.507 ; 7.507 ; Rise       ; clock           ;
;  address[7]  ; clock      ; 6.926 ; 6.926 ; Rise       ; clock           ;
;  address[8]  ; clock      ; 6.104 ; 6.104 ; Rise       ; clock           ;
;  address[9]  ; clock      ; 6.612 ; 6.612 ; Rise       ; clock           ;
;  address[10] ; clock      ; 7.226 ; 7.226 ; Rise       ; clock           ;
;  address[11] ; clock      ; 7.629 ; 7.629 ; Rise       ; clock           ;
;  address[12] ; clock      ; 7.946 ; 7.946 ; Rise       ; clock           ;
;  address[13] ; clock      ; 4.341 ; 4.341 ; Rise       ; clock           ;
;  address[14] ; clock      ; 4.627 ; 4.627 ; Rise       ; clock           ;
; data[*]      ; clock      ; 5.235 ; 5.235 ; Rise       ; clock           ;
;  data[0]     ; clock      ; 4.652 ; 4.652 ; Rise       ; clock           ;
;  data[1]     ; clock      ; 4.974 ; 4.974 ; Rise       ; clock           ;
;  data[2]     ; clock      ; 4.567 ; 4.567 ; Rise       ; clock           ;
;  data[3]     ; clock      ; 4.689 ; 4.689 ; Rise       ; clock           ;
;  data[4]     ; clock      ; 4.659 ; 4.659 ; Rise       ; clock           ;
;  data[5]     ; clock      ; 5.235 ; 5.235 ; Rise       ; clock           ;
;  data[6]     ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  data[7]     ; clock      ; 5.212 ; 5.212 ; Rise       ; clock           ;
; wren         ; clock      ; 7.608 ; 7.608 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; address[*]   ; clock      ; 0.026  ; 0.026  ; Rise       ; clock           ;
;  address[0]  ; clock      ; -1.982 ; -1.982 ; Rise       ; clock           ;
;  address[1]  ; clock      ; -1.970 ; -1.970 ; Rise       ; clock           ;
;  address[2]  ; clock      ; -1.593 ; -1.593 ; Rise       ; clock           ;
;  address[3]  ; clock      ; -2.208 ; -2.208 ; Rise       ; clock           ;
;  address[4]  ; clock      ; -1.865 ; -1.865 ; Rise       ; clock           ;
;  address[5]  ; clock      ; -2.056 ; -2.056 ; Rise       ; clock           ;
;  address[6]  ; clock      ; -1.976 ; -1.976 ; Rise       ; clock           ;
;  address[7]  ; clock      ; -2.024 ; -2.024 ; Rise       ; clock           ;
;  address[8]  ; clock      ; -1.547 ; -1.547 ; Rise       ; clock           ;
;  address[9]  ; clock      ; -2.149 ; -2.149 ; Rise       ; clock           ;
;  address[10] ; clock      ; -2.278 ; -2.278 ; Rise       ; clock           ;
;  address[11] ; clock      ; -2.366 ; -2.366 ; Rise       ; clock           ;
;  address[12] ; clock      ; -2.178 ; -2.178 ; Rise       ; clock           ;
;  address[13] ; clock      ; 0.026  ; 0.026  ; Rise       ; clock           ;
;  address[14] ; clock      ; -0.004 ; -0.004 ; Rise       ; clock           ;
; data[*]      ; clock      ; -1.628 ; -1.628 ; Rise       ; clock           ;
;  data[0]     ; clock      ; -1.628 ; -1.628 ; Rise       ; clock           ;
;  data[1]     ; clock      ; -1.970 ; -1.970 ; Rise       ; clock           ;
;  data[2]     ; clock      ; -1.794 ; -1.794 ; Rise       ; clock           ;
;  data[3]     ; clock      ; -1.921 ; -1.921 ; Rise       ; clock           ;
;  data[4]     ; clock      ; -1.825 ; -1.825 ; Rise       ; clock           ;
;  data[5]     ; clock      ; -1.863 ; -1.863 ; Rise       ; clock           ;
;  data[6]     ; clock      ; -2.092 ; -2.092 ; Rise       ; clock           ;
;  data[7]     ; clock      ; -2.082 ; -2.082 ; Rise       ; clock           ;
; wren         ; clock      ; -2.318 ; -2.318 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; q[*]      ; clock      ; 14.191 ; 14.191 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 13.852 ; 13.852 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 13.410 ; 13.410 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 12.823 ; 12.823 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 13.855 ; 13.855 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 14.191 ; 14.191 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 14.020 ; 14.020 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 13.980 ; 13.980 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 13.654 ; 13.654 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 4.095 ; 4.095 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 4.095 ; 4.095 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.013 ; 5.013 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.021 ; 5.021 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.780 ; 4.780 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 4.786 ; 4.786 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 4.724 ; 4.724 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 3587  ; 3587 ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 856   ; 856  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Sep 22 14:22:45 2016
Info: Command: quartus_sta AchaMaiorElementoVetor -c AchaMaiorElementoVetor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AchaMaiorElementoVetor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.914      -122.496 clock 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -3844.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -93.440 clock 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -3844.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 525 megabytes
    Info: Processing ended: Thu Sep 22 14:22:46 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


