# riscv_power_modeling
##########
Risc_v Architecture details

1. RV64I reduced instruction set architecture
2. Supported Instructions
    i.   R-Format := add,sub,or,and
    ii.  I-format :- load(ld)
    iii. S-format :- Store(sd)
    iv:- SB-format:- branch if equal (beq)
 
Testbench file :- tb_top.sv
Simulation output dumped by using VCS in fsdb format :- test.fsdb 
