{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469477357322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469477357327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 13:09:17 2016 " "Processing started: Mon Jul 25 13:09:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469477357327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469477357327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_power_test -c FPGA_power_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_power_test -c FPGA_power_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469477357328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 48 " "Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1469477357900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComputeUnit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ComputeUnit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeUnit_tb " "Found entity 1: ComputeUnit_tb" {  } { { "ComputeUnit_tb.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469477358021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComputeUnit.v 10 10 " "Found 10 design units, including 10 entities, in source file ComputeUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "3 CounterRC " "Found entity 3: CounterRC" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "4 CounterChain " "Found entity 4: CounterChain" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2 " "Found entity 5: Mux2" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "6 MuxN " "Found entity 6: MuxN" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "7 IntFU " "Found entity 7: IntFU" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "8 MuxN_1 " "Found entity 8: MuxN_1" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "9 RegisterBlock " "Found entity 9: RegisterBlock" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""} { "Info" "ISGN_ENTITY_NAME" "10 ComputeUnit " "Found entity 10: ComputeUnit" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469477358026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComputeUnit " "Elaborating entity \"ComputeUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469477358100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T12 ComputeUnit.v(536) " "Verilog HDL or VHDL warning at ComputeUnit.v(536): object \"T12\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opB_regLocal ComputeUnit.v(539) " "Verilog HDL warning at ComputeUnit.v(539): object configType_pipeStage_0_opB_regLocal used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 539 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T13 ComputeUnit.v(541) " "Verilog HDL or VHDL warning at ComputeUnit.v(541): object \"T13\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 541 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opA_regLocal ComputeUnit.v(544) " "Verilog HDL warning at ComputeUnit.v(544): object configType_pipeStage_0_opA_regLocal used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 544 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T14 ComputeUnit.v(546) " "Verilog HDL or VHDL warning at ComputeUnit.v(546): object \"T14\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_result ComputeUnit.v(549) " "Verilog HDL warning at ComputeUnit.v(549): object configType_pipeStage_0_result used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 549 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T15 ComputeUnit.v(551) " "Verilog HDL or VHDL warning at ComputeUnit.v(551): object \"T15\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opcode ComputeUnit.v(554) " "Verilog HDL warning at ComputeUnit.v(554): object configType_pipeStage_0_opcode used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 554 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T16 ComputeUnit.v(557) " "Verilog HDL or VHDL warning at ComputeUnit.v(557): object \"T16\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358104 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opB_isLocal ComputeUnit.v(560) " "Verilog HDL warning at ComputeUnit.v(560): object configType_pipeStage_0_opB_isLocal used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 560 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T17 ComputeUnit.v(563) " "Verilog HDL or VHDL warning at ComputeUnit.v(563): object \"T17\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opA_isLocal ComputeUnit.v(566) " "Verilog HDL warning at ComputeUnit.v(566): object configType_pipeStage_0_opA_isLocal used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 566 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T18 ComputeUnit.v(568) " "Verilog HDL or VHDL warning at ComputeUnit.v(568): object \"T18\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_remoteMux1 ComputeUnit.v(571) " "Verilog HDL warning at ComputeUnit.v(571): object configType_remoteMux1 used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 571 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T19 ComputeUnit.v(573) " "Verilog HDL or VHDL warning at ComputeUnit.v(573): object \"T19\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_remoteMux0 ComputeUnit.v(576) " "Verilog HDL warning at ComputeUnit.v(576): object configType_remoteMux0 used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 576 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T22 ComputeUnit.v(580) " "Verilog HDL or VHDL warning at ComputeUnit.v(580): object \"T22\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opB_regRemote ComputeUnit.v(583) " "Verilog HDL warning at ComputeUnit.v(583): object configType_pipeStage_0_opB_regRemote used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 583 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T25 ComputeUnit.v(587) " "Verilog HDL or VHDL warning at ComputeUnit.v(587): object \"T25\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "configType_pipeStage_0_opA_regRemote ComputeUnit.v(590) " "Verilog HDL warning at ComputeUnit.v(590): object configType_pipeStage_0_opA_regRemote used but never assigned" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 590 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1469477358105 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opB_regLocal 0 ComputeUnit.v(539) " "Net \"configType_pipeStage_0_opB_regLocal\" at ComputeUnit.v(539) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 539 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358111 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opA_regLocal 0 ComputeUnit.v(544) " "Net \"configType_pipeStage_0_opA_regLocal\" at ComputeUnit.v(544) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 544 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358111 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_result 0 ComputeUnit.v(549) " "Net \"configType_pipeStage_0_result\" at ComputeUnit.v(549) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 549 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358111 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opcode 0 ComputeUnit.v(554) " "Net \"configType_pipeStage_0_opcode\" at ComputeUnit.v(554) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 554 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358111 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opB_isLocal 0 ComputeUnit.v(560) " "Net \"configType_pipeStage_0_opB_isLocal\" at ComputeUnit.v(560) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 560 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358111 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opA_isLocal 0 ComputeUnit.v(566) " "Net \"configType_pipeStage_0_opA_isLocal\" at ComputeUnit.v(566) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 566 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358111 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_remoteMux1 0 ComputeUnit.v(571) " "Net \"configType_remoteMux1\" at ComputeUnit.v(571) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 571 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358112 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_remoteMux0 0 ComputeUnit.v(576) " "Net \"configType_remoteMux0\" at ComputeUnit.v(576) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 576 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358112 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opB_regRemote 0 ComputeUnit.v(583) " "Net \"configType_pipeStage_0_opB_regRemote\" at ComputeUnit.v(583) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 583 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358112 "|ComputeUnit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "configType_pipeStage_0_opA_regRemote 0 ComputeUnit.v(590) " "Net \"configType_pipeStage_0_opA_regRemote\" at ComputeUnit.v(590) has no driver or initial value, using a default initial value '0'" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 590 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1469477358112 "|ComputeUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterChain CounterChain:counterChain " "Elaborating entity \"CounterChain\" for hierarchy \"CounterChain:counterChain\"" {  } { { "ComputeUnit.v" "counterChain" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T4 ComputeUnit.v(170) " "Verilog HDL or VHDL warning at ComputeUnit.v(170): object \"T4\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358138 "|ComputeUnit|CounterChain:counterChain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterRC CounterChain:counterChain\|CounterRC:CounterRC " "Elaborating entity \"CounterRC\" for hierarchy \"CounterChain:counterChain\|CounterRC:CounterRC\"" {  } { { "ComputeUnit.v" "CounterRC" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T3 ComputeUnit.v(93) " "Verilog HDL or VHDL warning at ComputeUnit.v(93): object \"T3\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358145 "|ComputeUnit|CounterChain:counterChain|CounterRC:CounterRC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T4 ComputeUnit.v(95) " "Verilog HDL or VHDL warning at ComputeUnit.v(95): object \"T4\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358145 "|ComputeUnit|CounterChain:counterChain|CounterRC:CounterRC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6 ComputeUnit.v(99) " "Verilog HDL or VHDL warning at ComputeUnit.v(99): object \"T6\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358145 "|ComputeUnit|CounterChain:counterChain|CounterRC:CounterRC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T7 ComputeUnit.v(101) " "Verilog HDL or VHDL warning at ComputeUnit.v(101): object \"T7\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358145 "|ComputeUnit|CounterChain:counterChain|CounterRC:CounterRC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter CounterChain:counterChain\|CounterRC:CounterRC\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"CounterChain:counterChain\|CounterRC:CounterRC\|Counter:counter\"" {  } { { "ComputeUnit.v" "counter" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF CounterChain:counterChain\|CounterRC:CounterRC\|Counter:counter\|FF:reg_ " "Elaborating entity \"FF\" for hierarchy \"CounterChain:counterChain\|CounterRC:CounterRC\|Counter:counter\|FF:reg_\"" {  } { { "ComputeUnit.v" "reg_" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T1 ComputeUnit.v(9) " "Verilog HDL or VHDL warning at ComputeUnit.v(9): object \"T1\" assigned a value but never read" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1469477358161 "|ComputeUnit|CounterChain:counterChain|CounterRC:CounterRC|Counter:counter|FF:reg_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxN MuxN:remoteMux0 " "Elaborating entity \"MuxN\" for hierarchy \"MuxN:remoteMux0\"" {  } { { "ComputeUnit.v" "remoteMux0" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 MuxN:remoteMux0\|Mux2:Mux2 " "Elaborating entity \"Mux2\" for hierarchy \"MuxN:remoteMux0\|Mux2:Mux2\"" {  } { { "ComputeUnit.v" "Mux2" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntFU IntFU:IntFU " "Elaborating entity \"IntFU\" for hierarchy \"IntFU:IntFU\"" {  } { { "ComputeUnit.v" "IntFU" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBlock RegisterBlock:RegisterBlock " "Elaborating entity \"RegisterBlock\" for hierarchy \"RegisterBlock:RegisterBlock\"" {  } { { "ComputeUnit.v" "RegisterBlock" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxN_1 RegisterBlock:RegisterBlock\|MuxN_1:readLocalAMux " "Elaborating entity \"MuxN_1\" for hierarchy \"RegisterBlock:RegisterBlock\|MuxN_1:readLocalAMux\"" {  } { { "ComputeUnit.v" "readLocalAMux" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469477358197 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1469477359312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_rmux0 GND " "Pin \"io_rmux0\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 523 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_rmux0"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opcode\[0\] GND " "Pin \"io_opcode\[0\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opcode\[2\] GND " "Pin \"io_opcode\[2\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opcode\[3\] GND " "Pin \"io_opcode\[3\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opcode\[4\] GND " "Pin \"io_opcode\[4\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opcode\[5\] GND " "Pin \"io_opcode\[5\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opcode\[6\] GND " "Pin \"io_opcode\[6\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opcode[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_isLocal GND " "Pin \"io_opA_isLocal\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 526 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_isLocal"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[0\] GND " "Pin \"io_opA_local\[0\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[1\] GND " "Pin \"io_opA_local\[1\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[2\] GND " "Pin \"io_opA_local\[2\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[3\] GND " "Pin \"io_opA_local\[3\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[4\] GND " "Pin \"io_opA_local\[4\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[5\] GND " "Pin \"io_opA_local\[5\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_local\[6\] GND " "Pin \"io_opA_local\[6\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_local[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[0\] GND " "Pin \"io_opA_remote\[0\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[1\] GND " "Pin \"io_opA_remote\[1\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[2\] GND " "Pin \"io_opA_remote\[2\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[3\] GND " "Pin \"io_opA_remote\[3\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[4\] GND " "Pin \"io_opA_remote\[4\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[5\] GND " "Pin \"io_opA_remote\[5\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opA_remote\[6\] GND " "Pin \"io_opA_remote\[6\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opA_remote[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_isLocal GND " "Pin \"io_opB_isLocal\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 529 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_isLocal"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[0\] GND " "Pin \"io_opB_local\[0\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[1\] GND " "Pin \"io_opB_local\[1\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[2\] GND " "Pin \"io_opB_local\[2\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[3\] GND " "Pin \"io_opB_local\[3\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[4\] GND " "Pin \"io_opB_local\[4\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[5\] GND " "Pin \"io_opB_local\[5\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_local\[6\] GND " "Pin \"io_opB_local\[6\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_local[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_remote\[1\] GND " "Pin \"io_opB_remote\[1\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_remote[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_remote\[2\] GND " "Pin \"io_opB_remote\[2\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_remote[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_remote\[3\] GND " "Pin \"io_opB_remote\[3\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_remote[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_remote\[4\] GND " "Pin \"io_opB_remote\[4\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_remote[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_remote\[5\] GND " "Pin \"io_opB_remote\[5\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_remote[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_opB_remote\[6\] GND " "Pin \"io_opB_remote\[6\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_opB_remote[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_result\[1\] GND " "Pin \"io_result\[1\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_result\[2\] GND " "Pin \"io_result\[2\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_result\[3\] GND " "Pin \"io_result\[3\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_result\[4\] GND " "Pin \"io_result\[4\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_result\[5\] GND " "Pin \"io_result\[5\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_result\[6\] GND " "Pin \"io_result\[6\]\" is stuck at GND" {  } { { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469477359396 "|ComputeUnit|io_result[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1469477359396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1469477359550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1469477359795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1469477360014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469477360014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1469477360166 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1469477360166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1469477360166 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1469477360166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1469477360166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469477360180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 13:09:20 2016 " "Processing ended: Mon Jul 25 13:09:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469477360180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469477360180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469477360180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469477360180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469477363842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469477363843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 13:09:22 2016 " "Processing started: Mon Jul 25 13:09:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469477363843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1469477363843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1469477363844 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1469477363879 ""}
{ "Info" "0" "" "Project  = FPGA_power_test" {  } {  } 0 0 "Project  = FPGA_power_test" 0 0 "Fitter" 0 0 1469477363881 ""}
{ "Info" "0" "" "Revision = FPGA_power_test" {  } {  } 0 0 "Revision = FPGA_power_test" 0 0 "Fitter" 0 0 1469477363882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 48 " "Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1469477364260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_power_test 5SGSMD4E3H29I4 " "Selected device 5SGSMD4E3H29I4 for design \"FPGA_power_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1469477364321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469477364390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469477364390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1469477364797 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AG21 " "Pin ~ALTERA_DATA0~ is reserved at location AG21" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469477366349 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1469477366349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1469477366354 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_done " "Pin io_done not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_done } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 520 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[0\] " "Pin io_scalarOut\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[1\] " "Pin io_scalarOut\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[2\] " "Pin io_scalarOut\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[3\] " "Pin io_scalarOut\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[4\] " "Pin io_scalarOut\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[5\] " "Pin io_scalarOut\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[6\] " "Pin io_scalarOut\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_rmux0 " "Pin io_rmux0 not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_rmux0 } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 523 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_rmux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_rmux1 " "Pin io_rmux1 not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_rmux1 } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 524 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_rmux1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[0\] " "Pin io_opcode\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[1\] " "Pin io_opcode\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[2\] " "Pin io_opcode\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[3\] " "Pin io_opcode\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[4\] " "Pin io_opcode\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[5\] " "Pin io_opcode\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[6\] " "Pin io_opcode\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_isLocal " "Pin io_opA_isLocal not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_isLocal } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 526 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_isLocal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[0\] " "Pin io_opA_local\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[1\] " "Pin io_opA_local\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[2\] " "Pin io_opA_local\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[3\] " "Pin io_opA_local\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[4\] " "Pin io_opA_local\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[5\] " "Pin io_opA_local\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[6\] " "Pin io_opA_local\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[0\] " "Pin io_opA_remote\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[1\] " "Pin io_opA_remote\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[2\] " "Pin io_opA_remote\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[3\] " "Pin io_opA_remote\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[4\] " "Pin io_opA_remote\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[5\] " "Pin io_opA_remote\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[6\] " "Pin io_opA_remote\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_isLocal " "Pin io_opB_isLocal not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_isLocal } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 529 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_isLocal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[0\] " "Pin io_opB_local\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[1\] " "Pin io_opB_local\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[2\] " "Pin io_opB_local\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[3\] " "Pin io_opB_local\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[4\] " "Pin io_opB_local\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[5\] " "Pin io_opB_local\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[6\] " "Pin io_opB_local\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[0\] " "Pin io_opB_remote\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[1\] " "Pin io_opB_remote\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[2\] " "Pin io_opB_remote\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[3\] " "Pin io_opB_remote\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[4\] " "Pin io_opB_remote\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[5\] " "Pin io_opB_remote\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[6\] " "Pin io_opB_remote\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[0\] " "Pin io_result\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[1\] " "Pin io_result\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[2\] " "Pin io_result\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[3\] " "Pin io_result\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[4\] " "Pin io_result\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[5\] " "Pin io_result\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[6\] " "Pin io_result\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { reset } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 518 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { clk } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 518 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_enable " "Pin io_enable not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_enable } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 519 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_config_enable " "Pin io_config_enable not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_config_enable } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 522 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_config_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1469477366578 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1469477393366 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 7 global CLKCTRL_G6 " "clk~inputCLKENA0 with 7 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1469477395741 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1469477395741 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477396079 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_power_test.sdc " "Synopsys Design Constraints File file not found: 'FPGA_power_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1469477397857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1469477397858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1469477397863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1469477397864 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1469477397865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1469477397909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469477397910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469477397911 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1469477397912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1469477397912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1469477397912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1469477397947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1469477397948 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1469477397948 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477398308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1469477408837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477410629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1469477410656 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1469477431297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477431297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1469477433301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X116_Y76 X126_Y88 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X116_Y76 to location X126_Y88" {  } { { "loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X116_Y76 to location X126_Y88"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X116_Y76 to location X126_Y88"} 116 76 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1469477452414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1469477452414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477454093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1469477454093 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1469477454093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1469477460778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469477461019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469477463678 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477468055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tianzhao/FPGA_power_estimate/output_files/FPGA_power_test.fit.smsg " "Generated suppressed messages file /home/tianzhao/FPGA_power_estimate/output_files/FPGA_power_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1469477468625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3455 " "Peak virtual memory: 3455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469477469312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 13:11:09 2016 " "Processing ended: Mon Jul 25 13:11:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469477469312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469477469312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469477469312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469477469312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1469477473295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469477473297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 13:11:13 2016 " "Processing started: Mon Jul 25 13:11:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469477473297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1469477473297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1469477473298 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1469477498322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1091 " "Peak virtual memory: 1091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469477507315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 13:11:47 2016 " "Processing ended: Mon Jul 25 13:11:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469477507315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469477507315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469477507315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1469477507315 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1469477508748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1469477512075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469477512076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 13:11:51 2016 " "Processing started: Mon Jul 25 13:11:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469477512076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469477512076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_power_test -c FPGA_power_test " "Command: quartus_sta FPGA_power_test -c FPGA_power_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469477512077 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1469477512124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 48 " "Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1469477512715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1469477512787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1469477512787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_power_test.sdc " "Synopsys Design Constraints File file not found: 'FPGA_power_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1469477515516 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1469477515517 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515520 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515520 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1469477515585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515586 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1469477515587 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 85C Model" {  } {  } 0 0 "Analyzing Slow 850mV 85C Model" 0 0 "Quartus II" 0 0 1469477515597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.099 " "Worst-case setup slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clk  " "    0.099               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477515609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clk  " "    0.197               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477515611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477515613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477515615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469477515615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469477515615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.786 clk  " "   -0.724              -6.786 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477515616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477515616 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 0C Model" {  } {  } 0 0 "Analyzing Slow 850mV 0C Model" 0 0 "Quartus II" 0 0 1469477515646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1469477515761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1469477519542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.200 " "Worst-case setup slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477519662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk  " "    0.290               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477519664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477519665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477519666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469477519666 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469477519666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.962 clk  " "   -0.724              -7.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477519667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477519667 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 85C Model" {  } {  } 0 0 "Analyzing Fast 850mV 85C Model" 0 0 "Quartus II" 0 0 1469477519680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1469477519910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1469477523467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.531 " "Worst-case setup slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 clk  " "    0.531               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477523560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 clk  " "    0.102               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477523562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477523563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477523564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469477523565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469477523565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.217 " "Worst-case minimum pulse width slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -1.506 clk  " "   -0.217              -1.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477523565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477523565 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 0C Model" {  } {  } 0 0 "Analyzing Fast 850mV 0C Model" 0 0 "Quartus II" 0 0 1469477523579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.606 " "Worst-case setup slack is 0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 clk  " "    0.606               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477524239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk  " "    0.146               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477524241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477524242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469477524243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469477524244 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469477524244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.166 " "Worst-case minimum pulse width slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -1.160 clk  " "   -0.166              -1.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469477524245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469477524245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1469477525931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1469477525932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1273 " "Peak virtual memory: 1273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469477525997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 13:12:05 2016 " "Processing ended: Mon Jul 25 13:12:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469477525997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469477525997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469477525997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469477525997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469477530917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469477530920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 13:12:10 2016 " "Processing started: Mon Jul 25 13:12:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469477530920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469477530920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469477530921 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1469477532045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_power_test.vo /home/tianzhao/FPGA_power_estimate/simulation/modelsim/ simulation " "Generated file FPGA_power_test.vo in folder \"/home/tianzhao/FPGA_power_estimate/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469477532376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469477532663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 13:12:12 2016 " "Processing ended: Mon Jul 25 13:12:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469477532663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469477532663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469477532663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469477532663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus II Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469477533040 ""}
