#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-82-g5ea6ee13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555b50c8d240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555b50c8ea60 .scope module, "test_adders" "test_adders" 3 6;
 .timescale -9 -12;
v0x555b50cd5b90_0 .var "a", 2 0;
v0x555b50cd5c70_0 .var "b", 2 0;
v0x555b50cd5d40_0 .net "c_full", 1 0, L_0x555b50cd6740;  1 drivers
v0x555b50cd5e10_0 .net "c_half", 1 0, L_0x555b50cd6470;  1 drivers
v0x555b50cd5ef0_0 .var "c_in", 0 0;
v0x555b50cd5fe0_0 .net "c_three", 3 0, L_0x555b50cd7900;  1 drivers
v0x555b50cd60a0_0 .net "c_two", 2 0, L_0x555b50cd6f50;  1 drivers
v0x555b50cd6180_0 .var "sum", 3 0;
L_0x555b50cd6260 .part v0x555b50cd5b90_0, 0, 1;
L_0x555b50cd6380 .part v0x555b50cd5c70_0, 0, 1;
L_0x555b50cd6470 .concat8 [ 1 1 0 0], v0x555b50cd1950_0, v0x555b50cd18b0_0;
L_0x555b50cd6570 .part v0x555b50cd5b90_0, 0, 1;
L_0x555b50cd6670 .part v0x555b50cd5c70_0, 0, 1;
L_0x555b50cd6740 .concat8 [ 1 1 0 0], v0x555b50cd59e0_0, v0x555b50cd5880_0;
L_0x555b50cd6dc0 .part v0x555b50cd5b90_0, 0, 2;
L_0x555b50cd6e60 .part v0x555b50cd5c70_0, 0, 2;
L_0x555b50cd6f50 .concat8 [ 2 1 0 0], L_0x555b50cd6cc0, v0x555b50cd2140_0;
L_0x555b50cd7900 .concat8 [ 3 1 0 0], L_0x555b50cd77e0, v0x555b50cd3670_0;
S_0x555b50cac7b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 32, 3 32 0, S_0x555b50c8ea60;
 .timescale -9 -12;
v0x555b50caae80_0 .var/2s "i", 31 0;
S_0x555b50cd0de0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 41, 3 41 0, S_0x555b50c8ea60;
 .timescale -9 -12;
v0x555b50cac4b0_0 .var/2s "i", 31 0;
S_0x555b50cd0fd0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_0x555b50c8ea60;
 .timescale -9 -12;
v0x555b50cd1160_0 .var/2s "i", 31 0;
S_0x555b50cd1240 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 58, 3 58 0, S_0x555b50c8ea60;
 .timescale -9 -12;
v0x555b50cd13d0_0 .var/2s "i", 31 0;
S_0x555b50cd14d0 .scope module, "UUT" "half_adder" 3 17, 4 1 0, S_0x555b50c8ea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x555b50cd1710_0 .net "a", 0 0, L_0x555b50cd6260;  1 drivers
v0x555b50cd17f0_0 .net "b", 0 0, L_0x555b50cd6380;  1 drivers
v0x555b50cd18b0_0 .var "c", 0 0;
v0x555b50cd1950_0 .var "y", 0 0;
E_0x555b50ca4d80 .event edge, v0x555b50cd1710_0, v0x555b50cd17f0_0;
S_0x555b50cd1a90 .scope module, "UUT2" "two_bit_adder" 3 19, 5 2 0, S_0x555b50c8ea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x555b50cd2ab0_0 .net "a", 1 0, L_0x555b50cd6dc0;  1 drivers
v0x555b50cd2bb0_0 .net "b", 1 0, L_0x555b50cd6e60;  1 drivers
v0x555b50cd2c90_0 .net "c", 0 0, v0x555b50cd2140_0;  1 drivers
v0x555b50cd2d60_0 .net "c_in", 0 0, v0x555b50cd2880_0;  1 drivers
v0x555b50cd2e50_0 .net "y", 1 0, L_0x555b50cd6cc0;  1 drivers
L_0x555b50cd68b0 .part L_0x555b50cd6dc0, 0, 1;
L_0x555b50cd6980 .part L_0x555b50cd6e60, 0, 1;
L_0x555b50cd6a80 .part L_0x555b50cd6dc0, 1, 1;
L_0x555b50cd6ba0 .part L_0x555b50cd6e60, 1, 1;
L_0x555b50cd6cc0 .concat8 [ 1 1 0 0], v0x555b50cd2980_0, v0x555b50cd22a0_0;
S_0x555b50cd1ce0 .scope module, "full" "full_adder" 5 10, 6 1 0, S_0x555b50cd1a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x555b50cd1fa0_0 .net "a", 0 0, L_0x555b50cd6a80;  1 drivers
v0x555b50cd2080_0 .net "b", 0 0, L_0x555b50cd6ba0;  1 drivers
v0x555b50cd2140_0 .var "c", 0 0;
v0x555b50cd21e0_0 .net "c_in", 0 0, v0x555b50cd2880_0;  alias, 1 drivers
v0x555b50cd22a0_0 .var "y", 0 0;
E_0x555b50ca4ee0 .event edge, v0x555b50cd1fa0_0, v0x555b50cd2080_0, v0x555b50cd21e0_0;
S_0x555b50cd2450 .scope module, "half" "half_adder" 5 9, 4 1 0, S_0x555b50cd1a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x555b50cd26e0_0 .net "a", 0 0, L_0x555b50cd68b0;  1 drivers
v0x555b50cd27c0_0 .net "b", 0 0, L_0x555b50cd6980;  1 drivers
v0x555b50cd2880_0 .var "c", 0 0;
v0x555b50cd2980_0 .var "y", 0 0;
E_0x555b50ca53e0 .event edge, v0x555b50cd26e0_0, v0x555b50cd27c0_0;
S_0x555b50cd2fc0 .scope module, "UUT3" "three_bit_adder" 3 20, 7 2 0, S_0x555b50c8ea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x555b50cd4f70_0 .net "a", 2 0, v0x555b50cd5b90_0;  1 drivers
v0x555b50cd5070_0 .net "b", 2 0, v0x555b50cd5c70_0;  1 drivers
v0x555b50cd5150_0 .net "c", 0 0, v0x555b50cd3670_0;  1 drivers
v0x555b50cd51f0_0 .net "c_in", 0 0, v0x555b50cd4090_0;  1 drivers
v0x555b50cd5290_0 .net "y", 2 0, L_0x555b50cd77e0;  1 drivers
L_0x555b50cd74d0 .part v0x555b50cd5b90_0, 0, 2;
L_0x555b50cd7570 .part v0x555b50cd5c70_0, 0, 2;
L_0x555b50cd7610 .part v0x555b50cd5b90_0, 2, 1;
L_0x555b50cd76e0 .part v0x555b50cd5c70_0, 2, 1;
L_0x555b50cd77e0 .concat8 [ 2 1 0 0], L_0x555b50cd73d0, v0x555b50cd3800_0;
S_0x555b50cd3210 .scope module, "full" "full_adder" 7 10, 6 1 0, S_0x555b50cd2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x555b50cd34d0_0 .net "a", 0 0, L_0x555b50cd7610;  1 drivers
v0x555b50cd35b0_0 .net "b", 0 0, L_0x555b50cd76e0;  1 drivers
v0x555b50cd3670_0 .var "c", 0 0;
v0x555b50cd3740_0 .net "c_in", 0 0, v0x555b50cd4090_0;  alias, 1 drivers
v0x555b50cd3800_0 .var "y", 0 0;
E_0x555b50ca5040 .event edge, v0x555b50cd34d0_0, v0x555b50cd35b0_0, v0x555b50cd3740_0;
S_0x555b50cd39b0 .scope module, "two" "two_bit_adder" 7 9, 5 2 0, S_0x555b50cd2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x555b50cd4a20_0 .net "a", 1 0, L_0x555b50cd74d0;  1 drivers
v0x555b50cd4b20_0 .net "b", 1 0, L_0x555b50cd7570;  1 drivers
v0x555b50cd4c00_0 .net "c", 0 0, v0x555b50cd4090_0;  alias, 1 drivers
v0x555b50cd4cf0_0 .net "c_in", 0 0, v0x555b50cd47f0_0;  1 drivers
v0x555b50cd4de0_0 .net "y", 1 0, L_0x555b50cd73d0;  1 drivers
L_0x555b50cd6ff0 .part L_0x555b50cd74d0, 0, 1;
L_0x555b50cd7090 .part L_0x555b50cd7570, 0, 1;
L_0x555b50cd7190 .part L_0x555b50cd74d0, 1, 1;
L_0x555b50cd72b0 .part L_0x555b50cd7570, 1, 1;
L_0x555b50cd73d0 .concat8 [ 1 1 0 0], v0x555b50cd48f0_0, v0x555b50cd4230_0;
S_0x555b50cd3c20 .scope module, "full" "full_adder" 5 10, 6 1 0, S_0x555b50cd39b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x555b50cd3ef0_0 .net "a", 0 0, L_0x555b50cd7190;  1 drivers
v0x555b50cd3fd0_0 .net "b", 0 0, L_0x555b50cd72b0;  1 drivers
v0x555b50cd4090_0 .var "c", 0 0;
v0x555b50cd4190_0 .net "c_in", 0 0, v0x555b50cd47f0_0;  alias, 1 drivers
v0x555b50cd4230_0 .var "y", 0 0;
E_0x555b50ca5210 .event edge, v0x555b50cd3ef0_0, v0x555b50cd3fd0_0, v0x555b50cd4190_0;
S_0x555b50cd43c0 .scope module, "half" "half_adder" 5 9, 4 1 0, S_0x555b50cd39b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "c";
v0x555b50cd4650_0 .net "a", 0 0, L_0x555b50cd6ff0;  1 drivers
v0x555b50cd4730_0 .net "b", 0 0, L_0x555b50cd7090;  1 drivers
v0x555b50cd47f0_0 .var "c", 0 0;
v0x555b50cd48f0_0 .var "y", 0 0;
E_0x555b50c812e0 .event edge, v0x555b50cd4650_0, v0x555b50cd4730_0;
S_0x555b50cd5400 .scope module, "UUTF" "full_adder" 3 18, 6 1 0, S_0x555b50c8ea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "c";
v0x555b50cd56e0_0 .net "a", 0 0, L_0x555b50cd6570;  1 drivers
v0x555b50cd57c0_0 .net "b", 0 0, L_0x555b50cd6670;  1 drivers
v0x555b50cd5880_0 .var "c", 0 0;
v0x555b50cd5920_0 .net "c_in", 0 0, v0x555b50cd5ef0_0;  1 drivers
v0x555b50cd59e0_0 .var "y", 0 0;
E_0x555b50cd5660 .event edge, v0x555b50cd56e0_0, v0x555b50cd57c0_0, v0x555b50cd5920_0;
    .scope S_0x555b50cd14d0;
T_0 ;
Ewait_0 .event/or E_0x555b50ca4d80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555b50cd1710_0;
    %load/vec4 v0x555b50cd17f0_0;
    %xor;
    %store/vec4 v0x555b50cd1950_0, 0, 1;
    %load/vec4 v0x555b50cd1710_0;
    %load/vec4 v0x555b50cd17f0_0;
    %and;
    %store/vec4 v0x555b50cd18b0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555b50cd5400;
T_1 ;
Ewait_1 .event/or E_0x555b50cd5660, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555b50cd56e0_0;
    %load/vec4 v0x555b50cd57c0_0;
    %xor;
    %load/vec4 v0x555b50cd5920_0;
    %xor;
    %store/vec4 v0x555b50cd59e0_0, 0, 1;
    %load/vec4 v0x555b50cd56e0_0;
    %load/vec4 v0x555b50cd57c0_0;
    %and;
    %load/vec4 v0x555b50cd5920_0;
    %load/vec4 v0x555b50cd56e0_0;
    %and;
    %or;
    %load/vec4 v0x555b50cd5920_0;
    %load/vec4 v0x555b50cd57c0_0;
    %and;
    %or;
    %store/vec4 v0x555b50cd5880_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555b50cd2450;
T_2 ;
Ewait_2 .event/or E_0x555b50ca53e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555b50cd26e0_0;
    %load/vec4 v0x555b50cd27c0_0;
    %xor;
    %store/vec4 v0x555b50cd2980_0, 0, 1;
    %load/vec4 v0x555b50cd26e0_0;
    %load/vec4 v0x555b50cd27c0_0;
    %and;
    %store/vec4 v0x555b50cd2880_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555b50cd1ce0;
T_3 ;
Ewait_3 .event/or E_0x555b50ca4ee0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x555b50cd1fa0_0;
    %load/vec4 v0x555b50cd2080_0;
    %xor;
    %load/vec4 v0x555b50cd21e0_0;
    %xor;
    %store/vec4 v0x555b50cd22a0_0, 0, 1;
    %load/vec4 v0x555b50cd1fa0_0;
    %load/vec4 v0x555b50cd2080_0;
    %and;
    %load/vec4 v0x555b50cd21e0_0;
    %load/vec4 v0x555b50cd1fa0_0;
    %and;
    %or;
    %load/vec4 v0x555b50cd21e0_0;
    %load/vec4 v0x555b50cd2080_0;
    %and;
    %or;
    %store/vec4 v0x555b50cd2140_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555b50cd43c0;
T_4 ;
Ewait_4 .event/or E_0x555b50c812e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x555b50cd4650_0;
    %load/vec4 v0x555b50cd4730_0;
    %xor;
    %store/vec4 v0x555b50cd48f0_0, 0, 1;
    %load/vec4 v0x555b50cd4650_0;
    %load/vec4 v0x555b50cd4730_0;
    %and;
    %store/vec4 v0x555b50cd47f0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555b50cd3c20;
T_5 ;
Ewait_5 .event/or E_0x555b50ca5210, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x555b50cd3ef0_0;
    %load/vec4 v0x555b50cd3fd0_0;
    %xor;
    %load/vec4 v0x555b50cd4190_0;
    %xor;
    %store/vec4 v0x555b50cd4230_0, 0, 1;
    %load/vec4 v0x555b50cd3ef0_0;
    %load/vec4 v0x555b50cd3fd0_0;
    %and;
    %load/vec4 v0x555b50cd4190_0;
    %load/vec4 v0x555b50cd3ef0_0;
    %and;
    %or;
    %load/vec4 v0x555b50cd4190_0;
    %load/vec4 v0x555b50cd3fd0_0;
    %and;
    %or;
    %store/vec4 v0x555b50cd4090_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555b50cd3210;
T_6 ;
Ewait_6 .event/or E_0x555b50ca5040, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x555b50cd34d0_0;
    %load/vec4 v0x555b50cd35b0_0;
    %xor;
    %load/vec4 v0x555b50cd3740_0;
    %xor;
    %store/vec4 v0x555b50cd3800_0, 0, 1;
    %load/vec4 v0x555b50cd34d0_0;
    %load/vec4 v0x555b50cd35b0_0;
    %and;
    %load/vec4 v0x555b50cd3740_0;
    %load/vec4 v0x555b50cd34d0_0;
    %and;
    %or;
    %load/vec4 v0x555b50cd3740_0;
    %load/vec4 v0x555b50cd35b0_0;
    %and;
    %or;
    %store/vec4 v0x555b50cd3670_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555b50c8ea60;
T_7 ;
    %vpi_call/w 3 24 "$dumpfile", "adders.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b50cd14d0 {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b50cd5400 {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b50cd1a90 {0 0 0};
    %vpi_call/w 3 29 "$display", "\012\012Half-Adder: \012" {0 0 0};
    %vpi_call/w 3 30 "$display", "a b | c y" {0 0 0};
    %vpi_call/w 3 31 "$display", "---------" {0 0 0};
    %fork t_1, S_0x555b50cac7b0;
    %jmp t_0;
    .scope S_0x555b50cac7b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b50caae80_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x555b50caae80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x555b50caae80_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %store/vec4 v0x555b50cd5c70_0, 0, 3;
    %load/vec4 v0x555b50caae80_0;
    %parti/s 1, 1, 2;
    %pad/u 3;
    %store/vec4 v0x555b50cd5b90_0, 0, 3;
    %delay 1000, 0;
    %vpi_call/w 3 35 "$display", "%1b %1b | %1b %1b", &PV<v0x555b50cd5b90_0, 0, 1>, &PV<v0x555b50cd5c70_0, 0, 1>, &PV<v0x555b50cd5e10_0, 1, 1>, &PV<v0x555b50cd5e10_0, 0, 1> {0 0 0};
    %load/vec4 v0x555b50caae80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x555b50caae80_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x555b50c8ea60;
t_0 %join;
    %vpi_call/w 3 38 "$display", "\012\012Full Adder: \012" {0 0 0};
    %vpi_call/w 3 39 "$display", "c_in  a b | c y" {0 0 0};
    %vpi_call/w 3 40 "$display", "----------------" {0 0 0};
    %fork t_3, S_0x555b50cd0de0;
    %jmp t_2;
    .scope S_0x555b50cd0de0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b50cac4b0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x555b50cac4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x555b50cac4b0_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %store/vec4 v0x555b50cd5c70_0, 0, 3;
    %load/vec4 v0x555b50cac4b0_0;
    %parti/s 1, 1, 2;
    %pad/u 3;
    %store/vec4 v0x555b50cd5b90_0, 0, 3;
    %load/vec4 v0x555b50cac4b0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x555b50cd5ef0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 45 "$display", "  %1b   %1b %1b | %1b %1b", v0x555b50cd5ef0_0, &PV<v0x555b50cd5b90_0, 0, 1>, &PV<v0x555b50cd5c70_0, 0, 1>, &PV<v0x555b50cd5d40_0, 1, 1>, &PV<v0x555b50cd5d40_0, 0, 1> {0 0 0};
    %load/vec4 v0x555b50cac4b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x555b50cac4b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x555b50c8ea60;
t_2 %join;
    %vpi_call/w 3 48 "$display", "\012\0122-bit Adder: \012" {0 0 0};
    %vpi_call/w 3 49 "$display", "  a b  | c y " {0 0 0};
    %vpi_call/w 3 50 "$display", "-------------" {0 0 0};
    %fork t_5, S_0x555b50cd0fd0;
    %jmp t_4;
    .scope S_0x555b50cd0fd0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b50cd1160_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x555b50cd1160_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x555b50cd1160_0;
    %parti/s 2, 0, 2;
    %pad/u 3;
    %store/vec4 v0x555b50cd5c70_0, 0, 3;
    %load/vec4 v0x555b50cd1160_0;
    %parti/s 2, 2, 3;
    %pad/u 3;
    %store/vec4 v0x555b50cd5b90_0, 0, 3;
    %delay 1000, 0;
    %vpi_call/w 3 54 "$display", " %2b %2b | %1b %2b", &PV<v0x555b50cd5b90_0, 0, 2>, &PV<v0x555b50cd5c70_0, 0, 2>, &PV<v0x555b50cd60a0_0, 2, 1>, &PV<v0x555b50cd60a0_0, 0, 2> {0 0 0};
    %load/vec4 v0x555b50cd1160_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x555b50cd1160_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .scope S_0x555b50c8ea60;
t_4 %join;
    %vpi_call/w 3 57 "$display", "\0123bit adder tested" {0 0 0};
    %fork t_7, S_0x555b50cd1240;
    %jmp t_6;
    .scope S_0x555b50cd1240;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b50cd13d0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x555b50cd13d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x555b50cd13d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x555b50cd5c70_0, 0, 3;
    %load/vec4 v0x555b50cd13d0_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x555b50cd5b90_0, 0, 3;
    %load/vec4 v0x555b50cd5b90_0;
    %pad/u 4;
    %load/vec4 v0x555b50cd5c70_0;
    %pad/u 4;
    %add;
    %store/vec4 v0x555b50cd6180_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x555b50cd5fe0_0;
    %load/vec4 v0x555b50cd6180_0;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %vpi_call/w 3 64 "$error", "%3b + %3b = %4b (expected %4b)", v0x555b50cd5b90_0, v0x555b50cd5c70_0, v0x555b50cd5fe0_0, v0x555b50cd6180_0 {0 0 0};
T_7.8 ;
    %load/vec4 v0x555b50cd13d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x555b50cd13d0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %end;
    .scope S_0x555b50c8ea60;
t_6 %join;
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "test_adders.sv";
    "half_adder.sv";
    "two_bit_adder.sv";
    "full_adder.sv";
    "three_bit_adder.sv";
