module practice5(
	input iClk,
	input iRst,
	output [6:0]oS1,
	output [6:0]oS2
);

wire
wire
wire
wire

Memorias ROM_memory(
.iClk (iClk)
.odata_out
)

Comp comparator(
.iClk,
.iRst,
.mem_value,
.iSW,
.oOccurrences
)

BCD #(.N(2)) DDecenas(
.iE (oC2),
.iClk (iClk),
.oS (oS2)
);

BCD #(.N(2)) DDecenas(
.iE (oC2),
.iClk (iClk),
.oS (oS2)
);