Classic Timing Analyzer report for PIC
Thu Dec 12 20:01:04 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                    ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.222 ns                         ; porta[3]                                                                                ; port_io:inst13|latch[3]               ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.444 ns                         ; port_io:inst12|port_reg[2]                                                              ; portb[2]                              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.278 ns                         ; porta[1]                                                                                ; port_io:inst13|latch[1]               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 30.18 MHz ( period = 33.138 ns ) ; ula:inst2|z_out                                                                         ; controller:inst3|presState.fetch_only ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] ; ula:inst2|z_out                       ; clk        ; clk      ; 1193         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                         ;                                       ;            ;          ; 1193         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 30.18 MHz ( period = 33.138 ns )                    ; ula:inst2|z_out                  ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.712 ns                ;
; N/A                                     ; 30.39 MHz ( period = 32.908 ns )                    ; ula:inst2|z_out                  ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 31.16 MHz ( period = 32.092 ns )                    ; ula:inst2|z_out                  ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A                                     ; 31.18 MHz ( period = 32.074 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 31.19 MHz ( period = 32.058 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 9.533 ns                ;
; N/A                                     ; 31.24 MHz ( period = 32.012 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a3~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 31.24 MHz ( period = 32.012 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 31.44 MHz ( period = 31.806 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 31.48 MHz ( period = 31.770 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.597 ns                ;
; N/A                                     ; 31.48 MHz ( period = 31.766 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a9~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 31.50 MHz ( period = 31.750 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.959 ns                ;
; N/A                                     ; 31.51 MHz ( period = 31.740 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a11~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.437 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.604 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.371 ns                ;
; N/A                                     ; 31.66 MHz ( period = 31.584 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 10.019 ns               ;
; N/A                                     ; 31.70 MHz ( period = 31.548 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 10.007 ns               ;
; N/A                                     ; 31.74 MHz ( period = 31.502 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a3~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 31.75 MHz ( period = 31.492 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 31.78 MHz ( period = 31.466 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a9~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 31.81 MHz ( period = 31.440 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a3~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.431 ns                ;
; N/A                                     ; 31.82 MHz ( period = 31.430 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.427 ns                ;
; N/A                                     ; 31.85 MHz ( period = 31.398 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.417 ns                ;
; N/A                                     ; 31.86 MHz ( period = 31.384 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a3~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.409 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.368 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[35][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.826 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.366 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[51][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 31.99 MHz ( period = 31.258 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[19][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.772 ns                ;
; N/A                                     ; 32.02 MHz ( period = 31.226 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[58][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.762 ns                ;
; N/A                                     ; 32.03 MHz ( period = 31.224 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[42][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.761 ns                ;
; N/A                                     ; 32.05 MHz ( period = 31.206 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a12~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.165 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.178 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[16][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.740 ns                ;
; N/A                                     ; 32.07 MHz ( period = 31.178 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[4][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.730 ns                ;
; N/A                                     ; 32.07 MHz ( period = 31.178 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[0][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.740 ns                ;
; N/A                                     ; 32.08 MHz ( period = 31.174 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[72][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.747 ns                ;
; N/A                                     ; 32.08 MHz ( period = 31.172 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[24][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.746 ns                ;
; N/A                                     ; 32.09 MHz ( period = 31.162 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a6~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 10.423 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.152 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[31][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.716 ns                ;
; N/A                                     ; 32.11 MHz ( period = 31.146 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[15][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.713 ns                ;
; N/A                                     ; 32.12 MHz ( period = 31.132 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[64][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.718 ns                ;
; N/A                                     ; 32.12 MHz ( period = 31.132 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[32][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.718 ns                ;
; N/A                                     ; 32.14 MHz ( period = 31.110 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; pc_reg:inst10|lath_pc[3]                                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.940 ns                ;
; N/A                                     ; 32.14 MHz ( period = 31.110 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[37][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 32.15 MHz ( period = 31.102 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[69][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.689 ns                ;
; N/A                                     ; 32.16 MHz ( period = 31.090 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[75][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 32.18 MHz ( period = 31.078 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[4][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.689 ns                ;
; N/A                                     ; 32.19 MHz ( period = 31.068 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[43][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.674 ns                ;
; N/A                                     ; 32.21 MHz ( period = 31.042 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[53][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.675 ns                ;
; N/A                                     ; 32.22 MHz ( period = 31.040 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[27][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.674 ns                ;
; N/A                                     ; 32.22 MHz ( period = 31.038 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[31][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 32.22 MHz ( period = 31.036 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[5][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.672 ns                ;
; N/A                                     ; 32.23 MHz ( period = 31.028 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[32][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.656 ns                ;
; N/A                                     ; 32.23 MHz ( period = 31.024 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[44][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 32.24 MHz ( period = 31.018 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[14][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.659 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.012 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[76][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.012 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[60][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.008 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[23][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.651 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.008 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[48][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 32.26 MHz ( period = 30.994 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[58][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 32.26 MHz ( period = 30.994 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[42][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 32.27 MHz ( period = 30.990 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[7][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.662 ns                ;
; N/A                                     ; 32.27 MHz ( period = 30.988 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a7~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 32.28 MHz ( period = 30.982 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 8.846 ns                ;
; N/A                                     ; 32.30 MHz ( period = 30.960 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[16][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.651 ns                ;
; N/A                                     ; 32.30 MHz ( period = 30.960 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[0][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.651 ns                ;
; N/A                                     ; 32.30 MHz ( period = 30.958 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[21][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.639 ns                ;
; N/A                                     ; 32.34 MHz ( period = 30.926 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[53][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 32.34 MHz ( period = 30.918 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a9~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 32.37 MHz ( period = 30.896 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; w_reg:inst1|mem_reg[3]                                                                                            ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 32.38 MHz ( period = 30.888 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[39][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 32.38 MHz ( period = 30.886 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem_com[10][3]                                                                                     ; clk        ; clk      ; None                        ; None                      ; 9.598 ns                ;
; N/A                                     ; 32.38 MHz ( period = 30.882 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[30][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.596 ns                ;
; N/A                                     ; 32.39 MHz ( period = 30.872 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[14][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.592 ns                ;
; N/A                                     ; 32.40 MHz ( period = 30.862 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.911 ns                ;
; N/A                                     ; 32.40 MHz ( period = 30.862 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[21][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 32.41 MHz ( period = 30.852 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a7~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.833 ns                ;
; N/A                                     ; 32.41 MHz ( period = 30.852 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a11~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.389 ns                ;
; N/A                                     ; 32.44 MHz ( period = 30.828 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[59][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.554 ns                ;
; N/A                                     ; 32.44 MHz ( period = 30.822 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a9~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.106 ns                ;
; N/A                                     ; 32.45 MHz ( period = 30.818 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a5~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.411 ns                ;
; N/A                                     ; 32.45 MHz ( period = 30.818 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[23][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.573 ns                ;
; N/A                                     ; 32.45 MHz ( period = 30.814 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a10~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 32.46 MHz ( period = 30.808 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 8.902 ns                ;
; N/A                                     ; 32.46 MHz ( period = 30.808 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem_com[8][3]                                                                                      ; clk        ; clk      ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 32.46 MHz ( period = 30.804 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[22][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.556 ns                ;
; N/A                                     ; 32.47 MHz ( period = 30.794 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a0~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 32.48 MHz ( period = 30.784 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[12][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 32.49 MHz ( period = 30.776 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 8.892 ns                ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[62][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[46][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.534 ns                ;
; N/A                                     ; 32.51 MHz ( period = 30.762 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a3~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 8.884 ns                ;
; N/A                                     ; 32.52 MHz ( period = 30.746 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[49][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 32.53 MHz ( period = 30.744 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[33][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.518 ns                ;
; N/A                                     ; 32.54 MHz ( period = 30.730 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[64][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 32.58 MHz ( period = 30.696 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.971 ns                ;
; N/A                                     ; 32.58 MHz ( period = 30.694 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[74][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.491 ns                ;
; N/A                                     ; 32.59 MHz ( period = 30.688 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[10][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 32.59 MHz ( period = 30.686 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a11~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 32.59 MHz ( period = 30.686 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[11][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.483 ns                ;
; N/A                                     ; 32.59 MHz ( period = 30.680 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a13~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.366 ns                ;
; N/A                                     ; 32.60 MHz ( period = 30.678 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[68][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 32.60 MHz ( period = 30.678 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[36][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 32.60 MHz ( period = 30.674 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a12~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 32.61 MHz ( period = 30.664 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[35][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 32.61 MHz ( period = 30.662 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[67][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 32.62 MHz ( period = 30.660 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.959 ns                ;
; N/A                                     ; 32.62 MHz ( period = 30.654 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[58][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 32.63 MHz ( period = 30.648 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[42][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.470 ns                ;
; N/A                                     ; 32.63 MHz ( period = 30.642 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[50][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 32.64 MHz ( period = 30.636 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[34][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 32.65 MHz ( period = 30.632 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[17][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.464 ns                ;
; N/A                                     ; 32.65 MHz ( period = 30.628 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[1][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 32.65 MHz ( period = 30.626 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a13~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.854 ns                ;
; N/A                                     ; 32.66 MHz ( period = 30.622 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a1~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.839 ns                ;
; N/A                                     ; 32.66 MHz ( period = 30.614 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a3~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 32.67 MHz ( period = 30.606 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[27][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.472 ns                ;
; N/A                                     ; 32.67 MHz ( period = 30.606 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem_com[0][3]                                                                                      ; clk        ; clk      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 32.68 MHz ( period = 30.604 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem_com[5][3]                                                                                      ; clk        ; clk      ; None                        ; None                      ; 9.465 ns                ;
; N/A                                     ; 32.68 MHz ( period = 30.602 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[31][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.470 ns                ;
; N/A                                     ; 32.69 MHz ( period = 30.588 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[8][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 32.70 MHz ( period = 30.584 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[32][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.455 ns                ;
; N/A                                     ; 32.70 MHz ( period = 30.582 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[40][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 32.70 MHz ( period = 30.578 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[64][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 32.72 MHz ( period = 30.566 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[59][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.403 ns                ;
; N/A                                     ; 32.72 MHz ( period = 30.564 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[43][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 32.73 MHz ( period = 30.554 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[4][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.444 ns                ;
; N/A                                     ; 32.73 MHz ( period = 30.554 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[69][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 32.74 MHz ( period = 30.548 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[37][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.429 ns                ;
; N/A                                     ; 32.75 MHz ( period = 30.536 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[68][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.420 ns                ;
; N/A                                     ; 32.75 MHz ( period = 30.536 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[36][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.420 ns                ;
; N/A                                     ; 32.75 MHz ( period = 30.536 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[40][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 32.75 MHz ( period = 30.534 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a13~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 9.079 ns                ;
; N/A                                     ; 32.75 MHz ( period = 30.532 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[76][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.418 ns                ;
; N/A                                     ; 32.75 MHz ( period = 30.530 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[2][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.416 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.528 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[38][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.524 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[17][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.433 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.524 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[12][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.414 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.524 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[72][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.417 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.524 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[8][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.417 ns                ;
; N/A                                     ; 32.76 MHz ( period = 30.522 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[49][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 32.77 MHz ( period = 30.518 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a0~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 32.77 MHz ( period = 30.516 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[18][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.409 ns                ;
; N/A                                     ; 32.78 MHz ( period = 30.502 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[19][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.405 ns                ;
; N/A                                     ; 32.78 MHz ( period = 30.502 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[51][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.405 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.500 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[13][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.416 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.500 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem_com[2][3]                                                                                      ; clk        ; clk      ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.500 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[72][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.498 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[55][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.413 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.498 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[66][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.496 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[8][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.494 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[24][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.494 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[40][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.405 ns                ;
; N/A                                     ; 32.80 MHz ( period = 30.488 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[26][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 32.81 MHz ( period = 30.478 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[20][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 32.81 MHz ( period = 30.474 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[28][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.398 ns                ;
; N/A                                     ; 32.82 MHz ( period = 30.472 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[27][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 32.82 MHz ( period = 30.472 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[11][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 32.82 MHz ( period = 30.468 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[68][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 32.82 MHz ( period = 30.468 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[36][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 32.82 MHz ( period = 30.468 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[52][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 32.83 MHz ( period = 30.460 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[57][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 32.83 MHz ( period = 30.458 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[23][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.396 ns                ;
; N/A                                     ; 32.84 MHz ( period = 30.450 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[55][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 32.84 MHz ( period = 30.448 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[9][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.440 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[71][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.440 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[39][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 32.86 MHz ( period = 30.434 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[25][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.371 ns                ;
; N/A                                     ; 32.86 MHz ( period = 30.434 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[9][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.371 ns                ;
; N/A                                     ; 32.87 MHz ( period = 30.424 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[26][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 32.87 MHz ( period = 30.422 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[74][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 32.88 MHz ( period = 30.414 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[20][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.378 ns                ;
; N/A                                     ; 32.88 MHz ( period = 30.412 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[28][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.378 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[65][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.376 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[33][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.359 ns                ;
; N/A                                     ; 32.93 MHz ( period = 30.368 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a4~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 32.93 MHz ( period = 30.366 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a7~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 32.94 MHz ( period = 30.362 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.536 ns                ;
; N/A                                     ; 32.94 MHz ( period = 30.360 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[5][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.347 ns                ;
; N/A                                     ; 32.94 MHz ( period = 30.358 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[30][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 32.96 MHz ( period = 30.340 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 32.96 MHz ( period = 30.336 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 32.97 MHz ( period = 30.332 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a2~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 32.97 MHz ( period = 30.330 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.520 ns                ;
; N/A                                     ; 32.97 MHz ( period = 30.330 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[56][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.324 ns                ;
; N/A                                     ; 32.97 MHz ( period = 30.328 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a9~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.645 ns                ;
; N/A                                     ; 32.98 MHz ( period = 30.320 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a11~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 8.998 ns                ;
; N/A                                     ; 32.98 MHz ( period = 30.318 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a12~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.117 ns                ;
; N/A                                     ; 32.99 MHz ( period = 30.314 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 32.99 MHz ( period = 30.308 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a8~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 8.717 ns                ;
; N/A                                     ; 33.00 MHz ( period = 30.306 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[20][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 33.00 MHz ( period = 30.306 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[67][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.312 ns                ;
; N/A                                     ; 33.01 MHz ( period = 30.298 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a11~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.195 ns                ;
; N/A                                     ; 33.01 MHz ( period = 30.296 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[28][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.302 ns                ;
; N/A                                     ; 33.03 MHz ( period = 30.274 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|ram_block1a6~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 33.03 MHz ( period = 30.272 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; ram_mem:inst14|mem0[29][1]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.562 ns                ;
; N/A                                     ; 33.03 MHz ( period = 30.272 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem1[52][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 33.04 MHz ( period = 30.266 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; ram_mem:inst14|mem2[11][1]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 33.06 MHz ( period = 30.248 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[53][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.249 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.242 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[5][3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 9.246 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.238 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[69][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.236 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem0[37][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.242 ns                ;
; N/A                                     ; 33.09 MHz ( period = 30.220 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; ram_mem:inst14|mem2[71][3]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 33.10 MHz ( period = 30.212 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; ram_mem:inst14|mem2[26][2]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.761 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                   ;
+------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                     ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 2.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst3|presState.fetch_dec_ex                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 3.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[8]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[7]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[6]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[12] ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[2]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[13] ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[2]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[5]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[10] ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[11] ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[6]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[2]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[6]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[1]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[2]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[4]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[0]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[5]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[2]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[6]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[5]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[4]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[4]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[3]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[3]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[2]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[1]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[3]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[0]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[4]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[7]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|lath_pc[3]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[6]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[7]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[1]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[5]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[1]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[6]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[7]                                                                 ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[4]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[0]  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[2]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[4]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[0]                                                              ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[3]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[5]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[6]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[6]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[1]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[0]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc_reg:inst10|pc[7]                                                                      ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[2]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[0]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[5]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[3]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[2]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[5]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[4]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[3]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[4]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[1]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 5.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[5]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[3]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[1]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|tris_reg[7]                                                               ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 8.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[3]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[7]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[7]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[4]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[1]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[0]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 6.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst12|latch[0]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; port_io:inst13|latch[0]                                                                  ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|dbus_out[7]$latch                                                         ; ula:inst2|z_out                  ; clk        ; clk      ; None                       ; None                       ; 7.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 2.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 2.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 2.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[55][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][1]                                                                ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][4]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[27][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[22][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[27][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 2.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[11][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[74][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[19][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[78][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[74][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[11][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[29][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[11][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[55][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[22][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                 ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][7]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[55][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[7][7]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                 ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[27][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[30][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[55][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][0]                                                               ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[3][7]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem_com[15][4]                                                            ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[55][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][3]                                                               ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[17][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[19][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][2]                                                               ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[55][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[18][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.923 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                      ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                             ; To Clock ;
+-------+--------------+------------+----------+--------------------------------+----------+
; N/A   ; None         ; 3.222 ns   ; porta[3] ; port_io:inst13|latch[3]        ; clk      ;
; N/A   ; None         ; 3.120 ns   ; portb[3] ; port_io:inst12|latch[3]        ; clk      ;
; N/A   ; None         ; 2.879 ns   ; portb[2] ; port_io:inst12|latch[2]        ; clk      ;
; N/A   ; None         ; 2.797 ns   ; porta[5] ; port_io:inst13|latch[5]        ; clk      ;
; N/A   ; None         ; 2.587 ns   ; portb[5] ; port_io:inst12|latch[5]        ; clk      ;
; N/A   ; None         ; 2.476 ns   ; portb[6] ; port_io:inst12|latch[6]        ; clk      ;
; N/A   ; None         ; 2.382 ns   ; porta[2] ; port_io:inst13|latch[2]        ; clk      ;
; N/A   ; None         ; 2.306 ns   ; porta[0] ; port_io:inst13|latch[0]        ; clk      ;
; N/A   ; None         ; 2.247 ns   ; portb[4] ; port_io:inst12|latch[4]        ; clk      ;
; N/A   ; None         ; 2.235 ns   ; nrst     ; pc_reg:inst10|stack_popped[0]  ; clk      ;
; N/A   ; None         ; 2.235 ns   ; nrst     ; pc_reg:inst10|stack_popped[5]  ; clk      ;
; N/A   ; None         ; 2.220 ns   ; porta[4] ; port_io:inst13|latch[4]        ; clk      ;
; N/A   ; None         ; 2.219 ns   ; nrst     ; pc_reg:inst10|stack_popped[6]  ; clk      ;
; N/A   ; None         ; 2.216 ns   ; portb[1] ; port_io:inst12|latch[1]        ; clk      ;
; N/A   ; None         ; 2.068 ns   ; porta[7] ; port_io:inst13|latch[7]        ; clk      ;
; N/A   ; None         ; 2.009 ns   ; nrst     ; pc_reg:inst10|stack_popped[3]  ; clk      ;
; N/A   ; None         ; 1.959 ns   ; porta[6] ; port_io:inst13|latch[6]        ; clk      ;
; N/A   ; None         ; 1.838 ns   ; portb[7] ; port_io:inst12|latch[7]        ; clk      ;
; N/A   ; None         ; 1.770 ns   ; nrst     ; pc_reg:inst10|stack_popped[4]  ; clk      ;
; N/A   ; None         ; 1.753 ns   ; portb[0] ; port_io:inst12|latch[0]        ; clk      ;
; N/A   ; None         ; 1.690 ns   ; porta[1] ; port_io:inst13|latch[1]        ; clk      ;
; N/A   ; None         ; 1.671 ns   ; nrst     ; pc_reg:inst10|stack_popped[8]  ; clk      ;
; N/A   ; None         ; 1.489 ns   ; nrst     ; pc_reg:inst10|stack_popped[7]  ; clk      ;
; N/A   ; None         ; 1.489 ns   ; nrst     ; pc_reg:inst10|stack_popped[11] ; clk      ;
; N/A   ; None         ; 1.480 ns   ; nrst     ; pc_reg:inst10|stack_popped[9]  ; clk      ;
; N/A   ; None         ; 1.480 ns   ; nrst     ; pc_reg:inst10|stack_popped[10] ; clk      ;
; N/A   ; None         ; 0.999 ns   ; nrst     ; pc_reg:inst10|stack_popped[1]  ; clk      ;
; N/A   ; None         ; 0.999 ns   ; nrst     ; pc_reg:inst10|stack_popped[2]  ; clk      ;
+-------+--------------+------------+----------+--------------------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+----------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To       ; From Clock ;
+-------+--------------+------------+----------------------------+----------+------------+
; N/A   ; None         ; 9.444 ns   ; port_io:inst12|port_reg[2] ; portb[2] ; clk        ;
; N/A   ; None         ; 8.711 ns   ; port_io:inst12|tris_reg[2] ; porta[2] ; clk        ;
; N/A   ; None         ; 8.517 ns   ; port_io:inst12|tris_reg[5] ; porta[5] ; clk        ;
; N/A   ; None         ; 8.443 ns   ; port_io:inst12|tris_reg[2] ; portb[2] ; clk        ;
; N/A   ; None         ; 8.420 ns   ; port_io:inst13|port_reg[7] ; porta[7] ; clk        ;
; N/A   ; None         ; 8.274 ns   ; port_io:inst12|tris_reg[3] ; porta[3] ; clk        ;
; N/A   ; None         ; 8.254 ns   ; port_io:inst12|tris_reg[3] ; portb[3] ; clk        ;
; N/A   ; None         ; 8.249 ns   ; port_io:inst13|port_reg[4] ; porta[4] ; clk        ;
; N/A   ; None         ; 8.167 ns   ; port_io:inst13|port_reg[2] ; porta[2] ; clk        ;
; N/A   ; None         ; 8.085 ns   ; port_io:inst12|tris_reg[5] ; portb[5] ; clk        ;
; N/A   ; None         ; 8.065 ns   ; port_io:inst12|tris_reg[0] ; porta[0] ; clk        ;
; N/A   ; None         ; 7.821 ns   ; port_io:inst12|tris_reg[1] ; portb[1] ; clk        ;
; N/A   ; None         ; 7.799 ns   ; port_io:inst12|tris_reg[0] ; portb[0] ; clk        ;
; N/A   ; None         ; 7.791 ns   ; port_io:inst12|tris_reg[6] ; porta[6] ; clk        ;
; N/A   ; None         ; 7.784 ns   ; port_io:inst12|tris_reg[1] ; porta[1] ; clk        ;
; N/A   ; None         ; 7.655 ns   ; port_io:inst12|tris_reg[6] ; portb[6] ; clk        ;
; N/A   ; None         ; 7.593 ns   ; port_io:inst13|port_reg[1] ; porta[1] ; clk        ;
; N/A   ; None         ; 7.575 ns   ; port_io:inst12|port_reg[1] ; portb[1] ; clk        ;
; N/A   ; None         ; 7.564 ns   ; port_io:inst12|port_reg[3] ; portb[3] ; clk        ;
; N/A   ; None         ; 7.402 ns   ; port_io:inst12|port_reg[4] ; portb[4] ; clk        ;
; N/A   ; None         ; 7.388 ns   ; port_io:inst12|port_reg[7] ; portb[7] ; clk        ;
; N/A   ; None         ; 7.330 ns   ; port_io:inst12|port_reg[5] ; portb[5] ; clk        ;
; N/A   ; None         ; 7.320 ns   ; port_io:inst13|port_reg[6] ; porta[6] ; clk        ;
; N/A   ; None         ; 7.316 ns   ; port_io:inst13|port_reg[0] ; porta[0] ; clk        ;
; N/A   ; None         ; 7.298 ns   ; port_io:inst13|port_reg[3] ; porta[3] ; clk        ;
; N/A   ; None         ; 7.276 ns   ; port_io:inst13|port_reg[5] ; porta[5] ; clk        ;
; N/A   ; None         ; 7.217 ns   ; port_io:inst12|tris_reg[4] ; portb[4] ; clk        ;
; N/A   ; None         ; 7.217 ns   ; port_io:inst12|tris_reg[4] ; porta[4] ; clk        ;
; N/A   ; None         ; 7.198 ns   ; port_io:inst12|tris_reg[7] ; porta[7] ; clk        ;
; N/A   ; None         ; 7.198 ns   ; port_io:inst12|tris_reg[7] ; portb[7] ; clk        ;
; N/A   ; None         ; 7.144 ns   ; port_io:inst12|port_reg[6] ; portb[6] ; clk        ;
; N/A   ; None         ; 6.917 ns   ; port_io:inst12|port_reg[0] ; portb[0] ; clk        ;
+-------+--------------+------------+----------------------------+----------+------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                             ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; N/A           ; None        ; 2.278 ns  ; porta[1] ; port_io:inst13|latch[1]        ; clk      ;
; N/A           ; None        ; 2.063 ns  ; portb[0] ; port_io:inst12|latch[0]        ; clk      ;
; N/A           ; None        ; 2.038 ns  ; porta[6] ; port_io:inst13|latch[6]        ; clk      ;
; N/A           ; None        ; 1.971 ns  ; portb[7] ; port_io:inst12|latch[7]        ; clk      ;
; N/A           ; None        ; 1.865 ns  ; porta[4] ; port_io:inst13|latch[4]        ; clk      ;
; N/A           ; None        ; 1.745 ns  ; portb[1] ; port_io:inst12|latch[1]        ; clk      ;
; N/A           ; None        ; 1.741 ns  ; porta[7] ; port_io:inst13|latch[7]        ; clk      ;
; N/A           ; None        ; 1.565 ns  ; portb[4] ; port_io:inst12|latch[4]        ; clk      ;
; N/A           ; None        ; 1.536 ns  ; portb[5] ; port_io:inst12|latch[5]        ; clk      ;
; N/A           ; None        ; 1.510 ns  ; porta[0] ; port_io:inst13|latch[0]        ; clk      ;
; N/A           ; None        ; 1.432 ns  ; porta[2] ; port_io:inst13|latch[2]        ; clk      ;
; N/A           ; None        ; 1.351 ns  ; portb[6] ; port_io:inst12|latch[6]        ; clk      ;
; N/A           ; None        ; 1.298 ns  ; porta[5] ; port_io:inst13|latch[5]        ; clk      ;
; N/A           ; None        ; 1.076 ns  ; portb[2] ; port_io:inst12|latch[2]        ; clk      ;
; N/A           ; None        ; 0.963 ns  ; portb[3] ; port_io:inst12|latch[3]        ; clk      ;
; N/A           ; None        ; 0.868 ns  ; porta[3] ; port_io:inst13|latch[3]        ; clk      ;
; N/A           ; None        ; -0.769 ns ; nrst     ; pc_reg:inst10|stack_popped[1]  ; clk      ;
; N/A           ; None        ; -0.769 ns ; nrst     ; pc_reg:inst10|stack_popped[2]  ; clk      ;
; N/A           ; None        ; -1.250 ns ; nrst     ; pc_reg:inst10|stack_popped[9]  ; clk      ;
; N/A           ; None        ; -1.250 ns ; nrst     ; pc_reg:inst10|stack_popped[10] ; clk      ;
; N/A           ; None        ; -1.259 ns ; nrst     ; pc_reg:inst10|stack_popped[7]  ; clk      ;
; N/A           ; None        ; -1.259 ns ; nrst     ; pc_reg:inst10|stack_popped[11] ; clk      ;
; N/A           ; None        ; -1.441 ns ; nrst     ; pc_reg:inst10|stack_popped[8]  ; clk      ;
; N/A           ; None        ; -1.540 ns ; nrst     ; pc_reg:inst10|stack_popped[4]  ; clk      ;
; N/A           ; None        ; -1.779 ns ; nrst     ; pc_reg:inst10|stack_popped[3]  ; clk      ;
; N/A           ; None        ; -1.989 ns ; nrst     ; pc_reg:inst10|stack_popped[6]  ; clk      ;
; N/A           ; None        ; -2.005 ns ; nrst     ; pc_reg:inst10|stack_popped[0]  ; clk      ;
; N/A           ; None        ; -2.005 ns ; nrst     ; pc_reg:inst10|stack_popped[5]  ; clk      ;
+---------------+-------------+-----------+----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 12 20:01:02 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ula:inst2|z_out" is a latch
    Warning: Node "port_io:inst13|latch[4]" is a latch
    Warning: Node "port_io:inst12|latch[4]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[6]_15003" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[4]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[0]_14937" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[0]$latch" is a latch
    Warning: Node "port_io:inst12|latch[0]" is a latch
    Warning: Node "port_io:inst13|latch[0]" is a latch
    Warning: Node "port_io:inst12|latch[1]" is a latch
    Warning: Node "port_io:inst13|latch[1]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[1]$latch" is a latch
    Warning: Node "port_io:inst12|latch[5]" is a latch
    Warning: Node "port_io:inst13|latch[5]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[5]$latch" is a latch
    Warning: Node "port_io:inst12|latch[6]" is a latch
    Warning: Node "port_io:inst13|latch[6]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[6]$latch" is a latch
    Warning: Node "port_io:inst13|latch[2]" is a latch
    Warning: Node "port_io:inst12|latch[2]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[2]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[7]$latch" is a latch
    Warning: Node "port_io:inst12|latch[7]" is a latch
    Warning: Node "port_io:inst13|latch[7]" is a latch
    Warning: Node "port_io:inst13|latch[3]" is a latch
    Warning: Node "port_io:inst12|latch[3]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[3]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 292 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[3]$latch" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[3]" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[3]" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[7]" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[7]" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[7]$latch" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[2]$latch" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[2]" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[2]" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[6]$latch" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[6]" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[6]" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[5]$latch" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[5]" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[5]" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[1]$latch" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[1]" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[1]" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[0]" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[0]" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[0]$latch" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[0]_14937" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[4]$latch" as buffer
    Info: Detected ripple clock "ram_mem:inst14|dbus_out[6]_15003" as buffer
    Info: Detected ripple clock "port_io:inst12|latch[4]" as buffer
    Info: Detected ripple clock "port_io:inst13|latch[4]" as buffer
    Info: Detected gated clock "ram_mem:inst14|process_1~0" as buffer
    Info: Detected gated clock "ram_mem:inst14|process_1~1" as buffer
    Info: Detected gated clock "ram_mem:inst14|LessThan1~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[7]~8" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[3]" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[7]" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[2]" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[6]" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[5]" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[1]" as buffer
    Info: Detected gated clock "controller:inst3|Mux3~0" as buffer
    Info: Detected gated clock "ram_mem:inst14|WideNor1~0" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[4]" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[8]~7" as buffer
    Info: Detected gated clock "port_io:inst13|en_tris_addr~0" as buffer
    Info: Detected gated clock "port_io:inst13|en_port_addr~0" as buffer
    Info: Detected gated clock "ula:inst2|Equal0~6" as buffer
    Info: Detected gated clock "ula:inst2|Equal1~0" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~6" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[3]" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~71" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[7]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[7]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[7]" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~67" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~72" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[2]" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[6]" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~68" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[6]" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[5]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[5]" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~69" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~73" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[1]" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~6" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~6" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~6" as buffer
    Info: Detected gated clock "controller:inst3|rd_en~0" as buffer
    Info: Detected ripple clock "port_io:inst12|tris_reg[0]" as buffer
    Info: Detected gated clock "controller:inst3|op_sel[0]~12" as buffer
    Info: Detected gated clock "controller:inst3|Mux32~0" as buffer
    Info: Detected gated clock "controller:inst3|Mux21~0" as buffer
    Info: Detected gated clock "controller:inst3|Mux2~1" as buffer
    Info: Detected gated clock "controller:inst3|Mux20~1" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~70" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[4]" as buffer
    Info: Detected gated clock "status_reg:inst4|dbus_out~0" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[4]" as buffer
    Info: Detected gated clock "port_io:inst13|en_tris_addr~1" as buffer
    Info: Detected gated clock "port_io:inst13|latch~0" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~0" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[7]" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~1" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[6]" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~2" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[5]" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~3" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[4]" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~4" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~44" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~41" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~42" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~43" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~19" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~16" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~18" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[3]" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~50" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~49" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~48" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~47" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~26" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~23" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~25" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~24" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~5" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[2]" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~32" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~29" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~31" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~30" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~56" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~55" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~54" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~53" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~6" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[1]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[4]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[6]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[5]" as buffer
    Info: Detected gated clock "ula:inst2|ShiftLeft0~7" as buffer
    Info: Detected gated clock "ula:inst2|Add0~17" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~7" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~4" as buffer
    Info: Detected gated clock "controller:inst3|rd_en~1" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~61" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~59" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~63" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~64" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~17" as buffer
    Info: Detected gated clock "controller:inst3|op_sel[0]~10" as buffer
    Info: Detected gated clock "ula:inst2|Add5~0" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~4" as buffer
    Info: Detected ripple clock "w_reg:inst1|mem_reg[0]" as buffer
    Info: Detected gated clock "controller:inst3|Mux32~1" as buffer
    Info: Detected gated clock "controller:inst3|Mux31~1" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~38" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~36" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~35" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~37" as buffer
    Info: Detected gated clock "controller:inst3|whichOP[1]~9" as buffer
    Info: Detected gated clock "controller:inst3|whichOP[0]~7" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[3]" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~0" as buffer
    Info: Detected gated clock "ula:inst2|Add0~34" as buffer
    Info: Detected gated clock "ula:inst2|Add0~40" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~3" as buffer
    Info: Detected gated clock "ula:inst2|aux~0" as buffer
    Info: Detected gated clock "ula:inst2|Add0~32" as buffer
    Info: Detected gated clock "ula:inst2|Add0~41" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~0" as buffer
    Info: Detected gated clock "ula:inst2|aux~1" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~3" as buffer
    Info: Detected gated clock "ula:inst2|Add0~30" as buffer
    Info: Detected gated clock "ula:inst2|Add0~42" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~0" as buffer
    Info: Detected gated clock "ula:inst2|aux~2" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~3" as buffer
    Info: Detected gated clock "ula:inst2|Add0~28" as buffer
    Info: Detected gated clock "ula:inst2|Add0~43" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~0" as buffer
    Info: Detected gated clock "ula:inst2|aux~3" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~3" as buffer
    Info: Detected gated clock "ula:inst2|Add0~26" as buffer
    Info: Detected gated clock "ula:inst2|Add0~44" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~15" as buffer
    Info: Detected gated clock "ula:inst2|aux~4" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~18" as buffer
    Info: Detected gated clock "ula:inst2|aux~5" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~3" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~0" as buffer
    Info: Detected gated clock "ula:inst2|Add0~24" as buffer
    Info: Detected gated clock "ula:inst2|Add0~45" as buffer
    Info: Detected gated clock "ula:inst2|Mux7~3" as buffer
    Info: Detected gated clock "ula:inst2|aux~6" as buffer
    Info: Detected gated clock "ula:inst2|Mux7~0" as buffer
    Info: Detected gated clock "ula:inst2|Add0~22" as buffer
    Info: Detected gated clock "ula:inst2|Add0~46" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[4]~2" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[6]~3" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[5]~4" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[1]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[2]" as buffer
    Info: Detected gated clock "controller:inst3|Mux0~0" as buffer
    Info: Detected gated clock "controller:inst3|op_sel[1]~9" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~2" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[0]" as buffer
    Info: Detected gated clock "ula:inst2|Add0~20" as buffer
    Info: Detected gated clock "ula:inst2|Add0~18" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~6" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~3" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~60" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]~65" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~5" as buffer
    Info: Detected gated clock "ula:inst2|aux~7" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~13" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~14" as buffer
    Info: Detected gated clock "controller:inst3|lit_sel~14" as buffer
    Info: Detected gated clock "controller:inst3|OPtype[0]~0" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[11]" as buffer
    Info: Detected gated clock "controller:inst3|lit_sel~5" as buffer
    Info: Detected gated clock "pc_reg:inst10|Equal1~1" as buffer
    Info: Detected gated clock "pc_reg:inst10|Equal1~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[3]~1" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~1" as buffer
    Info: Detected gated clock "ula:inst2|Add0~35" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~4" as buffer
    Info: Detected gated clock "ula:inst2|Add0~33" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~1" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~4" as buffer
    Info: Detected gated clock "ula:inst2|Add0~31" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~1" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~4" as buffer
    Info: Detected gated clock "ula:inst2|Add0~29" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~1" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~4" as buffer
    Info: Detected gated clock "ula:inst2|Add0~27" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~16" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~46" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~19" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~52" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~28" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~4" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~1" as buffer
    Info: Detected gated clock "ula:inst2|Add0~25" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~34" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~58" as buffer
    Info: Detected gated clock "ula:inst2|Mux7~1" as buffer
    Info: Detected gated clock "controller:inst3|op_sel[3]~11" as buffer
    Info: Detected gated clock "ula:inst2|Add0~23" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[1]~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[2]~5" as buffer
    Info: Detected gated clock "addr_max:inst5|Equal0~1" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[0]" as buffer
    Info: Detected gated clock "addr_max:inst5|Equal0~0" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~3" as buffer
    Info: Detected gated clock "controller:inst3|Mux30~1" as buffer
    Info: Detected gated clock "controller:inst3|Mux30~0" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~22" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~6" as buffer
    Info: Detected gated clock "busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~40" as buffer
    Info: Detected gated clock "controller:inst3|whichOP[3]~11" as buffer
    Info: Detected gated clock "controller:inst3|whichOP[2]~10" as buffer
    Info: Detected gated clock "controller:inst3|whichOP[1]~8" as buffer
    Info: Detected gated clock "controller:inst3|whichOP[0]~6" as buffer
    Info: Detected gated clock "controller:inst3|lit_sel~15" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[10]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[8]" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~2" as buffer
    Info: Detected gated clock "ula:inst2|Mux1~5" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[7]" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~2" as buffer
    Info: Detected gated clock "ula:inst2|Mux2~5" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[6]" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~2" as buffer
    Info: Detected gated clock "ula:inst2|Mux3~5" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5]" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~2" as buffer
    Info: Detected gated clock "ula:inst2|Mux4~5" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[4]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[4]" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~17" as buffer
    Info: Detected gated clock "ula:inst2|Mux5~20" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[3]" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~5" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~2" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[2]" as buffer
    Info: Detected gated clock "ula:inst2|Mux7~5" as buffer
    Info: Detected gated clock "ula:inst2|Mux7~2" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[1]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[1]" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[0]~6" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~9" as buffer
    Info: Detected gated clock "controller:inst3|op_sel[2]~8" as buffer
    Info: Detected gated clock "ula:inst2|Mux8~7" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[0]" as buffer
    Info: Detected gated clock "controller:inst3|OPtype[1]~1" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[3]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[2]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[1]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|lath_pc[0]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[7]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[5]" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[3]" as buffer
    Info: Detected gated clock "ula:inst2|Mux6~6" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[2]" as buffer
    Info: Detected gated clock "ula:inst2|Mux7~6" as buffer
    Info: Detected ripple clock "pc_reg:inst10|pc[0]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "controller:inst3|presState.fetch_dec_ex" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[12]" as buffer
Info: Clock "clk" has Internal fmax of 30.18 MHz between source register "ula:inst2|z_out" and destination register "controller:inst3|presState.fetch_only" (period= 33.138 ns)
    Info: + Longest register to register delay is 1.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2|z_out'
        Info: 2: + IC(0.269 ns) + CELL(0.150 ns) = 0.419 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'controller:inst3|Mux37~4'
        Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 0.825 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'controller:inst3|Mux36~0'
        Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.222 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'controller:inst3|Mux36~1'
        Info: 5: + IC(0.256 ns) + CELL(0.150 ns) = 1.628 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 1; COMB Node = 'controller:inst3|Selector0~1'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.712 ns; Loc. = LCFF_X23_Y23_N9; Fanout = 2; REG Node = 'controller:inst3|presState.fetch_only'
        Info: Total cell delay = 0.684 ns ( 39.95 % )
        Info: Total interconnect delay = 1.028 ns ( 60.05 % )
    Info: - Smallest clock skew is -14.893 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.679 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2178; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X23_Y23_N9; Fanout = 2; REG Node = 'controller:inst3|presState.fetch_only'
            Info: Total cell delay = 1.536 ns ( 57.33 % )
            Info: Total interconnect delay = 1.143 ns ( 42.67 % )
        Info: - Longest clock path from clock "clk" to source register is 17.572 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
            Info: 2: + IC(1.454 ns) + CELL(0.932 ns) = 3.385 ns; Loc. = M4K_X26_Y16; Fanout = 5; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5]'
            Info: 3: + IC(1.276 ns) + CELL(0.376 ns) = 5.037 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~1'
            Info: 4: + IC(0.286 ns) + CELL(0.420 ns) = 5.743 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 12; COMB Node = 'addr_max:inst5|abus_out[6]~3'
            Info: 5: + IC(1.071 ns) + CELL(0.438 ns) = 7.252 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 40; COMB Node = 'ram_mem:inst14|process_1~1'
            Info: 6: + IC(0.264 ns) + CELL(0.420 ns) = 7.936 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 10; COMB Node = 'ram_mem:inst14|WideNor1~0'
            Info: 7: + IC(0.968 ns) + CELL(0.150 ns) = 9.054 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 1; REG Node = 'ram_mem:inst14|dbus_out[7]$latch'
            Info: 8: + IC(0.958 ns) + CELL(0.275 ns) = 10.287 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 1; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20'
            Info: 9: + IC(0.252 ns) + CELL(0.420 ns) = 10.959 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 3; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21'
            Info: 10: + IC(0.271 ns) + CELL(0.416 ns) = 11.646 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 7; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22'
            Info: 11: + IC(0.480 ns) + CELL(0.438 ns) = 12.564 ns; Loc. = LCCOMB_X22_Y21_N24; Fanout = 1; COMB Node = 'ula:inst2|Mux1~0'
            Info: 12: + IC(0.251 ns) + CELL(0.275 ns) = 13.090 ns; Loc. = LCCOMB_X22_Y21_N26; Fanout = 1; COMB Node = 'ula:inst2|Mux1~1'
            Info: 13: + IC(0.750 ns) + CELL(0.393 ns) = 14.233 ns; Loc. = LCCOMB_X21_Y19_N2; Fanout = 2; COMB Node = 'ula:inst2|Mux1~2'
            Info: 14: + IC(0.254 ns) + CELL(0.420 ns) = 14.907 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 264; COMB Node = 'ula:inst2|Mux1~6'
            Info: 15: + IC(0.706 ns) + CELL(0.371 ns) = 15.984 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'ula:inst2|Equal0~4'
            Info: 16: + IC(0.263 ns) + CELL(0.438 ns) = 16.685 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 1; COMB Node = 'ula:inst2|z_out~1'
            Info: 17: + IC(0.737 ns) + CELL(0.150 ns) = 17.572 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2|z_out'
            Info: Total cell delay = 7.331 ns ( 41.72 % )
            Info: Total interconnect delay = 10.241 ns ( 58.28 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9]" and destination pin or register "ula:inst2|z_out" for clock "clk" (Hold time is 11.803 ns)
    Info: + Largest clock skew is 14.791 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.572 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
            Info: 2: + IC(1.454 ns) + CELL(0.932 ns) = 3.385 ns; Loc. = M4K_X26_Y16; Fanout = 5; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5]'
            Info: 3: + IC(1.276 ns) + CELL(0.376 ns) = 5.037 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~1'
            Info: 4: + IC(0.286 ns) + CELL(0.420 ns) = 5.743 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 12; COMB Node = 'addr_max:inst5|abus_out[6]~3'
            Info: 5: + IC(1.071 ns) + CELL(0.438 ns) = 7.252 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 40; COMB Node = 'ram_mem:inst14|process_1~1'
            Info: 6: + IC(0.264 ns) + CELL(0.420 ns) = 7.936 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 10; COMB Node = 'ram_mem:inst14|WideNor1~0'
            Info: 7: + IC(0.968 ns) + CELL(0.150 ns) = 9.054 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 1; REG Node = 'ram_mem:inst14|dbus_out[7]$latch'
            Info: 8: + IC(0.958 ns) + CELL(0.275 ns) = 10.287 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 1; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20'
            Info: 9: + IC(0.252 ns) + CELL(0.420 ns) = 10.959 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 3; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21'
            Info: 10: + IC(0.271 ns) + CELL(0.416 ns) = 11.646 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 7; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22'
            Info: 11: + IC(0.480 ns) + CELL(0.438 ns) = 12.564 ns; Loc. = LCCOMB_X22_Y21_N24; Fanout = 1; COMB Node = 'ula:inst2|Mux1~0'
            Info: 12: + IC(0.251 ns) + CELL(0.275 ns) = 13.090 ns; Loc. = LCCOMB_X22_Y21_N26; Fanout = 1; COMB Node = 'ula:inst2|Mux1~1'
            Info: 13: + IC(0.750 ns) + CELL(0.393 ns) = 14.233 ns; Loc. = LCCOMB_X21_Y19_N2; Fanout = 2; COMB Node = 'ula:inst2|Mux1~2'
            Info: 14: + IC(0.254 ns) + CELL(0.420 ns) = 14.907 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 264; COMB Node = 'ula:inst2|Mux1~6'
            Info: 15: + IC(0.706 ns) + CELL(0.371 ns) = 15.984 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'ula:inst2|Equal0~4'
            Info: 16: + IC(0.263 ns) + CELL(0.438 ns) = 16.685 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 1; COMB Node = 'ula:inst2|z_out~1'
            Info: 17: + IC(0.737 ns) + CELL(0.150 ns) = 17.572 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2|z_out'
            Info: Total cell delay = 7.331 ns ( 41.72 % )
            Info: Total interconnect delay = 10.241 ns ( 58.28 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.781 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
            Info: 2: + IC(1.147 ns) + CELL(0.635 ns) = 2.781 ns; Loc. = M4K_X13_Y19; Fanout = 18; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9]'
            Info: Total cell delay = 1.634 ns ( 58.76 % )
            Info: Total interconnect delay = 1.147 ns ( 41.24 % )
    Info: - Micro clock to output delay of source is 0.209 ns
    Info: - Shortest memory to register delay is 2.779 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y19; Fanout = 18; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9]'
        Info: 2: + IC(1.196 ns) + CELL(0.416 ns) = 1.700 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'ula:inst2|z_out~0'
        Info: 3: + IC(0.808 ns) + CELL(0.271 ns) = 2.779 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2|z_out'
        Info: Total cell delay = 0.775 ns ( 27.89 % )
        Info: Total interconnect delay = 2.004 ns ( 72.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "port_io:inst13|latch[3]" (data pin = "porta[3]", clock pin = "clk") is 3.222 ns
    Info: + Longest pin to register delay is 7.390 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE9; Fanout = 1; PIN Node = 'porta[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X20_Y0_N0; Fanout = 1; COMB Node = 'porta~4'
        Info: 3: + IC(6.092 ns) + CELL(0.438 ns) = 7.390 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 1; REG Node = 'port_io:inst13|latch[3]'
        Info: Total cell delay = 1.298 ns ( 17.56 % )
        Info: Total interconnect delay = 6.092 ns ( 82.44 % )
    Info: + Micro setup delay of destination is 0.953 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
        Info: 2: + IC(1.381 ns) + CELL(0.787 ns) = 3.167 ns; Loc. = LCFF_X23_Y22_N21; Fanout = 2; REG Node = 'fsr_reg:inst6|mem_reg[2]'
        Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 3.490 ns; Loc. = LCCOMB_X23_Y22_N20; Fanout = 251; COMB Node = 'addr_max:inst5|abus_out[2]~5'
        Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 4.358 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 24; COMB Node = 'port_io:inst13|latch~0'
        Info: 5: + IC(0.488 ns) + CELL(0.275 ns) = 5.121 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 1; REG Node = 'port_io:inst13|latch[3]'
        Info: Total cell delay = 2.534 ns ( 49.48 % )
        Info: Total interconnect delay = 2.587 ns ( 50.52 % )
Info: tco from clock "clk" to destination pin "portb[2]" through register "port_io:inst12|port_reg[2]" is 9.444 ns
    Info: + Longest clock path from clock "clk" to source register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2178; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X21_Y23_N19; Fanout = 1; REG Node = 'port_io:inst12|port_reg[2]'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N19; Fanout = 1; REG Node = 'port_io:inst12|port_reg[2]'
        Info: 2: + IC(3.730 ns) + CELL(2.788 ns) = 6.518 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'portb[2]'
        Info: Total cell delay = 2.788 ns ( 42.77 % )
        Info: Total interconnect delay = 3.730 ns ( 57.23 % )
Info: th for register "port_io:inst13|latch[1]" (data pin = "porta[1]", clock pin = "clk") is 2.278 ns
    Info: + Longest clock path from clock "clk" to destination register is 8.708 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'
        Info: 2: + IC(1.147 ns) + CELL(0.932 ns) = 3.078 ns; Loc. = M4K_X13_Y19; Fanout = 18; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9]'
        Info: 3: + IC(1.484 ns) + CELL(0.420 ns) = 4.982 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 8; COMB Node = 'controller:inst3|rd_en~0'
        Info: 4: + IC(1.088 ns) + CELL(0.388 ns) = 6.458 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 23; COMB Node = 'controller:inst3|rd_en~1'
        Info: 5: + IC(0.762 ns) + CELL(0.275 ns) = 7.495 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 24; COMB Node = 'port_io:inst13|latch~0'
        Info: 6: + IC(1.063 ns) + CELL(0.150 ns) = 8.708 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 1; REG Node = 'port_io:inst13|latch[1]'
        Info: Total cell delay = 3.164 ns ( 36.33 % )
        Info: Total interconnect delay = 5.544 ns ( 63.67 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'porta[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X22_Y36_N0; Fanout = 1; COMB Node = 'porta~6'
        Info: 3: + IC(5.325 ns) + CELL(0.275 ns) = 6.430 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 1; REG Node = 'port_io:inst13|latch[1]'
        Info: Total cell delay = 1.105 ns ( 17.19 % )
        Info: Total interconnect delay = 5.325 ns ( 82.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 130 megabytes
    Info: Processing ended: Thu Dec 12 20:01:04 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


