Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Apr 15 00:18:57 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.698        0.000                      0                23168        0.052        0.000                      0                23168        2.550        0.000                       0                  9916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.330}        6.660           150.150         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.698        0.000                      0                23168        0.052        0.000                      0                23168        2.550        0.000                       0                  9916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond1_reg_4243_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_1_reg_4321_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.322ns (5.311%)  route 5.741ns (94.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.171 - 6.660 ) 
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9939, unset)         1.491     1.491    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X41Y112        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond1_reg_4243_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.269     1.760 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond1_reg_4243_reg[0]_rep__1/Q
                         net (fo=103, routed)         5.741     7.501    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond1_reg_4243_reg[0]_rep__1_n_0
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.053     7.554 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_1_reg_4321[65]_i_1/O
                         net (fo=1, routed)           0.000     7.554    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_1_fu_1439_p3[65]
    SLICE_X7Y145         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_1_reg_4321_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=9939, unset)         1.511     8.171    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X7Y145         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_1_reg_4321_reg[65]/C
                         clock pessimism              0.082     8.253    
                         clock uncertainty           -0.035     8.218    
    SLICE_X7Y145         FDRE (Setup_fdre_C_D)        0.035     8.253    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_1_reg_4321_reg[65]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  0.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp73_reg_5004_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.174ns (52.416%)  route 0.158ns (47.584%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9939, unset)         0.602     0.602    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X53Y149        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp73_reg_5004_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.100     0.702 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp73_reg_5004_reg[31]/Q
                         net (fo=1, routed)           0.158     0.860    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp73_reg_5004[31]
    SLICE_X52Y150        LUT6 (Prop_lut6_I5_O)        0.028     0.888 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034[31]_i_5/O
                         net (fo=1, routed)           0.000     0.888    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034[31]_i_5_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.934 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_fu_3468_p2[31]
    SLICE_X52Y150        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9939, unset)         0.790     0.790    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X52Y150        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034_reg[31]/C
                         clock pessimism              0.000     0.790    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.092     0.882    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/p_tmp0_3_reg_5034_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         6.660       3.368      DSP48_X1Y59    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32shbi_U13/hipaccRun_mul_32shbi_MulnS_0_U/buff0_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X36Y104  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter11_tmp16_reg_4904_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X44Y109  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter11_reg_srl5___ccGaussianFilterGKer_U0_grp_processVECT_fu_18_ap_enable_reg_pp0_iter11_reg_r/CLK



