set projDir "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/planAhead"
set projName "RestrictedRPS"
set topName top
set device xc6slx9-2tqg144
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/mojo_top_0.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/reset_conditioner_1.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/reset_conditioner_1.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/rng_3.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btn_4.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btn_4.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/rpsqty_6.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/rpsqty_6.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/controlUnit_8.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/alu_9.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/scr_10.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/rpslgc_11.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/chsled_12.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/chsled_12.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/pn_gen_14.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled3_15.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled3_15.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled3_15.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled3_15.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled3_15.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled3_15.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/addSubtract_21.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/bool_22.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/comparator_23.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/shifter_24.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/multiplier_25.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/blinker_26.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled2_27.v" "D:/OneDrive - Singapore University of Technology and Design/work/SUTD/50.002 Computation Structures/Mojo/RestrictedRPS/work/verilog/btoled2_27.v"]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set ucfSources [list "D:/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/work/SUTD/50.002\ Computation\ Structures/Mojo/RestrictedRPS/constraint/externalIO.ucf"]
import_files -fileset [get_filesets constrs_1] -force -norecurse $ucfSources
set_property -name {steps.bitgen.args.More Options} -value {-g Binary:Yes -g Compress} -objects [get_runs impl_1]
set_property steps.map.args.mt on [get_runs impl_1]
set_property steps.map.args.pr b [get_runs impl_1]
set_property steps.par.args.mt on [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1
wait_on_run synth_1
launch_runs -runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
