INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/InDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-311] analyzing module InDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/InFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InFetch
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module iMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/RISCVpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sources_1/new/execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserVivado/project_9/project_9.srcs/sim_1/new/tb_RISCVpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISCVpipeline
