Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:38:07.121281] Configured Lic search path (21.01-s002): 5280@cadence-encsrv

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: 
Date:    Sat Feb 22 15:38:07 2025
Host:    mit-ecpg-cdn30 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (20cores*28cpus*1physical cpu*Intel(R) Core(TM) i7-14700 33792KB) (15867360KB)
PID:     14975
OS:      Red Hat Enterprise Linux release 8.7 (Ootpa)


[15:38:07.038577] Periodic Lic check successful
[15:38:07.038577] Feature usage summary:
[15:38:07.038577] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 975 days old.
@genus:root: 1> read_libs/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib
invalid command name "read_libs/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib"
@genus:root: 2> read_hdl counter.v
begin
    |
Warning : An 'if' statement is required at the top of an always block to infer a latch or flip-flop. [VLOGPT-46]
        : in file 'counter.v' on line 6, column 5.
        : The supported syntax for asynchronous set-reset on a flop-flop is:
    reg data_out;
    always @(posedge clock or posedge reset)
        if ( reset )
            data_out = 1'b1;
        else
            data_out = 1'b0.
@genus:root: 3> elaborate
Error   : Failed to execute command. [LBR-163] [elaborate]
        : No target technology library was loaded.
        : Specify libraries using read_libs or read_mmmc.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
1
@genus:root: 4> elaborate
Error   : Failed to execute command. [LBR-163] [elaborate]
        : No target technology library was loaded.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
1
@genus:root: 5> read_hdl counter.v
module counter(clk,rst,m,count);
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'counter' with Verilog module in file 'counter.v' on line 1, column 14.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
    always @(posedge clock or posedge reset)
                     |
Error   : Reference to undeclared variable. A variable/parameter must be declared before it is referenced. [VLOGPT-20] [read_hdl]
        : Symbol 'clock' in file 'counter.v' on line 4, column 22.
        : Verilog module is using a parameter that is not defined in the module. You will get a notification for this, if you read the verilog file using the read_hdl command.
    always @(posedge clock or posedge reset)
                                      |
Error   : Reference to undeclared variable. A variable/parameter must be declared before it is referenced. [VLOGPT-20] [read_hdl]
        : Symbol 'reset' in file 'counter.v' on line 4, column 39.
        if ( reset )
             |
Error   : Reference to undeclared variable. A variable/parameter must be declared before it is referenced. [VLOGPT-20] [read_hdl]
        : Symbol 'reset' in file 'counter.v' on line 5, column 14.
            data_out = 1'b0.
                           |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '.' in file 'counter.v' on line 8, column 28.
        : Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.
            data_out = 1'b0.
                           |
Error   : Unexpected end of file. [VLOGPT-11] [read_hdl]
        : Expecting token ';', reached end of file in file 'counter.v' on line 8, column 28.
        : Unexpected end of file encountered.
%DLS-W-ConstraintWarn, UnitSpecifier Node will violate List constraint 'Symbol'; in AddLast.
1
@genus:root: 6> read_hdl counter.v
begin
    |
Warning : An 'if' statement is required at the top of an always block to infer a latch or flip-flop. [VLOGPT-46]
        : in file 'counter.v' on line 6, column 5.
@genus:root: 7> elaborate
Error   : Failed to execute command. [LBR-163] [elaborate]
        : No target technology library was loaded.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
1
