// Seed: 2700890208
module module_0 (
    input tri id_0,
    output wire id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8,
    output supply0 id_9
);
  specify
    (id_11 *> id_12) = 1;
  endspecify
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output uwire id_2,
    output wire id_3,
    inout supply1 id_4,
    input tri id_5,
    input uwire id_6
);
  assign id_1 = id_5;
  buf (id_4, id_6);
  module_0(
      id_4, id_1, id_4, id_4, id_5, id_0, id_5, id_4, id_5, id_4
  );
endmodule
