--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5 leon3mp.ncd
leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clkgen0/xc3s.v/dll0/CLKFX
  Logical resource: clkgen0/xc3s.v/dll0/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clkgen0/xc3s.v/clk0B
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc3s_v_clk0B" TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19630155 paths analyzed, 16989 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.540ns.
--------------------------------------------------------------------------------
Slack:                  0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.447 - 0.477)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 to leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0
    SLICE_X0Y50.B5       net (fanout=12)       1.843   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
    SLICE_X0Y50.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r_x(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_comb.ex_op112
    DSP48_X0Y9.A0        net (fanout=13)       1.475   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(0)
    DSP48_X0Y9.P19       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y10.C2       net (fanout=1)        1.832   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P19_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y10.PCOUT1   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y11.PCIN1    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_1
    DSP48_X0Y11.P34      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y12.C17      net (fanout=1)        1.342   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P34_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y12.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (12.681ns logic, 6.494ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.447 - 0.477)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 to leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0
    SLICE_X0Y50.B5       net (fanout=12)       1.843   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
    SLICE_X0Y50.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r_x(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_comb.ex_op112
    DSP48_X0Y9.A0        net (fanout=13)       1.475   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(0)
    DSP48_X0Y9.P19       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y10.C2       net (fanout=1)        1.832   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P19_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y10.PCOUT10  Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y11.PCIN10   net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_10
    DSP48_X0Y11.P34      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y12.C17      net (fanout=1)        1.342   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P34_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y12.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (12.681ns logic, 6.494ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.447 - 0.477)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 to leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0
    SLICE_X0Y50.B5       net (fanout=12)       1.843   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
    SLICE_X0Y50.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r_x(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_comb.ex_op112
    DSP48_X0Y9.A0        net (fanout=13)       1.475   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(0)
    DSP48_X0Y9.P19       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y10.C2       net (fanout=1)        1.832   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P19_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y10.PCOUT9   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y11.PCIN9    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X0Y11.P34      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y12.C17      net (fanout=1)        1.342   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P34_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y12.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (12.681ns logic, 6.494ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.447 - 0.477)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 to leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0
    SLICE_X0Y50.B5       net (fanout=12)       1.843   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
    SLICE_X0Y50.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r_x(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_comb.ex_op112
    DSP48_X0Y9.A0        net (fanout=13)       1.475   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(0)
    DSP48_X0Y9.P19       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y10.C2       net (fanout=1)        1.832   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P19_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y10.PCOUT0   Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y11.PCIN0    net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_0
    DSP48_X0Y11.P34      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y12.C17      net (fanout=1)        1.342   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P34_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y12.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (12.681ns logic, 6.494ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.447 - 0.477)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0 to leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AQ       Tcko                  0.476   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0_0
    SLICE_X0Y50.B5       net (fanout=12)       1.843   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_x_data_0(0)
    SLICE_X0Y50.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r_x(0)
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/Mmux_comb.ex_op112
    DSP48_X0Y9.A0        net (fanout=13)       1.475   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(0)
    DSP48_X0Y9.P19       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y10.C2       net (fanout=1)        1.832   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P19_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y10.PCOUT11  Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y11.PCIN11   net (fanout=1)        0.002   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_11
    DSP48_X0Y11.P34      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y12.C17      net (fanout=1)        1.342   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P34_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y12.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (12.681ns logic, 6.494ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/leon3x0/vhdl.tbmem_gen.tbmem_1p.tbmem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/leon3x0/vhdl.tbmem_gen.tbmem_1p.tbmem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.cpu[0].u0/leon3x0/vhdl.tbmem_gen.tbmem_1p.tbmem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/leon3x0/vhdl.tbmem_gen.tbmem_1p.tbmem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.770ns|            0|            0|            0|     19630155|
| TS_clkgen0_xc3s_v_clk0B       |     20.000ns|     19.540ns|          N/A|            0|            0|     19630155|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.540|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19630155 paths, 0 nets, and 43684 connections

Design statistics:
   Minimum period:  19.540ns{1}   (Maximum frequency:  51.177MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 30 20:38:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 541 MB



