/*
     Copyright (c) 2022 SMIC             
     Filename:      RAM1024_ss_1.62_125.lib
     IP code:       S018RF2P
     Version:       0.2.b
     CreateDate:    Sep 11, 2022        
                    
    Synopsys Technology Library for 2-PORT Register File
    SMIC 0.18um G Logic Process

    Configuration: -instname RAM1024 -rows 256 -bits 24 -mux 4 
    Redundancy: Off
    Bit-Write: Off
*/

/* DISCLAIMER                                                                      */
/*                                                                                 */  
/*   SMIC hereby provides the quality information to you but makes no claims,      */
/* promises or guarantees about the accuracy, completeness, or adequacy of the     */
/* information herein. The information contained herein is provided on an "AS IS"  */
/* basis without any warranty, and SMIC assumes no obligation to provide support   */
/* of any kind or otherwise maintain the information.                              */  
/*   SMIC disclaims any representation that the information does not infringe any  */
/* intellectual property rights or proprietary rights of any third parties. SMIC   */
/* makes no other warranty, whether express, implied or statutory as to any        */
/* matter whatsoever, including but not limited to the accuracy or sufficiency of  */
/* any information or the merchantability and fitness for a particular purpose.    */
/* Neither SMIC nor any of its representatives shall be liable for any cause of    */
/* action incurred to connect to this service.                                     */  
/*                                                                                 */
/* STATEMENT OF USE AND CONFIDENTIALITY                                            */  
/*                                                                                 */  
/*   The following/attached material contains confidential and proprietary         */  
/* information of SMIC. This material is based upon information which SMIC         */  
/* considers reliable, but SMIC neither represents nor warrants that such          */
/* information is accurate or complete, and it must not be relied upon as such.    */
/* This information was prepared for informational purposes and is for the use     */
/* by SMIC's customer only. SMIC reserves the right to make changes in the         */  
/* information at any time without notice.                                         */  
/*   No part of this information may be reproduced, transmitted, transcribed,      */  
/* stored in a retrieval system, or translated into any human or computer          */ 
/* language, in any form or by any means, electronic, mechanical, magnetic,        */  
/* optical, chemical, manual, or otherwise, without the prior written consent of   */
/* SMIC. Any unauthorized use or disclosure of this material is strictly           */  
/* prohibited and may be unlawful. By accepting this material, the receiving       */  
/* party shall be deemed to have acknowledged, accepted, and agreed to be bound    */
/* by the foregoing limitations and restrictions. Thank you.                       */  
/*                                                                                 */  
library(RAM1024_ss_1.62_125) {
	delay_model		: table_lookup;
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature         : 125;
	nom_voltage		: 1.62;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	: "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 3.000;

      /* default attributes */
      default_leakage_power_density : 0.0;
      slew_derate_from_library      : 1.000;
      slew_lower_threshold_pct_fall : 10.000;
      slew_upper_threshold_pct_fall : 90.000;
      slew_lower_threshold_pct_rise : 10.000;
      slew_upper_threshold_pct_rise : 90.000;
      input_threshold_pct_fall      : 50.000;
      input_threshold_pct_rise      : 50.000;
      output_threshold_pct_fall     : 50.000;
      output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall                : 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ss_1.62_125) {
		process	         : 1;
		temperature	 : 125;
		voltage	         : 1.62;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ss_1.62_125;
	  wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(RAM1024_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(RAM1024_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(RAM1024_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM1024_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM1024_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM1024_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	  lu_table_template(RAM1024_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        
     power_lut_template(RAM1024_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        
     power_lut_template(RAM1024_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
      power_lut_template(RAM1024_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
      power_lut_template(RAM1024_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
      power_lut_template(RAM1024_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (RAM1024_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 24;
		bit_from : 23;
		bit_to : 0 ;
		downto : true ;
	}

	type (RAM1024_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 10;
		bit_from : 9;
		bit_to : 0 ;
		downto : true ;
	}
        type (RAM1024_S) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}


cell(RAM1024) {
	area		 : 339097.910;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
      interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 10;
		word_width : 24;
	}

        bus(QA)   {
            bus_type : RAM1024_DATA;
		direction : output;
		max_capacitance : 1.720;
                memory_read() {
			address : AA;
		}
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge ;
                        timing_sense : non_unate;
                        
              cell_rise(RAM1024_mem_out_delay_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
                        values(\
			"3.329, 3.422, 3.506, 3.670, 4.105, 4.871, 5.687",\
			"3.348, 3.443, 3.522, 3.691, 4.126, 4.889, 5.700",\
			"3.352, 3.447, 3.530, 3.695, 4.130, 4.892, 5.708",\
			"3.351, 3.446, 3.531, 3.699, 4.133, 4.891, 5.713",\
			"3.302, 3.396, 3.479, 3.644, 4.079, 4.838, 5.653",\
			"3.153, 3.249, 3.332, 3.498, 3.933, 4.695, 5.511",\
			"2.952, 3.049, 3.133, 3.297, 3.732, 4.496, 5.310"\
                        );
                        }
                        rise_transition(RAM1024_mem_out_slew_template) {
                        index_1("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
			values("0.060, 0.225, 0.396, 0.744, 1.688, 3.326, 5.078");
                        }
                        
               cell_fall(RAM1024_mem_out_delay_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
                        values(\
			"3.271, 3.365, 3.436, 3.570, 3.933, 4.568, 5.244",\
			"3.290, 3.386, 3.452, 3.590, 3.954, 4.585, 5.256",\
			"3.294, 3.390, 3.460, 3.594, 3.958, 4.589, 5.264",\
			"3.293, 3.390, 3.461, 3.598, 3.961, 4.588, 5.268",\
			"3.244, 3.339, 3.408, 3.543, 3.906, 4.534, 5.208",\
			"3.095, 3.192, 3.261, 3.397, 3.760, 4.391, 5.067",\
			"2.893, 2.992, 3.062, 3.196, 3.560, 4.192, 4.866"\
                        );
                        }
                        
                        fall_transition(RAM1024_mem_out_slew_template) {
                        index_1("0.000, 0.060, 0.120, 0.240, 0.560, 1.120, 1.720");
			values("0.064, 0.182, 0.295, 0.539, 1.212, 2.391, 3.650");
                        }
            }
        }
        pin(CLKA)   {
		direction : input;
		capacitance : 0.095;
                clock : true;
                max_transition : 3.000;
                timing() {
                        related_pin     : "CLKB" ;
			when : "!CENA & !CENB";
                        sdf_cond : "clkconfB_flag";
                        timing_type     : setup_rising ;
                        rise_constraint(RAM1024_clk_setup_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394"\
                        );
                        }
                 }
                min_pulse_width_high  : 0.080 ;
                min_pulse_width_low   : 0.260 ;
                min_period            : 4.394 ;

                internal_power(){
                        when : "(!CENA )";
                        
                        rise_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("36.611, 36.611")
                        }
                        
                        fall_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
                 internal_power(){
                        when : "(CENA)";

                        rise_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.048, 0.048")
                        }

                        fall_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                        }
                }

        pin(CENA)   {
                direction : input;
                capacitance : 0.010;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.546, 0.562, 0.579, 0.592, 0.605, 0.591, 0.550",\
			"0.535, 0.550, 0.567, 0.582, 0.593, 0.577, 0.539",\
			"0.532, 0.543, 0.561, 0.574, 0.590, 0.572, 0.537",\
			"0.530, 0.547, 0.559, 0.575, 0.586, 0.576, 0.534",\
			"0.580, 0.594, 0.615, 0.623, 0.639, 0.631, 0.591",\
			"0.729, 0.739, 0.754, 0.774, 0.777, 0.759, 0.715",\
			"0.917, 0.926, 0.938, 0.951, 0.961, 0.927, 0.888"\
                        );
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.612, 0.624, 0.656, 0.714, 0.853, 1.045, 1.220",\
			"0.604, 0.616, 0.648, 0.706, 0.844, 1.036, 1.214",\
			"0.611, 0.624, 0.658, 0.715, 0.851, 1.046, 1.221",\
			"0.655, 0.669, 0.700, 0.755, 0.895, 1.087, 1.261",\
			"0.784, 0.798, 0.825, 0.879, 1.010, 1.206, 1.389",\
			"0.959, 0.967, 0.992, 1.048, 1.199, 1.389, 1.573",\
			"1.100, 1.111, 1.133, 1.186, 1.342, 1.543, 1.726"\
                        );
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
               }
        }


        bus(AA)   {
                bus_type : RAM1024_ADDRESS;
                direction : input;
                capacitance : 0.005;
                timing() {
                        related_pin     : CLKA;
			when : "!CENA";
                        sdf_cond : "CEA_flag";
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "1.153, 1.172, 1.196, 1.233, 1.288, 1.315, 1.312",\
			"1.136, 1.156, 1.179, 1.217, 1.271, 1.299, 1.297",\
			"1.128, 1.147, 1.170, 1.207, 1.263, 1.292, 1.290",\
			"1.129, 1.148, 1.171, 1.207, 1.263, 1.293, 1.291",\
			"1.176, 1.195, 1.218, 1.254, 1.309, 1.337, 1.336",\
			"1.318, 1.338, 1.360, 1.397, 1.450, 1.480, 1.479",\
			"1.512, 1.523, 1.553, 1.590, 1.644, 1.673, 1.672"\
			);
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "1.269, 1.287, 1.318, 1.378, 1.553, 1.783, 1.975",\
			"1.251, 1.272, 1.301, 1.362, 1.538, 1.768, 1.960",\
			"1.243, 1.264, 1.293, 1.354, 1.529, 1.760, 1.952",\
			"1.244, 1.264, 1.293, 1.355, 1.530, 1.761, 1.951",\
			"1.291, 1.312, 1.340, 1.401, 1.577, 1.807, 1.999",\
			"1.434, 1.454, 1.483, 1.543, 1.719, 1.949, 2.142",\
			"1.626, 1.655, 1.676, 1.735, 1.912, 2.142, 2.334"\
			);
                        }
                } 
                timing() {
                        related_pin     : CLKA;
			when : "!CENA";
                        sdf_cond : "CEA_flag";
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.762, 0.741, 0.718, 0.681, 0.627, 0.604, 0.607",\
			"0.777, 0.758, 0.735, 0.698, 0.644, 0.617, 0.622",\
			"0.786, 0.767, 0.744, 0.707, 0.653, 0.625, 0.631",\
			"0.784, 0.766, 0.743, 0.707, 0.653, 0.624, 0.630",\
			"0.739, 0.720, 0.697, 0.660, 0.607, 0.582, 0.583",\
			"0.601, 0.581, 0.557, 0.521, 0.468, 0.441, 0.446",\
			"0.431, 0.431, 0.431, 0.431, 0.431, 0.431, 0.431"\
			);
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.469, 0.448, 0.419, 0.359, 0.194, 0.174, 0.174",\
			"0.485, 0.464, 0.435, 0.375, 0.210, 0.174, 0.174",\
			"0.493, 0.473, 0.444, 0.384, 0.219, 0.174, 0.174",\
			"0.491, 0.472, 0.443, 0.382, 0.218, 0.174, 0.174",\
			"0.446, 0.426, 0.397, 0.337, 0.174, 0.174, 0.174",\
			"0.308, 0.287, 0.257, 0.197, 0.174, 0.174, 0.174",\
			"0.174, 0.174, 0.174, 0.174, 0.174, 0.174, 0.174"\
			);
                        }
               }
                internal_power(){
                        when : "CENA";
                        
                        rise_power(RAM1024_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.230, 0.230")
                        }
                        
                        fall_power(RAM1024_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.230, 0.230")
                        }
                }
        }
        pin(CLKB)   {
		direction : input;
		capacitance : 0.095;
                clock : true;
                max_transition : 3.000;
                timing() {
                        related_pin     : "CLKA" ;
			when : "!CENA & !CENB";
                        sdf_cond : "clkconfA_flag";
                        timing_type     : setup_rising ;
                        rise_constraint(RAM1024_clk_setup_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394",\
                         "4.394, 4.394, 4.394, 4.394, 4.394, 4.394, 4.394"\
                        );
                        }
                 }
                 min_pulse_width_high : 0.080 ;
                 min_pulse_width_low  : 0.260 ;
                 min_period           : 4.394 ;

                 internal_power(){
                        when : "(!CENB) \
                                 ";
                        rise_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("43.601, 43.601")
                        }
                        
                        fall_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
                internal_power(){

                       when : "(CENB)";
                        
                        rise_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.048, 0.048")
                        }
                        
                        fall_power(RAM1024_energy_template_clkslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.000, 0.000")
                        }
                }
        }
        pin(CENB)   {
                direction : input;
                capacitance : 0.010;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.546, 0.562, 0.579, 0.592, 0.605, 0.591, 0.550",\
			"0.535, 0.550, 0.567, 0.582, 0.593, 0.577, 0.539",\
			"0.532, 0.543, 0.561, 0.574, 0.590, 0.572, 0.537",\
			"0.530, 0.547, 0.559, 0.575, 0.586, 0.576, 0.534",\
			"0.580, 0.594, 0.615, 0.623, 0.639, 0.631, 0.591",\
			"0.729, 0.739, 0.754, 0.774, 0.777, 0.759, 0.715",\
			"0.917, 0.926, 0.938, 0.951, 0.961, 0.927, 0.888"\
                        );
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.612, 0.624, 0.656, 0.714, 0.853, 1.045, 1.220",\
			"0.604, 0.616, 0.648, 0.706, 0.844, 1.036, 1.214",\
			"0.611, 0.624, 0.658, 0.715, 0.851, 1.046, 1.221",\
			"0.655, 0.669, 0.700, 0.755, 0.895, 1.087, 1.261",\
			"0.784, 0.798, 0.825, 0.879, 1.010, 1.206, 1.389",\
			"0.959, 0.967, 0.992, 1.048, 1.199, 1.389, 1.573",\
			"1.100, 1.111, 1.133, 1.186, 1.342, 1.543, 1.726"\
                        );
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100",\
			"0.100, 0.100, 0.100, 0.100, 0.100, 0.100, 0.100"\
                        );
                        }
               }
        }
        bus(AB)   {
                bus_type : RAM1024_ADDRESS;
                direction : input;
                capacitance : 0.005;
               timing() {
                        related_pin     : CLKB;
			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "1.153, 1.172, 1.196, 1.233, 1.288, 1.315, 1.312",\
			"1.136, 1.156, 1.179, 1.217, 1.271, 1.299, 1.297",\
			"1.128, 1.147, 1.170, 1.207, 1.263, 1.292, 1.290",\
			"1.129, 1.148, 1.171, 1.207, 1.263, 1.293, 1.291",\
			"1.176, 1.195, 1.218, 1.254, 1.309, 1.337, 1.336",\
			"1.318, 1.338, 1.360, 1.397, 1.450, 1.480, 1.479",\
			"1.512, 1.523, 1.553, 1.590, 1.644, 1.673, 1.672"\
			);
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "1.269, 1.287, 1.318, 1.378, 1.553, 1.783, 1.975",\
			"1.251, 1.272, 1.301, 1.362, 1.538, 1.768, 1.960",\
			"1.243, 1.264, 1.293, 1.354, 1.529, 1.760, 1.952",\
			"1.244, 1.264, 1.293, 1.355, 1.530, 1.761, 1.951",\
			"1.291, 1.312, 1.340, 1.401, 1.577, 1.807, 1.999",\
			"1.434, 1.454, 1.483, 1.543, 1.719, 1.949, 2.142",\
			"1.626, 1.655, 1.676, 1.735, 1.912, 2.142, 2.334"\
			);
                        }
                } 
               timing() {
                        related_pin     : CLKB;
			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.762, 0.741, 0.718, 0.681, 0.627, 0.604, 0.607",\
			"0.777, 0.758, 0.735, 0.698, 0.644, 0.617, 0.622",\
			"0.786, 0.767, 0.744, 0.707, 0.653, 0.625, 0.631",\
			"0.784, 0.766, 0.743, 0.707, 0.653, 0.624, 0.630",\
			"0.739, 0.720, 0.697, 0.660, 0.607, 0.582, 0.583",\
			"0.601, 0.581, 0.557, 0.521, 0.468, 0.441, 0.446",\
			"0.431, 0.431, 0.431, 0.431, 0.431, 0.431, 0.431"\
			);
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.469, 0.448, 0.419, 0.359, 0.194, 0.174, 0.174",\
			"0.485, 0.464, 0.435, 0.375, 0.210, 0.174, 0.174",\
			"0.493, 0.473, 0.444, 0.384, 0.219, 0.174, 0.174",\
			"0.491, 0.472, 0.443, 0.382, 0.218, 0.174, 0.174",\
			"0.446, 0.426, 0.397, 0.337, 0.174, 0.174, 0.174",\
			"0.308, 0.287, 0.257, 0.197, 0.174, 0.174, 0.174",\
			"0.174, 0.174, 0.174, 0.174, 0.174, 0.174, 0.174"\
			);
                        }
               }
               internal_power(){
	
                        when : "CENB";
                        
                        rise_power(RAM1024_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.230, 0.230")
                        }
                        
                        fall_power(RAM1024_energy_template_sigslew) {
                        index_1 ("0.000, 1.000");
                        values ("0.230, 0.230")
                        }
                }
        }
        bus(DB)   {
                bus_type : RAM1024_DATA;
                memory_write() {
                        address : AB;
                        clocked_on : "CLKB";
                }
                direction : input;
                capacitance : 0.005;
                timing() {
                        related_pin     : CLKB;

			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : setup_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.975, 0.990, 1.003, 1.018, 1.030, 1.014, 0.982",\
			"0.959, 0.973, 0.986, 1.002, 1.014, 0.997, 0.967",\
			"0.950, 0.964, 0.977, 0.991, 1.005, 0.991, 0.961",\
			"0.951, 0.965, 0.978, 0.992, 1.006, 0.993, 0.960",\
			"0.998, 1.013, 1.024, 1.038, 1.050, 1.036, 1.005",\
			"1.140, 1.155, 1.167, 1.181, 1.192, 1.178, 1.149",\
			"1.333, 1.339, 1.360, 1.373, 1.385, 1.371, 1.341"\
			);
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.698, 0.717, 0.747, 0.806, 0.947, 1.130, 1.290",\
			"0.681, 0.701, 0.731, 0.790, 0.931, 1.114, 1.274",\
			"0.673, 0.692, 0.722, 0.781, 0.922, 1.105, 1.266",\
			"0.674, 0.693, 0.723, 0.782, 0.923, 1.106, 1.267",\
			"0.720, 0.740, 0.770, 0.828, 0.970, 1.152, 1.313",\
			"0.863, 0.883, 0.912, 0.970, 1.111, 1.294, 1.456",\
			"1.055, 1.068, 1.104, 1.163, 1.304, 1.487, 1.646"\
			);
                        }
                } 
                timing() {
                        related_pin     : CLKB;
			when : "!CENB";
                        sdf_cond : "CEB_flag";
                        timing_type     : hold_rising ;
                        
                        rise_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.092, 0.075, 0.062, 0.048, 0.046, 0.054, 0.084",\
			"0.107, 0.091, 0.080, 0.064, 0.051, 0.066, 0.099",\
			"0.115, 0.101, 0.088, 0.075, 0.062, 0.074, 0.110",\
			"0.114, 0.100, 0.088, 0.074, 0.061, 0.073, 0.107",\
			"0.068, 0.053, 0.046, 0.046, 0.046, 0.046, 0.061",\
			"0.046, 0.046, 0.046, 0.046, 0.046, 0.046, 0.046",\
			"0.046, 0.046, 0.046, 0.046, 0.046, 0.046, 0.046"\
			);
                        }
                        
                        fall_constraint(RAM1024_constraint_template) {
                        index_1("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        index_2("0.020, 0.100, 0.200, 0.400, 1.000, 2.000, 3.000");
                        values(\
                        "0.224, 0.203, 0.173, 0.115, 0.025, 0.025, 0.025",\
			"0.240, 0.219, 0.189, 0.131, 0.025, 0.025, 0.025",\
			"0.248, 0.228, 0.199, 0.140, 0.025, 0.025, 0.025",\
			"0.247, 0.227, 0.198, 0.139, 0.025, 0.025, 0.025",\
			"0.201, 0.181, 0.152, 0.093, 0.025, 0.025, 0.025",\
			"0.063, 0.042, 0.025, 0.025, 0.025, 0.025, 0.025",\
			"0.025, 0.025, 0.025, 0.025, 0.025, 0.025, 0.025"\
			);
                        }
               }
        }

        cell_leakage_power : 0.065539 ;
        
}
}
