<h2 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-Blocker:">Blocker: </h2><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12272" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12272?src=confmacro" class="jira-issue-key">CONC-12272</a>
                            </span>
 (recently opened chiaiu scoreboard issue <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12699" rel="nofollow">CONC-12699</a> faced in dvm chiaiu regression)</p><p /><h2 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-Highlights:"><strong>Highlights:</strong></h2><ul><li><p>ncore3.6 fsys regression pass rate is 87% =&gt; 64% due to new chi snps vip which break all the specific test</p></li><li><p>Still have some issue to run multiple CHI &gt; 2 with SNPS CHI VIP</p></li></ul><h2 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-Activities:"><strong>Activities:</strong></h2><h3 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-cyrille">cyrille</h3><ul><li><p>Update the fregr runtestlist for RC release.</p></li><li><p>Support EMU team to run first CHI simulation with legacy boot.</p></li><li><p>fix hardaware config:</p></li></ul><p> 1 -  IPSG (intel) config </p><p>2- first try (hw_cfg_45)  to fix MPF2 to propagate AXID foir FSYS SCB</p><h3 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-Abdelaziz">Abdelaziz</h3><p>1- Create event agent done</p><p>2- integrate in FSYS on eacha agents   done</p><p>3- Running the new Fsys simulation with event agent</p><h3 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-Naveen">Naveen</h3><p>1- Update AXI/ACE SNPS VIP done </p><p>2- [onhold] Virtual Sequence</p><p>3-  update APB4 test case to simulate SLVERR when non-secure access via apb debug port done</p><h3 id="Ncore3.6FSYS:Week#37:09/08/23to09/15/23-Urvish">Urvish</h3><p><strong>Opened two RTL Jiras - </strong><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12687" rel="nofollow"><strong>CONC-12687</strong></a><strong> (fault checker RTL) &amp; </strong><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12649" rel="nofollow"><strong>CONC-12649</strong></a><strong> (ioaiu RTL)</strong></p><p>1- <strong>FSC:</strong> Pass rate dropped to 0% due to FSC register mapping changes. Now, Achieved 91% pass rate with hw_cfg_2 &amp; hw_cfg_resiltech_final</p><ul><li><p>Opened/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12652" rel="nofollow">CONC-12652</a> : [Concerto_Error_test] FSC_SCMFX0 reg value mismatch. Act 'h00000000 Exp 'h00000004</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12561" rel="nofollow">CONC-12561</a> : FSC: Need new parameters for ability to map units to correct register bits.</p></li><li><p>Opened RTL jira <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12687" rel="nofollow">CONC-12687</a> : dce cerr_over_thres_fault test : UVM_ERROR @ 30200.31 ns: uvm_test_top.conc_fsc_tsk [Concerto_Error_test] FSC_SCMFX1 reg value mismatch. Act 'h00000007 Exp 'h00000000</p></li><li><p>Fixed test issues - Heartbeat failure fix for hw_cfg_2</p></li><li><p>Increased timeout val for hw_cfg_resiltech_final heartbeat failures in dmi tests</p><p /></li></ul><p>2- DVM :</p><p>Working on DVM bring up test (Continue)</p><ul><li><p>Resolved hang issue from the test. Made DV/test updates to start random DVM stimulus on ioaiu native i/f. =&gt; <strong>ABLE TO REPRODUCE</strong> <strong>RTL DVM8.0 on chiaiu + ioaiu native i/f </strong> &lt;<a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12110" rel="nofollow">CONC-12110</a>&gt;</p></li><li><p>Worked on DVM stress test <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11997" rel="nofollow">CONC-11997</a></p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12699" rel="nofollow">CONC-12699</a> : chiaiu scoreboard false error for stashlpid</p></li></ul><p>3-FSC :</p><ul><li><p>with new register    with hw_cfg_2 : 0% =&gt; 91%</p></li><li><p>resiltech debugging heart beat failure </p></li></ul><p>4 - fsys regr parse : </p><ul><li><p>Opened/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12650" rel="nofollow">CONC-12650</a> : Domain with give domain_idx 'd1 has already been created. Please use a new domain_idx</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12651" rel="nofollow">CONC-12651</a> : [FATAL] None of the targets are mapped to DMI or DII, Address:0xcb3160c711080</p></li><li><p>Opened/Verified <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12653" rel="nofollow">CONC-12653</a> : hw_cfg_44 : chi_subsys vseq compile fail</p></li></ul><p>5 - Slow sram : </p><ul><li><p>Asked Eric in jira <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12550" rel="nofollow">CONC-12550</a>  </p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12492" rel="nofollow">CONC-12492</a> : Verify NXP Slow SRAM at fsys</p></li><li><p>Done changes in ioaiu side. Valid configuration for this feature hw_cfg_2_slow_sram, hw_cfg_45_slow_sram.</p></li></ul><p>6 - PLRU (Continue): </p><ul><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12683" rel="nofollow">CONC-12683</a> : If setting cache repl policy to plru, ioaiu scoreboard gives compile error</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12690" rel="nofollow">CONC-12690</a> : DCE with SnoopFilter : cacheReplPolicy=pLRU is not enabled</p></li></ul>