

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_loop3'
================================================================
* Date:           Wed Jul  5 16:21:42 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        practsam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop3   |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     238|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     125|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|     146|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     146|     431|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+-----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------+---------------+---------+----+---+-----+-----+
    |mux_255_1_1_1_U47  |mux_255_1_1_1  |        0|   0|  0|  125|    0|
    +-------------------+---------------+---------+----+---+-----+-----+
    |Total              |               |        0|   0|  0|  125|    0|
    +-------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_777_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln34_fu_700_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln36_fu_714_p2     |         +|   0|  0|  70|          63|          32|
    |icmp_ln34_1_fu_783_p2  |      icmp|   0|  0|  19|          31|           5|
    |icmp_ln34_fu_695_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln36_fu_709_p2    |      icmp|   0|  0|  20|          32|          32|
    |select_ln34_fu_789_p3  |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 238|         222|         136|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_655_p4  |  14|          3|    1|          3|
    |i_fu_182                        |   9|          2|   31|         62|
    |phi_mul_fu_178                  |   9|          2|   63|        126|
    |phi_urem_fu_174                 |   9|          2|   31|         62|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|  129|        259|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_182                 |  31|   0|   31|          0|
    |icmp_ln34_reg_910        |   1|   0|    1|          0|
    |icmp_ln36_reg_914        |   1|   0|    1|          0|
    |lshr_ln_reg_1043         |   7|   0|    7|          0|
    |phi_mul_fu_178           |  63|   0|   63|          0|
    |phi_urem_fu_174          |  31|   0|   31|          0|
    |trunc_ln36_reg_1048      |   5|   0|    5|          0|
    |trunc_ln37_reg_1053      |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 146|   0|  146|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_loop3|  return value|
|z                  |   in|   32|     ap_none|                      z|        scalar|
|rtc_V_7_address0   |  out|    7|   ap_memory|                rtc_V_7|         array|
|rtc_V_7_ce0        |  out|    1|   ap_memory|                rtc_V_7|         array|
|rtc_V_7_we0        |  out|    1|   ap_memory|                rtc_V_7|         array|
|rtc_V_7_d0         |  out|    1|   ap_memory|                rtc_V_7|         array|
|rtc_V_6_address0   |  out|    7|   ap_memory|                rtc_V_6|         array|
|rtc_V_6_ce0        |  out|    1|   ap_memory|                rtc_V_6|         array|
|rtc_V_6_we0        |  out|    1|   ap_memory|                rtc_V_6|         array|
|rtc_V_6_d0         |  out|    1|   ap_memory|                rtc_V_6|         array|
|rtc_V_5_address0   |  out|    7|   ap_memory|                rtc_V_5|         array|
|rtc_V_5_ce0        |  out|    1|   ap_memory|                rtc_V_5|         array|
|rtc_V_5_we0        |  out|    1|   ap_memory|                rtc_V_5|         array|
|rtc_V_5_d0         |  out|    1|   ap_memory|                rtc_V_5|         array|
|rtc_V_4_address0   |  out|    7|   ap_memory|                rtc_V_4|         array|
|rtc_V_4_ce0        |  out|    1|   ap_memory|                rtc_V_4|         array|
|rtc_V_4_we0        |  out|    1|   ap_memory|                rtc_V_4|         array|
|rtc_V_4_d0         |  out|    1|   ap_memory|                rtc_V_4|         array|
|rtc_V_3_address0   |  out|    7|   ap_memory|                rtc_V_3|         array|
|rtc_V_3_ce0        |  out|    1|   ap_memory|                rtc_V_3|         array|
|rtc_V_3_we0        |  out|    1|   ap_memory|                rtc_V_3|         array|
|rtc_V_3_d0         |  out|    1|   ap_memory|                rtc_V_3|         array|
|rtc_V_2_address0   |  out|    7|   ap_memory|                rtc_V_2|         array|
|rtc_V_2_ce0        |  out|    1|   ap_memory|                rtc_V_2|         array|
|rtc_V_2_we0        |  out|    1|   ap_memory|                rtc_V_2|         array|
|rtc_V_2_d0         |  out|    1|   ap_memory|                rtc_V_2|         array|
|rtc_V_1_address0   |  out|    7|   ap_memory|                rtc_V_1|         array|
|rtc_V_1_ce0        |  out|    1|   ap_memory|                rtc_V_1|         array|
|rtc_V_1_we0        |  out|    1|   ap_memory|                rtc_V_1|         array|
|rtc_V_1_d0         |  out|    1|   ap_memory|                rtc_V_1|         array|
|rtc_V_address0     |  out|    7|   ap_memory|                  rtc_V|         array|
|rtc_V_ce0          |  out|    1|   ap_memory|                  rtc_V|         array|
|rtc_V_we0          |  out|    1|   ap_memory|                  rtc_V|         array|
|rtc_V_d0           |  out|    1|   ap_memory|                  rtc_V|         array|
|crc_V_24_address0  |  out|    5|   ap_memory|               crc_V_24|         array|
|crc_V_24_ce0       |  out|    1|   ap_memory|               crc_V_24|         array|
|crc_V_24_we0       |  out|    1|   ap_memory|               crc_V_24|         array|
|crc_V_24_d0        |  out|    1|   ap_memory|               crc_V_24|         array|
|crc_V_24_q0        |   in|    1|   ap_memory|               crc_V_24|         array|
|crc_V_23_address0  |  out|    5|   ap_memory|               crc_V_23|         array|
|crc_V_23_ce0       |  out|    1|   ap_memory|               crc_V_23|         array|
|crc_V_23_we0       |  out|    1|   ap_memory|               crc_V_23|         array|
|crc_V_23_d0        |  out|    1|   ap_memory|               crc_V_23|         array|
|crc_V_23_q0        |   in|    1|   ap_memory|               crc_V_23|         array|
|crc_V_22_address0  |  out|    5|   ap_memory|               crc_V_22|         array|
|crc_V_22_ce0       |  out|    1|   ap_memory|               crc_V_22|         array|
|crc_V_22_we0       |  out|    1|   ap_memory|               crc_V_22|         array|
|crc_V_22_d0        |  out|    1|   ap_memory|               crc_V_22|         array|
|crc_V_22_q0        |   in|    1|   ap_memory|               crc_V_22|         array|
|crc_V_21_address0  |  out|    5|   ap_memory|               crc_V_21|         array|
|crc_V_21_ce0       |  out|    1|   ap_memory|               crc_V_21|         array|
|crc_V_21_we0       |  out|    1|   ap_memory|               crc_V_21|         array|
|crc_V_21_d0        |  out|    1|   ap_memory|               crc_V_21|         array|
|crc_V_21_q0        |   in|    1|   ap_memory|               crc_V_21|         array|
|crc_V_20_address0  |  out|    5|   ap_memory|               crc_V_20|         array|
|crc_V_20_ce0       |  out|    1|   ap_memory|               crc_V_20|         array|
|crc_V_20_we0       |  out|    1|   ap_memory|               crc_V_20|         array|
|crc_V_20_d0        |  out|    1|   ap_memory|               crc_V_20|         array|
|crc_V_20_q0        |   in|    1|   ap_memory|               crc_V_20|         array|
|crc_V_19_address0  |  out|    5|   ap_memory|               crc_V_19|         array|
|crc_V_19_ce0       |  out|    1|   ap_memory|               crc_V_19|         array|
|crc_V_19_we0       |  out|    1|   ap_memory|               crc_V_19|         array|
|crc_V_19_d0        |  out|    1|   ap_memory|               crc_V_19|         array|
|crc_V_19_q0        |   in|    1|   ap_memory|               crc_V_19|         array|
|crc_V_18_address0  |  out|    5|   ap_memory|               crc_V_18|         array|
|crc_V_18_ce0       |  out|    1|   ap_memory|               crc_V_18|         array|
|crc_V_18_we0       |  out|    1|   ap_memory|               crc_V_18|         array|
|crc_V_18_d0        |  out|    1|   ap_memory|               crc_V_18|         array|
|crc_V_18_q0        |   in|    1|   ap_memory|               crc_V_18|         array|
|crc_V_17_address0  |  out|    5|   ap_memory|               crc_V_17|         array|
|crc_V_17_ce0       |  out|    1|   ap_memory|               crc_V_17|         array|
|crc_V_17_we0       |  out|    1|   ap_memory|               crc_V_17|         array|
|crc_V_17_d0        |  out|    1|   ap_memory|               crc_V_17|         array|
|crc_V_17_q0        |   in|    1|   ap_memory|               crc_V_17|         array|
|crc_V_16_address0  |  out|    5|   ap_memory|               crc_V_16|         array|
|crc_V_16_ce0       |  out|    1|   ap_memory|               crc_V_16|         array|
|crc_V_16_we0       |  out|    1|   ap_memory|               crc_V_16|         array|
|crc_V_16_d0        |  out|    1|   ap_memory|               crc_V_16|         array|
|crc_V_16_q0        |   in|    1|   ap_memory|               crc_V_16|         array|
|crc_V_15_address0  |  out|    5|   ap_memory|               crc_V_15|         array|
|crc_V_15_ce0       |  out|    1|   ap_memory|               crc_V_15|         array|
|crc_V_15_we0       |  out|    1|   ap_memory|               crc_V_15|         array|
|crc_V_15_d0        |  out|    1|   ap_memory|               crc_V_15|         array|
|crc_V_15_q0        |   in|    1|   ap_memory|               crc_V_15|         array|
|crc_V_14_address0  |  out|    5|   ap_memory|               crc_V_14|         array|
|crc_V_14_ce0       |  out|    1|   ap_memory|               crc_V_14|         array|
|crc_V_14_we0       |  out|    1|   ap_memory|               crc_V_14|         array|
|crc_V_14_d0        |  out|    1|   ap_memory|               crc_V_14|         array|
|crc_V_14_q0        |   in|    1|   ap_memory|               crc_V_14|         array|
|crc_V_13_address0  |  out|    5|   ap_memory|               crc_V_13|         array|
|crc_V_13_ce0       |  out|    1|   ap_memory|               crc_V_13|         array|
|crc_V_13_we0       |  out|    1|   ap_memory|               crc_V_13|         array|
|crc_V_13_d0        |  out|    1|   ap_memory|               crc_V_13|         array|
|crc_V_13_q0        |   in|    1|   ap_memory|               crc_V_13|         array|
|crc_V_12_address0  |  out|    5|   ap_memory|               crc_V_12|         array|
|crc_V_12_ce0       |  out|    1|   ap_memory|               crc_V_12|         array|
|crc_V_12_we0       |  out|    1|   ap_memory|               crc_V_12|         array|
|crc_V_12_d0        |  out|    1|   ap_memory|               crc_V_12|         array|
|crc_V_12_q0        |   in|    1|   ap_memory|               crc_V_12|         array|
|crc_V_11_address0  |  out|    5|   ap_memory|               crc_V_11|         array|
|crc_V_11_ce0       |  out|    1|   ap_memory|               crc_V_11|         array|
|crc_V_11_we0       |  out|    1|   ap_memory|               crc_V_11|         array|
|crc_V_11_d0        |  out|    1|   ap_memory|               crc_V_11|         array|
|crc_V_11_q0        |   in|    1|   ap_memory|               crc_V_11|         array|
|crc_V_10_address0  |  out|    5|   ap_memory|               crc_V_10|         array|
|crc_V_10_ce0       |  out|    1|   ap_memory|               crc_V_10|         array|
|crc_V_10_we0       |  out|    1|   ap_memory|               crc_V_10|         array|
|crc_V_10_d0        |  out|    1|   ap_memory|               crc_V_10|         array|
|crc_V_10_q0        |   in|    1|   ap_memory|               crc_V_10|         array|
|crc_V_9_address0   |  out|    5|   ap_memory|                crc_V_9|         array|
|crc_V_9_ce0        |  out|    1|   ap_memory|                crc_V_9|         array|
|crc_V_9_we0        |  out|    1|   ap_memory|                crc_V_9|         array|
|crc_V_9_d0         |  out|    1|   ap_memory|                crc_V_9|         array|
|crc_V_9_q0         |   in|    1|   ap_memory|                crc_V_9|         array|
|crc_V_8_address0   |  out|    5|   ap_memory|                crc_V_8|         array|
|crc_V_8_ce0        |  out|    1|   ap_memory|                crc_V_8|         array|
|crc_V_8_we0        |  out|    1|   ap_memory|                crc_V_8|         array|
|crc_V_8_d0         |  out|    1|   ap_memory|                crc_V_8|         array|
|crc_V_8_q0         |   in|    1|   ap_memory|                crc_V_8|         array|
|crc_V_7_address0   |  out|    5|   ap_memory|                crc_V_7|         array|
|crc_V_7_ce0        |  out|    1|   ap_memory|                crc_V_7|         array|
|crc_V_7_we0        |  out|    1|   ap_memory|                crc_V_7|         array|
|crc_V_7_d0         |  out|    1|   ap_memory|                crc_V_7|         array|
|crc_V_7_q0         |   in|    1|   ap_memory|                crc_V_7|         array|
|crc_V_6_address0   |  out|    5|   ap_memory|                crc_V_6|         array|
|crc_V_6_ce0        |  out|    1|   ap_memory|                crc_V_6|         array|
|crc_V_6_we0        |  out|    1|   ap_memory|                crc_V_6|         array|
|crc_V_6_d0         |  out|    1|   ap_memory|                crc_V_6|         array|
|crc_V_6_q0         |   in|    1|   ap_memory|                crc_V_6|         array|
|crc_V_5_address0   |  out|    5|   ap_memory|                crc_V_5|         array|
|crc_V_5_ce0        |  out|    1|   ap_memory|                crc_V_5|         array|
|crc_V_5_we0        |  out|    1|   ap_memory|                crc_V_5|         array|
|crc_V_5_d0         |  out|    1|   ap_memory|                crc_V_5|         array|
|crc_V_5_q0         |   in|    1|   ap_memory|                crc_V_5|         array|
|crc_V_4_address0   |  out|    5|   ap_memory|                crc_V_4|         array|
|crc_V_4_ce0        |  out|    1|   ap_memory|                crc_V_4|         array|
|crc_V_4_we0        |  out|    1|   ap_memory|                crc_V_4|         array|
|crc_V_4_d0         |  out|    1|   ap_memory|                crc_V_4|         array|
|crc_V_4_q0         |   in|    1|   ap_memory|                crc_V_4|         array|
|crc_V_3_address0   |  out|    5|   ap_memory|                crc_V_3|         array|
|crc_V_3_ce0        |  out|    1|   ap_memory|                crc_V_3|         array|
|crc_V_3_we0        |  out|    1|   ap_memory|                crc_V_3|         array|
|crc_V_3_d0         |  out|    1|   ap_memory|                crc_V_3|         array|
|crc_V_3_q0         |   in|    1|   ap_memory|                crc_V_3|         array|
|crc_V_2_address0   |  out|    5|   ap_memory|                crc_V_2|         array|
|crc_V_2_ce0        |  out|    1|   ap_memory|                crc_V_2|         array|
|crc_V_2_we0        |  out|    1|   ap_memory|                crc_V_2|         array|
|crc_V_2_d0         |  out|    1|   ap_memory|                crc_V_2|         array|
|crc_V_2_q0         |   in|    1|   ap_memory|                crc_V_2|         array|
|crc_V_1_address0   |  out|    5|   ap_memory|                crc_V_1|         array|
|crc_V_1_ce0        |  out|    1|   ap_memory|                crc_V_1|         array|
|crc_V_1_we0        |  out|    1|   ap_memory|                crc_V_1|         array|
|crc_V_1_d0         |  out|    1|   ap_memory|                crc_V_1|         array|
|crc_V_1_q0         |   in|    1|   ap_memory|                crc_V_1|         array|
|crc_V_address0     |  out|    5|   ap_memory|                  crc_V|         array|
|crc_V_ce0          |  out|    1|   ap_memory|                  crc_V|         array|
|crc_V_we0          |  out|    1|   ap_memory|                  crc_V|         array|
|crc_V_d0           |  out|    1|   ap_memory|                  crc_V|         array|
|crc_V_q0           |   in|    1|   ap_memory|                  crc_V|         array|
|u_reload           |   in|   32|     ap_none|               u_reload|        scalar|
+-------------------+-----+-----+------------+-----------------------+--------------+

