{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@108:118@HdlStmAssign", "  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;\n  wire                            s_wready_s;\n\n  // defaults\n\n  assign fifo_rst = ~rstn;\n\n  // write is pass through\n\n  assign fifo_wr = m_wr;\n  assign m_wovf_s = s_wovf | fifo_wovf;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[113, "  assign fifo_rst = ~rstn;\n"]], "Add": [[113, "  always @(posedge adc_clk) begin\n"], [113, "    if (adc_rst == 1'b0) begin\n"], [113, "      adc_wovf_m <= 2'd0;\n"], [113, "      adc_wovf <= 1'b0;\n"], [113, "    end else begin\n"], [113, "      adc_wovf_m[0] <= dma_wovf | fifo_wovf;\n"], [113, "      adc_wovf_m[1] <= adc_wovf_m[0];\n"], [113, "      adc_wovf <= adc_wovf_m[1];\n"], [113, "    end\n"], [113, "  end\n"]]}}