{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 02:10:40 2011 " "Info: Processing started: Sat Oct 01 02:10:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ucos -c ucos --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ucos -c ucos --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SYS_CLK " "Info: Assuming node \"SYS_CLK\" is an undefined clock" {  } { { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SYS_CLK register nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot register nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie 70.14 MHz 14.257 ns Internal " "Info: Clock \"SYS_CLK\" has Internal fmax of 70.14 MHz between source register \"nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot\" and destination register \"nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie\" (period= 14.257 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.995 ns + Longest register register " "Info: + Longest register to register delay is 13.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot 1 REG LCFF_X17_Y9_N11 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N11; Fanout = 52; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4559 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(0.650 ns) 3.046 ns nios_ucos:inst\|CPU:the_CPU\|M_st_data\[14\]~197 2 COMB LCCOMB_X18_Y5_N20 1 " "Info: 2: + IC(2.396 ns) + CELL(0.650 ns) = 3.046 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_st_data\[14\]~197'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot nios_ucos:inst|CPU:the_CPU|M_st_data[14]~197 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 6315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.370 ns) 3.777 ns nios_ucos:inst\|CPU:the_CPU\|M_st_data\[14\]~166 3 COMB LCCOMB_X18_Y5_N18 4 " "Info: 3: + IC(0.361 ns) + CELL(0.370 ns) = 3.777 ns; Loc. = LCCOMB_X18_Y5_N18; Fanout = 4; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_st_data\[14\]~166'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { nios_ucos:inst|CPU:the_CPU|M_st_data[14]~197 nios_ucos:inst|CPU:the_CPU|M_st_data[14]~166 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 6315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 4.353 ns nios_ucos:inst\|CPU:the_CPU\|E_src2\[6\]~2576 4 COMB LCCOMB_X18_Y5_N16 6 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 4.353 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 6; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_src2\[6\]~2576'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { nios_ucos:inst|CPU:the_CPU|M_st_data[14]~166 nios_ucos:inst|CPU:the_CPU|E_src2[6]~2576 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.621 ns) 7.323 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~442 5 COMB LCCOMB_X19_Y9_N28 1 " "Info: 5: + IC(2.349 ns) + CELL(0.621 ns) = 7.323 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~442'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.970 ns" { nios_ucos:inst|CPU:the_CPU|E_src2[6]~2576 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~442 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 7.498 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~444 6 COMB LCCOMB_X19_Y9_N30 1 " "Info: 6: + IC(0.000 ns) + CELL(0.175 ns) = 7.498 ns; Loc. = LCCOMB_X19_Y9_N30; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~444'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~442 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~444 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.584 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~446 7 COMB LCCOMB_X19_Y8_N0 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.584 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~446'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~444 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~446 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.670 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~448 8 COMB LCCOMB_X19_Y8_N2 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 7.670 ns; Loc. = LCCOMB_X19_Y8_N2; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~448'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~446 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~448 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.756 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~450 9 COMB LCCOMB_X19_Y8_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.756 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~450'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~448 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~450 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.842 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~452 10 COMB LCCOMB_X19_Y8_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.842 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~452'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~450 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~452 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.928 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~454 11 COMB LCCOMB_X19_Y8_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.928 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~454'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~452 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~454 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.014 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~456 12 COMB LCCOMB_X19_Y8_N10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 8.014 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~456'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~454 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~456 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.100 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~458 13 COMB LCCOMB_X19_Y8_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 8.100 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~458'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~456 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~458 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.290 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~460 14 COMB LCCOMB_X19_Y8_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.190 ns) = 8.290 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~460'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~458 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~460 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.376 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~462 15 COMB LCCOMB_X19_Y8_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 8.376 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~462'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~460 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~462 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.462 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~464 16 COMB LCCOMB_X19_Y8_N18 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 8.462 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~464'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~462 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~464 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.548 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~466 17 COMB LCCOMB_X19_Y8_N20 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 8.548 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~466'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~464 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~466 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.634 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~468 18 COMB LCCOMB_X19_Y8_N22 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 8.634 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~468'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~466 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~468 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.720 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~470 19 COMB LCCOMB_X19_Y8_N24 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 8.720 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~470'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~468 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.806 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~472 20 COMB LCCOMB_X19_Y8_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 8.806 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~472'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.892 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~474 21 COMB LCCOMB_X19_Y8_N28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 8.892 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~474'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 9.067 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~476 22 COMB LCCOMB_X19_Y8_N30 1 " "Info: 22: + IC(0.000 ns) + CELL(0.175 ns) = 9.067 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~476'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.153 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~478 23 COMB LCCOMB_X19_Y7_N0 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 9.153 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~478'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.239 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~480 24 COMB LCCOMB_X19_Y7_N2 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 9.239 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~480'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.325 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~482 25 COMB LCCOMB_X19_Y7_N4 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 9.325 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~482'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.411 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~484 26 COMB LCCOMB_X19_Y7_N6 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 9.411 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~484'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.497 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~486 27 COMB LCCOMB_X19_Y7_N8 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 9.497 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~486'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.583 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~488 28 COMB LCCOMB_X19_Y7_N10 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 9.583 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~488'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.669 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~490 29 COMB LCCOMB_X19_Y7_N12 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 9.669 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~490'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.859 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~492 30 COMB LCCOMB_X19_Y7_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 9.859 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~492'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.365 ns nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~493 31 COMB LCCOMB_X19_Y7_N16 1 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 10.365 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_test_bench:the_CPU_test_bench\|Add0~493'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 } "NODE_NAME" } } { "CPU_test_bench.v" "" { Text "D:/2.3/Nios/ucos/CPU_test_bench.v" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.206 ns) 11.584 ns nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187 32 COMB LCCOMB_X17_Y7_N26 4 " "Info: 32: + IC(1.013 ns) + CELL(0.206 ns) = 11.584 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 4; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4070 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.206 ns) 13.309 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~211 33 COMB LCCOMB_X14_Y11_N0 1 " "Info: 33: + IC(1.519 ns) + CELL(0.206 ns) = 13.309 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4746 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 13.887 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~212 34 COMB LCCOMB_X14_Y11_N28 1 " "Info: 34: + IC(0.372 ns) + CELL(0.206 ns) = 13.887 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4746 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.995 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie 35 REG LCFF_X14_Y11_N29 4 " "Info: 35: + IC(0.000 ns) + CELL(0.108 ns) = 13.995 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 4; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.615 ns ( 40.12 % ) " "Info: Total cell delay = 5.615 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.380 ns ( 59.88 % ) " "Info: Total interconnect delay = 8.380 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.995 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot nios_ucos:inst|CPU:the_CPU|M_st_data[14]~197 nios_ucos:inst|CPU:the_CPU|M_st_data[14]~166 nios_ucos:inst|CPU:the_CPU|E_src2[6]~2576 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~442 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~444 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~446 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~448 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~450 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~452 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~454 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~456 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~458 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~460 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~462 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~464 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~466 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~468 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.995 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot {} nios_ucos:inst|CPU:the_CPU|M_st_data[14]~197 {} nios_ucos:inst|CPU:the_CPU|M_st_data[14]~166 {} nios_ucos:inst|CPU:the_CPU|E_src2[6]~2576 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~442 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~444 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~446 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~448 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~450 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~452 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~454 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~456 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~458 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~460 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~462 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~464 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~466 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~468 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 {} nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie {} } { 0.000ns 2.396ns 0.361ns 0.370ns 2.349ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 1.519ns 0.372ns 0.000ns } { 0.000ns 0.650ns 0.370ns 0.206ns 0.621ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 2.750 ns + Shortest register " "Info: + Shortest clock path from clock \"SYS_CLK\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1419 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1419; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie 3 REG LCFF_X14_Y11_N29 4 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 4; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"SYS_CLK\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1419 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1419; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot 3 REG LCFF_X17_Y9_N11 52 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X17_Y9_N11; Fanout = 52; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4559 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 4559 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/ucos/CPU.v" 6699 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.995 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot nios_ucos:inst|CPU:the_CPU|M_st_data[14]~197 nios_ucos:inst|CPU:the_CPU|M_st_data[14]~166 nios_ucos:inst|CPU:the_CPU|E_src2[6]~2576 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~442 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~444 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~446 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~448 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~450 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~452 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~454 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~456 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~458 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~460 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~462 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~464 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~466 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~468 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.995 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot {} nios_ucos:inst|CPU:the_CPU|M_st_data[14]~197 {} nios_ucos:inst|CPU:the_CPU|M_st_data[14]~166 {} nios_ucos:inst|CPU:the_CPU|E_src2[6]~2576 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~442 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~444 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~446 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~448 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~450 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~452 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~454 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~456 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~458 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~460 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~462 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~464 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~466 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~468 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~470 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~472 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~474 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~476 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~478 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~480 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~482 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~484 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~486 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~488 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~490 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~492 {} nios_ucos:inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench|Add0~493 {} nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie {} } { 0.000ns 2.396ns 0.361ns 0.370ns 2.349ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.013ns 1.519ns 0.372ns 0.000ns } { 0.000ns 0.650ns 0.370ns 0.206ns 0.621ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_status_reg_pie {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|sr\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 125.03 MHz 7.998 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 125.03 MHz between source register \"nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|sr\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 7.998 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.745 ns + Longest register register " "Info: + Longest register to register delay is 3.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|sr\[0\] 1 REG LCFF_X20_Y3_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N11; Fanout = 2; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|sr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "CPU_jtag_debug_module.v" "" { Text "D:/2.3/Nios/ucos/CPU_jtag_debug_module.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.651 ns) 1.861 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 2 COMB LCCOMB_X21_Y5_N0 1 " "Info: 2: + IC(1.210 ns) + CELL(0.651 ns) = 1.861 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.206 ns) 3.637 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 3 COMB LCCOMB_X20_Y11_N16 1 " "Info: 3: + IC(1.570 ns) + CELL(0.206 ns) = 3.637 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.745 ns sld_hub:sld_hub_inst\|hub_tdo_reg 4 REG LCFF_X20_Y11_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.745 ns; Loc. = LCFF_X20_Y11_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 25.77 % ) " "Info: Total cell delay = 0.965 ns ( 25.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.780 ns ( 74.23 % ) " "Info: Total interconnect delay = 2.780 ns ( 74.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.745 ns" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.745 ns" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.210ns 1.570ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.329 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 152 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G0; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 5.329 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X20_Y11_N17 2 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 5.329 ns; Loc. = LCFF_X20_Y11_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.50 % ) " "Info: Total cell delay = 0.666 ns ( 12.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.663 ns ( 87.50 % ) " "Info: Total interconnect delay = 4.663 ns ( 87.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.319 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 152 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G0; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.319 ns nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|sr\[0\] 3 REG LCFF_X20_Y3_N11 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 5.319 ns; Loc. = LCFF_X20_Y3_N11; Fanout = 2; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|sr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altera_internal_jtag~TCKUTAPclkctrl nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "CPU_jtag_debug_module.v" "" { Text "D:/2.3/Nios/ucos/CPU_jtag_debug_module.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.52 % ) " "Info: Total cell delay = 0.666 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.653 ns ( 87.48 % ) " "Info: Total interconnect delay = 4.653 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.319 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] {} } { 0.000ns 3.811ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.319 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] {} } { 0.000ns 3.811ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU_jtag_debug_module.v" "" { Text "D:/2.3/Nios/ucos/CPU_jtag_debug_module.v" 230 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_jtag_debug_module.v" "" { Text "D:/2.3/Nios/ucos/CPU_jtag_debug_module.v" 230 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.745 ns" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.745 ns" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.210ns 1.570ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.319 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|sr[0] {} } { 0.000ns 3.811ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|readdata\[3\] KEY_PIO\[3\] SYS_CLK 6.087 ns register " "Info: tsu for register \"nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|readdata\[3\]\" (data pin = \"KEY_PIO\[3\]\", clock pin = \"SYS_CLK\") is 6.087 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.866 ns + Longest pin register " "Info: + Longest pin to register delay is 8.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns KEY_PIO\[3\] 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'KEY_PIO\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_PIO[3] } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 144 112 280 160 "KEY_PIO\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.166 ns) + CELL(0.647 ns) 8.758 ns nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|read_mux_out\[3\]~32 2 COMB LCCOMB_X14_Y3_N28 1 " "Info: 2: + IC(7.166 ns) + CELL(0.647 ns) = 8.758 ns; Loc. = LCCOMB_X14_Y3_N28; Fanout = 1; COMB Node = 'nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|read_mux_out\[3\]~32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.813 ns" { KEY_PIO[3] nios_ucos:inst|KEY_PIO:the_KEY_PIO|read_mux_out[3]~32 } "NODE_NAME" } } { "KEY_PIO.v" "" { Text "D:/2.3/Nios/ucos/KEY_PIO.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.866 ns nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|readdata\[3\] 3 REG LCFF_X14_Y3_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.866 ns; Loc. = LCFF_X14_Y3_N29; Fanout = 1; REG Node = 'nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|readdata\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|KEY_PIO:the_KEY_PIO|read_mux_out[3]~32 nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] } "NODE_NAME" } } { "KEY_PIO.v" "" { Text "D:/2.3/Nios/ucos/KEY_PIO.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 19.17 % ) " "Info: Total cell delay = 1.700 ns ( 19.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.166 ns ( 80.83 % ) " "Info: Total interconnect delay = 7.166 ns ( 80.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { KEY_PIO[3] nios_ucos:inst|KEY_PIO:the_KEY_PIO|read_mux_out[3]~32 nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { KEY_PIO[3] {} KEY_PIO[3]~combout {} nios_ucos:inst|KEY_PIO:the_KEY_PIO|read_mux_out[3]~32 {} nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] {} } { 0.000ns 0.000ns 7.166ns 0.000ns } { 0.000ns 0.945ns 0.647ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "KEY_PIO.v" "" { Text "D:/2.3/Nios/ucos/KEY_PIO.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 2.739 ns - Shortest register " "Info: - Shortest clock path from clock \"SYS_CLK\" to destination register is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1419 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1419; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.739 ns nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|readdata\[3\] 3 REG LCFF_X14_Y3_N29 1 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.739 ns; Loc. = LCFF_X14_Y3_N29; Fanout = 1; REG Node = 'nios_ucos:inst\|KEY_PIO:the_KEY_PIO\|readdata\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { SYS_CLK~clkctrl nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] } "NODE_NAME" } } { "KEY_PIO.v" "" { Text "D:/2.3/Nios/ucos/KEY_PIO.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.48 % ) " "Info: Total cell delay = 1.766 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { KEY_PIO[3] nios_ucos:inst|KEY_PIO:the_KEY_PIO|read_mux_out[3]~32 nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { KEY_PIO[3] {} KEY_PIO[3]~combout {} nios_ucos:inst|KEY_PIO:the_KEY_PIO|read_mux_out[3]~32 {} nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] {} } { 0.000ns 0.000ns 7.166ns 0.000ns } { 0.000ns 0.945ns 0.647ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|KEY_PIO:the_KEY_PIO|readdata[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SYS_CLK LED_PIO\[3\] nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 9.174 ns register " "Info: tco from clock \"SYS_CLK\" to destination pin \"LED_PIO\[3\]\" through register \"nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]\" is 9.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 2.748 ns + Longest register " "Info: + Longest clock path from clock \"SYS_CLK\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1419 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1419; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 3 REG LCFF_X13_Y4_N23 1 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X13_Y4_N23; Fanout = 1; REG Node = 'nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "LED_PIO.v" "" { Text "D:/2.3/Nios/ucos/LED_PIO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LED_PIO.v" "" { Text "D:/2.3/Nios/ucos/LED_PIO.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.122 ns + Longest register pin " "Info: + Longest register to pin delay is 6.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 1 REG LCFF_X13_Y4_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N23; Fanout = 1; REG Node = 'nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "LED_PIO.v" "" { Text "D:/2.3/Nios/ucos/LED_PIO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(3.066 ns) 6.122 ns LED_PIO\[3\] 2 PIN PIN_4 0 " "Info: 2: + IC(3.056 ns) + CELL(3.066 ns) = 6.122 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED_PIO\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/ucos/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 50.08 % ) " "Info: Total cell delay = 3.066 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.056 ns ( 49.92 % ) " "Info: Total interconnect delay = 3.056 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.122 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} LED_PIO[3] {} } { 0.000ns 3.056ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.122 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} LED_PIO[3] {} } { 0.000ns 3.056ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[10\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.961 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[10\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.317 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 152 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G0; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 5.317 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[10\] 3 REG LCFF_X22_Y8_N19 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 5.317 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.53 % ) " "Info: Total cell delay = 0.666 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.651 ns ( 87.47 % ) " "Info: Total interconnect delay = 4.651 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.317 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] {} } { 0.000ns 3.811ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.662 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y7_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.352 ns) + CELL(0.202 ns) 3.554 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~21 2 COMB LCCOMB_X22_Y8_N18 1 " "Info: 2: + IC(3.352 ns) + CELL(0.202 ns) = 3.554 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~21'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.662 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[10\] 3 REG LCFF_X22_Y8_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.662 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 8.47 % ) " "Info: Total cell delay = 0.310 ns ( 8.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.352 ns ( 91.53 % ) " "Info: Total interconnect delay = 3.352 ns ( 91.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] {} } { 0.000ns 3.352ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.317 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] {} } { 0.000ns 3.811ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~21 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] {} } { 0.000ns 3.352ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Allocated 130 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 02:10:42 2011 " "Info: Processing ended: Sat Oct 01 02:10:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
