{
  "design": {
    "design_info": {
      "boundary_crc": "0x1E4859E01A7BB3BF",
      "device": "xc7vx485tffg1761-2",
      "name": "System",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_apb_bridge_0": "",
      "DDR3_SDRAM": "",
      "pcie_reset_0": "",
      "bus_reset_0": "",
      "dut_wrapper_0": "",
      "hdmi_controller_0": "",
      "MSI_Generator_0": "",
      "from_pcie": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_us": "",
          "auto_cc": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "to_memory": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_data_fifo": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        }
      },
      "AXI_PCIe": "",
      "PCIe_diff_clk_I": "",
      "util_vector_logic_0": ""
    },
    "interface_ports": {
      "pcie": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pcie_diff_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_diff_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_diff_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "ddr3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr3_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr3_dqs_p",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr3_dqs_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr3_addr",
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr3_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr3_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr3_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr3_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr3_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr3_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr3_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr3_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr3_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr3_dm",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr3_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sys_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_clk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "sys_clk_clk_n",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "I2C_nRST": {
        "direction": "O"
      },
      "I2C_SCL": {
        "direction": "IO"
      },
      "HDMI_INTR": {
        "direction": "I"
      },
      "HDMI_CLK": {
        "direction": "O"
      },
      "HDMI_DE": {
        "direction": "O"
      },
      "HDMI_HSYNC": {
        "direction": "O"
      },
      "HDMI_VSYNC": {
        "direction": "O"
      },
      "HDMI_DATA": {
        "direction": "O",
        "left": "35",
        "right": "0"
      },
      "HDMI_SPDIF": {
        "direction": "O"
      },
      "I2C_SDA": {
        "direction": "IO"
      }
    },
    "components": {
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "System_axi_apb_bridge_0_0",
        "xci_path": "ip\\System_axi_apb_bridge_0_0\\System_axi_apb_bridge_0_0.xci",
        "inst_hier_path": "axi_apb_bridge_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "2"
          },
          "C_S_AXI_RNG10_BASEADDR": {
            "value": "0x0000000090000000"
          },
          "C_S_AXI_RNG10_HIGHADDR": {
            "value": "0x000000009FFFFFFF"
          },
          "C_S_AXI_RNG11_BASEADDR": {
            "value": "0x00000000A0000000"
          },
          "C_S_AXI_RNG11_HIGHADDR": {
            "value": "0x00000000AFFFFFFF"
          },
          "C_S_AXI_RNG12_BASEADDR": {
            "value": "0x00000000B0000000"
          },
          "C_S_AXI_RNG12_HIGHADDR": {
            "value": "0x00000000BFFFFFFF"
          },
          "C_S_AXI_RNG13_BASEADDR": {
            "value": "0x00000000C0000000"
          },
          "C_S_AXI_RNG13_HIGHADDR": {
            "value": "0x00000000CFFFFFFF"
          },
          "C_S_AXI_RNG14_BASEADDR": {
            "value": "0x00000000D0000000"
          },
          "C_S_AXI_RNG14_HIGHADDR": {
            "value": "0x00000000DFFFFFFF"
          },
          "C_S_AXI_RNG15_BASEADDR": {
            "value": "0x00000000E0000000"
          },
          "C_S_AXI_RNG15_HIGHADDR": {
            "value": "0x00000000EFFFFFFF"
          },
          "C_S_AXI_RNG16_BASEADDR": {
            "value": "0x00000000F0000000"
          },
          "C_S_AXI_RNG16_HIGHADDR": {
            "value": "0x00000000FFFFFFFF"
          },
          "C_S_AXI_RNG3_BASEADDR": {
            "value": "0x0000000020000000"
          },
          "C_S_AXI_RNG3_HIGHADDR": {
            "value": "0x000000002FFFFFFF"
          },
          "C_S_AXI_RNG4_BASEADDR": {
            "value": "0x0000000030000000"
          },
          "C_S_AXI_RNG4_HIGHADDR": {
            "value": "0x000000003FFFFFFF"
          },
          "C_S_AXI_RNG5_BASEADDR": {
            "value": "0x0000000040000000"
          },
          "C_S_AXI_RNG5_HIGHADDR": {
            "value": "0x000000004FFFFFFF"
          },
          "C_S_AXI_RNG6_BASEADDR": {
            "value": "0x0000000050000000"
          },
          "C_S_AXI_RNG6_HIGHADDR": {
            "value": "0x000000005FFFFFFF"
          },
          "C_S_AXI_RNG7_BASEADDR": {
            "value": "0x0000000060000000"
          },
          "C_S_AXI_RNG7_HIGHADDR": {
            "value": "0x000000006FFFFFFF"
          },
          "C_S_AXI_RNG8_BASEADDR": {
            "value": "0x0000000070000000"
          },
          "C_S_AXI_RNG8_HIGHADDR": {
            "value": "0x000000007FFFFFFF"
          },
          "C_S_AXI_RNG9_BASEADDR": {
            "value": "0x0000000080000000"
          },
          "C_S_AXI_RNG9_HIGHADDR": {
            "value": "0x000000008FFFFFFF"
          }
        },
        "interface_ports": {
          "AXI4_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "APB_M",
              "APB_M2"
            ]
          }
        }
      },
      "DDR3_SDRAM": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "System_mig_7series_0_0",
        "xci_path": "ip\\System_mig_7series_0_0\\System_mig_7series_0_0.xci",
        "inst_hier_path": "DDR3_SDRAM",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "pcie_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "System_proc_sys_reset_0_0",
        "xci_path": "ip\\System_proc_sys_reset_0_0\\System_proc_sys_reset_0_0.xci",
        "inst_hier_path": "pcie_reset_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "16"
          }
        }
      },
      "bus_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "System_rst_DDR3_SDRAM_200M_0",
        "xci_path": "ip\\System_rst_DDR3_SDRAM_200M_0\\System_rst_DDR3_SDRAM_200M_0.xci",
        "inst_hier_path": "bus_reset_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "16"
          }
        }
      },
      "dut_wrapper_0": {
        "vlnv": "xilinx.com:user:dut_wrapper:1.0",
        "xci_name": "System_dut_wrapper_0_0",
        "xci_path": "ip\\System_dut_wrapper_0_0\\System_dut_wrapper_0_0.xci",
        "inst_hier_path": "dut_wrapper_0",
        "interface_ports": {
          "S_APB": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_APB"
          }
        }
      },
      "hdmi_controller_0": {
        "vlnv": "xilinx.com:user:hdmi_controller:1.0",
        "xci_name": "System_hdmi_controller_0_1",
        "xci_path": "ip\\System_hdmi_controller_0_1\\System_hdmi_controller_0_1.xci",
        "inst_hier_path": "hdmi_controller_0",
        "interface_ports": {
          "S_APB": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_APB"
          }
        }
      },
      "MSI_Generator_0": {
        "vlnv": "xilinx.com:user:MSI_Generator:1.0",
        "xci_name": "System_MSI_Generator_0_0",
        "xci_path": "ip\\System_MSI_Generator_0_0\\System_MSI_Generator_0_0.xci",
        "inst_hier_path": "MSI_Generator_0",
        "parameters": {
          "INTERRUPT_SIZE": {
            "value": "2"
          }
        }
      },
      "from_pcie": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\System_axi_interconnect_0_0\\System_axi_interconnect_0_0.xci",
        "inst_hier_path": "from_pcie",
        "xci_name": "System_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "3"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          },
          "XBAR_DATA_WIDTH": {
            "value": "128"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "System_xbar_4",
            "xci_path": "ip\\System_xbar_4\\System_xbar_4.xci",
            "inst_hier_path": "from_pcie/xbar",
            "parameters": {
              "DATA_WIDTH": {
                "value": "128"
              },
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "System_auto_us_0",
                "xci_path": "ip\\System_auto_us_0\\System_auto_us_0.xci",
                "inst_hier_path": "from_pcie/m00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "System_auto_cc_0",
                "xci_path": "ip\\System_auto_cc_0\\System_auto_cc_0.xci",
                "inst_hier_path": "from_pcie/m00_couplers/auto_cc",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "auto_us_to_auto_cc": {
                "interface_ports": [
                  "auto_us/M_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "System_m01_regslice_0",
                "xci_path": "ip\\System_m01_regslice_0\\System_m01_regslice_0.xci",
                "inst_hier_path": "from_pcie/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "System_auto_cc_1",
                "xci_path": "ip\\System_auto_cc_1\\System_auto_cc_1.xci",
                "inst_hier_path": "from_pcie/m01_couplers/auto_cc",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "System_auto_ds_0",
                "xci_path": "ip\\System_auto_ds_0\\System_auto_ds_0.xci",
                "inst_hier_path": "from_pcie/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "System_auto_pc_0",
                "xci_path": "ip\\System_auto_pc_0\\System_auto_pc_0.xci",
                "inst_hier_path": "from_pcie/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "System_auto_cc_2",
                "xci_path": "ip\\System_auto_cc_2\\System_auto_cc_2.xci",
                "inst_hier_path": "from_pcie/m02_couplers/auto_cc",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "System_auto_ds_1",
                "xci_path": "ip\\System_auto_ds_1\\System_auto_ds_1.xci",
                "inst_hier_path": "from_pcie/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "System_auto_pc_1",
                "xci_path": "ip\\System_auto_pc_1\\System_auto_pc_1.xci",
                "inst_hier_path": "from_pcie/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "from_pcie_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_from_pcie": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_from_pcie": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_from_pcie": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "from_pcie_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "from_pcie_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "to_memory": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\System_axi_interconnect_0_1\\System_axi_interconnect_0_1.xci",
        "inst_hier_path": "to_memory",
        "xci_name": "System_axi_interconnect_0_1",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_REGSLICE": {
            "value": "0"
          },
          "M01_HAS_REGSLICE": {
            "value": "0"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "3"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "0"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "System_xbar_5",
            "xci_path": "ip\\System_xbar_5\\System_xbar_5.xci",
            "inst_hier_path": "to_memory/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "System_s00_data_fifo_0",
                "xci_path": "ip\\System_s00_data_fifo_0\\System_s00_data_fifo_0.xci",
                "inst_hier_path": "to_memory/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "System_s01_data_fifo_0",
                "xci_path": "ip\\System_s01_data_fifo_0\\System_s01_data_fifo_0.xci",
                "inst_hier_path": "to_memory/s01_couplers/s01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "System_s02_data_fifo_0",
                "xci_path": "ip\\System_s02_data_fifo_0\\System_s02_data_fifo_0.xci",
                "inst_hier_path": "to_memory/s02_couplers/s02_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "System_auto_cc_3",
                "xci_path": "ip\\System_auto_cc_3\\System_auto_cc_3.xci",
                "inst_hier_path": "to_memory/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "System_auto_ds_2",
                "xci_path": "ip\\System_auto_ds_2\\System_auto_ds_2.xci",
                "inst_hier_path": "to_memory/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_to_memory": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_to_memory": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "to_memory_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "to_memory_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "to_memory_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "to_memory_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "to_memory_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "AXI_PCIe": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "xci_name": "System_axi_pcie_0_1",
        "xci_path": "ip\\System_axi_pcie_0_1\\System_axi_pcie_0_1.xci",
        "inst_hier_path": "AXI_PCIe",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0xD0000000"
          },
          "AXIBAR2PCIEBAR_1": {
            "value": "0xD2000000"
          },
          "AXIBAR_AS_0": {
            "value": "true"
          },
          "AXIBAR_AS_1": {
            "value": "true"
          },
          "AXIBAR_NUM": {
            "value": "2"
          },
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "1"
          },
          "BAR1_ENABLED": {
            "value": "true"
          },
          "BAR1_SCALE": {
            "value": "Gigabytes"
          },
          "BAR1_SIZE": {
            "value": "1"
          },
          "BAR1_TYPE": {
            "value": "Memory"
          },
          "BAR_64BIT": {
            "value": "true"
          },
          "DEVICE_ID": {
            "value": "0x7022"
          },
          "HIGHADDR": {
            "value": "0x00000FFF"
          },
          "MAX_LINK_SPEED": {
            "value": "5.0_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "NO_OF_LANES": {
            "value": "X4"
          },
          "NUM_MSI_REQ": {
            "value": "3"
          },
          "PCIEBAR2AXIBAR_1": {
            "value": "0x80000000"
          },
          "SUBSYSTEM_ID": {
            "value": "0x2D3D"
          },
          "SUBSYSTEM_VENDOR_ID": {
            "value": "0xC10E"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "S_AXI_SUPPORTS_NARROW_BURST": {
            "value": "true"
          },
          "XLNX_REF_BOARD": {
            "value": "VC707"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                },
                "BAR1": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_1",
                  "offset_high_param": "AXIBAR_HIGHADDR_1"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "PCIe_diff_clk_I": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "System_util_ds_buf_0_0",
        "xci_path": "ip\\System_util_ds_buf_0_0\\System_util_ds_buf_0_0.xci",
        "inst_hier_path": "PCIe_diff_clk_I",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          },
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "Custom"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "System_util_vector_logic_0_1",
        "xci_path": "ip\\System_util_vector_logic_0_1\\System_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "AXI_PCIe_M_AXI": {
        "interface_ports": [
          "AXI_PCIe/M_AXI",
          "from_pcie/S00_AXI"
        ]
      },
      "AXI_PCIe_pcie_7x_mgt": {
        "interface_ports": [
          "pcie",
          "AXI_PCIe/pcie_7x_mgt"
        ]
      },
      "DDR3_SDRAM_DDR3": {
        "interface_ports": [
          "ddr3",
          "DDR3_SDRAM/DDR3"
        ]
      },
      "SYS_CLK_1": {
        "interface_ports": [
          "sys_clk",
          "DDR3_SDRAM/SYS_CLK"
        ]
      },
      "axi4_0_M00_AXI": {
        "interface_ports": [
          "DDR3_SDRAM/S_AXI",
          "to_memory/M00_AXI"
        ]
      },
      "axi_apb_bridge_0_APB_M": {
        "interface_ports": [
          "axi_apb_bridge_0/APB_M",
          "hdmi_controller_0/S_APB"
        ]
      },
      "axi_apb_bridge_0_APB_M2": {
        "interface_ports": [
          "dut_wrapper_0/S_APB",
          "axi_apb_bridge_0/APB_M2"
        ]
      },
      "dut_wrapper_0_M_AXI": {
        "interface_ports": [
          "dut_wrapper_0/M_AXI",
          "to_memory/S02_AXI"
        ]
      },
      "from_pcie_M00_AXI": {
        "interface_ports": [
          "from_pcie/M00_AXI",
          "to_memory/S00_AXI"
        ]
      },
      "from_pcie_M01_AXI": {
        "interface_ports": [
          "from_pcie/M01_AXI",
          "axi_apb_bridge_0/AXI4_LITE"
        ]
      },
      "from_pcie_M02_AXI": {
        "interface_ports": [
          "from_pcie/M02_AXI",
          "AXI_PCIe/S_AXI_CTL"
        ]
      },
      "hdmi_controller_0_M_AXI": {
        "interface_ports": [
          "hdmi_controller_0/M_AXI",
          "to_memory/S01_AXI"
        ]
      },
      "pcie_diff_clk_1": {
        "interface_ports": [
          "pcie_diff_clock",
          "PCIe_diff_clk_I/CLK_IN_D"
        ]
      },
      "to_memory_M01_AXI": {
        "interface_ports": [
          "to_memory/M01_AXI",
          "AXI_PCIe/S_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "pcie_reset_0/interconnect_aresetn",
          "from_pcie/ARESETN"
        ]
      },
      "AXI_PCIe_INTX_MSI_Grant": {
        "ports": [
          "AXI_PCIe/INTX_MSI_Grant",
          "MSI_Generator_0/MSI_GRANT"
        ]
      },
      "AXI_PCIe_MSI_enable": {
        "ports": [
          "AXI_PCIe/MSI_enable",
          "MSI_Generator_0/MSI_EN"
        ]
      },
      "AXI_PCIe_axi_aclk_out": {
        "ports": [
          "AXI_PCIe/axi_aclk_out",
          "MSI_Generator_0/CLK",
          "from_pcie/ACLK",
          "from_pcie/S00_ACLK",
          "to_memory/M01_ACLK"
        ]
      },
      "AXI_PCIe_axi_ctl_aclk_out": {
        "ports": [
          "AXI_PCIe/axi_ctl_aclk_out",
          "pcie_reset_0/slowest_sync_clk",
          "from_pcie/M02_ACLK"
        ]
      },
      "AXI_PCIe_mmcm_lock": {
        "ports": [
          "AXI_PCIe/mmcm_lock",
          "util_vector_logic_0/Op2"
        ]
      },
      "DDR3_SDRAM_mmcm_locked": {
        "ports": [
          "DDR3_SDRAM/mmcm_locked",
          "util_vector_logic_0/Op1"
        ]
      },
      "DDR3_SDRAM_ui_clk": {
        "ports": [
          "DDR3_SDRAM/ui_clk",
          "axi_apb_bridge_0/s_axi_aclk",
          "bus_reset_0/slowest_sync_clk",
          "dut_wrapper_0/ACLK",
          "hdmi_controller_0/ACLK",
          "from_pcie/M00_ACLK",
          "from_pcie/M01_ACLK",
          "to_memory/ACLK",
          "to_memory/S00_ACLK",
          "to_memory/S01_ACLK",
          "to_memory/S02_ACLK",
          "to_memory/M00_ACLK"
        ]
      },
      "DDR3_SDRAM_ui_clk_sync_rst": {
        "ports": [
          "DDR3_SDRAM/ui_clk_sync_rst",
          "pcie_reset_0/ext_reset_in",
          "bus_reset_0/ext_reset_in"
        ]
      },
      "HDMI_INTR_1": {
        "ports": [
          "HDMI_INTR",
          "hdmi_controller_0/HDMI_INTR"
        ]
      },
      "MSI_Generator_0_MSI_NUM": {
        "ports": [
          "MSI_Generator_0/MSI_NUM",
          "AXI_PCIe/MSI_Vector_Num"
        ]
      },
      "MSI_Generator_0_MSI_REQ": {
        "ports": [
          "MSI_Generator_0/MSI_REQ",
          "AXI_PCIe/INTX_MSI_Request"
        ]
      },
      "Net": {
        "ports": [
          "I2C_SCL",
          "hdmi_controller_0/I2C_SCL"
        ]
      },
      "Net1": {
        "ports": [
          "I2C_SDA",
          "hdmi_controller_0/I2C_SDA"
        ]
      },
      "PCIe_diff_clk_I_IBUF_OUT": {
        "ports": [
          "PCIe_diff_clk_I/IBUF_OUT",
          "AXI_PCIe/REFCLK"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "pcie_reset_0/peripheral_aresetn",
          "MSI_Generator_0/nRST",
          "from_pcie/S00_ARESETN",
          "from_pcie/M02_ARESETN",
          "to_memory/M01_ARESETN",
          "AXI_PCIe/axi_aresetn"
        ]
      },
      "dut_wrapper_0_INTR": {
        "ports": [
          "dut_wrapper_0/INTR",
          "MSI_Generator_0/INTR_1"
        ]
      },
      "hdmi_controller_0_HDMI_CLK": {
        "ports": [
          "hdmi_controller_0/HDMI_CLK",
          "HDMI_CLK"
        ]
      },
      "hdmi_controller_0_HDMI_DATA": {
        "ports": [
          "hdmi_controller_0/HDMI_DATA",
          "HDMI_DATA"
        ]
      },
      "hdmi_controller_0_HDMI_DE": {
        "ports": [
          "hdmi_controller_0/HDMI_DE",
          "HDMI_DE"
        ]
      },
      "hdmi_controller_0_HDMI_HSYNC": {
        "ports": [
          "hdmi_controller_0/HDMI_HSYNC",
          "HDMI_HSYNC"
        ]
      },
      "hdmi_controller_0_HDMI_SPDIF": {
        "ports": [
          "hdmi_controller_0/HDMI_SPDIF",
          "HDMI_SPDIF"
        ]
      },
      "hdmi_controller_0_HDMI_VSYNC": {
        "ports": [
          "hdmi_controller_0/HDMI_VSYNC",
          "HDMI_VSYNC"
        ]
      },
      "hdmi_controller_0_I2C_nRST": {
        "ports": [
          "hdmi_controller_0/I2C_nRST",
          "I2C_nRST"
        ]
      },
      "hdmi_controller_0_INTR": {
        "ports": [
          "hdmi_controller_0/INTR",
          "MSI_Generator_0/INTR_0"
        ]
      },
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "pcie_reset_0/aux_reset_in",
          "bus_reset_0/aux_reset_in"
        ]
      },
      "reset_1": {
        "ports": [
          "sys_rst",
          "DDR3_SDRAM/sys_rst"
        ]
      },
      "rst_DDR3_SDRAM_200M_interconnect_aresetn": {
        "ports": [
          "bus_reset_0/interconnect_aresetn",
          "to_memory/ARESETN"
        ]
      },
      "rst_DDR3_SDRAM_200M_peripheral_aresetn": {
        "ports": [
          "bus_reset_0/peripheral_aresetn",
          "axi_apb_bridge_0/s_axi_aresetn",
          "DDR3_SDRAM/aresetn",
          "dut_wrapper_0/nRST",
          "hdmi_controller_0/nRST",
          "from_pcie/M00_ARESETN",
          "from_pcie/M01_ARESETN",
          "to_memory/S00_ARESETN",
          "to_memory/S01_ARESETN",
          "to_memory/S02_ARESETN",
          "to_memory/M00_ARESETN"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "pcie_reset_0/dcm_locked",
          "bus_reset_0/dcm_locked"
        ]
      }
    },
    "addressing": {
      "/AXI_PCIe": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_AXI_PCIe_BAR0": {
                "address_block": "/AXI_PCIe/S_AXI/BAR0",
                "offset": "0x40000000",
                "range": "32M",
                "offset_base_param": "AXIBAR_0",
                "offset_high_param": "AXIBAR_HIGHADDR_0"
              },
              "SEG_AXI_PCIe_BAR1": {
                "address_block": "/AXI_PCIe/S_AXI/BAR1",
                "offset": "0x42000000",
                "range": "32M",
                "offset_base_param": "AXIBAR_1",
                "offset_high_param": "AXIBAR_HIGHADDR_1"
              },
              "SEG_AXI_PCIe_CTL0": {
                "address_block": "/AXI_PCIe/S_AXI_CTL/CTL0",
                "offset": "0x00000000",
                "range": "64K",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_DDR3_SDRAM_memaddr": {
                "address_block": "/DDR3_SDRAM/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_dut_wrapper_0_S_APB": {
                "address_block": "/dut_wrapper_0/S_APB/S_APB",
                "offset": "0x00020000",
                "range": "64K"
              },
              "SEG_hdmi_controller_0_S_APB": {
                "address_block": "/hdmi_controller_0/S_APB/S_APB",
                "offset": "0x00010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}