Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Dec  2 23:52:44 2019
| Host             : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command          : report_power -file CNN_power_routed.rpt -pb CNN_power_summary_routed.pb -rpx CNN_power_routed.rpx
| Design           : CNN
| Device           : xc7k325tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.375        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.204        |
| Device Static (W)        | 0.171        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |        3 |       --- |             --- |
| Slice Logic              |     0.012 |    27160 |       --- |             --- |
|   LUT as Logic           |     0.010 |    17119 |    203800 |            8.40 |
|   LUT as Distributed RAM |     0.001 |      952 |     64000 |            1.49 |
|   CARRY4                 |    <0.001 |      146 |     50950 |            0.29 |
|   Register               |    <0.001 |     4822 |    407600 |            1.18 |
|   F7/F8 Muxes            |    <0.001 |     1167 |    203800 |            0.57 |
|   LUT as Shift Register  |    <0.001 |      124 |     64000 |            0.19 |
|   Others                 |     0.000 |      709 |       --- |             --- |
| Signals                  |     0.034 |    30939 |       --- |             --- |
| Block RAM                |     0.111 |      197 |       445 |           44.27 |
| DSPs                     |     0.002 |       19 |       840 |            2.26 |
| Static Power             |     0.171 |          |           |                 |
| Total                    |     0.375 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.272 |       0.196 |      0.076 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.008 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             5.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| CNN                                              |     0.204 |
|   ReLU_0_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_10_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_11_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_12_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_13_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_14_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_15_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_16_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_17_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_18_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_19_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_1_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_20_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_21_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_22_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_23_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_24_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_25_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_26_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_27_V_U                                    |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_2_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_3_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_4_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_5_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_6_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_7_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_8_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   ReLU_9_V_U                                     |    <0.001 |
|     gen_buffer[0].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|     gen_buffer[1].CNN_ReLU_0_V_memcore_U         |    <0.001 |
|       CNN_ReLU_0_V_memcore_ram_U                 |    <0.001 |
|   batch_norm_U0                                  |     0.017 |
|   batchnorm_0_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_10_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_11_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_12_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_13_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_14_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_15_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_16_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_17_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_18_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_19_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_1_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_20_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_21_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_22_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_23_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_24_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_25_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_26_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_27_V_U                               |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_2_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_3_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_4_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_5_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_6_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_7_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_8_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   batchnorm_9_V_U                                |    <0.001 |
|     CNN_batchnorm_0_V_memcore_U                  |    <0.001 |
|       CNN_batchnorm_0_V_memcore_ram_U            |    <0.001 |
|   conv2d_3x3_1chan_rev_U0                        |     0.006 |
|     CNN_mac_muladd_18cud_U187                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U188                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U189                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U190                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U191                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U192                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U193                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|     CNN_mac_muladd_18cud_U194                    |    <0.001 |
|       CNN_mac_muladd_18cud_DSP48_1_U             |    <0.001 |
|   conv2d_3x3_4chan_rev_U0                        |     0.006 |
|     CNN_mux_42_48_1_1_U457                       |    <0.001 |
|   conv_0_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_10_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_11_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_12_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_13_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_14_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_15_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_16_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_17_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_18_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_19_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_1_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_20_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_21_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_22_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_23_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_24_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_25_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_26_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_27_V_U                                    |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_2_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_3_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_4_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_5_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_6_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_7_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_8_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   conv_9_V_U                                     |    <0.001 |
|     CNN_conv_0_V_memcore_U                       |    <0.001 |
|       CNN_conv_0_V_memcore_ram_U                 |    <0.001 |
|   efficient_pad_n_1cha_U0                        |     0.001 |
|   max_pool_1chan_U0                              |     0.005 |
|   maxpool_0_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_10_V_U                                 |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_11_V_U                                 |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_12_V_U                                 |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_13_V_U                                 |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_1_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_2_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_3_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_4_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_5_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_6_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_7_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_8_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   maxpool_9_V_U                                  |    <0.001 |
|     CNN_maxpool_0_V_memcore_U                    |    <0.001 |
|       CNN_maxpool_0_V_memcore_ram_U              |    <0.001 |
|         ram_reg_0_31_0_5                         |    <0.001 |
|         ram_reg_0_31_12_17                       |    <0.001 |
|         ram_reg_0_31_18_23                       |    <0.001 |
|         ram_reg_0_31_24_24                       |    <0.001 |
|         ram_reg_0_31_6_11                        |    <0.001 |
|   mean_removed_0_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_10_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_11_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_12_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_13_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_14_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_15_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_16_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_17_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_18_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_19_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_1_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_20_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_21_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_22_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_23_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_24_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_25_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_26_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_27_V_U                            |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_2_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_3_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_4_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_5_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_6_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_7_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_8_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   mean_removed_9_V_U                             |    <0.001 |
|     CNN_mean_removed_fYi_memcore_U               |    <0.001 |
|       CNN_mean_removed_fYi_memcore_ram_U         |    <0.001 |
|         ram_reg_0_63_0_2                         |    <0.001 |
|         ram_reg_0_63_12_14                       |    <0.001 |
|         ram_reg_0_63_15_17                       |    <0.001 |
|         ram_reg_0_63_3_5                         |    <0.001 |
|         ram_reg_0_63_6_8                         |    <0.001 |
|         ram_reg_0_63_9_11                        |    <0.001 |
|   pad_for_conv2_U0                               |     0.003 |
|     CNN_mux_144_25_2_1_U406                      |    <0.001 |
|   padded_0_V_U                                   |    <0.001 |
|   padded_10_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_11_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_12_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_13_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_14_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_15_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_16_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_17_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_18_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_19_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_1_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_20_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_21_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_22_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_23_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_24_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_25_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_26_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_27_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_28_V_U                                  |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_29_V_U                                  |    <0.001 |
|   padded_2_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_3_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_4_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_5_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_6_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_7_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_8_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_9_V_U                                   |    <0.001 |
|     gen_buffer[0].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|     gen_buffer[1].CNN_padded_1_V_memcore_U       |    <0.001 |
|       CNN_padded_1_V_memcore_ram_U               |    <0.001 |
|   padded_L2_0_V_U                                |    <0.001 |
|   padded_L2_10_V_U                               |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_11_V_U                               |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_12_V_U                               |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_13_V_U                               |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_14_V_U                               |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_15_V_U                               |    <0.001 |
|   padded_L2_1_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_2_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_3_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_4_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_5_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_6_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_7_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_8_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   padded_L2_9_V_U                                |     0.006 |
|     gen_buffer[0].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|     gen_buffer[1].CNN_padded_L2_1_V_memcore_U    |     0.003 |
|       CNN_padded_L2_1_V_memcore_ram_U            |     0.003 |
|   relu_U0                                        |     0.009 |
|   resample_U0                                    |     0.005 |
|   resample_for_conv2_U0                          |     0.004 |
|   resampled_0_0_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_0_1_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_0_2_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_1_0_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_1_1_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_1_2_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_2_0_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_2_1_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_2_2_V_U                              |    <0.001 |
|     CNN_resampled_0_0_V_memcore_U                |    <0.001 |
|       CNN_resampled_0_0_V_memcore_ram_U          |    <0.001 |
|   resampled_L2_0_V_U                             |    <0.001 |
|     gen_buffer[0].CNN_resampled_L2_Hfu_memcore_U |    <0.001 |
|       CNN_resampled_L2_Hfu_memcore_ram_U         |    <0.001 |
|     gen_buffer[1].CNN_resampled_L2_Hfu_memcore_U |    <0.001 |
|       CNN_resampled_L2_Hfu_memcore_ram_U         |    <0.001 |
|   resampled_L2_1_V_U                             |    <0.001 |
|     gen_buffer[0].CNN_resampled_L2_Hfu_memcore_U |    <0.001 |
|       CNN_resampled_L2_Hfu_memcore_ram_U         |    <0.001 |
|     gen_buffer[1].CNN_resampled_L2_Hfu_memcore_U |    <0.001 |
|       CNN_resampled_L2_Hfu_memcore_ram_U         |    <0.001 |
|   resampled_L2_2_V_U                             |    <0.001 |
|     gen_buffer[0].CNN_resampled_L2_Hfu_memcore_U |    <0.001 |
|       CNN_resampled_L2_Hfu_memcore_ram_U         |    <0.001 |
|     gen_buffer[1].CNN_resampled_L2_Hfu_memcore_U |    <0.001 |
|       CNN_resampled_L2_Hfu_memcore_ram_U         |    <0.001 |
|   zero_mean_1chan_U0                             |     0.005 |
+--------------------------------------------------+-----------+


