

================================================================
== Vivado HLS Report for 'dummy_proc_middle_1394'
================================================================
* Date:           Sat Aug  1 17:12:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3585|  3585|  3585|  3585|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3584|  3584|        14|          -|          -|   256|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @xk1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_r, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%st_in_data_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %st_in_data_V_read)" [WienerDeblur.cpp:313]   --->   Operation 18 'read' 'st_in_data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ovflw = trunc i8 %st_in_data_V_read_1 to i1" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h:422->WienerDeblur.cpp:325]   --->   Operation 19 'trunc' 'ovflw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%sel_tmp = xor i1 %ovflw, true" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h:422->WienerDeblur.cpp:325]   --->   Operation 20 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %0" [WienerDeblur.cpp:327]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6getSchEj.exit ], [ %i_1, %_ifconv ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %i, -256" [WienerDeblur.cpp:327]   --->   Operation 23 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i, 1" [WienerDeblur.cpp:327]   --->   Operation 25 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %_ifconv" [WienerDeblur.cpp:327]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @xk1)" [WienerDeblur.cpp:330]   --->   Operation 27 'read' 'xk1_read' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i64 %xk1_read to i32" [WienerDeblur.cpp:330]   --->   Operation 28 'trunc' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_91 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %xk1_read, i32 32, i32 63)" [WienerDeblur.cpp:330]   --->   Operation 29 'partselect' 'p_Val2_91' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %xk1_read, i32 23, i32 30)" [WienerDeblur.cpp:331]   --->   Operation 30 'partselect' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i64 %xk1_read to i23" [WienerDeblur.cpp:331]   --->   Operation 31 'trunc' 'tmp_V_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_V, -1" [WienerDeblur.cpp:331]   --->   Operation 32 'icmp' 'notlhs' <Predicate = (!exitcond)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xk1_read, i32 31)" [WienerDeblur.cpp:330]   --->   Operation 33 'bitselect' 'p_Result_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast3 = zext i8 %tmp_V to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 34 'zext' 'tmp_i_i_i_i_cast3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 35 'add' 'sh_assign' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 36 'bitselect' 'isNeg' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%tmp_i_i_i = sub i8 127, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 37 'sub' 'tmp_i_i_i' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i8 %tmp_i_i_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 38 'sext' 'tmp_i_i_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 39 'select' 'ush' <Predicate = (!exitcond)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %xk1_read, i32 55, i32 62)" [WienerDeblur.cpp:336]   --->   Operation 40 'partselect' 'tmp_V_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %xk1_read, i32 32, i32 54)" [WienerDeblur.cpp:336]   --->   Operation 41 'partselect' 'tmp_V_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.55ns)   --->   "%notlhs2 = icmp ne i8 %tmp_V_6, -1" [WienerDeblur.cpp:336]   --->   Operation 42 'icmp' 'notlhs2' <Predicate = (!exitcond)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %xk1_read, i32 63)" [WienerDeblur.cpp:330]   --->   Operation 43 'bitselect' 'p_Result_27' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i9_cast1 = zext i8 %tmp_V_6 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 44 'zext' 'tmp_i_i_i_i9_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_i9_cast1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 45 'add' 'sh_assign_3' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 46 'bitselect' 'isNeg_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%tmp_i_i_i2 = sub i8 127, %tmp_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 47 'sub' 'tmp_i_i_i2' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i_i_i2_cast = sext i8 %tmp_i_i_i2 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 48 'sext' 'tmp_i_i_i2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_i2_cast, i9 %sh_assign_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 49 'select' 'ush_1' <Predicate = (!exitcond)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.76>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%re_1 = bitcast i32 %p_Val2_s to float" [WienerDeblur.cpp:330]   --->   Operation 51 'bitcast' 're_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%im_1 = bitcast i32 %p_Val2_91 to float" [WienerDeblur.cpp:330]   --->   Operation 52 'bitcast' 'im_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_V_5, 0" [WienerDeblur.cpp:331]   --->   Operation 53 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp_33 = or i1 %notrhs, %notlhs" [WienerDeblur.cpp:331]   --->   Operation 54 'or' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (6.78ns)   --->   "%tmp_34 = fcmp olt float %re_1, -1.000000e+00" [WienerDeblur.cpp:331]   --->   Operation 55 'fcmp' 'tmp_34' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (6.78ns)   --->   "%tmp_39 = fcmp oge float %re_1, 1.000000e+00" [WienerDeblur.cpp:331]   --->   Operation 56 'fcmp' 'tmp_39' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp_45 = or i1 %tmp_34, %tmp_39" [WienerDeblur.cpp:331]   --->   Operation 57 'or' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%or_cond_demorgan = and i1 %tmp_33, %tmp_45" [WienerDeblur.cpp:331]   --->   Operation 58 'and' 'or_cond_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%or_cond = xor i1 %or_cond_demorgan, true" [WienerDeblur.cpp:331]   --->   Operation 59 'xor' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 60 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%mantissa_V_4_cast4 = zext i25 %mantissa_V to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 61 'zext' 'mantissa_V_4_cast4' <Predicate = (!isNeg)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%sh_assign_11_cast = sext i9 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 62 'sext' 'sh_assign_11_cast' <Predicate = (!isNeg)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%sh_assign_11_cast_ca = sext i9 %ush to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 63 'sext' 'sh_assign_11_cast_ca' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_i_i_i_72 = zext i32 %sh_assign_11_cast to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 64 'zext' 'tmp_i_i_i_72' <Predicate = (!isNeg)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_11_cast_ca" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 65 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%r_V_39 = shl i79 %mantissa_V_4_cast4, %tmp_i_i_i_72" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 66 'shl' 'r_V_39' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 67 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_46 = zext i1 %tmp to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 68 'zext' 'tmp_46' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_39, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 69 'partselect' 'tmp_47' <Predicate = (!isNeg)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_96 = select i1 %isNeg, i32 %tmp_46, i32 %tmp_47" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 70 'select' 'p_Val2_96' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_96" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 71 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.69ns)   --->   "%p_Val2_97 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_96" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:332]   --->   Operation 72 'select' 'p_Val2_97' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp1 = or i1 %or_cond, %sel_tmp" [WienerDeblur.cpp:331]   --->   Operation 73 'or' 'sel_tmp1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_V_7, 0" [WienerDeblur.cpp:336]   --->   Operation 74 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_43 = or i1 %notrhs2, %notlhs2" [WienerDeblur.cpp:336]   --->   Operation 75 'or' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp olt float %im_1, -1.000000e+00" [WienerDeblur.cpp:336]   --->   Operation 76 'fcmp' 'tmp_44' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (6.78ns)   --->   "%tmp_48 = fcmp oge float %im_1, 1.000000e+00" [WienerDeblur.cpp:336]   --->   Operation 77 'fcmp' 'tmp_48' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_49 = or i1 %tmp_44, %tmp_48" [WienerDeblur.cpp:336]   --->   Operation 78 'or' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%or_cond2_demorgan = and i1 %tmp_43, %tmp_49" [WienerDeblur.cpp:336]   --->   Operation 79 'and' 'or_cond2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%or_cond2 = xor i1 %or_cond2_demorgan, true" [WienerDeblur.cpp:336]   --->   Operation 80 'xor' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 81 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%mantissa_V_6_cast2 = zext i25 %mantissa_V_1 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 82 'zext' 'mantissa_V_6_cast2' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%sh_assign_14_cast = sext i9 %ush_1 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 83 'sext' 'sh_assign_14_cast' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%sh_assign_14_cast_ca = sext i9 %ush_1 to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 84 'sext' 'sh_assign_14_cast_ca' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_i_i_i2_73 = zext i32 %sh_assign_14_cast to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 85 'zext' 'tmp_i_i_i2_73' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%r_V_40 = lshr i25 %mantissa_V_1, %sh_assign_14_cast_ca" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 86 'lshr' 'r_V_40' <Predicate = (isNeg_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%r_V_41 = shl i79 %mantissa_V_6_cast2, %tmp_i_i_i2_73" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 87 'shl' 'r_V_41' <Predicate = (!isNeg_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_40, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 88 'bitselect' 'tmp_57' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_50 = zext i1 %tmp_57 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 89 'zext' 'tmp_50' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_41, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 90 'partselect' 'tmp_52' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_98 = select i1 %isNeg_1, i32 %tmp_50, i32 %tmp_52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 91 'select' 'p_Val2_98' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.55ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 92 'sub' 'result_V_3' <Predicate = (p_Result_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.69ns)   --->   "%p_Val2_99 = select i1 %p_Result_27, i32 %result_V_3, i32 %p_Val2_98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->WienerDeblur.cpp:337]   --->   Operation 93 'select' 'p_Val2_99' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = or i1 %or_cond2, %sel_tmp" [WienerDeblur.cpp:336]   --->   Operation 94 'or' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 95 [6/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %p_Val2_97 to float" [WienerDeblur.cpp:332]   --->   Operation 95 'sitofp' 'tmp_s' <Predicate = (!sel_tmp1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 96 [6/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %p_Val2_99 to float" [WienerDeblur.cpp:337]   --->   Operation 96 'sitofp' 'tmp_51' <Predicate = (!sel_tmp4)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 97 [5/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %p_Val2_97 to float" [WienerDeblur.cpp:332]   --->   Operation 97 'sitofp' 'tmp_s' <Predicate = (!sel_tmp1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 98 [5/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %p_Val2_99 to float" [WienerDeblur.cpp:337]   --->   Operation 98 'sitofp' 'tmp_51' <Predicate = (!sel_tmp4)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 99 [4/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %p_Val2_97 to float" [WienerDeblur.cpp:332]   --->   Operation 99 'sitofp' 'tmp_s' <Predicate = (!sel_tmp1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 100 [4/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %p_Val2_99 to float" [WienerDeblur.cpp:337]   --->   Operation 100 'sitofp' 'tmp_51' <Predicate = (!sel_tmp4)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 101 [3/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %p_Val2_97 to float" [WienerDeblur.cpp:332]   --->   Operation 101 'sitofp' 'tmp_s' <Predicate = (!sel_tmp1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 102 [3/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %p_Val2_99 to float" [WienerDeblur.cpp:337]   --->   Operation 102 'sitofp' 'tmp_51' <Predicate = (!sel_tmp4)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 103 [2/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %p_Val2_97 to float" [WienerDeblur.cpp:332]   --->   Operation 103 'sitofp' 'tmp_s' <Predicate = (!sel_tmp1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 104 [2/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %p_Val2_99 to float" [WienerDeblur.cpp:337]   --->   Operation 104 'sitofp' 'tmp_51' <Predicate = (!sel_tmp4)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 105 [1/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %p_Val2_97 to float" [WienerDeblur.cpp:332]   --->   Operation 105 'sitofp' 'tmp_s' <Predicate = (!sel_tmp1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 106 [1/6] (6.41ns)   --->   "%tmp_51 = sitofp i32 %p_Val2_99 to float" [WienerDeblur.cpp:337]   --->   Operation 106 'sitofp' 'tmp_51' <Predicate = (!sel_tmp4)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 107 [5/5] (7.25ns)   --->   "%re = fsub float %re_1, %tmp_s" [WienerDeblur.cpp:332]   --->   Operation 107 'fsub' 're' <Predicate = (!sel_tmp1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [5/5] (7.25ns)   --->   "%im = fsub float %im_1, %tmp_51" [WienerDeblur.cpp:337]   --->   Operation 108 'fsub' 'im' <Predicate = (!sel_tmp4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 109 [4/5] (7.25ns)   --->   "%re = fsub float %re_1, %tmp_s" [WienerDeblur.cpp:332]   --->   Operation 109 'fsub' 're' <Predicate = (!sel_tmp1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [4/5] (7.25ns)   --->   "%im = fsub float %im_1, %tmp_51" [WienerDeblur.cpp:337]   --->   Operation 110 'fsub' 'im' <Predicate = (!sel_tmp4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 111 [3/5] (7.25ns)   --->   "%re = fsub float %re_1, %tmp_s" [WienerDeblur.cpp:332]   --->   Operation 111 'fsub' 're' <Predicate = (!sel_tmp1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [3/5] (7.25ns)   --->   "%im = fsub float %im_1, %tmp_51" [WienerDeblur.cpp:337]   --->   Operation 112 'fsub' 'im' <Predicate = (!sel_tmp4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 113 [2/5] (7.25ns)   --->   "%re = fsub float %re_1, %tmp_s" [WienerDeblur.cpp:332]   --->   Operation 113 'fsub' 're' <Predicate = (!sel_tmp1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [2/5] (7.25ns)   --->   "%im = fsub float %im_1, %tmp_51" [WienerDeblur.cpp:337]   --->   Operation 114 'fsub' 'im' <Predicate = (!sel_tmp4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.95>
ST_14 : Operation 115 [1/5] (7.25ns)   --->   "%re = fsub float %re_1, %tmp_s" [WienerDeblur.cpp:332]   --->   Operation 115 'fsub' 're' <Predicate = (!sel_tmp1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%re_2 = select i1 %sel_tmp1, float %re_1, float %re" [WienerDeblur.cpp:332]   --->   Operation 116 'select' 're_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 117 [1/5] (7.25ns)   --->   "%im = fsub float %im_1, %tmp_51" [WienerDeblur.cpp:337]   --->   Operation 117 'fsub' 'im' <Predicate = (!sel_tmp4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.69ns) (out node of the LUT)   --->   "%im_2 = select i1 %sel_tmp4, float %im_1, float %im" [WienerDeblur.cpp:337]   --->   Operation 118 'select' 'im_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.63>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%p_r_assign_toint = bitcast float %re_2 to i32" [WienerDeblur.cpp:341]   --->   Operation 119 'bitcast' 'p_r_assign_toint' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%p_i_assign_toint = bitcast float %im_2 to i32" [WienerDeblur.cpp:341]   --->   Operation 120 'bitcast' 'p_i_assign_toint' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%out_M_imag_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_i_assign_toint, i32 %p_r_assign_toint)" [WienerDeblur.cpp:341]   --->   Operation 121 'bitconcatenate' 'out_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_r, i64 %out_M_imag_addr)" [WienerDeblur.cpp:341]   --->   Operation 122 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "br label %0" [WienerDeblur.cpp:327]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ st_in_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (specinterface    ) [ 0000000000000000]
StgValue_17          (specinterface    ) [ 0000000000000000]
st_in_data_V_read_1  (read             ) [ 0000000000000000]
ovflw                (trunc            ) [ 0000000000000000]
sel_tmp              (xor              ) [ 0011111111111111]
StgValue_21          (br               ) [ 0111111111111111]
i                    (phi              ) [ 0010000000000000]
exitcond             (icmp             ) [ 0011111111111111]
empty                (speclooptripcount) [ 0000000000000000]
i_1                  (add              ) [ 0111111111111111]
StgValue_26          (br               ) [ 0000000000000000]
xk1_read             (read             ) [ 0000000000000000]
p_Val2_s             (trunc            ) [ 0001000000000000]
p_Val2_91            (partselect       ) [ 0001000000000000]
tmp_V                (partselect       ) [ 0000000000000000]
tmp_V_5              (trunc            ) [ 0001000000000000]
notlhs               (icmp             ) [ 0001000000000000]
p_Result_s           (bitselect        ) [ 0001000000000000]
tmp_i_i_i_i_cast3    (zext             ) [ 0000000000000000]
sh_assign            (add              ) [ 0000000000000000]
isNeg                (bitselect        ) [ 0001000000000000]
tmp_i_i_i            (sub              ) [ 0000000000000000]
tmp_i_i_i_cast       (sext             ) [ 0000000000000000]
ush                  (select           ) [ 0001000000000000]
tmp_V_6              (partselect       ) [ 0000000000000000]
tmp_V_7              (partselect       ) [ 0001000000000000]
notlhs2              (icmp             ) [ 0001000000000000]
p_Result_27          (bitselect        ) [ 0001000000000000]
tmp_i_i_i_i9_cast1   (zext             ) [ 0000000000000000]
sh_assign_3          (add              ) [ 0000000000000000]
isNeg_1              (bitselect        ) [ 0001000000000000]
tmp_i_i_i2           (sub              ) [ 0000000000000000]
tmp_i_i_i2_cast      (sext             ) [ 0000000000000000]
ush_1                (select           ) [ 0001000000000000]
StgValue_50          (ret              ) [ 0000000000000000]
re_1                 (bitcast          ) [ 0000111111111110]
im_1                 (bitcast          ) [ 0000111111111110]
notrhs               (icmp             ) [ 0000000000000000]
tmp_33               (or               ) [ 0000000000000000]
tmp_34               (fcmp             ) [ 0000000000000000]
tmp_39               (fcmp             ) [ 0000000000000000]
tmp_45               (or               ) [ 0000000000000000]
or_cond_demorgan     (and              ) [ 0000000000000000]
or_cond              (xor              ) [ 0000000000000000]
mantissa_V           (bitconcatenate   ) [ 0000000000000000]
mantissa_V_4_cast4   (zext             ) [ 0000000000000000]
sh_assign_11_cast    (sext             ) [ 0000000000000000]
sh_assign_11_cast_ca (sext             ) [ 0000000000000000]
tmp_i_i_i_72         (zext             ) [ 0000000000000000]
r_V                  (lshr             ) [ 0000000000000000]
r_V_39               (shl              ) [ 0000000000000000]
tmp                  (bitselect        ) [ 0000000000000000]
tmp_46               (zext             ) [ 0000000000000000]
tmp_47               (partselect       ) [ 0000000000000000]
p_Val2_96            (select           ) [ 0000000000000000]
result_V_1           (sub              ) [ 0000000000000000]
p_Val2_97            (select           ) [ 0000111111000000]
sel_tmp1             (or               ) [ 0000111111111110]
notrhs2              (icmp             ) [ 0000000000000000]
tmp_43               (or               ) [ 0000000000000000]
tmp_44               (fcmp             ) [ 0000000000000000]
tmp_48               (fcmp             ) [ 0000000000000000]
tmp_49               (or               ) [ 0000000000000000]
or_cond2_demorgan    (and              ) [ 0000000000000000]
or_cond2             (xor              ) [ 0000000000000000]
mantissa_V_1         (bitconcatenate   ) [ 0000000000000000]
mantissa_V_6_cast2   (zext             ) [ 0000000000000000]
sh_assign_14_cast    (sext             ) [ 0000000000000000]
sh_assign_14_cast_ca (sext             ) [ 0000000000000000]
tmp_i_i_i2_73        (zext             ) [ 0000000000000000]
r_V_40               (lshr             ) [ 0000000000000000]
r_V_41               (shl              ) [ 0000000000000000]
tmp_57               (bitselect        ) [ 0000000000000000]
tmp_50               (zext             ) [ 0000000000000000]
tmp_52               (partselect       ) [ 0000000000000000]
p_Val2_98            (select           ) [ 0000000000000000]
result_V_3           (sub              ) [ 0000000000000000]
p_Val2_99            (select           ) [ 0000111111000000]
sel_tmp4             (or               ) [ 0000111111111110]
tmp_s                (sitofp           ) [ 0000000000111110]
tmp_51               (sitofp           ) [ 0000000000111110]
re                   (fsub             ) [ 0000000000000000]
re_2                 (select           ) [ 0000000000000001]
im                   (fsub             ) [ 0000000000000000]
im_2                 (select           ) [ 0000000000000001]
p_r_assign_toint     (bitcast          ) [ 0000000000000000]
p_i_assign_toint     (bitcast          ) [ 0000000000000000]
out_M_imag_addr      (bitconcatenate   ) [ 0000000000000000]
StgValue_122         (write            ) [ 0000000000000000]
StgValue_123         (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="st_in_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_in_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xk1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="st_in_data_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="st_in_data_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="xk1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xk1_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_122_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/15 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="1"/>
<pin id="107" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="7"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="re/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="7"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="im/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_34_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_39_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_44_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_48_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ovflw_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ovflw/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sel_tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Val2_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_91_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="0" index="3" bw="7" slack="0"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_91/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_V_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_5/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="notlhs_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_i_i_i_i_cast3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sh_assign_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="isNeg_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_i_i_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_i_i_i_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i_cast/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ush_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_V_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_V_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="23" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_7/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="notlhs2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_27_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_i_i_i_i9_cast1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i9_cast1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sh_assign_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="isNeg_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_i_i_i2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_i_i_i2_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i2_cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="ush_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="re_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="re_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="im_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="im_1/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="notrhs_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="23" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_33_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="1"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_45_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_cond_demorgan_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_demorgan/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_cond_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mantissa_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="23" slack="1"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mantissa_V_4_cast4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="25" slack="0"/>
<pin id="369" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_4_cast4/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sh_assign_11_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_11_cast/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sh_assign_11_cast_ca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_11_cast_ca/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_i_i_i_72_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_72/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="r_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="25" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="r_V_39_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="25" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_39/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="25" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_46_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_47_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="79" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Val2_96_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_96/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="result_V_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Val2_97_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_97/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sel_tmp1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="2"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="notrhs2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="23" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_43_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_49_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_cond2_demorgan_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2_demorgan/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_cond2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mantissa_V_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="25" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="23" slack="1"/>
<pin id="472" dir="0" index="3" bw="1" slack="0"/>
<pin id="473" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mantissa_V_6_cast2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="25" slack="0"/>
<pin id="479" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_6_cast2/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sh_assign_14_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_14_cast/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sh_assign_14_cast_ca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="1"/>
<pin id="486" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_14_cast_ca/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_i_i_i2_73_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i2_73/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="r_V_40_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="25" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_40/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_41_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="25" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_41/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_57_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="25" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_50_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_52_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="79" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Val2_98_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_98/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="result_V_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Val2_99_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_99/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sel_tmp4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="2"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="re_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="11"/>
<pin id="552" dir="0" index="1" bw="32" slack="11"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="re_2/14 "/>
</bind>
</comp>

<comp id="556" class="1004" name="im_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="11"/>
<pin id="558" dir="0" index="1" bw="32" slack="11"/>
<pin id="559" dir="0" index="2" bw="32" slack="0"/>
<pin id="560" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="im_2/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_r_assign_toint_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_assign_toint/15 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_i_assign_toint_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_i_assign_toint/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="out_M_imag_addr_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_M_imag_addr/15 "/>
</bind>
</comp>

<comp id="577" class="1005" name="sel_tmp_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="2"/>
<pin id="579" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_Val2_s_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="596" class="1005" name="p_Val2_91_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_91 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_V_5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="23" slack="1"/>
<pin id="603" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="607" class="1005" name="notlhs_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="612" class="1005" name="p_Result_s_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="617" class="1005" name="isNeg_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="622" class="1005" name="ush_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="1"/>
<pin id="624" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_V_7_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="23" slack="1"/>
<pin id="630" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="notlhs2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_Result_27_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27 "/>
</bind>
</comp>

<comp id="644" class="1005" name="isNeg_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="ush_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="1"/>
<pin id="651" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="re_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="7"/>
<pin id="657" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="re_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="im_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="7"/>
<pin id="663" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="im_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="p_Val2_97_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_97 "/>
</bind>
</comp>

<comp id="672" class="1005" name="sel_tmp1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="p_Val2_99_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_99 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sel_tmp4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_s_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_51_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="697" class="1005" name="re_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="re_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="im_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="im_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="84" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="86" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="109" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="109" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="92" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="92" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="92" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="186" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="92" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="186" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="186" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="224" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="218" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="92" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="250" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="92" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="250" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="250" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="294" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="288" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="130" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="135" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="335" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="18" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="74" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="370"><net_src comp="358" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="358" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="374" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="367" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="377" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="387" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="420"><net_src comp="401" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="405" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="415" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="352" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="140" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="145" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="445" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="18" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="72" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="18" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="74" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="480"><net_src comp="468" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="468" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="484" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="477" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="487" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="497" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="78" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="511" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="515" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="10" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="525" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="525" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="462" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="116" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="120" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="573"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="562" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="576"><net_src comp="568" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="580"><net_src comp="154" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="589"><net_src comp="166" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="594"><net_src comp="172" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="599"><net_src comp="176" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="604"><net_src comp="196" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="610"><net_src comp="200" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="615"><net_src comp="206" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="620"><net_src comp="224" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="625"><net_src comp="242" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="631"><net_src comp="260" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="637"><net_src comp="270" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="642"><net_src comp="276" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="647"><net_src comp="294" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="652"><net_src comp="312" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="658"><net_src comp="320" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="664"><net_src comp="325" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="670"><net_src comp="428" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="675"><net_src comp="435" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="680"><net_src comp="538" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="685"><net_src comp="545" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="690"><net_src comp="124" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="695"><net_src comp="127" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="700"><net_src comp="550" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="705"><net_src comp="556" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="565" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {15 }
 - Input state : 
	Port: dummy_proc_middle.1394 : st_in_data_V_read | {1 }
	Port: dummy_proc_middle.1394 : xk1 | {2 }
  - Chain level:
	State 1
		sel_tmp : 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_26 : 2
		notlhs : 1
		tmp_i_i_i_i_cast3 : 1
		sh_assign : 2
		isNeg : 3
		tmp_i_i_i : 1
		tmp_i_i_i_cast : 2
		ush : 4
		notlhs2 : 1
		tmp_i_i_i_i9_cast1 : 1
		sh_assign_3 : 2
		isNeg_1 : 3
		tmp_i_i_i2 : 1
		tmp_i_i_i2_cast : 2
		ush_1 : 4
	State 3
		tmp_33 : 1
		tmp_34 : 1
		tmp_39 : 1
		tmp_45 : 2
		or_cond_demorgan : 2
		or_cond : 2
		mantissa_V_4_cast4 : 1
		tmp_i_i_i_72 : 1
		r_V : 1
		r_V_39 : 2
		tmp : 2
		tmp_46 : 3
		tmp_47 : 3
		p_Val2_96 : 4
		result_V_1 : 5
		p_Val2_97 : 6
		sel_tmp1 : 2
		tmp_43 : 1
		tmp_44 : 1
		tmp_48 : 1
		tmp_49 : 2
		or_cond2_demorgan : 2
		or_cond2 : 2
		mantissa_V_6_cast2 : 1
		tmp_i_i_i2_73 : 1
		r_V_40 : 1
		r_V_41 : 2
		tmp_57 : 2
		tmp_50 : 3
		tmp_52 : 3
		p_Val2_98 : 4
		result_V_3 : 5
		p_Val2_99 : 6
		sel_tmp4 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		re_2 : 1
		im_2 : 1
	State 15
		out_M_imag_addr : 1
		StgValue_122 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|  sitofp  |           grp_fu_124           |    0    |   340   |   554   |
|          |           grp_fu_127           |    0    |   340   |   554   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_34_fu_130         |    0    |    66   |   239   |
|   fcmp   |          tmp_39_fu_135         |    0    |    66   |   239   |
|          |          tmp_44_fu_140         |    0    |    66   |   239   |
|          |          tmp_48_fu_145         |    0    |    66   |   239   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_116           |    2    |   205   |   390   |
|          |           grp_fu_120           |    2    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|
|          |           ush_fu_242           |    0    |    0    |    9    |
|          |          ush_1_fu_312          |    0    |    0    |    9    |
|          |        p_Val2_96_fu_415        |    0    |    0    |    32   |
|  select  |        p_Val2_97_fu_428        |    0    |    0    |    32   |
|          |        p_Val2_98_fu_525        |    0    |    0    |    32   |
|          |        p_Val2_99_fu_538        |    0    |    0    |    32   |
|          |           re_2_fu_550          |    0    |    0    |    32   |
|          |           im_2_fu_556          |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          r_V_39_fu_387         |    0    |    0    |   101   |
|          |          r_V_41_fu_497         |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |           r_V_fu_381           |    0    |    0    |    73   |
|          |          r_V_40_fu_491         |    0    |    0    |    73   |
|----------|--------------------------------|---------|---------|---------|
|          |        tmp_i_i_i_fu_232        |    0    |    0    |    15   |
|    sub   |        tmp_i_i_i2_fu_302       |    0    |    0    |    15   |
|          |        result_V_1_fu_422       |    0    |    0    |    39   |
|          |        result_V_3_fu_532       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |         exitcond_fu_160        |    0    |    0    |    13   |
|          |          notlhs_fu_200         |    0    |    0    |    11   |
|   icmp   |         notlhs2_fu_270         |    0    |    0    |    11   |
|          |          notrhs_fu_330         |    0    |    0    |    18   |
|          |         notrhs2_fu_440         |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_1_fu_166           |    0    |    0    |    15   |
|    add   |        sh_assign_fu_218        |    0    |    0    |    15   |
|          |       sh_assign_3_fu_288       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_33_fu_335         |    0    |    0    |    2    |
|          |          tmp_45_fu_340         |    0    |    0    |    2    |
|    or    |         sel_tmp1_fu_435        |    0    |    0    |    2    |
|          |          tmp_43_fu_445         |    0    |    0    |    2    |
|          |          tmp_49_fu_450         |    0    |    0    |    2    |
|          |         sel_tmp4_fu_545        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         sel_tmp_fu_154         |    0    |    0    |    2    |
|    xor   |         or_cond_fu_352         |    0    |    0    |    2    |
|          |         or_cond2_fu_462        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |     or_cond_demorgan_fu_346    |    0    |    0    |    2    |
|          |    or_cond2_demorgan_fu_456    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   | st_in_data_V_read_1_read_fu_86 |    0    |    0    |    0    |
|          |       xk1_read_read_fu_92      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    StgValue_122_write_fu_98    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          ovflw_fu_150          |    0    |    0    |    0    |
|   trunc  |         p_Val2_s_fu_172        |    0    |    0    |    0    |
|          |         tmp_V_5_fu_196         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Val2_91_fu_176        |    0    |    0    |    0    |
|          |          tmp_V_fu_186          |    0    |    0    |    0    |
|partselect|         tmp_V_6_fu_250         |    0    |    0    |    0    |
|          |         tmp_V_7_fu_260         |    0    |    0    |    0    |
|          |          tmp_47_fu_405         |    0    |    0    |    0    |
|          |          tmp_52_fu_515         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Result_s_fu_206       |    0    |    0    |    0    |
|          |          isNeg_fu_224          |    0    |    0    |    0    |
| bitselect|       p_Result_27_fu_276       |    0    |    0    |    0    |
|          |         isNeg_1_fu_294         |    0    |    0    |    0    |
|          |           tmp_fu_393           |    0    |    0    |    0    |
|          |          tmp_57_fu_503         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    tmp_i_i_i_i_cast3_fu_214    |    0    |    0    |    0    |
|          |    tmp_i_i_i_i9_cast1_fu_284   |    0    |    0    |    0    |
|          |    mantissa_V_4_cast4_fu_367   |    0    |    0    |    0    |
|   zext   |       tmp_i_i_i_72_fu_377      |    0    |    0    |    0    |
|          |          tmp_46_fu_401         |    0    |    0    |    0    |
|          |    mantissa_V_6_cast2_fu_477   |    0    |    0    |    0    |
|          |      tmp_i_i_i2_73_fu_487      |    0    |    0    |    0    |
|          |          tmp_50_fu_511         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      tmp_i_i_i_cast_fu_238     |    0    |    0    |    0    |
|          |     tmp_i_i_i2_cast_fu_308     |    0    |    0    |    0    |
|   sext   |    sh_assign_11_cast_fu_371    |    0    |    0    |    0    |
|          |   sh_assign_11_cast_ca_fu_374  |    0    |    0    |    0    |
|          |    sh_assign_14_cast_fu_481    |    0    |    0    |    0    |
|          |   sh_assign_14_cast_ca_fu_484  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        mantissa_V_fu_358       |    0    |    0    |    0    |
|bitconcatenate|       mantissa_V_1_fu_468      |    0    |    0    |    0    |
|          |     out_M_imag_addr_fu_568     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |   1354  |   3648  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_586    |    9   |
|     i_reg_105     |    9   |
|    im_1_reg_661   |   32   |
|    im_2_reg_702   |   32   |
|  isNeg_1_reg_644  |    1   |
|   isNeg_reg_617   |    1   |
|  notlhs2_reg_634  |    1   |
|   notlhs_reg_607  |    1   |
|p_Result_27_reg_639|    1   |
| p_Result_s_reg_612|    1   |
| p_Val2_91_reg_596 |   32   |
| p_Val2_97_reg_667 |   32   |
| p_Val2_99_reg_677 |   32   |
|  p_Val2_s_reg_591 |   32   |
|    re_1_reg_655   |   32   |
|    re_2_reg_697   |   32   |
|  sel_tmp1_reg_672 |    1   |
|  sel_tmp4_reg_682 |    1   |
|  sel_tmp_reg_577  |    1   |
|   tmp_51_reg_692  |   32   |
|  tmp_V_5_reg_601  |   23   |
|  tmp_V_7_reg_628  |   23   |
|   tmp_s_reg_687   |   32   |
|   ush_1_reg_649   |    9   |
|    ush_reg_622    |    9   |
+-------------------+--------+
|       Total       |   411  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |  1354  |  3648  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   411  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1765  |  3648  |
+-----------+--------+--------+--------+
