Running in Lattice mode

Starting:    D:\programs\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     D:\programs\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-EPQSCSR
Date:        Tue May  6 00:19:38 2025
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Uart_Loopback_impl1_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srr to C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srf

hdl_info_gen completed
# Tue May  6 00:19:38 2025

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Tue May  6 00:19:39 2025

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Tue May  6 00:19:39 2025

Running: compiler (Compile Input) on proj_1|impl1
# Tue May  6 00:19:39 2025
Copied C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\synwork\Uart_Loopback_impl1_comp.srs to C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srs

compiler completed
# Tue May  6 00:19:43 2025

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Tue May  6 00:19:43 2025

multi_srs_gen completed
# Tue May  6 00:19:43 2025

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\synwork\Uart_Loopback_impl1_mult.srs to C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srs
Copied C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srr to C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Tue May  6 00:19:43 2025

premap completed with warnings
# Tue May  6 00:19:45 2025

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Tue May  6 00:19:45 2025

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Tue May  6 00:19:45 2025
Copied C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\synwork\Uart_Loopback_impl1_m.srm to C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srm

fpga_mapper completed with warnings
# Tue May  6 00:19:55 2025

Return Code: 1
Run Time:00h:00m:10s
Complete: Map on proj_1|impl1
Copied C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srr to C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\Uart_Loopback_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Uart_Loopback_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\proj_1.prj
batch mode default:no
