// EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model

module seven_segment_counter_eflx_array_wrapper (
  input TILE_00_CLK_IN_W0,
  input TILE_00_EFLX_IN_0_0_0,
  input TILE_00_EFLX_IN_0_0_1,
  input TILE_00_EFLX_IN_0_1_0,
  input TILE_00_EFLX_IN_0_1_1,
  input TILE_00_EFLX_IN_0_2_0,
  input TILE_00_EFLX_IN_0_2_1,
  input TILE_00_EFLX_IN_0_3_0,
  input TILE_00_EFLX_IN_0_3_1,
  input TILE_00_EFLX_IN_0_4_0,
  input TILE_00_EFLX_IN_0_4_1,
  input TILE_00_EFLX_IN_0_5_0,
  input TILE_00_EFLX_IN_0_5_1,
  input TILE_00_EFLX_IN_0_6_0,
  input TILE_00_EFLX_IN_0_6_1,
  input TILE_00_EFLX_IN_0_7_0,
  input TILE_00_EFLX_IN_0_7_1,
  input TILE_00_EFLX_IN_0_8_0,
  input TILE_00_EFLX_IN_0_8_1,
  input TILE_00_EFLX_IN_0_9_0,
  input TILE_00_EFLX_IN_0_9_1,
  input TILE_00_EFLX_IN_0_10_0,
  input TILE_00_EFLX_IN_0_10_1,
  input TILE_00_EFLX_IN_0_11_0,
  input TILE_00_EFLX_IN_0_11_1,
  input TILE_00_EFLX_IN_0_12_0,
  input TILE_00_EFLX_IN_0_12_1,
  input TILE_00_EFLX_IN_0_13_0,
  input TILE_00_EFLX_IN_0_13_1,
  input TILE_00_EFLX_IN_0_14_0,
  input TILE_00_EFLX_IN_0_14_1,
  input TILE_00_EFLX_IN_0_15_0,
  input TILE_00_EFLX_IN_0_15_1,
  input TILE_00_EFLX_IN_0_16_0,
  input TILE_00_EFLX_IN_0_16_1,
  input TILE_00_EFLX_IN_0_17_0,
  input TILE_00_EFLX_IN_0_17_1,
  input TILE_00_EFLX_IN_0_18_0,
  input TILE_00_EFLX_IN_0_18_1,
  input TILE_00_EFLX_IN_0_19_0,
  input TILE_00_EFLX_IN_0_19_1,
  input TILE_00_EFLX_IN_0_20_0,
  input TILE_00_EFLX_IN_0_20_1,
  input TILE_00_EFLX_IN_0_21_0,
  input TILE_00_EFLX_IN_0_21_1,
  input TILE_00_EFLX_IN_0_22_0,
  input TILE_00_EFLX_IN_0_22_1,
  input TILE_00_EFLX_IN_0_23_0,
  input TILE_00_EFLX_IN_0_23_1,
  input TILE_00_EFLX_IN_0_24_0,
  input TILE_00_EFLX_IN_0_24_1,
  input TILE_00_EFLX_IN_0_25_0,
  input TILE_00_EFLX_IN_0_25_1,
  input TILE_00_EFLX_IN_0_26_0,
  input TILE_00_EFLX_IN_0_26_1,
  input TILE_00_EFLX_IN_0_27_0,
  input TILE_00_EFLX_IN_0_27_1,
  input TILE_00_EFLX_IN_0_28_0,
  input TILE_00_EFLX_IN_0_28_1,
  input TILE_00_EFLX_IN_0_29_0,
  input TILE_00_EFLX_IN_0_29_1,
  input TILE_00_EFLX_IN_0_30_0,
  input TILE_00_EFLX_IN_0_30_1,
  input TILE_00_EFLX_IN_0_31_0,
  input TILE_00_EFLX_IN_0_31_1,
  input TILE_00_EFLX_IN_1_0_0,
  input TILE_00_EFLX_IN_1_0_1,
  input TILE_00_EFLX_IN_1_1_0,
  input TILE_00_EFLX_IN_1_1_1,
  input TILE_00_EFLX_IN_1_30_0,
  input TILE_00_EFLX_IN_1_30_1,
  input TILE_00_EFLX_IN_1_31_0,
  input TILE_00_EFLX_IN_1_31_1,
  input TILE_00_EFLX_IN_2_0_0,
  input TILE_00_EFLX_IN_2_0_1,
  input TILE_00_EFLX_IN_2_1_0,
  input TILE_00_EFLX_IN_2_1_1,
  input TILE_00_EFLX_IN_2_30_0,
  input TILE_00_EFLX_IN_2_30_1,
  input TILE_00_EFLX_IN_2_31_0,
  input TILE_00_EFLX_IN_2_31_1,
  input TILE_00_EFLX_IN_3_0_0,
  input TILE_00_EFLX_IN_3_0_1,
  input TILE_00_EFLX_IN_3_1_0,
  input TILE_00_EFLX_IN_3_1_1,
  input TILE_00_EFLX_IN_3_30_0,
  input TILE_00_EFLX_IN_3_30_1,
  input TILE_00_EFLX_IN_3_31_0,
  input TILE_00_EFLX_IN_3_31_1,
  input TILE_00_EFLX_IN_4_0_0,
  input TILE_00_EFLX_IN_4_0_1,
  input TILE_00_EFLX_IN_4_1_0,
  input TILE_00_EFLX_IN_4_1_1,
  input TILE_00_EFLX_IN_4_30_0,
  input TILE_00_EFLX_IN_4_30_1,
  input TILE_00_EFLX_IN_4_31_0,
  input TILE_00_EFLX_IN_4_31_1,
  input TILE_00_EFLX_IN_5_0_0,
  input TILE_00_EFLX_IN_5_0_1,
  input TILE_00_EFLX_IN_5_1_0,
  input TILE_00_EFLX_IN_5_1_1,
  input TILE_00_EFLX_IN_5_30_0,
  input TILE_00_EFLX_IN_5_30_1,
  input TILE_00_EFLX_IN_5_31_0,
  input TILE_00_EFLX_IN_5_31_1,
  input TILE_00_EFLX_IN_6_0_0,
  input TILE_00_EFLX_IN_6_0_1,
  input TILE_00_EFLX_IN_6_1_0,
  input TILE_00_EFLX_IN_6_1_1,
  input TILE_00_EFLX_IN_6_30_0,
  input TILE_00_EFLX_IN_6_30_1,
  input TILE_00_EFLX_IN_6_31_0,
  input TILE_00_EFLX_IN_6_31_1,
  input TILE_00_EFLX_IN_7_0_0,
  input TILE_00_EFLX_IN_7_0_1,
  input TILE_00_EFLX_IN_7_1_0,
  input TILE_00_EFLX_IN_7_1_1,
  input TILE_00_EFLX_IN_7_30_0,
  input TILE_00_EFLX_IN_7_30_1,
  input TILE_00_EFLX_IN_7_31_0,
  input TILE_00_EFLX_IN_7_31_1,
  input TILE_00_EFLX_IN_8_0_0,
  input TILE_00_EFLX_IN_8_0_1,
  input TILE_00_EFLX_IN_8_1_0,
  input TILE_00_EFLX_IN_8_1_1,
  input TILE_00_EFLX_IN_8_30_0,
  input TILE_00_EFLX_IN_8_30_1,
  input TILE_00_EFLX_IN_8_31_0,
  input TILE_00_EFLX_IN_8_31_1,
  input TILE_00_EFLX_IN_9_0_0,
  input TILE_00_EFLX_IN_9_0_1,
  input TILE_00_EFLX_IN_9_1_0,
  input TILE_00_EFLX_IN_9_1_1,
  input TILE_00_EFLX_IN_9_30_0,
  input TILE_00_EFLX_IN_9_30_1,
  input TILE_00_EFLX_IN_9_31_0,
  input TILE_00_EFLX_IN_9_31_1,
  input TILE_00_EFLX_IN_10_0_0,
  input TILE_00_EFLX_IN_10_0_1,
  input TILE_00_EFLX_IN_10_1_0,
  input TILE_00_EFLX_IN_10_1_1,
  input TILE_00_EFLX_IN_10_30_0,
  input TILE_00_EFLX_IN_10_30_1,
  input TILE_00_EFLX_IN_10_31_0,
  input TILE_00_EFLX_IN_10_31_1,
  input TILE_00_EFLX_IN_11_0_0,
  input TILE_00_EFLX_IN_11_0_1,
  input TILE_00_EFLX_IN_11_1_0,
  input TILE_00_EFLX_IN_11_1_1,
  input TILE_00_EFLX_IN_11_30_0,
  input TILE_00_EFLX_IN_11_30_1,
  input TILE_00_EFLX_IN_11_31_0,
  input TILE_00_EFLX_IN_11_31_1,
  input TILE_00_EFLX_IN_12_0_0,
  input TILE_00_EFLX_IN_12_0_1,
  input TILE_00_EFLX_IN_12_1_0,
  input TILE_00_EFLX_IN_12_1_1,
  input TILE_00_EFLX_IN_12_30_0,
  input TILE_00_EFLX_IN_12_30_1,
  input TILE_00_EFLX_IN_12_31_0,
  input TILE_00_EFLX_IN_12_31_1,
  input TILE_00_EFLX_IN_13_0_0,
  input TILE_00_EFLX_IN_13_0_1,
  input TILE_00_EFLX_IN_13_1_0,
  input TILE_00_EFLX_IN_13_1_1,
  input TILE_00_EFLX_IN_13_30_0,
  input TILE_00_EFLX_IN_13_30_1,
  input TILE_00_EFLX_IN_13_31_0,
  input TILE_00_EFLX_IN_13_31_1,
  input TILE_00_EFLX_IN_14_0_0,
  input TILE_00_EFLX_IN_14_0_1,
  input TILE_00_EFLX_IN_14_1_0,
  input TILE_00_EFLX_IN_14_1_1,
  input TILE_00_EFLX_IN_14_30_0,
  input TILE_00_EFLX_IN_14_30_1,
  input TILE_00_EFLX_IN_14_31_0,
  input TILE_00_EFLX_IN_14_31_1,
  input TILE_00_EFLX_IN_15_0_0,
  input TILE_00_EFLX_IN_15_0_1,
  input TILE_00_EFLX_IN_15_1_0,
  input TILE_00_EFLX_IN_15_1_1,
  input TILE_00_EFLX_IN_15_30_0,
  input TILE_00_EFLX_IN_15_30_1,
  input TILE_00_EFLX_IN_15_31_0,
  input TILE_00_EFLX_IN_15_31_1,
  input TILE_00_EFLX_IN_16_0_0,
  input TILE_00_EFLX_IN_16_0_1,
  input TILE_00_EFLX_IN_16_1_0,
  input TILE_00_EFLX_IN_16_1_1,
  input TILE_00_EFLX_IN_16_30_0,
  input TILE_00_EFLX_IN_16_30_1,
  input TILE_00_EFLX_IN_16_31_0,
  input TILE_00_EFLX_IN_16_31_1,
  input TILE_00_EFLX_IN_17_0_0,
  input TILE_00_EFLX_IN_17_0_1,
  input TILE_00_EFLX_IN_17_1_0,
  input TILE_00_EFLX_IN_17_1_1,
  input TILE_00_EFLX_IN_17_30_0,
  input TILE_00_EFLX_IN_17_30_1,
  input TILE_00_EFLX_IN_17_31_0,
  input TILE_00_EFLX_IN_17_31_1,
  input TILE_00_EFLX_IN_18_0_0,
  input TILE_00_EFLX_IN_18_0_1,
  input TILE_00_EFLX_IN_18_1_0,
  input TILE_00_EFLX_IN_18_1_1,
  input TILE_00_EFLX_IN_18_30_0,
  input TILE_00_EFLX_IN_18_30_1,
  input TILE_00_EFLX_IN_18_31_0,
  input TILE_00_EFLX_IN_18_31_1,
  input TILE_00_EFLX_IN_19_0_0,
  input TILE_00_EFLX_IN_19_0_1,
  input TILE_00_EFLX_IN_19_1_0,
  input TILE_00_EFLX_IN_19_1_1,
  input TILE_00_EFLX_IN_19_30_0,
  input TILE_00_EFLX_IN_19_30_1,
  input TILE_00_EFLX_IN_19_31_0,
  input TILE_00_EFLX_IN_19_31_1,
  input TILE_00_EFLX_IN_20_0_0,
  input TILE_00_EFLX_IN_20_0_1,
  input TILE_00_EFLX_IN_20_1_0,
  input TILE_00_EFLX_IN_20_1_1,
  input TILE_00_EFLX_IN_20_30_0,
  input TILE_00_EFLX_IN_20_30_1,
  input TILE_00_EFLX_IN_20_31_0,
  input TILE_00_EFLX_IN_20_31_1,
  input TILE_00_EFLX_IN_21_0_0,
  input TILE_00_EFLX_IN_21_0_1,
  input TILE_00_EFLX_IN_21_1_0,
  input TILE_00_EFLX_IN_21_1_1,
  input TILE_00_EFLX_IN_21_30_0,
  input TILE_00_EFLX_IN_21_30_1,
  input TILE_00_EFLX_IN_21_31_0,
  input TILE_00_EFLX_IN_21_31_1,
  input TILE_00_EFLX_IN_22_0_0,
  input TILE_00_EFLX_IN_22_0_1,
  input TILE_00_EFLX_IN_22_1_0,
  input TILE_00_EFLX_IN_22_1_1,
  input TILE_00_EFLX_IN_22_30_0,
  input TILE_00_EFLX_IN_22_30_1,
  input TILE_00_EFLX_IN_22_31_0,
  input TILE_00_EFLX_IN_22_31_1,
  input TILE_00_EFLX_IN_23_0_0,
  input TILE_00_EFLX_IN_23_0_1,
  input TILE_00_EFLX_IN_23_1_0,
  input TILE_00_EFLX_IN_23_1_1,
  input TILE_00_EFLX_IN_23_30_0,
  input TILE_00_EFLX_IN_23_30_1,
  input TILE_00_EFLX_IN_23_31_0,
  input TILE_00_EFLX_IN_23_31_1,
  input TILE_00_EFLX_IN_24_0_0,
  input TILE_00_EFLX_IN_24_0_1,
  input TILE_00_EFLX_IN_24_1_0,
  input TILE_00_EFLX_IN_24_1_1,
  input TILE_00_EFLX_IN_24_30_0,
  input TILE_00_EFLX_IN_24_30_1,
  input TILE_00_EFLX_IN_24_31_0,
  input TILE_00_EFLX_IN_24_31_1,
  input TILE_00_EFLX_IN_25_0_0,
  input TILE_00_EFLX_IN_25_0_1,
  input TILE_00_EFLX_IN_25_1_0,
  input TILE_00_EFLX_IN_25_1_1,
  input TILE_00_EFLX_IN_25_30_0,
  input TILE_00_EFLX_IN_25_30_1,
  input TILE_00_EFLX_IN_25_31_0,
  input TILE_00_EFLX_IN_25_31_1,
  input TILE_00_EFLX_IN_26_0_0,
  input TILE_00_EFLX_IN_26_0_1,
  input TILE_00_EFLX_IN_26_1_0,
  input TILE_00_EFLX_IN_26_1_1,
  input TILE_00_EFLX_IN_26_30_0,
  input TILE_00_EFLX_IN_26_30_1,
  input TILE_00_EFLX_IN_26_31_0,
  input TILE_00_EFLX_IN_26_31_1,
  input TILE_00_EFLX_IN_27_0_0,
  input TILE_00_EFLX_IN_27_0_1,
  input TILE_00_EFLX_IN_27_1_0,
  input TILE_00_EFLX_IN_27_1_1,
  input TILE_00_EFLX_IN_27_30_0,
  input TILE_00_EFLX_IN_27_30_1,
  input TILE_00_EFLX_IN_27_31_0,
  input TILE_00_EFLX_IN_27_31_1,
  input TILE_00_EFLX_IN_28_0_0,
  input TILE_00_EFLX_IN_28_0_1,
  input TILE_00_EFLX_IN_28_1_0,
  input TILE_00_EFLX_IN_28_1_1,
  input TILE_00_EFLX_IN_28_30_0,
  input TILE_00_EFLX_IN_28_30_1,
  input TILE_00_EFLX_IN_28_31_0,
  input TILE_00_EFLX_IN_28_31_1,
  input TILE_00_EFLX_IN_29_0_0,
  input TILE_00_EFLX_IN_29_0_1,
  input TILE_00_EFLX_IN_29_1_0,
  input TILE_00_EFLX_IN_29_1_1,
  input TILE_00_EFLX_IN_29_30_0,
  input TILE_00_EFLX_IN_29_30_1,
  input TILE_00_EFLX_IN_29_31_0,
  input TILE_00_EFLX_IN_29_31_1,
  input TILE_00_EFLX_IN_30_0_0,
  input TILE_00_EFLX_IN_30_0_1,
  input TILE_00_EFLX_IN_30_1_0,
  input TILE_00_EFLX_IN_30_1_1,
  input TILE_00_EFLX_IN_30_30_0,
  input TILE_00_EFLX_IN_30_30_1,
  input TILE_00_EFLX_IN_30_31_0,
  input TILE_00_EFLX_IN_30_31_1,
  input TILE_00_EFLX_IN_31_0_0,
  input TILE_00_EFLX_IN_31_0_1,
  input TILE_00_EFLX_IN_31_1_0,
  input TILE_00_EFLX_IN_31_1_1,
  input TILE_00_EFLX_IN_31_2_0,
  input TILE_00_EFLX_IN_31_2_1,
  input TILE_00_EFLX_IN_31_3_0,
  input TILE_00_EFLX_IN_31_3_1,
  input TILE_00_EFLX_IN_31_4_0,
  input TILE_00_EFLX_IN_31_4_1,
  input TILE_00_EFLX_IN_31_5_0,
  input TILE_00_EFLX_IN_31_5_1,
  input TILE_00_EFLX_IN_31_6_0,
  input TILE_00_EFLX_IN_31_6_1,
  input TILE_00_EFLX_IN_31_7_0,
  input TILE_00_EFLX_IN_31_7_1,
  input TILE_00_EFLX_IN_31_8_0,
  input TILE_00_EFLX_IN_31_8_1,
  input TILE_00_EFLX_IN_31_9_0,
  input TILE_00_EFLX_IN_31_9_1,
  input TILE_00_EFLX_IN_31_10_0,
  input TILE_00_EFLX_IN_31_10_1,
  input TILE_00_EFLX_IN_31_11_0,
  input TILE_00_EFLX_IN_31_11_1,
  input TILE_00_EFLX_IN_31_12_0,
  input TILE_00_EFLX_IN_31_12_1,
  input TILE_00_EFLX_IN_31_13_0,
  input TILE_00_EFLX_IN_31_13_1,
  input TILE_00_EFLX_IN_31_14_0,
  input TILE_00_EFLX_IN_31_14_1,
  input TILE_00_EFLX_IN_31_15_0,
  input TILE_00_EFLX_IN_31_15_1,
  input TILE_00_EFLX_IN_31_16_0,
  input TILE_00_EFLX_IN_31_16_1,
  input TILE_00_EFLX_IN_31_17_0,
  input TILE_00_EFLX_IN_31_17_1,
  input TILE_00_EFLX_IN_31_18_0,
  input TILE_00_EFLX_IN_31_18_1,
  input TILE_00_EFLX_IN_31_19_0,
  input TILE_00_EFLX_IN_31_19_1,
  input TILE_00_EFLX_IN_31_20_0,
  input TILE_00_EFLX_IN_31_20_1,
  input TILE_00_EFLX_IN_31_21_0,
  input TILE_00_EFLX_IN_31_21_1,
  input TILE_00_EFLX_IN_31_22_0,
  input TILE_00_EFLX_IN_31_22_1,
  input TILE_00_EFLX_IN_31_23_0,
  input TILE_00_EFLX_IN_31_23_1,
  input TILE_00_EFLX_IN_31_24_0,
  input TILE_00_EFLX_IN_31_24_1,
  input TILE_00_EFLX_IN_31_25_0,
  input TILE_00_EFLX_IN_31_25_1,
  input TILE_00_EFLX_IN_31_26_0,
  input TILE_00_EFLX_IN_31_26_1,
  input TILE_00_EFLX_IN_31_27_0,
  input TILE_00_EFLX_IN_31_27_1,
  input TILE_00_EFLX_IN_31_28_0,
  input TILE_00_EFLX_IN_31_28_1,
  input TILE_00_EFLX_IN_31_29_0,
  input TILE_00_EFLX_IN_31_29_1,
  input TILE_00_EFLX_IN_31_30_0,
  input TILE_00_EFLX_IN_31_30_1,
  input TILE_00_EFLX_IN_31_31_0,
  input TILE_00_EFLX_IN_31_31_1,
  output TILE_00_EFLX_OUT_0_0_0,
  output TILE_00_EFLX_OUT_0_0_1,
  output TILE_00_EFLX_OUT_0_1_0,
  output TILE_00_EFLX_OUT_0_1_1,
  output TILE_00_EFLX_OUT_0_2_0,
  output TILE_00_EFLX_OUT_0_2_1,
  output TILE_00_EFLX_OUT_0_3_0,
  output TILE_00_EFLX_OUT_0_3_1,
  output TILE_00_EFLX_OUT_0_4_0,
  output TILE_00_EFLX_OUT_0_4_1,
  output TILE_00_EFLX_OUT_0_5_0,
  output TILE_00_EFLX_OUT_0_5_1,
  output TILE_00_EFLX_OUT_0_6_0,
  output TILE_00_EFLX_OUT_0_6_1,
  output TILE_00_EFLX_OUT_0_7_0,
  output TILE_00_EFLX_OUT_0_7_1,
  output TILE_00_EFLX_OUT_0_8_0,
  output TILE_00_EFLX_OUT_0_8_1,
  output TILE_00_EFLX_OUT_0_9_0,
  output TILE_00_EFLX_OUT_0_9_1,
  output TILE_00_EFLX_OUT_0_10_0,
  output TILE_00_EFLX_OUT_0_10_1,
  output TILE_00_EFLX_OUT_0_11_0,
  output TILE_00_EFLX_OUT_0_11_1,
  output TILE_00_EFLX_OUT_0_12_0,
  output TILE_00_EFLX_OUT_0_12_1,
  output TILE_00_EFLX_OUT_0_13_0,
  output TILE_00_EFLX_OUT_0_13_1,
  output TILE_00_EFLX_OUT_0_14_0,
  output TILE_00_EFLX_OUT_0_14_1,
  output TILE_00_EFLX_OUT_0_15_0,
  output TILE_00_EFLX_OUT_0_15_1,
  output TILE_00_EFLX_OUT_0_16_0,
  output TILE_00_EFLX_OUT_0_16_1,
  output TILE_00_EFLX_OUT_0_17_0,
  output TILE_00_EFLX_OUT_0_17_1,
  output TILE_00_EFLX_OUT_0_18_0,
  output TILE_00_EFLX_OUT_0_18_1,
  output TILE_00_EFLX_OUT_0_19_0,
  output TILE_00_EFLX_OUT_0_19_1,
  output TILE_00_EFLX_OUT_0_20_0,
  output TILE_00_EFLX_OUT_0_20_1,
  output TILE_00_EFLX_OUT_0_21_0,
  output TILE_00_EFLX_OUT_0_21_1,
  output TILE_00_EFLX_OUT_0_22_0,
  output TILE_00_EFLX_OUT_0_22_1,
  output TILE_00_EFLX_OUT_0_23_0,
  output TILE_00_EFLX_OUT_0_23_1,
  output TILE_00_EFLX_OUT_0_24_0,
  output TILE_00_EFLX_OUT_0_24_1,
  output TILE_00_EFLX_OUT_0_25_0,
  output TILE_00_EFLX_OUT_0_25_1,
  output TILE_00_EFLX_OUT_0_26_0,
  output TILE_00_EFLX_OUT_0_26_1,
  output TILE_00_EFLX_OUT_0_27_0,
  output TILE_00_EFLX_OUT_0_27_1,
  output TILE_00_EFLX_OUT_0_28_0,
  output TILE_00_EFLX_OUT_0_28_1,
  output TILE_00_EFLX_OUT_0_29_0,
  output TILE_00_EFLX_OUT_0_29_1,
  output TILE_00_EFLX_OUT_0_30_0,
  output TILE_00_EFLX_OUT_0_30_1,
  output TILE_00_EFLX_OUT_0_31_0,
  output TILE_00_EFLX_OUT_0_31_1,
  output TILE_00_EFLX_OUT_1_0_0,
  output TILE_00_EFLX_OUT_1_0_1,
  output TILE_00_EFLX_OUT_1_1_0,
  output TILE_00_EFLX_OUT_1_1_1,
  output TILE_00_EFLX_OUT_1_30_0,
  output TILE_00_EFLX_OUT_1_30_1,
  output TILE_00_EFLX_OUT_1_31_0,
  output TILE_00_EFLX_OUT_1_31_1,
  output TILE_00_EFLX_OUT_2_0_0,
  output TILE_00_EFLX_OUT_2_0_1,
  output TILE_00_EFLX_OUT_2_1_0,
  output TILE_00_EFLX_OUT_2_1_1,
  output TILE_00_EFLX_OUT_2_30_0,
  output TILE_00_EFLX_OUT_2_30_1,
  output TILE_00_EFLX_OUT_2_31_0,
  output TILE_00_EFLX_OUT_2_31_1,
  output TILE_00_EFLX_OUT_3_0_0,
  output TILE_00_EFLX_OUT_3_0_1,
  output TILE_00_EFLX_OUT_3_1_0,
  output TILE_00_EFLX_OUT_3_1_1,
  output TILE_00_EFLX_OUT_3_30_0,
  output TILE_00_EFLX_OUT_3_30_1,
  output TILE_00_EFLX_OUT_3_31_0,
  output TILE_00_EFLX_OUT_3_31_1,
  output TILE_00_EFLX_OUT_4_0_0,
  output TILE_00_EFLX_OUT_4_0_1,
  output TILE_00_EFLX_OUT_4_1_0,
  output TILE_00_EFLX_OUT_4_1_1,
  output TILE_00_EFLX_OUT_4_30_0,
  output TILE_00_EFLX_OUT_4_30_1,
  output TILE_00_EFLX_OUT_4_31_0,
  output TILE_00_EFLX_OUT_4_31_1,
  output TILE_00_EFLX_OUT_5_0_0,
  output TILE_00_EFLX_OUT_5_0_1,
  output TILE_00_EFLX_OUT_5_1_0,
  output TILE_00_EFLX_OUT_5_1_1,
  output TILE_00_EFLX_OUT_5_30_0,
  output TILE_00_EFLX_OUT_5_30_1,
  output TILE_00_EFLX_OUT_5_31_0,
  output TILE_00_EFLX_OUT_5_31_1,
  output TILE_00_EFLX_OUT_6_0_0,
  output TILE_00_EFLX_OUT_6_0_1,
  output TILE_00_EFLX_OUT_6_1_0,
  output TILE_00_EFLX_OUT_6_1_1,
  output TILE_00_EFLX_OUT_6_30_0,
  output TILE_00_EFLX_OUT_6_30_1,
  output TILE_00_EFLX_OUT_6_31_0,
  output TILE_00_EFLX_OUT_6_31_1,
  output TILE_00_EFLX_OUT_7_0_0,
  output TILE_00_EFLX_OUT_7_0_1,
  output TILE_00_EFLX_OUT_7_1_0,
  output TILE_00_EFLX_OUT_7_1_1,
  output TILE_00_EFLX_OUT_7_30_0,
  output TILE_00_EFLX_OUT_7_30_1,
  output TILE_00_EFLX_OUT_7_31_0,
  output TILE_00_EFLX_OUT_7_31_1,
  output TILE_00_EFLX_OUT_8_0_0,
  output TILE_00_EFLX_OUT_8_0_1,
  output TILE_00_EFLX_OUT_8_1_0,
  output TILE_00_EFLX_OUT_8_1_1,
  output TILE_00_EFLX_OUT_8_30_0,
  output TILE_00_EFLX_OUT_8_30_1,
  output TILE_00_EFLX_OUT_8_31_0,
  output TILE_00_EFLX_OUT_8_31_1,
  output TILE_00_EFLX_OUT_9_0_0,
  output TILE_00_EFLX_OUT_9_0_1,
  output TILE_00_EFLX_OUT_9_1_0,
  output TILE_00_EFLX_OUT_9_1_1,
  output TILE_00_EFLX_OUT_9_30_0,
  output TILE_00_EFLX_OUT_9_30_1,
  output TILE_00_EFLX_OUT_9_31_0,
  output TILE_00_EFLX_OUT_9_31_1,
  output TILE_00_EFLX_OUT_10_0_0,
  output TILE_00_EFLX_OUT_10_0_1,
  output TILE_00_EFLX_OUT_10_1_0,
  output TILE_00_EFLX_OUT_10_1_1,
  output TILE_00_EFLX_OUT_10_30_0,
  output TILE_00_EFLX_OUT_10_30_1,
  output TILE_00_EFLX_OUT_10_31_0,
  output TILE_00_EFLX_OUT_10_31_1,
  output TILE_00_EFLX_OUT_11_0_0,
  output TILE_00_EFLX_OUT_11_0_1,
  output TILE_00_EFLX_OUT_11_1_0,
  output TILE_00_EFLX_OUT_11_1_1,
  output TILE_00_EFLX_OUT_11_30_0,
  output TILE_00_EFLX_OUT_11_30_1,
  output TILE_00_EFLX_OUT_11_31_0,
  output TILE_00_EFLX_OUT_11_31_1,
  output TILE_00_EFLX_OUT_12_0_0,
  output TILE_00_EFLX_OUT_12_0_1,
  output TILE_00_EFLX_OUT_12_1_0,
  output TILE_00_EFLX_OUT_12_1_1,
  output TILE_00_EFLX_OUT_12_30_0,
  output TILE_00_EFLX_OUT_12_30_1,
  output TILE_00_EFLX_OUT_12_31_0,
  output TILE_00_EFLX_OUT_12_31_1,
  output TILE_00_EFLX_OUT_13_0_0,
  output TILE_00_EFLX_OUT_13_0_1,
  output TILE_00_EFLX_OUT_13_1_0,
  output TILE_00_EFLX_OUT_13_1_1,
  output TILE_00_EFLX_OUT_13_30_0,
  output TILE_00_EFLX_OUT_13_30_1,
  output TILE_00_EFLX_OUT_13_31_0,
  output TILE_00_EFLX_OUT_13_31_1,
  output TILE_00_EFLX_OUT_14_0_0,
  output TILE_00_EFLX_OUT_14_0_1,
  output TILE_00_EFLX_OUT_14_1_0,
  output TILE_00_EFLX_OUT_14_1_1,
  output TILE_00_EFLX_OUT_14_30_0,
  output TILE_00_EFLX_OUT_14_30_1,
  output TILE_00_EFLX_OUT_14_31_0,
  output TILE_00_EFLX_OUT_14_31_1,
  output TILE_00_EFLX_OUT_15_0_0,
  output TILE_00_EFLX_OUT_15_0_1,
  output TILE_00_EFLX_OUT_15_1_0,
  output TILE_00_EFLX_OUT_15_1_1,
  output TILE_00_EFLX_OUT_15_30_0,
  output TILE_00_EFLX_OUT_15_30_1,
  output TILE_00_EFLX_OUT_15_31_0,
  output TILE_00_EFLX_OUT_15_31_1,
  output TILE_00_EFLX_OUT_16_0_0,
  output TILE_00_EFLX_OUT_16_0_1,
  output TILE_00_EFLX_OUT_16_1_0,
  output TILE_00_EFLX_OUT_16_1_1,
  output TILE_00_EFLX_OUT_16_30_0,
  output TILE_00_EFLX_OUT_16_30_1,
  output TILE_00_EFLX_OUT_16_31_0,
  output TILE_00_EFLX_OUT_16_31_1,
  output TILE_00_EFLX_OUT_17_0_0,
  output TILE_00_EFLX_OUT_17_0_1,
  output TILE_00_EFLX_OUT_17_1_0,
  output TILE_00_EFLX_OUT_17_1_1,
  output TILE_00_EFLX_OUT_17_30_0,
  output TILE_00_EFLX_OUT_17_30_1,
  output TILE_00_EFLX_OUT_17_31_0,
  output TILE_00_EFLX_OUT_17_31_1,
  output TILE_00_EFLX_OUT_18_0_0,
  output TILE_00_EFLX_OUT_18_0_1,
  output TILE_00_EFLX_OUT_18_1_0,
  output TILE_00_EFLX_OUT_18_1_1,
  output TILE_00_EFLX_OUT_18_30_0,
  output TILE_00_EFLX_OUT_18_30_1,
  output TILE_00_EFLX_OUT_18_31_0,
  output TILE_00_EFLX_OUT_18_31_1,
  output TILE_00_EFLX_OUT_19_0_0,
  output TILE_00_EFLX_OUT_19_0_1,
  output TILE_00_EFLX_OUT_19_1_0,
  output TILE_00_EFLX_OUT_19_1_1,
  output TILE_00_EFLX_OUT_19_30_0,
  output TILE_00_EFLX_OUT_19_30_1,
  output TILE_00_EFLX_OUT_19_31_0,
  output TILE_00_EFLX_OUT_19_31_1,
  output TILE_00_EFLX_OUT_20_0_0,
  output TILE_00_EFLX_OUT_20_0_1,
  output TILE_00_EFLX_OUT_20_1_0,
  output TILE_00_EFLX_OUT_20_1_1,
  output TILE_00_EFLX_OUT_20_30_0,
  output TILE_00_EFLX_OUT_20_30_1,
  output TILE_00_EFLX_OUT_20_31_0,
  output TILE_00_EFLX_OUT_20_31_1,
  output TILE_00_EFLX_OUT_21_0_0,
  output TILE_00_EFLX_OUT_21_0_1,
  output TILE_00_EFLX_OUT_21_1_0,
  output TILE_00_EFLX_OUT_21_1_1,
  output TILE_00_EFLX_OUT_21_30_0,
  output TILE_00_EFLX_OUT_21_30_1,
  output TILE_00_EFLX_OUT_21_31_0,
  output TILE_00_EFLX_OUT_21_31_1,
  output TILE_00_EFLX_OUT_22_0_0,
  output TILE_00_EFLX_OUT_22_0_1,
  output TILE_00_EFLX_OUT_22_1_0,
  output TILE_00_EFLX_OUT_22_1_1,
  output TILE_00_EFLX_OUT_22_30_0,
  output TILE_00_EFLX_OUT_22_30_1,
  output TILE_00_EFLX_OUT_22_31_0,
  output TILE_00_EFLX_OUT_22_31_1,
  output TILE_00_EFLX_OUT_23_0_0,
  output TILE_00_EFLX_OUT_23_0_1,
  output TILE_00_EFLX_OUT_23_1_0,
  output TILE_00_EFLX_OUT_23_1_1,
  output TILE_00_EFLX_OUT_23_30_0,
  output TILE_00_EFLX_OUT_23_30_1,
  output TILE_00_EFLX_OUT_23_31_0,
  output TILE_00_EFLX_OUT_23_31_1,
  output TILE_00_EFLX_OUT_24_0_0,
  output TILE_00_EFLX_OUT_24_0_1,
  output TILE_00_EFLX_OUT_24_1_0,
  output TILE_00_EFLX_OUT_24_1_1,
  output TILE_00_EFLX_OUT_24_30_0,
  output TILE_00_EFLX_OUT_24_30_1,
  output TILE_00_EFLX_OUT_24_31_0,
  output TILE_00_EFLX_OUT_24_31_1,
  output TILE_00_EFLX_OUT_25_0_0,
  output TILE_00_EFLX_OUT_25_0_1,
  output TILE_00_EFLX_OUT_25_1_0,
  output TILE_00_EFLX_OUT_25_1_1,
  output TILE_00_EFLX_OUT_25_30_0,
  output TILE_00_EFLX_OUT_25_30_1,
  output TILE_00_EFLX_OUT_25_31_0,
  output TILE_00_EFLX_OUT_25_31_1,
  output TILE_00_EFLX_OUT_26_0_0,
  output TILE_00_EFLX_OUT_26_0_1,
  output TILE_00_EFLX_OUT_26_1_0,
  output TILE_00_EFLX_OUT_26_1_1,
  output TILE_00_EFLX_OUT_26_30_0,
  output TILE_00_EFLX_OUT_26_30_1,
  output TILE_00_EFLX_OUT_26_31_0,
  output TILE_00_EFLX_OUT_26_31_1,
  output TILE_00_EFLX_OUT_27_0_0,
  output TILE_00_EFLX_OUT_27_0_1,
  output TILE_00_EFLX_OUT_27_1_0,
  output TILE_00_EFLX_OUT_27_1_1,
  output TILE_00_EFLX_OUT_27_30_0,
  output TILE_00_EFLX_OUT_27_30_1,
  output TILE_00_EFLX_OUT_27_31_0,
  output TILE_00_EFLX_OUT_27_31_1,
  output TILE_00_EFLX_OUT_28_0_0,
  output TILE_00_EFLX_OUT_28_0_1,
  output TILE_00_EFLX_OUT_28_1_0,
  output TILE_00_EFLX_OUT_28_1_1,
  output TILE_00_EFLX_OUT_28_30_0,
  output TILE_00_EFLX_OUT_28_30_1,
  output TILE_00_EFLX_OUT_28_31_0,
  output TILE_00_EFLX_OUT_28_31_1,
  output TILE_00_EFLX_OUT_29_0_0,
  output TILE_00_EFLX_OUT_29_0_1,
  output TILE_00_EFLX_OUT_29_1_0,
  output TILE_00_EFLX_OUT_29_1_1,
  output TILE_00_EFLX_OUT_29_30_0,
  output TILE_00_EFLX_OUT_29_30_1,
  output TILE_00_EFLX_OUT_29_31_0,
  output TILE_00_EFLX_OUT_29_31_1,
  output TILE_00_EFLX_OUT_30_0_0,
  output TILE_00_EFLX_OUT_30_0_1,
  output TILE_00_EFLX_OUT_30_1_0,
  output TILE_00_EFLX_OUT_30_1_1,
  output TILE_00_EFLX_OUT_30_30_0,
  output TILE_00_EFLX_OUT_30_30_1,
  output TILE_00_EFLX_OUT_30_31_0,
  output TILE_00_EFLX_OUT_30_31_1,
  output TILE_00_EFLX_OUT_31_0_0,
  output TILE_00_EFLX_OUT_31_0_1,
  output TILE_00_EFLX_OUT_31_1_0,
  output TILE_00_EFLX_OUT_31_1_1,
  output TILE_00_EFLX_OUT_31_2_0,
  output TILE_00_EFLX_OUT_31_2_1,
  output TILE_00_EFLX_OUT_31_3_0,
  output TILE_00_EFLX_OUT_31_3_1,
  output TILE_00_EFLX_OUT_31_4_0,
  output TILE_00_EFLX_OUT_31_4_1,
  output TILE_00_EFLX_OUT_31_5_0,
  output TILE_00_EFLX_OUT_31_5_1,
  output TILE_00_EFLX_OUT_31_6_0,
  output TILE_00_EFLX_OUT_31_6_1,
  output TILE_00_EFLX_OUT_31_7_0,
  output TILE_00_EFLX_OUT_31_7_1,
  output TILE_00_EFLX_OUT_31_8_0,
  output TILE_00_EFLX_OUT_31_8_1,
  output TILE_00_EFLX_OUT_31_9_0,
  output TILE_00_EFLX_OUT_31_9_1,
  output TILE_00_EFLX_OUT_31_10_0,
  output TILE_00_EFLX_OUT_31_10_1,
  output TILE_00_EFLX_OUT_31_11_0,
  output TILE_00_EFLX_OUT_31_11_1,
  output TILE_00_EFLX_OUT_31_12_0,
  output TILE_00_EFLX_OUT_31_12_1,
  output TILE_00_EFLX_OUT_31_13_0,
  output TILE_00_EFLX_OUT_31_13_1,
  output TILE_00_EFLX_OUT_31_14_0,
  output TILE_00_EFLX_OUT_31_14_1,
  output TILE_00_EFLX_OUT_31_15_0,
  output TILE_00_EFLX_OUT_31_15_1,
  output TILE_00_EFLX_OUT_31_16_0,
  output TILE_00_EFLX_OUT_31_16_1,
  output TILE_00_EFLX_OUT_31_17_0,
  output TILE_00_EFLX_OUT_31_17_1,
  output TILE_00_EFLX_OUT_31_18_0,
  output TILE_00_EFLX_OUT_31_18_1,
  output TILE_00_EFLX_OUT_31_19_0,
  output TILE_00_EFLX_OUT_31_19_1,
  output TILE_00_EFLX_OUT_31_20_0,
  output TILE_00_EFLX_OUT_31_20_1,
  output TILE_00_EFLX_OUT_31_21_0,
  output TILE_00_EFLX_OUT_31_21_1,
  output TILE_00_EFLX_OUT_31_22_0,
  output TILE_00_EFLX_OUT_31_22_1,
  output TILE_00_EFLX_OUT_31_23_0,
  output TILE_00_EFLX_OUT_31_23_1,
  output TILE_00_EFLX_OUT_31_24_0,
  output TILE_00_EFLX_OUT_31_24_1,
  output TILE_00_EFLX_OUT_31_25_0,
  output TILE_00_EFLX_OUT_31_25_1,
  output TILE_00_EFLX_OUT_31_26_0,
  output TILE_00_EFLX_OUT_31_26_1,
  output TILE_00_EFLX_OUT_31_27_0,
  output TILE_00_EFLX_OUT_31_27_1,
  output TILE_00_EFLX_OUT_31_28_0,
  output TILE_00_EFLX_OUT_31_28_1,
  output TILE_00_EFLX_OUT_31_29_0,
  output TILE_00_EFLX_OUT_31_29_1,
  output TILE_00_EFLX_OUT_31_30_0,
  output TILE_00_EFLX_OUT_31_30_1,
  output TILE_00_EFLX_OUT_31_31_0,
  output TILE_00_EFLX_OUT_31_31_1,
  input CHIP_RST
)
;
  wire btn ;
  wire reset ;
  wire clk ;
  wire clk_en ;
  wire seg_0 ;
  wire seg_0_en ;
  wire seg_1 ;
  wire seg_1_en ;
  wire seg_2 ;
  wire seg_2_en ;
  wire seg_3 ;
  wire seg_3_en ;
  wire seg_4 ;
  wire seg_4_en ;
  wire seg_5 ;
  wire seg_5_en ;
  wire seg_6 ;
  wire seg_6_en ;
wire EFLX_CHIP_RST = CHIP_RST;
wire GND_NET ;
assign GND_NET = 1'b0 ;
wire VCC_NET ;
assign VCC_NET = 1'b1 ;
assign clk = TILE_00_CLK_IN_W0;
assign TILE_00_EFLX_OUT_0_6_0 = seg_2;
assign TILE_00_EFLX_OUT_0_6_1 = seg_2_en;
assign TILE_00_EFLX_OUT_0_7_0 = seg_6;
assign TILE_00_EFLX_OUT_0_7_1 = seg_6_en;
assign TILE_00_EFLX_OUT_0_8_0 = seg_5;
assign TILE_00_EFLX_OUT_0_8_1 = seg_5_en;
assign TILE_00_EFLX_OUT_0_24_0 = seg_0;
assign TILE_00_EFLX_OUT_0_24_1 = seg_0_en;
assign TILE_00_EFLX_OUT_0_25_0 = clk_en;
assign TILE_00_EFLX_OUT_31_4_0 = seg_3;
assign TILE_00_EFLX_OUT_31_4_1 = seg_3_en;
assign TILE_00_EFLX_OUT_31_5_0 = seg_4;
assign TILE_00_EFLX_OUT_31_5_1 = seg_4_en;
assign TILE_00_EFLX_OUT_31_8_0 = seg_1;
assign TILE_00_EFLX_OUT_31_8_1 = seg_1_en;
assign btn = TILE_00_EFLX_IN_31_22_0;
assign reset = TILE_00_EFLX_IN_31_22_1;
  RBBIO TILE_00_RBB_0_6 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_2_en, seg_2}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2071.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_6.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_6.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_6.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_6.I0pol=1'h0;
defparam TILE_00_RBB_0_6.I1pol=1'h0;
defparam TILE_00_RBB_0_6.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_6.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_6.MUX_IOpol=4'b0001;
defparam TILE_00_RBB_0_6.O0pol=1'h1;
defparam TILE_00_RBB_0_6.O1pol=1'h0;
defparam TILE_00_RBB_0_6.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_6.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_7 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_6_en, seg_6}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2075.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_7.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_7.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_7.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_7.I0pol=1'h0;
defparam TILE_00_RBB_0_7.I1pol=1'h0;
defparam TILE_00_RBB_0_7.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_7.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_7.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_7.O0pol=1'h0;
defparam TILE_00_RBB_0_7.O1pol=1'h0;
defparam TILE_00_RBB_0_7.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_7.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_16_12 (
    .A1(\_$$_$techmap3801$abc$3750$lut$0debounce_cnt[19:0][3].A[1] ),
    .A2(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[5] ),
    .A3(\_$$_$techmap3810$abc$3750$lut$0debounce_cnt[19:0][0].A[0] ),
    .A4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .A5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .A6(_$w$_reset),
    .AQ(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[5] ),
    .B1(\_$$_$techmap3815$abc$3750$lut$0debounce_cnt[19:0][2].A[1] ),
    .B2(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[4] ),
    .B3(\_$$_$techmap3829$abc$3750$lut$aiger3749$161.A[0] ),
    .B4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .B5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3814$abc$3750$lut$0debounce_cnt[19:0][1].A[0] ),
    .BQ(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[4] ),
    .C1(\_$$_$techmap3814$abc$3750$lut$0debounce_cnt[19:0][1].A[0] ),
    .C2(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[4] ),
    .C3(\_$$_$techmap3829$abc$3750$lut$aiger3749$161.A[0] ),
    .C4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .C5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CMUX(\_$$_$techmap3815$abc$3750$lut$0debounce_cnt[19:0][2].A[1] ),
    .COUT(_$$_$abc$3750$aiger3749$102),
    .CQ(\_$$_$techmap3829$abc$3750$lut$aiger3749$161.A[0] ),
    .D1(1'b0),
    .D2(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[5] ),
    .D3(\_$$_$techmap3810$abc$3750$lut$0debounce_cnt[19:0][0].A[0] ),
    .D4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .D5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3801$abc$3750$lut$0debounce_cnt[19:0][3].A[1] ),
    .DQ(\_$$_$techmap3810$abc$3750$lut$0debounce_cnt[19:0][0].A[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_16_12.A6_TIE=1'h0;
defparam TILE_00_RBB_16_12.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_12.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_16_12.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_16_12.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_16_12.AQ1_SEL_A=6'b000100;
defparam TILE_00_RBB_16_12.AQ1_SEL_B=6'b000100;
defparam TILE_00_RBB_16_12.AQ1_SEL_C=6'b000100;
defparam TILE_00_RBB_16_12.AQ1_SEL_D=5'b00010;
defparam TILE_00_RBB_16_12.AQpol=1'h1;
defparam TILE_00_RBB_16_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.B6_TIE=1'h0;
defparam TILE_00_RBB_16_12.BC=256'h0f0f0f0f00aa00ccf0f0f0f000aa00cccccccccc00aa00f0cccccccc000f00f0;
defparam TILE_00_RBB_16_12.BQpol=1'h1;
defparam TILE_00_RBB_16_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.C6_TIE=1'h0;
defparam TILE_00_RBB_16_12.CE_TIE=1'h0;
defparam TILE_00_RBB_16_12.CIN_SEL=2'b00;
defparam TILE_00_RBB_16_12.CQpol=1'h1;
defparam TILE_00_RBB_16_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_12.D6_TIE=1'h0;
defparam TILE_00_RBB_16_12.DQpol=1'h1;
defparam TILE_00_RBB_16_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.LH_ON=1'h0;
defparam TILE_00_RBB_16_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_12.MUX_AI=6'b110000;
defparam TILE_00_RBB_16_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_12.MUX_BI=6'b010000;
defparam TILE_00_RBB_16_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_12.MUX_CE=6'b010010;
defparam TILE_00_RBB_16_12.MUX_CI=6'b010000;
defparam TILE_00_RBB_16_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_12.MUX_DI=6'b010000;
defparam TILE_00_RBB_16_12.MUX_SR=6'b100001;
defparam TILE_00_RBB_16_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_12.OAQpol=1'h1;
defparam TILE_00_RBB_16_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.OBQpol=1'h1;
defparam TILE_00_RBB_16_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.OCQpol=1'h1;
defparam TILE_00_RBB_16_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.ODQpol=1'h1;
defparam TILE_00_RBB_16_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_16_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_16_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_19_12 (
    .A1(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[3] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .AMUX(\_$$_$techmap3799$abc$3750$lut$0debounce_cnt[19:0][4].A[1] ),
    .B1(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[2] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3797$abc$3750$lut$0debounce_cnt[19:0][5].A[1] ),
    .C1(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[0] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3750$aiger3749$102),
    .CLK(clk),
    .CMUX(\_$$_$techmap3805$abc$3750$lut$0debounce_cnt[19:0][6].A[1] ),
    .COUT(_$$_$abc$3750$aiger3749$110),
    .D1(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[1] ),
    .D2(_$w$_btn),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3807$abc$3750$lut$0debounce_cnt[19:0][7].A[1] ),
    .DQ(btn_prev),
    .SRin(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_19_12.A6_TIE=1'h0;
defparam TILE_00_RBB_19_12.AMX_SEL_A=5'b10000;
defparam TILE_00_RBB_19_12.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_19_12.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_19_12.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_19_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_19_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_19_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_19_12.AQ1_SEL_D=5'b00010;
defparam TILE_00_RBB_19_12.AQpol=1'h1;
defparam TILE_00_RBB_19_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.B6_TIE=1'h0;
defparam TILE_00_RBB_19_12.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaacccccccc;
defparam TILE_00_RBB_19_12.BQpol=1'h1;
defparam TILE_00_RBB_19_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.C6_TIE=1'h0;
defparam TILE_00_RBB_19_12.CE_TIE=1'h1;
defparam TILE_00_RBB_19_12.CIN_SEL=2'b11;
defparam TILE_00_RBB_19_12.CQpol=1'h1;
defparam TILE_00_RBB_19_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_12.D6_TIE=1'h0;
defparam TILE_00_RBB_19_12.DQpol=1'h1;
defparam TILE_00_RBB_19_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.LH_ON=1'h0;
defparam TILE_00_RBB_19_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_12.MUX_AI=6'b010000;
defparam TILE_00_RBB_19_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_12.MUX_BI=6'b010000;
defparam TILE_00_RBB_19_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_19_12.MUX_CI=6'b010000;
defparam TILE_00_RBB_19_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_12.MUX_DI=6'b010000;
defparam TILE_00_RBB_19_12.MUX_SR=6'b110000;
defparam TILE_00_RBB_19_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_12.OAQpol=1'h1;
defparam TILE_00_RBB_19_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.OBQpol=1'h1;
defparam TILE_00_RBB_19_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.OCQpol=1'h1;
defparam TILE_00_RBB_19_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.ODQpol=1'h1;
defparam TILE_00_RBB_19_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_22_12 (
    .A1(\_$$_$techmap3821$abc$3750$lut$aiger3749$171.A[2] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AMUX(\_$$_$techmap3809$abc$3750$lut$0debounce_cnt[19:0][8].A[1] ),
    .B1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[2] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3800$abc$3750$lut$0debounce_cnt[19:0][9].A[1] ),
    .C1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[4] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3750$aiger3749$110),
    .CLK(1'b0),
    .CMUX(\_$$_$techmap3798$abc$3750$lut$0debounce_cnt[19:0][10].A[1] ),
    .COUT(_$$_$abc$3750$aiger3749$118),
    .D1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[3] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3804$abc$3750$lut$0debounce_cnt[19:0][11].A[1] ),
    .SRin(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_22_12.A6_TIE=1'h0;
defparam TILE_00_RBB_22_12.AMX_SEL_A=5'b10000;
defparam TILE_00_RBB_22_12.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_22_12.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_22_12.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_22_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_22_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_22_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_22_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_22_12.AQpol=1'h1;
defparam TILE_00_RBB_22_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.B6_TIE=1'h0;
defparam TILE_00_RBB_22_12.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_22_12.BQpol=1'h1;
defparam TILE_00_RBB_22_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.C6_TIE=1'h0;
defparam TILE_00_RBB_22_12.CE_TIE=1'h1;
defparam TILE_00_RBB_22_12.CIN_SEL=2'b11;
defparam TILE_00_RBB_22_12.CQpol=1'h1;
defparam TILE_00_RBB_22_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_12.D6_TIE=1'h0;
defparam TILE_00_RBB_22_12.DQpol=1'h1;
defparam TILE_00_RBB_22_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.LH_ON=1'h0;
defparam TILE_00_RBB_22_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_12.MUX_AI=6'b010000;
defparam TILE_00_RBB_22_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_12.MUX_BI=6'b010000;
defparam TILE_00_RBB_22_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_22_12.MUX_CI=6'b010000;
defparam TILE_00_RBB_22_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_12.MUX_DI=6'b010000;
defparam TILE_00_RBB_22_12.MUX_SR=6'b000001;
defparam TILE_00_RBB_22_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_12.OAQpol=1'h1;
defparam TILE_00_RBB_22_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.OBQpol=1'h1;
defparam TILE_00_RBB_22_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.OCQpol=1'h1;
defparam TILE_00_RBB_22_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.ODQpol=1'h1;
defparam TILE_00_RBB_22_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_25_12 (
    .A1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AMUX(\_$$_$techmap3806$abc$3750$lut$0debounce_cnt[19:0][12].A[1] ),
    .B1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3808$abc$3750$lut$0debounce_cnt[19:0][13].A[1] ),
    .C1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[5] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3750$aiger3749$118),
    .CLK(1'b0),
    .CMUX(\_$$_$techmap3802$abc$3750$lut$0debounce_cnt[19:0][14].A[1] ),
    .COUT(_$$_$abc$3750$aiger3749$126),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[4] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3822$abc$3750$lut$0debounce_cnt[19:0][15].A[1] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_12.A6_TIE=1'h0;
defparam TILE_00_RBB_25_12.AMX_SEL_A=5'b10000;
defparam TILE_00_RBB_25_12.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_25_12.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_25_12.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_25_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_12.AQpol=1'h1;
defparam TILE_00_RBB_25_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.B6_TIE=1'h0;
defparam TILE_00_RBB_25_12.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_25_12.BQpol=1'h1;
defparam TILE_00_RBB_25_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.C6_TIE=1'h0;
defparam TILE_00_RBB_25_12.CE_TIE=1'h1;
defparam TILE_00_RBB_25_12.CIN_SEL=2'b11;
defparam TILE_00_RBB_25_12.CQpol=1'h1;
defparam TILE_00_RBB_25_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_12.D6_TIE=1'h0;
defparam TILE_00_RBB_25_12.DQpol=1'h1;
defparam TILE_00_RBB_25_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.LH_ON=1'h0;
defparam TILE_00_RBB_25_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_12.MUX_AI=6'b010000;
defparam TILE_00_RBB_25_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_12.MUX_BI=6'b010000;
defparam TILE_00_RBB_25_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_25_12.MUX_CI=6'b010000;
defparam TILE_00_RBB_25_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_12.MUX_DI=6'b010000;
defparam TILE_00_RBB_25_12.MUX_SR=6'b000001;
defparam TILE_00_RBB_25_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_12.OAQpol=1'h1;
defparam TILE_00_RBB_25_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.OBQpol=1'h1;
defparam TILE_00_RBB_25_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.OCQpol=1'h1;
defparam TILE_00_RBB_25_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.ODQpol=1'h1;
defparam TILE_00_RBB_25_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_28_12 (
    .A1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AMUX(\_$$_$techmap3796$abc$3750$lut$0debounce_cnt[19:0][16].A[1] ),
    .B1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[3] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[1] ),
    .C1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[2] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3750$aiger3749$126),
    .CLK(1'b0),
    .CMUX(\_$$_$techmap3823$abc$3750$lut$0debounce_cnt[19:0][18].A[1] ),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[1] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3803$abc$3750$lut$0debounce_cnt[19:0][19].A[1] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_28_12.A6_TIE=1'h0;
defparam TILE_00_RBB_28_12.AMX_SEL_A=5'b10000;
defparam TILE_00_RBB_28_12.AMX_SEL_B=5'b10000;
defparam TILE_00_RBB_28_12.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_28_12.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_28_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_28_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_28_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_28_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_28_12.AQpol=1'h1;
defparam TILE_00_RBB_28_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.B6_TIE=1'h0;
defparam TILE_00_RBB_28_12.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_28_12.BQpol=1'h1;
defparam TILE_00_RBB_28_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.C6_TIE=1'h0;
defparam TILE_00_RBB_28_12.CE_TIE=1'h1;
defparam TILE_00_RBB_28_12.CIN_SEL=2'b11;
defparam TILE_00_RBB_28_12.CQpol=1'h1;
defparam TILE_00_RBB_28_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_28_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_28_12.D6_TIE=1'h0;
defparam TILE_00_RBB_28_12.DQpol=1'h1;
defparam TILE_00_RBB_28_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.LH_ON=1'h0;
defparam TILE_00_RBB_28_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_28_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_28_12.MUX_AI=6'b010000;
defparam TILE_00_RBB_28_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_28_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_28_12.MUX_BI=6'b010000;
defparam TILE_00_RBB_28_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_28_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_28_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_28_12.MUX_CI=6'b010000;
defparam TILE_00_RBB_28_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_28_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_28_12.MUX_DI=6'b010000;
defparam TILE_00_RBB_28_12.MUX_SR=6'b000001;
defparam TILE_00_RBB_28_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_28_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_28_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_28_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_28_12.OAQpol=1'h1;
defparam TILE_00_RBB_28_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.OBQpol=1'h1;
defparam TILE_00_RBB_28_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.OCQpol=1'h1;
defparam TILE_00_RBB_28_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.ODQpol=1'h1;
defparam TILE_00_RBB_28_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_28_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_28_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_13_10 (
    .A1(\_$$_$techmap3829$abc$3750$lut$aiger3749$161.A[0] ),
    .A2(\_$$_$techmap3810$abc$3750$lut$0debounce_cnt[19:0][0].A[0] ),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$abc$3750$auto$opt_dff.cc:219:make_patterns_logic$1303 ),
    .B1(_$$_$abc$3750$aiger3749$166),
    .B2(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[0] ),
    .B3(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[1] ),
    .B4(1'b0),
    .B5(1'b0),
    .B6(_$w$_reset),
    .C1(_$$_$abc$3750$aiger3749$171),
    .C2(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .C3(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .C4(1'b0),
    .C5(1'b0),
    .C6(_$$_$abc$3750$aiger3749$156),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CMUX(\_$$_$abc$3750$auto$opt_dff.cc:219:make_patterns_logic$1303 ),
    .D1(_$$_$abc$3750$aiger3749$176),
    .D2(btn_prev),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(_$$_$abc$3750$aiger3749$160b),
    .DMUX(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .DQ(btn_stable),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_13_10.A6_TIE=1'h0;
defparam TILE_00_RBB_13_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_13_10.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_13_10.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_13_10.AMX_SEL_D=4'b0100;
defparam TILE_00_RBB_13_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_13_10.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_13_10.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_13_10.AQ1_SEL_D=5'b00010;
defparam TILE_00_RBB_13_10.AQpol=1'h1;
defparam TILE_00_RBB_13_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.B6_TIE=1'h0;
defparam TILE_00_RBB_13_10.BC=256'h1111111111111111aaaaaaaa03030303aaaaaaaa03030303aaaaaaaacccccccc;
defparam TILE_00_RBB_13_10.BQpol=1'h1;
defparam TILE_00_RBB_13_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.C6_TIE=1'h0;
defparam TILE_00_RBB_13_10.CE_TIE=1'h1;
defparam TILE_00_RBB_13_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_13_10.CQpol=1'h1;
defparam TILE_00_RBB_13_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_10.CRY_SEL_B=1'h1;
defparam TILE_00_RBB_13_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_10.D6_TIE=1'h0;
defparam TILE_00_RBB_13_10.DQpol=1'h1;
defparam TILE_00_RBB_13_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.LH_ON=1'h0;
defparam TILE_00_RBB_13_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_10.MUX_AI=6'b010000;
defparam TILE_00_RBB_13_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_10.MUX_BI=6'b110000;
defparam TILE_00_RBB_13_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_10.MUX_CE=6'b000001;
defparam TILE_00_RBB_13_10.MUX_CI=6'b100100;
defparam TILE_00_RBB_13_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_13_10.MUX_DI=6'b101000;
defparam TILE_00_RBB_13_10.MUX_SR=6'b100010;
defparam TILE_00_RBB_13_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_13_10.OAQpol=1'h1;
defparam TILE_00_RBB_13_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.OBQpol=1'h1;
defparam TILE_00_RBB_13_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.OCQpol=1'h1;
defparam TILE_00_RBB_13_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.ODQpol=1'h1;
defparam TILE_00_RBB_13_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_10.QasyncSRen=1'h1;
  RBB6M TILE_00_RBB_10_8 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .A6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .AMUX(_$$_$abc$3750$aiger3749$47),
    .B(_$$_$abc$3750$aiger3749$39b),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .BMUX(\_$$_$auto$muxcover.cc:557:implement_best_cover$2069.Y ),
    .C(_$$_$abc$3750$aiger3749$144),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .C6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .CMUX(_$$_$abc$3750$aiger3749$41),
    .D1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .D2(_$$_$abc$3750$aiger3749$144),
    .D3(1'b0),
    .D4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(_$$_$abc$3750$aiger3749$53),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_10_8.A6_TIE=1'h0;
defparam TILE_00_RBB_10_8.AMX_SEL_A=5'b00001;
defparam TILE_00_RBB_10_8.AMX_SEL_B=5'b00001;
defparam TILE_00_RBB_10_8.AMX_SEL_C=5'b00001;
defparam TILE_00_RBB_10_8.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_10_8.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_10_8.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_10_8.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_10_8.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_10_8.AQpol=1'h1;
defparam TILE_00_RBB_10_8.AQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.B6_TIE=1'h1;
defparam TILE_00_RBB_10_8.BC=256'h0000ffff0000ffff00000000ffffffff0000ffffffff00005555555500cc00cc;
defparam TILE_00_RBB_10_8.BQpol=1'h1;
defparam TILE_00_RBB_10_8.BQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.C6_TIE=1'h1;
defparam TILE_00_RBB_10_8.CE_TIE=1'h1;
defparam TILE_00_RBB_10_8.CIN_SEL=2'b00;
defparam TILE_00_RBB_10_8.CQpol=1'h1;
defparam TILE_00_RBB_10_8.CQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_10_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_10_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_10_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_10_8.D6_TIE=1'h0;
defparam TILE_00_RBB_10_8.DQpol=1'h1;
defparam TILE_00_RBB_10_8.DQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.LH_ON=1'h0;
defparam TILE_00_RBB_10_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_10_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_10_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_10_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_10_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_10_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_10_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_10_8.MUX_AI=6'b100100;
defparam TILE_00_RBB_10_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_10_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_10_8.MUX_BI=6'b100001;
defparam TILE_00_RBB_10_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_10_8.MUX_C6=4'b0010;
defparam TILE_00_RBB_10_8.MUX_CE=6'b001000;
defparam TILE_00_RBB_10_8.MUX_CI=6'b100100;
defparam TILE_00_RBB_10_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_10_8.MUX_D6=4'b0010;
defparam TILE_00_RBB_10_8.MUX_DI=6'b110000;
defparam TILE_00_RBB_10_8.MUX_SR=6'b001000;
defparam TILE_00_RBB_10_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_10_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_10_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_10_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_10_8.OAQpol=1'h1;
defparam TILE_00_RBB_10_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.OBQpol=1'h1;
defparam TILE_00_RBB_10_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.OCQpol=1'h1;
defparam TILE_00_RBB_10_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.ODQpol=1'h1;
defparam TILE_00_RBB_10_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_10_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_10_8.QasyncSRen=1'h1;
defparam TILE_00_RBB_10_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_10_8.WE_SEL=3'b000;
defparam TILE_00_RBB_10_8.WE_TIE=1'h0;
defparam TILE_00_RBB_10_8.WEpol=1'h1;
defparam TILE_00_RBB_10_8.XOR_A=5'b00000;
defparam TILE_00_RBB_10_8.XOR_B=5'b00000;
defparam TILE_00_RBB_10_8.XOR_C=5'b00000;
defparam TILE_00_RBB_10_8.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_13_6 (
    .A(_$$_$abc$3750$aiger3749$150b),
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .A5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .A6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .AMUX(_$$_$abc$3750$aiger3749$93),
    .B(_$$_$abc$3750$aiger3749$145),
    .B1(_$$_$abc$3750$aiger3749$93),
    .B2(_$$_$abc$3750$aiger3749$47),
    .B3(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .B4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .B5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .B6(_$w$_reset),
    .BMUX(\_$$_$auto$muxcover.cc:557:implement_best_cover$2070.Y ),
    .C1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .C2(btn_stable),
    .C3(\_$$_$techmap3818$abc$3750$lutbtn_press.A[1] ),
    .C4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .C5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .C6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .D1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .D2(btn_stable),
    .D3(\_$$_$techmap3818$abc$3750$lutbtn_press.A[1] ),
    .D4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .D5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .D6(1'b0),
    .DQ(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_13_6.A6_TIE=1'h0;
defparam TILE_00_RBB_13_6.AMX_SEL_A=5'b00001;
defparam TILE_00_RBB_13_6.AMX_SEL_B=5'b00100;
defparam TILE_00_RBB_13_6.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_13_6.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_13_6.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_13_6.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_13_6.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_13_6.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_13_6.AQpol=1'h1;
defparam TILE_00_RBB_13_6.AQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.B6_TIE=1'h0;
defparam TILE_00_RBB_13_6.BC=256'h00ffffff00ffffff000000ffcacacacaf7fb0800ffff0000a6a2a6a6aaaaaaaa;
defparam TILE_00_RBB_13_6.BQpol=1'h1;
defparam TILE_00_RBB_13_6.BQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.C6_TIE=1'h1;
defparam TILE_00_RBB_13_6.CE_TIE=1'h0;
defparam TILE_00_RBB_13_6.CIN_SEL=2'b00;
defparam TILE_00_RBB_13_6.CQpol=1'h1;
defparam TILE_00_RBB_13_6.CQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_6.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_13_6.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_6.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_6.D6_TIE=1'h1;
defparam TILE_00_RBB_13_6.DQpol=1'h1;
defparam TILE_00_RBB_13_6.DQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.LH_ON=1'h0;
defparam TILE_00_RBB_13_6.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_13_6.LUT_ON_A=1'h1;
defparam TILE_00_RBB_13_6.LUT_ON_B=1'h1;
defparam TILE_00_RBB_13_6.LUT_ON_C=1'h1;
defparam TILE_00_RBB_13_6.LUT_ON_D=1'h1;
defparam TILE_00_RBB_13_6.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_6.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_6.MUX_AI=6'b100001;
defparam TILE_00_RBB_13_6.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_6.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_6.MUX_BI=6'b110000;
defparam TILE_00_RBB_13_6.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_6.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_6.MUX_CE=6'b011000;
defparam TILE_00_RBB_13_6.MUX_CI=6'b110000;
defparam TILE_00_RBB_13_6.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_6.MUX_D6=4'b0100;
defparam TILE_00_RBB_13_6.MUX_DI=6'b110000;
defparam TILE_00_RBB_13_6.MUX_SR=6'b100010;
defparam TILE_00_RBB_13_6.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_6.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_6.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_6.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_13_6.OAQpol=1'h1;
defparam TILE_00_RBB_13_6.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.OBQpol=1'h1;
defparam TILE_00_RBB_13_6.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.OCQpol=1'h1;
defparam TILE_00_RBB_13_6.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.ODQpol=1'h1;
defparam TILE_00_RBB_13_6.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_6.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_6.QasyncSRen=1'h1;
defparam TILE_00_RBB_13_6.RAM_MODE=2'b00;
defparam TILE_00_RBB_13_6.WE_SEL=3'b000;
defparam TILE_00_RBB_13_6.WE_TIE=1'h0;
defparam TILE_00_RBB_13_6.WEpol=1'h1;
defparam TILE_00_RBB_13_6.XOR_A=5'b00000;
defparam TILE_00_RBB_13_6.XOR_B=5'b00000;
defparam TILE_00_RBB_13_6.XOR_C=5'b00000;
defparam TILE_00_RBB_13_6.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_7_8 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .A5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .A6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .AMUX(_$$_$abc$3750$aiger3749$50),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .B6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .BMUX(\_$$_$auto$muxcover.cc:557:implement_best_cover$2071.Y ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .C6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D1(_$$_$abc$3750$aiger3749$50),
    .D2(_$$_$abc$3750$aiger3749$53),
    .D3(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .D4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$auto$muxcover.cc:557:implement_best_cover$2074.Y ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_7_8.A6_TIE=1'h0;
defparam TILE_00_RBB_7_8.AMX_SEL_A=5'b00001;
defparam TILE_00_RBB_7_8.AMX_SEL_B=5'b00001;
defparam TILE_00_RBB_7_8.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_7_8.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_7_8.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_7_8.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_7_8.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_7_8.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_7_8.AQpol=1'h1;
defparam TILE_00_RBB_7_8.AQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.B6_TIE=1'h1;
defparam TILE_00_RBB_7_8.BC=256'h00ffffff00ffffff00000000ffff00000000ffffffffffff00ff00ffcacacaca;
defparam TILE_00_RBB_7_8.BQpol=1'h1;
defparam TILE_00_RBB_7_8.BQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.C6_TIE=1'h1;
defparam TILE_00_RBB_7_8.CE_TIE=1'h1;
defparam TILE_00_RBB_7_8.CIN_SEL=2'b00;
defparam TILE_00_RBB_7_8.CQpol=1'h1;
defparam TILE_00_RBB_7_8.CQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_7_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_7_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_7_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_7_8.D6_TIE=1'h0;
defparam TILE_00_RBB_7_8.DQpol=1'h1;
defparam TILE_00_RBB_7_8.DQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.LH_ON=1'h0;
defparam TILE_00_RBB_7_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_7_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_7_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_7_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_7_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_7_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_7_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_7_8.MUX_AI=6'b100100;
defparam TILE_00_RBB_7_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_7_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_7_8.MUX_BI=6'b100001;
defparam TILE_00_RBB_7_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_7_8.MUX_C6=4'b0010;
defparam TILE_00_RBB_7_8.MUX_CE=6'b001000;
defparam TILE_00_RBB_7_8.MUX_CI=6'b100100;
defparam TILE_00_RBB_7_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_7_8.MUX_D6=4'b0010;
defparam TILE_00_RBB_7_8.MUX_DI=6'b110000;
defparam TILE_00_RBB_7_8.MUX_SR=6'b001000;
defparam TILE_00_RBB_7_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_7_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_7_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_7_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_7_8.OAQpol=1'h1;
defparam TILE_00_RBB_7_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.OBQpol=1'h1;
defparam TILE_00_RBB_7_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.OCQpol=1'h1;
defparam TILE_00_RBB_7_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.ODQpol=1'h1;
defparam TILE_00_RBB_7_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_7_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_7_8.QasyncSRen=1'h1;
defparam TILE_00_RBB_7_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_7_8.WE_SEL=3'b000;
defparam TILE_00_RBB_7_8.WE_TIE=1'h0;
defparam TILE_00_RBB_7_8.WEpol=1'h1;
defparam TILE_00_RBB_7_8.XOR_A=5'b00000;
defparam TILE_00_RBB_7_8.XOR_B=5'b00000;
defparam TILE_00_RBB_7_8.XOR_C=5'b00000;
defparam TILE_00_RBB_7_8.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_10_6 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .A5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .A6(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .AMUX(_$$_$abc$3750$aiger3749$42),
    .B1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .B2(_$$_$abc$3750$aiger3749$42),
    .B3(_$$_$abc$3750$aiger3749$47),
    .B4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .B5(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .B6(1'b0),
    .BMUX(\_$$_$auto$muxcover.cc:557:implement_best_cover$2072.Y ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(\_$$_$auto$muxcover.cc:557:implement_best_cover$2075.Y ),
    .D1(_$$_$abc$3750$aiger3749$41),
    .D2(_$$_$abc$3750$aiger3749$42),
    .D3(_$$_$abc$3750$aiger3749$47),
    .D4(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$auto$muxcover.cc:557:implement_best_cover$2073.Y ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_10_6.A6_TIE=1'h0;
defparam TILE_00_RBB_10_6.AMX_SEL_A=5'b00001;
defparam TILE_00_RBB_10_6.AMX_SEL_B=5'b00100;
defparam TILE_00_RBB_10_6.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_10_6.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_10_6.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_10_6.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_10_6.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_10_6.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_10_6.AQpol=1'h1;
defparam TILE_00_RBB_10_6.AQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.B6_TIE=1'h0;
defparam TILE_00_RBB_10_6.BC=256'h00ffff0000ffff00000000ffd8d8d8d80000000000000000ccaaccaa00f000f0;
defparam TILE_00_RBB_10_6.BQpol=1'h1;
defparam TILE_00_RBB_10_6.BQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.C6_TIE=1'h0;
defparam TILE_00_RBB_10_6.CE_TIE=1'h1;
defparam TILE_00_RBB_10_6.CIN_SEL=2'b00;
defparam TILE_00_RBB_10_6.CQpol=1'h1;
defparam TILE_00_RBB_10_6.CQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_10_6.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_10_6.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_10_6.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_10_6.D6_TIE=1'h0;
defparam TILE_00_RBB_10_6.DQpol=1'h1;
defparam TILE_00_RBB_10_6.DQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.LH_ON=1'h0;
defparam TILE_00_RBB_10_6.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_10_6.LUT_ON_A=1'h1;
defparam TILE_00_RBB_10_6.LUT_ON_B=1'h1;
defparam TILE_00_RBB_10_6.LUT_ON_C=1'h1;
defparam TILE_00_RBB_10_6.LUT_ON_D=1'h1;
defparam TILE_00_RBB_10_6.MUX_A5=4'b0001;
defparam TILE_00_RBB_10_6.MUX_A6=4'b0001;
defparam TILE_00_RBB_10_6.MUX_AI=6'b100001;
defparam TILE_00_RBB_10_6.MUX_B5=4'b0010;
defparam TILE_00_RBB_10_6.MUX_B6=4'b0010;
defparam TILE_00_RBB_10_6.MUX_BI=6'b110000;
defparam TILE_00_RBB_10_6.MUX_C5=4'b0100;
defparam TILE_00_RBB_10_6.MUX_C6=4'b0100;
defparam TILE_00_RBB_10_6.MUX_CE=6'b000010;
defparam TILE_00_RBB_10_6.MUX_CI=6'b110000;
defparam TILE_00_RBB_10_6.MUX_D5=4'b1000;
defparam TILE_00_RBB_10_6.MUX_D6=4'b1000;
defparam TILE_00_RBB_10_6.MUX_DI=6'b110000;
defparam TILE_00_RBB_10_6.MUX_SR=6'b000010;
defparam TILE_00_RBB_10_6.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_10_6.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_10_6.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_10_6.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_10_6.OAQpol=1'h1;
defparam TILE_00_RBB_10_6.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.OBQpol=1'h1;
defparam TILE_00_RBB_10_6.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.OCQpol=1'h1;
defparam TILE_00_RBB_10_6.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.ODQpol=1'h1;
defparam TILE_00_RBB_10_6.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_10_6.OQasyncSRen=1'h1;
defparam TILE_00_RBB_10_6.QasyncSRen=1'h1;
defparam TILE_00_RBB_10_6.RAM_MODE=2'b00;
defparam TILE_00_RBB_10_6.WE_SEL=3'b000;
defparam TILE_00_RBB_10_6.WE_TIE=1'h0;
defparam TILE_00_RBB_10_6.WEpol=1'h1;
defparam TILE_00_RBB_10_6.XOR_A=5'b00000;
defparam TILE_00_RBB_10_6.XOR_B=5'b00000;
defparam TILE_00_RBB_10_6.XOR_C=5'b00000;
defparam TILE_00_RBB_10_6.XOR_D=5'b00000;
  RBBIO TILE_00_RBB_0_8 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_5_en, seg_5}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2074.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_8.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_8.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_8.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_8.I0pol=1'h0;
defparam TILE_00_RBB_0_8.I1pol=1'h0;
defparam TILE_00_RBB_0_8.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_8.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_8.MUX_IOpol=4'b0001;
defparam TILE_00_RBB_0_8.O0pol=1'h1;
defparam TILE_00_RBB_0_8.O1pol=1'h0;
defparam TILE_00_RBB_0_8.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_8.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_13_16 (
    .A1(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[0] ),
    .A2(\_$$_$techmap3805$abc$3750$lut$0debounce_cnt[19:0][6].A[1] ),
    .A3(1'b0),
    .A4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .A5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .A6(_$w$_reset),
    .AQ(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[0] ),
    .B1(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[2] ),
    .B2(\_$$_$techmap3797$abc$3750$lut$0debounce_cnt[19:0][5].A[1] ),
    .B3(1'b0),
    .B4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .B5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .B6(1'b0),
    .BQ(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[2] ),
    .C1(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[3] ),
    .C2(\_$$_$techmap3799$abc$3750$lut$0debounce_cnt[19:0][4].A[1] ),
    .C3(1'b0),
    .C4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .C5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[3] ),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[0] ),
    .D2(\_$$_$techmap3796$abc$3750$lut$0debounce_cnt[19:0][16].A[1] ),
    .D3(1'b0),
    .D4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .D5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .D6(btn_stable),
    .DMUX(\_$$_$techmap3818$abc$3750$lutbtn_press.A[1] ),
    .DQ(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_13_16.A6_TIE=1'h0;
defparam TILE_00_RBB_13_16.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_13_16.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_13_16.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_13_16.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_13_16.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_13_16.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_13_16.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_13_16.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_13_16.AQpol=1'h1;
defparam TILE_00_RBB_13_16.AQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.B6_TIE=1'h0;
defparam TILE_00_RBB_13_16.BC=256'h00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa;
defparam TILE_00_RBB_13_16.BQpol=1'h1;
defparam TILE_00_RBB_13_16.BQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.C6_TIE=1'h0;
defparam TILE_00_RBB_13_16.CE_TIE=1'h0;
defparam TILE_00_RBB_13_16.CIN_SEL=2'b00;
defparam TILE_00_RBB_13_16.CQpol=1'h1;
defparam TILE_00_RBB_13_16.CQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_16.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_13_16.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_16.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_16.D6_TIE=1'h0;
defparam TILE_00_RBB_13_16.DQpol=1'h1;
defparam TILE_00_RBB_13_16.DQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.LH_ON=1'h0;
defparam TILE_00_RBB_13_16.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_16.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_16.MUX_AI=6'b110000;
defparam TILE_00_RBB_13_16.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_16.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_16.MUX_BI=6'b110000;
defparam TILE_00_RBB_13_16.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_16.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_16.MUX_CE=6'b010010;
defparam TILE_00_RBB_13_16.MUX_CI=6'b110000;
defparam TILE_00_RBB_13_16.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_16.MUX_D6=4'b1000;
defparam TILE_00_RBB_13_16.MUX_DI=6'b101000;
defparam TILE_00_RBB_13_16.MUX_SR=6'b100001;
defparam TILE_00_RBB_13_16.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_16.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_16.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_16.OAQ_SEL_D=3'b001;
defparam TILE_00_RBB_13_16.OAQpol=1'h1;
defparam TILE_00_RBB_13_16.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.OBQpol=1'h1;
defparam TILE_00_RBB_13_16.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.OCQpol=1'h1;
defparam TILE_00_RBB_13_16.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.ODQpol=1'h1;
defparam TILE_00_RBB_13_16.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_16.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_16.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_10_12 (
    .A1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[2] ),
    .A2(\_$$_$techmap3800$abc$3750$lut$0debounce_cnt[19:0][9].A[1] ),
    .A3(1'b0),
    .A4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .A5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .A6(_$w$_reset),
    .AQ(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[2] ),
    .B1(\_$$_$techmap3821$abc$3750$lut$aiger3749$171.A[2] ),
    .B2(\_$$_$techmap3809$abc$3750$lut$0debounce_cnt[19:0][8].A[1] ),
    .B3(1'b0),
    .B4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .B5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .B6(1'b0),
    .BQ(\_$$_$techmap3821$abc$3750$lut$aiger3749$171.A[2] ),
    .C1(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[1] ),
    .C2(\_$$_$techmap3807$abc$3750$lut$0debounce_cnt[19:0][7].A[1] ),
    .C3(1'b0),
    .C4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .C5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[1] ),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[3] ),
    .D2(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[1] ),
    .D3(1'b0),
    .D4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .D5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .D6(1'b0),
    .DQ(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[3] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_10_12.A6_TIE=1'h0;
defparam TILE_00_RBB_10_12.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_10_12.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_10_12.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_10_12.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_10_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_10_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_10_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_10_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_10_12.AQpol=1'h1;
defparam TILE_00_RBB_10_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.B6_TIE=1'h0;
defparam TILE_00_RBB_10_12.BC=256'h00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa;
defparam TILE_00_RBB_10_12.BQpol=1'h1;
defparam TILE_00_RBB_10_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.C6_TIE=1'h0;
defparam TILE_00_RBB_10_12.CE_TIE=1'h0;
defparam TILE_00_RBB_10_12.CIN_SEL=2'b00;
defparam TILE_00_RBB_10_12.CQpol=1'h1;
defparam TILE_00_RBB_10_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_10_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_10_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_10_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_10_12.D6_TIE=1'h0;
defparam TILE_00_RBB_10_12.DQpol=1'h1;
defparam TILE_00_RBB_10_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.LH_ON=1'h0;
defparam TILE_00_RBB_10_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_10_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_10_12.MUX_AI=6'b110000;
defparam TILE_00_RBB_10_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_10_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_10_12.MUX_BI=6'b110000;
defparam TILE_00_RBB_10_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_10_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_10_12.MUX_CE=6'b010010;
defparam TILE_00_RBB_10_12.MUX_CI=6'b110000;
defparam TILE_00_RBB_10_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_10_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_10_12.MUX_DI=6'b110000;
defparam TILE_00_RBB_10_12.MUX_SR=6'b100001;
defparam TILE_00_RBB_10_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_10_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_10_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_10_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_10_12.OAQpol=1'h1;
defparam TILE_00_RBB_10_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.OBQpol=1'h1;
defparam TILE_00_RBB_10_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.OCQpol=1'h1;
defparam TILE_00_RBB_10_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.ODQpol=1'h1;
defparam TILE_00_RBB_10_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_10_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_10_12.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_16_10 (
    .A1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[0] ),
    .A2(\_$$_$techmap3806$abc$3750$lut$0debounce_cnt[19:0][12].A[1] ),
    .A3(1'b0),
    .A4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .A5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .A6(_$w$_reset),
    .AQ(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[0] ),
    .B1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[3] ),
    .B2(\_$$_$techmap3804$abc$3750$lut$0debounce_cnt[19:0][11].A[1] ),
    .B3(1'b0),
    .B4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .B5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .B6(1'b0),
    .BQ(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[3] ),
    .C1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[4] ),
    .C2(\_$$_$techmap3798$abc$3750$lut$0debounce_cnt[19:0][10].A[1] ),
    .C3(1'b0),
    .C4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .C5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[4] ),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[2] ),
    .D2(\_$$_$techmap3823$abc$3750$lut$0debounce_cnt[19:0][18].A[1] ),
    .D3(1'b0),
    .D4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .D5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .D6(1'b0),
    .DQ(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[2] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_16_10.A6_TIE=1'h0;
defparam TILE_00_RBB_16_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_10.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_16_10.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_16_10.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_16_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_16_10.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_16_10.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_16_10.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_16_10.AQpol=1'h1;
defparam TILE_00_RBB_16_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.B6_TIE=1'h0;
defparam TILE_00_RBB_16_10.BC=256'h00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa;
defparam TILE_00_RBB_16_10.BQpol=1'h1;
defparam TILE_00_RBB_16_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.C6_TIE=1'h0;
defparam TILE_00_RBB_16_10.CE_TIE=1'h0;
defparam TILE_00_RBB_16_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_16_10.CQpol=1'h1;
defparam TILE_00_RBB_16_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_10.D6_TIE=1'h0;
defparam TILE_00_RBB_16_10.DQpol=1'h1;
defparam TILE_00_RBB_16_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.LH_ON=1'h0;
defparam TILE_00_RBB_16_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_10.MUX_AI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_10.MUX_BI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_10.MUX_CE=6'b010010;
defparam TILE_00_RBB_16_10.MUX_CI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_10.MUX_DI=6'b110000;
defparam TILE_00_RBB_16_10.MUX_SR=6'b100001;
defparam TILE_00_RBB_16_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_10.OAQpol=1'h1;
defparam TILE_00_RBB_16_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.OBQpol=1'h1;
defparam TILE_00_RBB_16_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.OCQpol=1'h1;
defparam TILE_00_RBB_16_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.ODQpol=1'h1;
defparam TILE_00_RBB_16_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_16_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_16_10.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_16_14 (
    .A1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[4] ),
    .A2(\_$$_$techmap3822$abc$3750$lut$0debounce_cnt[19:0][15].A[1] ),
    .A3(1'b0),
    .A4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .A5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .A6(_$w$_reset),
    .AQ(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[4] ),
    .B1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[5] ),
    .B2(\_$$_$techmap3802$abc$3750$lut$0debounce_cnt[19:0][14].A[1] ),
    .B3(1'b0),
    .B4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .B5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .B6(1'b0),
    .BQ(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[5] ),
    .C1(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[1] ),
    .C2(\_$$_$techmap3808$abc$3750$lut$0debounce_cnt[19:0][13].A[1] ),
    .C3(1'b0),
    .C4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .C5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CQ(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[1] ),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[1] ),
    .D2(\_$$_$techmap3803$abc$3750$lut$0debounce_cnt[19:0][19].A[1] ),
    .D3(1'b0),
    .D4(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .D5(\_$$_$techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1] ),
    .D6(1'b0),
    .DQ(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[1] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_16_14.A6_TIE=1'h0;
defparam TILE_00_RBB_16_14.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_14.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_16_14.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_16_14.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_16_14.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_16_14.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_16_14.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_16_14.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_16_14.AQpol=1'h1;
defparam TILE_00_RBB_16_14.AQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.B6_TIE=1'h0;
defparam TILE_00_RBB_16_14.BC=256'h00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa00cc00aa;
defparam TILE_00_RBB_16_14.BQpol=1'h1;
defparam TILE_00_RBB_16_14.BQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.C6_TIE=1'h0;
defparam TILE_00_RBB_16_14.CE_TIE=1'h0;
defparam TILE_00_RBB_16_14.CIN_SEL=2'b00;
defparam TILE_00_RBB_16_14.CQpol=1'h1;
defparam TILE_00_RBB_16_14.CQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_14.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_14.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_14.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_14.D6_TIE=1'h0;
defparam TILE_00_RBB_16_14.DQpol=1'h1;
defparam TILE_00_RBB_16_14.DQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.LH_ON=1'h0;
defparam TILE_00_RBB_16_14.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_14.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_14.MUX_AI=6'b110000;
defparam TILE_00_RBB_16_14.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_14.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_14.MUX_BI=6'b110000;
defparam TILE_00_RBB_16_14.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_14.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_14.MUX_CE=6'b010010;
defparam TILE_00_RBB_16_14.MUX_CI=6'b110000;
defparam TILE_00_RBB_16_14.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_14.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_14.MUX_DI=6'b110000;
defparam TILE_00_RBB_16_14.MUX_SR=6'b100001;
defparam TILE_00_RBB_16_14.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_14.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_14.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_14.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_14.OAQpol=1'h1;
defparam TILE_00_RBB_16_14.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.OBQpol=1'h1;
defparam TILE_00_RBB_16_14.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.OCQpol=1'h1;
defparam TILE_00_RBB_16_14.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.ODQpol=1'h1;
defparam TILE_00_RBB_16_14.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_16_14.OQasyncSRen=1'h1;
defparam TILE_00_RBB_16_14.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_10_10 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(_$$_$abc$3750$aiger3749$166),
    .D1(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[0] ),
    .D2(\_$$_$techmap3828$abc$3750$lut$aiger3749$152.A[1] ),
    .D3(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[2] ),
    .D4(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[3] ),
    .D5(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[4] ),
    .D6(\_$$_$techmap3830$abc$3750$lut$aiger3749$166.A[5] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_10_10.A6_TIE=1'h0;
defparam TILE_00_RBB_10_10.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_10_10.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_10_10.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_10_10.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_10_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_10_10.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_10_10.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_10_10.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_10_10.AQpol=1'h1;
defparam TILE_00_RBB_10_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.B6_TIE=1'h0;
defparam TILE_00_RBB_10_10.BC=256'h0000000000000000000000000000000000000000000000000000000000000002;
defparam TILE_00_RBB_10_10.BQpol=1'h1;
defparam TILE_00_RBB_10_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.C6_TIE=1'h0;
defparam TILE_00_RBB_10_10.CE_TIE=1'h1;
defparam TILE_00_RBB_10_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_10_10.CQpol=1'h1;
defparam TILE_00_RBB_10_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_10_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_10_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_10_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_10_10.D6_TIE=1'h1;
defparam TILE_00_RBB_10_10.DQpol=1'h1;
defparam TILE_00_RBB_10_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.LH_ON=1'h0;
defparam TILE_00_RBB_10_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_10_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_10_10.MUX_AI=6'b110000;
defparam TILE_00_RBB_10_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_10_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_10_10.MUX_BI=6'b110000;
defparam TILE_00_RBB_10_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_10_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_10_10.MUX_CE=6'b000001;
defparam TILE_00_RBB_10_10.MUX_CI=6'b110000;
defparam TILE_00_RBB_10_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_10_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_10_10.MUX_DI=6'b110000;
defparam TILE_00_RBB_10_10.MUX_SR=6'b000001;
defparam TILE_00_RBB_10_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_10_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_10_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_10_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_10_10.OAQpol=1'h1;
defparam TILE_00_RBB_10_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.OBQpol=1'h1;
defparam TILE_00_RBB_10_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.OCQpol=1'h1;
defparam TILE_00_RBB_10_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.ODQpol=1'h1;
defparam TILE_00_RBB_10_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_10_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_10_10.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_13_14 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C(_$$_$abc$3750$aiger3749$156),
    .C1(1'b0),
    .C2(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[4] ),
    .C3(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[3] ),
    .C4(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[2] ),
    .C5(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[1] ),
    .C6(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[0] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(_$$_$abc$3750$aiger3749$171),
    .D1(\_$$_$techmap3821$abc$3750$lut$aiger3749$171.A[2] ),
    .D2(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[4] ),
    .D3(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[3] ),
    .D4(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[2] ),
    .D5(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[1] ),
    .D6(\_$$_$techmap3812$abc$3750$lut$aiger3749$156.A[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_13_14.A6_TIE=1'h0;
defparam TILE_00_RBB_13_14.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_13_14.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_13_14.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_13_14.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_13_14.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_13_14.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_13_14.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_13_14.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_13_14.AQpol=1'h1;
defparam TILE_00_RBB_13_14.AQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.B6_TIE=1'h0;
defparam TILE_00_RBB_13_14.BC=256'h0000000000000000000000000000000000000000000000030000000000000100;
defparam TILE_00_RBB_13_14.BQpol=1'h1;
defparam TILE_00_RBB_13_14.BQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.C6_TIE=1'h1;
defparam TILE_00_RBB_13_14.CE_TIE=1'h1;
defparam TILE_00_RBB_13_14.CIN_SEL=2'b00;
defparam TILE_00_RBB_13_14.CQpol=1'h1;
defparam TILE_00_RBB_13_14.CQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_14.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_13_14.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_14.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_14.D6_TIE=1'h1;
defparam TILE_00_RBB_13_14.DQpol=1'h1;
defparam TILE_00_RBB_13_14.DQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.LH_ON=1'h0;
defparam TILE_00_RBB_13_14.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_14.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_14.MUX_AI=6'b110000;
defparam TILE_00_RBB_13_14.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_14.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_14.MUX_BI=6'b110000;
defparam TILE_00_RBB_13_14.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_14.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_14.MUX_CE=6'b000001;
defparam TILE_00_RBB_13_14.MUX_CI=6'b110000;
defparam TILE_00_RBB_13_14.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_14.MUX_D6=4'b1000;
defparam TILE_00_RBB_13_14.MUX_DI=6'b110000;
defparam TILE_00_RBB_13_14.MUX_SR=6'b000001;
defparam TILE_00_RBB_13_14.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_14.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_14.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_14.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_13_14.OAQpol=1'h1;
defparam TILE_00_RBB_13_14.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.OBQpol=1'h1;
defparam TILE_00_RBB_13_14.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.OCQpol=1'h1;
defparam TILE_00_RBB_13_14.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.ODQpol=1'h1;
defparam TILE_00_RBB_13_14.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_14.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_14.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_13_12 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C(_$$_$abc$3750$aiger3749$160b),
    .C1(1'b0),
    .C2(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[4] ),
    .C3(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[3] ),
    .C4(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[2] ),
    .C5(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[1] ),
    .C6(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[0] ),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(_$$_$abc$3750$aiger3749$176),
    .D1(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[5] ),
    .D2(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[4] ),
    .D3(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[3] ),
    .D4(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[2] ),
    .D5(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[1] ),
    .D6(\_$$_$techmap3816$abc$3750$lut$aiger3749$176.A[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_13_12.A6_TIE=1'h0;
defparam TILE_00_RBB_13_12.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_13_12.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_13_12.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_13_12.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_13_12.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_13_12.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_13_12.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_13_12.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_13_12.AQpol=1'h1;
defparam TILE_00_RBB_13_12.AQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.B6_TIE=1'h0;
defparam TILE_00_RBB_13_12.BC=256'h000000000000000000000000000000003fffffffffffffff2000000000000000;
defparam TILE_00_RBB_13_12.BQpol=1'h1;
defparam TILE_00_RBB_13_12.BQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.C6_TIE=1'h1;
defparam TILE_00_RBB_13_12.CE_TIE=1'h1;
defparam TILE_00_RBB_13_12.CIN_SEL=2'b00;
defparam TILE_00_RBB_13_12.CQpol=1'h1;
defparam TILE_00_RBB_13_12.CQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_12.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_13_12.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_12.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_12.D6_TIE=1'h1;
defparam TILE_00_RBB_13_12.DQpol=1'h1;
defparam TILE_00_RBB_13_12.DQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.LH_ON=1'h0;
defparam TILE_00_RBB_13_12.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_12.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_12.MUX_AI=6'b110000;
defparam TILE_00_RBB_13_12.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_12.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_12.MUX_BI=6'b110000;
defparam TILE_00_RBB_13_12.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_12.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_12.MUX_CE=6'b000001;
defparam TILE_00_RBB_13_12.MUX_CI=6'b110000;
defparam TILE_00_RBB_13_12.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_12.MUX_D6=4'b1000;
defparam TILE_00_RBB_13_12.MUX_DI=6'b110000;
defparam TILE_00_RBB_13_12.MUX_SR=6'b000001;
defparam TILE_00_RBB_13_12.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_12.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_12.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_12.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_13_12.OAQpol=1'h1;
defparam TILE_00_RBB_13_12.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.OBQpol=1'h1;
defparam TILE_00_RBB_13_12.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.OCQpol=1'h1;
defparam TILE_00_RBB_13_12.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.ODQpol=1'h1;
defparam TILE_00_RBB_13_12.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_12.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_12.QasyncSRen=1'h1;
  RBBIO TILE_00_RBB_0_24 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_0_en, seg_0}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2069.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_24.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_24.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_24.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_24.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_24.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_24.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_24.I0pol=1'h0;
defparam TILE_00_RBB_0_24.I1pol=1'h0;
defparam TILE_00_RBB_0_24.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_24.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_24.MUX_IOpol=4'b0001;
defparam TILE_00_RBB_0_24.O0pol=1'h1;
defparam TILE_00_RBB_0_24.O1pol=1'h0;
defparam TILE_00_RBB_0_24.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_24.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_25 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({UNCON_RBB_4_EFLX_OUT_1, clk_en}),
    .O0(1'b1),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_25.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_25.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_25.I0pol=1'h0;
defparam TILE_00_RBB_0_25.I1pol=1'h0;
defparam TILE_00_RBB_0_25.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_25.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_25.O0pol=1'h0;
defparam TILE_00_RBB_0_25.O1pol=1'h0;
defparam TILE_00_RBB_0_25.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_4 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_3_en, seg_3}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2072.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_4.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_4.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_4.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_4.I0pol=1'h0;
defparam TILE_00_RBB_31_4.I1pol=1'h0;
defparam TILE_00_RBB_31_4.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_4.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_4.MUX_IOpol=4'b0001;
defparam TILE_00_RBB_31_4.O0pol=1'h1;
defparam TILE_00_RBB_31_4.O1pol=1'h0;
defparam TILE_00_RBB_31_4.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_4.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_5 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_4_en, seg_4}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2073.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_5.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_5.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_5.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_5.I0pol=1'h0;
defparam TILE_00_RBB_31_5.I1pol=1'h0;
defparam TILE_00_RBB_31_5.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_5.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_5.MUX_IOpol=4'b0001;
defparam TILE_00_RBB_31_5.O0pol=1'h1;
defparam TILE_00_RBB_31_5.O1pol=1'h0;
defparam TILE_00_RBB_31_5.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_5.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_8 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(clk),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({seg_1_en, seg_1}),
    .O0(\_$$_$auto$muxcover.cc:557:implement_best_cover$2070.Y ),
    .O1(1'b1),
    .SR(_$w$_reset)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_8.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_8.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_8.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_8.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_8.I0pol=1'h0;
defparam TILE_00_RBB_31_8.I1pol=1'h0;
defparam TILE_00_RBB_31_8.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_8.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_8.MUX_IOpol=4'b0001;
defparam TILE_00_RBB_31_8.O0pol=1'h1;
defparam TILE_00_RBB_31_8.O1pol=1'h0;
defparam TILE_00_RBB_31_8.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_8.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_22 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({reset, btn}),
    .I0(_$w$_btn),
    .I1(_$w$_reset),
    .O0(1'b0),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_22.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_22.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_22.FF_SEL_I0=1'h0;
defparam TILE_00_RBB_31_22.FF_SEL_I1=1'h0;
defparam TILE_00_RBB_31_22.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_31_22.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_31_22.I0pol=1'h0;
defparam TILE_00_RBB_31_22.I1pol=1'h0;
defparam TILE_00_RBB_31_22.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_22.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_22.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_22.O0pol=1'h0;
defparam TILE_00_RBB_31_22.O1pol=1'h0;
defparam TILE_00_RBB_31_22.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_22.OsyncSRen=1'h0;
  RBB6M TILE_00_RBB_13_8 (
    .A1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(btn_press),
    .AQ(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[3] ),
    .B1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(_$w$_reset),
    .C1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .C2(_$w$_btn),
    .C3(btn_prev),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CMUX(\_$$_$techmap3795$abc$3750$lut$0debounce_cnt[19:0][17].A[0] ),
    .CQ(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2] ),
    .D1(\_$$_$techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0] ),
    .D2(btn_stable),
    .D3(\_$$_$techmap3818$abc$3750$lutbtn_press.A[1] ),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(btn_press),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_13_8.A6_TIE=1'h0;
defparam TILE_00_RBB_13_8.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_13_8.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_13_8.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_13_8.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_13_8.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_13_8.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_13_8.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_13_8.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_13_8.AQpol=1'h1;
defparam TILE_00_RBB_13_8.AQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.B6_TIE=1'h0;
defparam TILE_00_RBB_13_8.BC=256'h5555555555555555aaaaaaaaaaaaaaaaaaaaaaaa3c3c3c3caaaaaaaa0c0c0c0c;
defparam TILE_00_RBB_13_8.BQpol=1'h1;
defparam TILE_00_RBB_13_8.BQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.C6_TIE=1'h0;
defparam TILE_00_RBB_13_8.CE_TIE=1'h1;
defparam TILE_00_RBB_13_8.CIN_SEL=2'b00;
defparam TILE_00_RBB_13_8.CQpol=1'h1;
defparam TILE_00_RBB_13_8.CQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_13_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_8.D6_TIE=1'h0;
defparam TILE_00_RBB_13_8.DQpol=1'h1;
defparam TILE_00_RBB_13_8.DQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.LH_ON=1'h0;
defparam TILE_00_RBB_13_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_13_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_13_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_13_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_13_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_13_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_8.MUX_AI=6'b110000;
defparam TILE_00_RBB_13_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_8.MUX_BI=6'b010000;
defparam TILE_00_RBB_13_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_8.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_8.MUX_CE=6'b000001;
defparam TILE_00_RBB_13_8.MUX_CI=6'b010000;
defparam TILE_00_RBB_13_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_8.MUX_D6=4'b1000;
defparam TILE_00_RBB_13_8.MUX_DI=6'b010000;
defparam TILE_00_RBB_13_8.MUX_SR=6'b100010;
defparam TILE_00_RBB_13_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_13_8.OAQpol=1'h1;
defparam TILE_00_RBB_13_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.OBQpol=1'h1;
defparam TILE_00_RBB_13_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.OCQpol=1'h1;
defparam TILE_00_RBB_13_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.ODQpol=1'h1;
defparam TILE_00_RBB_13_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_8.QasyncSRen=1'h1;
defparam TILE_00_RBB_13_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_13_8.WE_SEL=3'b000;
defparam TILE_00_RBB_13_8.WE_TIE=1'h0;
defparam TILE_00_RBB_13_8.WEpol=1'h1;
defparam TILE_00_RBB_13_8.XOR_A=5'b00000;
defparam TILE_00_RBB_13_8.XOR_B=5'b00000;
defparam TILE_00_RBB_13_8.XOR_C=5'b00000;
defparam TILE_00_RBB_13_8.XOR_D=5'b00000;
endmodule /* seven_segment_counter */
// End of EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model
