# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 15:02:53  November 22, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		stage2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY stage2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:02:53  NOVEMBER 22, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Lite Edition"
set_global_assignment -name VERILOG_FILE "VGA_mif [include]/single_note.v"
set_global_assignment -name VERILOG_FILE "VGA_mif [include]/recording.v"
set_global_assignment -name VERILOG_FILE "VGA_mif [include]/note_background.v"
set_global_assignment -name VERILOG_FILE "VGA_mif [include]/background.v"
set_global_assignment -name VERILOG_FILE "VGA_mif [include]/arrow.v"
set_global_assignment -name VERILOG_FILE "VGA [include]/vga_pll.v"
set_global_assignment -name VERILOG_FILE "VGA [include]/vga_controller.v"
set_global_assignment -name VERILOG_FILE "VGA [include]/vga_address_translator.v"
set_global_assignment -name VERILOG_FILE "VGA [include]/vga_adapter.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/waveData  [include]/wavData.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S5P4.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S5P3.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S5P2.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S5P1.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S5P0.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S4P4.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S4P3.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S4P2.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S4P1.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S4P0.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S3P4.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S3P3.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S3P2.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S3P1.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S3P0.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S2P4.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S2P3.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S2P2.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S2P1.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S2P0.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S1P4.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S1P3.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S1P2.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S1P1.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S1P0.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S0P4.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S0P3.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S0P2.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S0P1.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/recordingv   [include]/S0P0.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/avconf [include]/I2C_Controller.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/avconf [include]/avconf.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Audio_Controller.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Audio_Clock.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Altera_UP_SYNC_FIFO.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Altera_UP_Clock_Edge.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Altera_UP_Audio_Out_Serializer.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Altera_UP_Audio_In_Deserializer.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Controller [include]/Altera_UP_Audio_Bit_Counter.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/ram64x32.v"
set_global_assignment -name VERILOG_FILE "Audio_Demo [include]/Audio_Demo.v"
set_global_assignment -name VERILOG_FILE stage2.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top