Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 17:47:26 2021
| Host         : DESKTOP-CDDJBQR running 64-bit major release  (build 9200)
| Command      : report_methodology -file cronometro_top_methodology_drc_routed.rpt -pb cronometro_top_methodology_drc_routed.pb -rpx cronometro_top_methodology_drc_routed.rpx
| Design       : cronometro_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 40         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell crono_inst/decimas_unit/q[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) crono_inst/dhoras_unit/q_reg[0]/CLR, crono_inst/dhoras_unit/q_reg[1]/CLR,
crono_inst/dhoras_unit/q_reg[2]/CLR, crono_inst/dhoras_unit/q_reg[3]/CLR,
crono_inst/display_count/q_reg[0]/CLR,
crono_inst/display_count/q_reg[1]/CLR,
crono_inst/display_count/q_reg[2]/CLR,
crono_inst/display_count/q_reg[3]/CLR,
crono_inst/dminutos_unit/q_reg[0]/CLR,
crono_inst/dminutos_unit/q_reg[1]/CLR,
crono_inst/dminutos_unit/q_reg[2]/CLR,
crono_inst/dminutos_unit/q_reg[3]/CLR, crono_inst/dseg_unit/q_reg[0]/CLR,
crono_inst/dseg_unit/q_reg[1]/CLR, crono_inst/dseg_unit/q_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell crono_inst/dseg_unit/cuenta[26]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) alarm_inst/cuenta_reg[0]/CLR, alarm_inst/cuenta_reg[10]/CLR,
alarm_inst/cuenta_reg[11]/CLR, alarm_inst/cuenta_reg[12]/CLR,
alarm_inst/cuenta_reg[13]/CLR, alarm_inst/cuenta_reg[14]/CLR,
alarm_inst/cuenta_reg[15]/CLR, alarm_inst/cuenta_reg[16]/CLR,
alarm_inst/cuenta_reg[17]/CLR, alarm_inst/cuenta_reg[18]/CLR,
alarm_inst/cuenta_reg[19]/CLR, alarm_inst/cuenta_reg[1]/CLR,
alarm_inst/cuenta_reg[20]/CLR, alarm_inst/cuenta_reg[21]/CLR,
alarm_inst/cuenta_reg[22]/CLR (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell crono_inst/dseg_unit/led1_rgb[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) alarm_inst/led1_rgb_reg[1]/CLR,
alarm_inst/led1_rgb_reg[1]_lopt_replica/CLR,
alarm_inst/leds_signal_reg[0]/CLR, alarm_inst/leds_signal_reg[10]/CLR,
alarm_inst/leds_signal_reg[11]/CLR, alarm_inst/leds_signal_reg[12]/CLR,
alarm_inst/leds_signal_reg[13]/CLR, alarm_inst/leds_signal_reg[14]/CLR,
alarm_inst/leds_signal_reg[15]/CLR, alarm_inst/leds_signal_reg[1]/CLR,
alarm_inst/leds_signal_reg[2]/CLR, alarm_inst/leds_signal_reg[3]/CLR,
alarm_inst/leds_signal_reg[4]/CLR, alarm_inst/leds_signal_reg[5]/CLR,
alarm_inst/leds_signal_reg[6]/CLR (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ce relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw_alarm_on relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw_alarm_reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led1_rgb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led1_rgb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led2_rgb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led2_rgb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on leds[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on leds[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on leds[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on leds[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on leds[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on leds[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on leds[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on leds[9] relative to clock(s) sys_clk_pin
Related violations: <none>


