$date
	Wed Jan 14 20:14:03 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! Y $end
$var wire 1 " clk $end
$var reg 1 # E $end
$scope module U_CHIP $end
$var wire 1 " G $end
$var wire 1 ! Y $end
$var wire 1 $ Z $end
$var wire 1 % d2 $end
$var wire 1 & d5 $end
$var wire 1 ' notE $end
$var wire 1 ( notY $end
$var wire 1 ) notZ $end
$scope module D1 $end
$var wire 1 ) a $end
$var wire 1 " b $end
$var wire 1 ( zn $end
$upscope $end
$scope module D2 $end
$var wire 1 ( a $end
$var wire 1 ' b $end
$var wire 1 % zn $end
$upscope $end
$scope module D3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ zn $end
$upscope $end
$scope module D4 $end
$var wire 1 $ a $end
$var wire 1 $ b $end
$var wire 1 ) zn $end
$upscope $end
$scope module D5 $end
$var wire 1 " a $end
$var wire 1 $ b $end
$var wire 1 & zn $end
$upscope $end
$scope module D6 $end
$var wire 1 ( a $end
$var wire 1 ( b $end
$var wire 1 ! zn $end
$upscope $end
$upscope $end
$scope module U_CLK_GEN $end
$var reg 1 * clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
x)
z(
1'
z&
x%
x$
0#
0"
x!
$end
#1000
1&
1(
#2000
0%
0!
#3000
1$
#4000
0)
#10000
1*
1"
#11000
0&
#20000
0*
0"
#21000
1&
#30000
1*
1"
#31000
0&
#40000
0*
0"
#41000
1&
#50000
1*
1"
#51000
0&
#60000
0*
0"
#61000
1&
#70000
1*
1"
#71000
0&
#80000
0*
0"
#81000
1&
#90000
1*
1"
#91000
0&
#100000
0*
0"
1#
0'
#101000
1&
1%
#102000
0$
#103000
1)
#110000
1*
1"
#111000
0(
#112000
1!
#120000
0*
0"
#121000
1(
#122000
0!
#130000
1*
1"
#131000
0(
#132000
1!
#140000
0*
0"
#141000
1(
#142000
0!
#150000
1*
1"
#151000
0(
#152000
1!
#160000
0*
0"
#161000
1(
#162000
0!
#170000
1*
1"
#171000
0(
#172000
1!
#180000
0*
0"
#181000
1(
#182000
0!
#190000
1*
1"
#191000
0(
#192000
1!
#200000
0*
0"
#201000
1(
#202000
0!
#210000
1*
1"
#211000
0(
#212000
1!
#220000
0*
0"
#221000
1(
#222000
0!
#230000
1*
1"
#231000
0(
#232000
1!
#240000
0*
0"
#241000
1(
#242000
0!
#250000
1*
1"
#251000
0(
#252000
1!
#260000
0*
0"
#261000
1(
#262000
0!
#270000
1*
1"
#271000
0(
#272000
1!
#280000
0*
0"
#281000
1(
#282000
0!
#290000
1*
1"
#291000
0(
#292000
1!
#300000
0*
0"
#301000
1(
#302000
0!
#305000
0#
1'
#306000
0%
#307000
1$
#308000
0)
#310000
1*
1"
#311000
0&
#315000
1#
0'
#316000
1%
#320000
0*
0"
#321000
1&
#322000
0$
#323000
1)
#330000
1*
1"
#331000
0(
#332000
1!
#340000
0*
0"
#341000
1(
#342000
0!
#350000
1*
1"
#351000
0(
#352000
1!
#360000
0*
0"
#361000
1(
#362000
0!
#370000
1*
1"
#371000
0(
#372000
1!
#380000
0*
0"
#381000
1(
#382000
0!
#390000
1*
1"
#391000
0(
#392000
1!
#400000
0*
0"
#401000
1(
#402000
0!
#410000
1*
1"
#411000
0(
#412000
1!
#420000
0*
0"
#421000
1(
#422000
0!
#430000
1*
1"
#431000
0(
#432000
1!
#440000
0*
0"
#441000
1(
#442000
0!
#450000
1*
1"
#451000
0(
#452000
1!
#460000
0*
0"
#461000
1(
#462000
0!
#470000
1*
1"
#471000
0(
#472000
1!
#480000
0*
0"
#481000
1(
#482000
0!
#490000
1*
1"
#491000
0(
#492000
1!
#500000
0*
0"
#501000
1(
#502000
0!
#509000
0#
1'
#510000
0%
1*
1"
#511000
1$
0(
#512000
0)
0&
1%
1!
#513000
1(
#514000
0%
0!
#520000
0*
0"
#521000
1&
#530000
1*
1"
#531000
0&
#540000
0*
0"
#541000
1&
#550000
1*
1"
#551000
0&
