// Seed: 4196461158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_6;
  wire id_9;
  wor  id_10 = 1;
  assign id_4 = ~1;
  tri0 id_11, id_12;
  wire id_13;
  assign id_8 = 1;
  assign id_4 = 1;
  wire id_14;
  assign id_8 = 1;
  id_15(
      .id_0(id_11), .id_1(), .id_2(1 ? 1 < 1 - {id_10, id_7, 1'b0} : id_7), .id_3(1)
  );
  assign id_12 = id_6 ^ 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri0 id_6,
    output uwire id_7,
    input wire id_8
);
  integer id_10;
  wire id_11;
  nor (id_7, id_0, id_8, id_11, id_10, id_1, id_4);
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11
  );
endmodule
