#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 22 21:16:01 2021
# Process ID: 4820
# Current directory: C:/Users/User/Desktop/CloudStation/LAB/LAB1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8668 C:\Users\User\Desktop\CloudStation\LAB\LAB1\LAB1.xpr
# Log file: C:/Users/User/Desktop/CloudStation/LAB/LAB1/vivado.log
# Journal file: C:/Users/User/Desktop/CloudStation/LAB/LAB1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 815.613 ; gain = 154.645
update_compile_order -fileset sources_1
close [ open C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/ALU_Logic_Unit.v w ]
add_files C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/ALU_Logic_Unit.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/ALU_Logic_Unit.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/ALU_Logic_Unit.v
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/register_file.v] -no_script -reset -force -quiet
remove_files  C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/register_file.v
export_ip_user_files -of_objects  [get_files C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sim_1/new/register_file_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sim_1/new/register_file_tb.v
add_files -norecurse C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/full_adder.v
add_files -norecurse C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sim_1/new/carry_lookahead_adder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat Jan 23 20:25:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_lookahead_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sim_1/new/carry_lookahead_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
"xelab -wto d0e08880f5e9435d88e97ce691d63dd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_adder_tb_behav xil_defaultlib.carry_lookahead_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0e08880f5e9435d88e97ce691d63dd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_adder_tb_behav xil_defaultlib.carry_lookahead_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_lookahead_adder_4_bit
Compiling module xil_defaultlib.carry_lookahead_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_lookahead_adder_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jan 23 20:26:04 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.520 ; gain = 17.836
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 23 20:26:04 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 852.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_lookahead_adder_tb_behav -key {Behavioral:sim_1:Functional:carry_lookahead_adder_tb} -tclbatch {carry_lookahead_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source carry_lookahead_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_lookahead_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 878.133 ; gain = 25.695
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-3
Top: carry_lookahead_adder_4_bit
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1270.789 ; gain = 173.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder_4_bit' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder_4_bit' (2#1) [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.984 ; gain = 212.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.984 ; gain = 212.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.984 ; gain = 212.719
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.176 ; gain = 351.910
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.176 ; gain = 556.621
