Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "rs232_uart_1_wrapper_xst.prj"
Verilog Include Directory          : {"/home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/" "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/rs232_uart_1_wrapper.ngc"

---- Source Options
Top Module Name                    : rs232_uart_1_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/rs232_uart_1_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 223. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_control.vhd" in Library xps_uart16550_v3_00_a.
Entity <rx_fifo_control> compiled.
Entity <rx_fifo_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart_tx_load_sm.vhd" in Library xps_uart16550_v3_00_a.
Entity <xuart_tx_load_sm> compiled.
Entity <xuart_tx_load_sm> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx16550.vhd" in Library xps_uart16550_v3_00_a.
Entity <rx16550> compiled.
Entity <rx16550> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx16550.vhd" in Library xps_uart16550_v3_00_a.
Entity <tx16550> compiled.
Entity <tx16550> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx_fifo_block.vhd" in Library xps_uart16550_v3_00_a.
Entity <tx_fifo_block> compiled.
Entity <tx_fifo_block> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_block.vhd" in Library xps_uart16550_v3_00_a.
Entity <rx_fifo_block> compiled.
Entity <rx_fifo_block> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/uart16550.vhd" in Library xps_uart16550_v3_00_a.
Entity <uart16550> compiled.
Entity <uart16550> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/ipic_if.vhd" in Library xps_uart16550_v3_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd" in Library xps_uart16550_v3_00_a.
Entity <xuart> compiled.
Entity <xuart> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xps_uart16550.vhd" in Library xps_uart16550_v3_00_a.
Entity <xps_uart16550> compiled.
Entity <xps_uart16550> (Architecture <imp>) compiled.
Compiling vhdl file "/home/aalonso/workspace/ppc44x/xilinx-ml507/hdl/rs232_uart_1_wrapper.vhd" in Library work.
Entity <rs232_uart_1_wrapper> compiled.
Entity <rs232_uart_1_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rs232_uart_1_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <xps_uart16550> in library <xps_uart16550_v3_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000011111000000000000000000000"
	C_FAMILY = "virtex5"
	C_HAS_EXTERNAL_RCLK = 0
	C_HAS_EXTERNAL_XIN = 0
	C_HIGHADDR = "10000011111000001111111111111111"
	C_IS_A_16550 = 1
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <xuart> in library <xps_uart16550_v3_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000011111000000000000000000000"
	C_FAMILY = "virtex5"
	C_HAS_EXTERNAL_RCLK = false
	C_HAS_EXTERNAL_XIN = false
	C_HIGHADDR = "10000011111000001111111111111111"
	C_IS_A_16550 = true
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <uart16550> in library <xps_uart16550_v3_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_HAS_EXTERNAL_XIN = false
	C_IS_A_16550 = true

Analyzing hierarchy for entity <ipic_if> in library <xps_uart16550_v3_00_a> (architecture <imp>).

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011111000000001000000000000",
	                          "0000000000000000000000000000000010000011111000000001000000011111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <xuart_tx_load_sm> in library <xps_uart16550_v3_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <rx16550> in library <xps_uart16550_v3_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <tx16550> in library <xps_uart16550_v3_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <tx_fifo_block> in library <xps_uart16550_v3_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <rx_fifo_block> in library <xps_uart16550_v3_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011111000000001000000000000",
	                          "0000000000000000000000000000000010000011111000000001000000011111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 8
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <rx_fifo_control> in library <xps_uart16550_v3_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 11
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011111000000001000000000000",
	                          "0000000000000000000000000000000010000011111000000001000000011111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_SIZE = 5

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v3_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 8
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v3_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 11
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 27
	C_AW = 32
	C_BAR = "10000011111000000001000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <rs232_uart_1_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "CORE_STATE". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Clk> in unit <xps_uart16550>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Rst> in unit <xps_uart16550>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "CORE_STATE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
Entity <rs232_uart_1_wrapper> analyzed. Unit <rs232_uart_1_wrapper> generated.

Analyzing generic Entity <xps_uart16550> in library <xps_uart16550_v3_00_a> (Architecture <imp>).
	C_BASEADDR = "10000011111000000000000000000000"
	C_FAMILY = "virtex5"
	C_HAS_EXTERNAL_RCLK = 0
	C_HAS_EXTERNAL_XIN = 0
	C_HIGHADDR = "10000011111000001111111111111111"
	C_IS_A_16550 = 1
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SUPPORT_BURSTS = 0
    Set property "syn_maxfan = 10000" for signal <SPLB_Clk> in unit <xps_uart16550>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Rst> in unit <xps_uart16550>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xps_uart16550.vhd" line 392: Unconnected output port 'Intr' of component 'xuart'.
Entity <xps_uart16550> analyzed. Unit <xps_uart16550> generated.

Analyzing generic Entity <xuart> in library <xps_uart16550_v3_00_a> (Architecture <imp>).
	C_BASEADDR = "10000011111000000000000000000000"
	C_FAMILY = "virtex5"
	C_HAS_EXTERNAL_RCLK = false
	C_HAS_EXTERNAL_XIN = false
	C_HIGHADDR = "10000011111000001111111111111111"
	C_IS_A_16550 = true
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd" line 421: Unconnected output port 'IP2Bus_Retry' of component 'ipic_if'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd" line 421: Unconnected output port 'IP2Bus_ToutSup' of component 'ipic_if'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd" line 441: Unconnected output port 'Bus2IP_RNW' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd" line 441: Unconnected output port 'Bus2IP_BE' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd" line 441: Unconnected output port 'Bus2IP_CS' of component 'plbv46_slave_single'.
Entity <xuart> analyzed. Unit <xuart> generated.

Analyzing generic Entity <uart16550> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_HAS_EXTERNAL_XIN = false
	C_IS_A_16550 = true
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/uart16550.vhd" line 1194: Instantiating black box module <FDDRRSE>.
    Set user-defined property "INIT =  0" for instance <NO_EXTERNAL_XIN.FDDRRSE_GEN.BAUD_FF> in unit <uart16550>.
INFO:Xst:2679 - Register <iir<5>> in unit <uart16550> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <iir<4>> in unit <uart16550> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <fcr<5>> in unit <uart16550> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <fcr<4>> in unit <uart16550> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <uart16550> analyzed. Unit <uart16550> generated.

Analyzing Entity <xuart_tx_load_sm> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
Entity <xuart_tx_load_sm> analyzed. Unit <xuart_tx_load_sm> generated.

Analyzing Entity <rx16550> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
INFO:Xst:1561 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx16550.vhd" line 558: Mux is complete : default of case is discarded
Entity <rx16550> analyzed. Unit <rx16550> generated.

Analyzing Entity <tx16550> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
Entity <tx16550> analyzed. Unit <tx16550> generated.

Analyzing generic Entity <tx_fifo_block> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx_fifo_block.vhd" line 148: Unconnected output port 'Addr' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx_fifo_block.vhd" line 148: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx_fifo_block.vhd" line 148: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <tx_fifo_block> analyzed. Unit <tx_fifo_block> generated.

Analyzing generic Entity <srl_fifo_rbu_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 8
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f.1> analyzed. Unit <srl_fifo_rbu_f.1> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_SIZE = 5
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f>.
Entity <cntr_incr_decr_addn_f> analyzed. Unit <cntr_incr_decr_addn_f> generated.

Analyzing generic Entity <dynshreg_f.1> in library <proc_common_v3_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 8
	C_FAMILY = "virtex5"
Entity <dynshreg_f.1> analyzed. Unit <dynshreg_f.1> generated.

Analyzing generic Entity <rx_fifo_block> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_block.vhd" line 188: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_block.vhd" line 188: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <rx_fifo_block> analyzed. Unit <rx_fifo_block> generated.

Analyzing generic Entity <rx_fifo_control> in library <xps_uart16550_v3_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
INFO:Xst:1561 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_control.vhd" line 158: Mux is complete : default of case is discarded
Entity <rx_fifo_control> analyzed. Unit <rx_fifo_control> generated.

Analyzing generic Entity <srl_fifo_rbu_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 11
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f.2> analyzed. Unit <srl_fifo_rbu_f.2> generated.

Analyzing generic Entity <dynshreg_f.2> in library <proc_common_v3_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 11
	C_FAMILY = "virtex5"
Entity <dynshreg_f.2> analyzed. Unit <dynshreg_f.2> generated.

Analyzing Entity <ipic_if> in library <xps_uart16550_v3_00_a> (Architecture <imp>).
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011111000000001000000000000",
	                          "0000000000000000000000000000000010000011111000000001000000011111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
INFO:Xst:1561 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011111000000001000000000000",
	                          "0000000000000000000000000000000010000011111000000001000000011111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011111000000001000000000000",
	                          "0000000000000000000000000000000010000011111000000001000000011111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 27
	C_AW = 32
	C_BAR = "10000011111000000001000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f> analyzed. Unit <pselect_f> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 1
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rdN_d> in unit <uart16550> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wrN_d> in unit <uart16550> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ipic_if>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/ipic_if.vhd".
    Found 1-bit register for signal <IP2Bus_RdAcknowledge>.
    Found 1-bit register for signal <IP2Bus_WrAcknowledge>.
    Found 1-bit register for signal <bus2ip_rdreq_d1>.
    Found 1-bit register for signal <bus2ip_rdreq_d2>.
    Found 1-bit register for signal <bus2ip_rdreq_d3>.
    Found 1-bit register for signal <bus2ip_rdreq_d4>.
    Found 1-bit register for signal <ip2bus_rdack_d1>.
    Found 1-bit register for signal <ip2bus_wrack_d1>.
    Found 1-bit register for signal <wrReq_d1>.
    Found 1-bit register for signal <wrReq_d2>.
    Found 1-bit register for signal <wrReq_d3>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <xuart_tx_load_sm>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart_tx_load_sm.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | Sys_clk                   (rising_edge)        |
    | Clock enable       | Rst                       (negative)           |
    | Reset              | Rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | empty_empty                                    |
    | Power Up State     | empty_empty                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Thre>.
    Found 1-bit register for signal <Tsre>.
    Found 8-bit register for signal <tsr_int>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <xuart_tx_load_sm> synthesized.


Synthesizing Unit <rx16550>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx16550.vhd".
WARNING:Xst:647 - Input <Lcr<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <Data_ready> equivalent to <Character_received> has been removed
    Found finite state machine <FSM_1> for signal <receive_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 35                                             |
    | Inputs             | 6                                              |
    | Outputs            | 13                                             |
    | Clock              | Sys_clk                   (rising_edge)        |
    | Clock enable       | receive_state$and0000     (positive)           |
    | Reset              | receive_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <Rbr>.
    Found 1-bit register for signal <Character_received>.
    Found 1-bit register for signal <break_interrupt_error_d>.
    Found 1-bit register for signal <break_interrupt_flag>.
    Found 1-bit register for signal <break_interrupt_i>.
    Found 1-bit register for signal <character_received_d>.
    Found 1-bit register for signal <character_received_flag>.
    Found 1-bit register for signal <character_received_rclk>.
    Found 1-bit register for signal <clk1x>.
    Found 1-bit register for signal <clk1x_d>.
    Found 1-bit register for signal <clk2x>.
    Found 1-bit register for signal <clk_div_en>.
    Found 4-bit register for signal <clkdiv>.
    Found 4-bit adder for signal <clkdiv$addsub0000> created at line 350.
    Found 1-bit register for signal <framing_error_d>.
    Found 1-bit register for signal <framing_error_flag>.
    Found 1-bit register for signal <framing_error_i>.
    Found 1-bit register for signal <got_start_bit_d>.
    Found 1-bit register for signal <have_bi_in_fifo_n_i>.
    Found 1-bit register for signal <load_rbr_d>.
    Found 1-bit register for signal <parity_error_d>.
    Found 1-bit register for signal <parity_error_i>.
    Found 1-bit register for signal <parity_error_latch>.
    Found 8-bit register for signal <rbr_d>.
    Found 1-bit register for signal <resynch_clkdiv_d>.
    Found 1-bit register for signal <resynch_clkdiv_startbit_d>.
    Found 8-bit register for signal <rsr>.
    Found 1-bit xor2 for signal <rx_parity_com$xor0000> created at line 660.
    Found 1-bit register for signal <sin_d1>.
    Found 1-bit register for signal <sin_d10>.
    Found 1-bit register for signal <sin_d2>.
    Found 1-bit register for signal <sin_d3>.
    Found 1-bit register for signal <sin_d4>.
    Found 1-bit register for signal <sin_d5>.
    Found 1-bit register for signal <sin_d6>.
    Found 1-bit register for signal <sin_d7>.
    Found 1-bit register for signal <sin_d8>.
    Found 1-bit register for signal <sin_d9>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rx16550> synthesized.


Synthesizing Unit <tx16550>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx16550.vhd".
WARNING:Xst:647 - Input <Lcr<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <transmit_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 24                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | Sys_clk                   (rising_edge)        |
    | Clock enable       | transmit_state$and0000    (positive)           |
    | Reset              | Rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Tsr_loaded>.
    Found 1-bit register for signal <Tx_empty>.
    Found 1-bit register for signal <Tx_fifo_rd_en>.
    Found 1-bit register for signal <Sout>.
    Found 1-bit register for signal <clk1x>.
    Found 1-bit register for signal <clk2x>.
    Found 4-bit up accumulator for signal <clkdiv>.
    Found 1-bit register for signal <transmitting_n>.
    Found 8-bit register for signal <tsr>.
    Found 1-bit register for signal <tx_parity>.
    Found 1-bit xor2 for signal <tx_parity_com$xor0000> created at line 336.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Accumulator(s).
	inferred  16 D-type flip-flop(s).
Unit <tx16550> synthesized.


Synthesizing Unit <dynshreg_f_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <Dout>.
    Found 128-bit register for signal <data>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <dynshreg_f_1> synthesized.


Synthesizing Unit <rx_fifo_control>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_control.vhd".
WARNING:Xst:647 - Input <Fcr<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_fifo_data_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x4-bit ROM for signal <fifo_trigger_level>.
    Found 1-bit register for signal <Rx_fifo_trigger>.
    Found 1-bit register for signal <Rx_error_in_fifo>.
    Found 10-bit up counter for signal <character_counter>.
    Found 4-bit comparator greatequal for signal <fifo_trigger_level_flag$cmp_ge0000> created at line 164.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <rx_fifo_control> synthesized.


Synthesizing Unit <dynshreg_f_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 11-bit 16-to-1 multiplexer for signal <Dout>.
    Found 176-bit register for signal <data>.
    Summary:
	inferred 176 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <dynshreg_f_2> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<27:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 321.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.


Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 321.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <tx_fifo_block>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/tx_fifo_block.vhd".
Unit <tx_fifo_block> synthesized.


Synthesizing Unit <rx_fifo_block>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/rx_fifo_block.vhd".
Unit <rx_fifo_block> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 162 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <uart16550>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/uart16550.vhd".
    Register <iir<7>> equivalent to <iir<6>> has been removed
    Found 1-bit register for signal <Ddis>.
    Found 8-bit register for signal <Dout>.
    Found 1-bit register for signal <Intr>.
    Found 3-bit register for signal <addr_d>.
    Found 1-bit register for signal <baud_counter_loaded>.
    Found 16-bit down counter for signal <baudCounter>.
    Found 1-bit register for signal <baudoutN_int_i>.
    Found 1-bit register for signal <chipSelect>.
    Found 1-bit register for signal <ctsN_d>.
    Found 8-bit register for signal <d_d>.
    Found 1-bit register for signal <dcdN_d>.
    Found 1-bit register for signal <divisor_latch_loaded>.
    Found 1-bit register for signal <dlab>.
    Found 8-bit register for signal <dll>.
    Found 8-bit register for signal <dlm>.
    Found 1-bit register for signal <dsrN_d>.
    Found 2-bit register for signal <fcr<7:6>>.
    Found 4-bit register for signal <fcr<3:0>>.
    Found 1-bit xor2 for signal <fcr_0_changed$xor0000> created at line 1356.
    Found 1-bit register for signal <fcr_0_prev>.
    Found 8-bit register for signal <ier>.
    Found 1-bit register for signal <ier1_d>.
    Found 1-bit register for signal <iir<6>>.
    Found 4-bit register for signal <iir<3:0>>.
    Found 8-bit register for signal <lcr>.
    Found 1-bit register for signal <load_baudlower>.
    Found 1-bit register for signal <load_baudupper>.
    Found 8-bit register for signal <lsr>.
    Found 1-bit register for signal <lsr2_rst>.
    Found 1-bit register for signal <lsr5_d>.
    Found 8-bit register for signal <mcr>.
    Found 1-bit register for signal <mcr4_d>.
    Found 4-bit register for signal <modem_prev_val>.
    Found 8-bit register for signal <msr>.
    Found 1-bit xor2 for signal <msr_0$xor0000> created at line 949.
    Found 1-bit xor2 for signal <msr_1$xor0000> created at line 959.
    Found 1-bit xor2 for signal <msr_2$xor0000> created at line 969.
    Found 1-bit xor2 for signal <msr_3$xor0000> created at line 979.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <riN_d>.
    Found 4-bit updown counter for signal <rx_error_in_fifo_cnt>.
    Found 1-bit register for signal <rx_error_in_fifo_cnt_dn>.
    Found 1-bit register for signal <rx_error_in_fifo_cnt_up>.
    Found 1-bit register for signal <rx_fifo_rd_en_d>.
    Found 1-bit register for signal <rx_fifo_rd_en_d1>.
    Found 1-bit register for signal <rx_fifo_rst>.
    Found 1-bit xor2 for signal <rx_rst$xor0000> created at line 1263.
    Found 1-bit register for signal <rxrdyN_int>.
    Found 8-bit register for signal <scr>.
    Found 8-bit register for signal <thr>.
    Found 1-bit register for signal <thre_iir_set>.
    Found 1-bit register for signal <tx_fifo_rst>.
    Found 1-bit register for signal <tx_fifo_wr_en_d>.
    Found 1-bit register for signal <txrdyN_int>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <writing_thr>.
    Summary:
	inferred   2 Counter(s).
	inferred 137 D-type flip-flop(s).
Unit <uart16550> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <xuart>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xuart.vhd".
WARNING:Xst:647 - Input <Rclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Xin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <bus2ip_data_i<0:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_addr_i<0:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_addr_i<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xuart> synthesized.


Synthesizing Unit <xps_uart16550>.
    Related source file is "/opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/hdl/vhdl/xps_uart16550.vhd".
Unit <xps_uart16550> synthesized.


Synthesizing Unit <rs232_uart_1_wrapper>.
    Related source file is "/home/aalonso/workspace/ppc44x/xilinx-ml507/hdl/rs232_uart_1_wrapper.vhd".
Unit <rs232_uart_1_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 16-bit down counter                                   : 1
 4-bit updown counter                                  : 1
# Accumulators                                         : 1
 4-bit up accumulator                                  : 1
# Registers                                            : 209
 1-bit register                                        : 152
 11-bit register                                       : 16
 3-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 5
 8-bit register                                        : 29
 9-bit register                                        : 1
# Comparators                                          : 3
 31-bit comparator greatequal                          : 2
 4-bit comparator greatequal                           : 1
# Multiplexers                                         : 2
 11-bit 16-to-1 multiplexer                            : 1
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <RS232_Uart_1/XUART_I_1/UART16550_I_1/tx16550_1/transmit_state/FSM> on signal <transmit_state[1:13]> with one-hot encoding.
-----------------------------
 State      | Encoding
-----------------------------
 idle       | 0000000000001
 start_bit  | 0000000000010
 data_bit1  | 0000000000100
 data_bit2  | 0000000001000
 data_bit3  | 0000000010000
 data_bit4  | 0000000100000
 data_bit5  | 0000001000000
 data_bit6  | 0000010000000
 data_bit7  | 0010000000000
 data_bit8  | 0100000000000
 parity_bit | 0000100000000
 stop_bit1  | 0001000000000
 stop_bit2  | 1000000000000
-----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <RS232_Uart_1/XUART_I_1/UART16550_I_1/rx16550_1/receive_state/FSM> on signal <receive_state[1:13]> with one-hot encoding.
-----------------------------
 State      | Encoding
-----------------------------
 idle       | 0000000000001
 start_bit  | 0000000000010
 data_bit1  | 0000000000100
 data_bit2  | 0000000001000
 data_bit3  | 0000000010000
 data_bit4  | 0000000100000
 data_bit5  | 0000001000000
 data_bit6  | 0000010000000
 data_bit7  | 0010000000000
 data_bit8  | 0100000000000
 parity_bit | 0000100000000
 stop_bit1  | 0001000000000
 stop_bit2  | 1000000000000
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RS232_Uart_1/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/current_state/FSM> on signal <current_state[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 empty_empty | 00
 empty_full  | 01
 full_empty  | 10
 full_full   | 11
-------------------------
WARNING:Xst:2404 -  FFs/Latches <mcr<7:5>> (without init value) have a constant value of 0 in block <uart16550>.
WARNING:Xst:2404 -  FFs/Latches <ier<7:4>> (without init value) have a constant value of 0 in block <uart16550>.

Synthesizing (advanced) Unit <dynshreg_f_1>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_1> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f_2>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 16-bit down counter                                   : 1
 4-bit updown counter                                  : 1
# Accumulators                                         : 1
 4-bit up accumulator                                  : 1
# Registers                                            : 422
 Flip-Flops                                            : 422
# Shift Registers                                      : 19
 16-bit dynamic shift register                         : 19
# Comparators                                          : 3
 31-bit comparator greatequal                          : 2
 4-bit comparator greatequal                           : 1
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 

Optimizing unit <rs232_uart_1_wrapper> ...

Optimizing unit <ipic_if> ...

Optimizing unit <xuart_tx_load_sm> ...

Optimizing unit <rx16550> ...

Optimizing unit <tx16550> ...

Optimizing unit <dynshreg_f_1> ...

Optimizing unit <rx_fifo_control> ...

Optimizing unit <dynshreg_f_2> ...

Optimizing unit <counter_f> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <uart16550> ...

Optimizing unit <plbv46_slave_single> ...
WARNING:Xst:1710 - FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <rs232_uart_1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/underflow_i> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/overflow_i> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/underflow_i> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/overflow_i> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <rs232_uart_1_wrapper>.
WARNING:Xst:2677 - Node <RS232_Uart_1/XUART_I_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <rs232_uart_1_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 386
 Flip-Flops                                            : 386

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/rs232_uart_1_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 424

Cell Usage :
# BELS                             : 454
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 10
#      LUT2                        : 45
#      LUT3                        : 51
#      LUT4                        : 75
#      LUT5                        : 68
#      LUT6                        : 108
#      MUXCY                       : 24
#      MUXCY_L                     : 10
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 387
#      FD                          : 25
#      FDDRRSE                     : 1
#      FDE                         : 4
#      FDR                         : 136
#      FDRE                        : 150
#      FDRS                        : 3
#      FDRSE                       : 16
#      FDS                         : 32
#      FDSE                        : 20
# Shift Registers                  : 19
#      SRLC16E                     : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             387  out of  44800     0%  
 Number of Slice LUTs:                  395  out of  44800     0%  
    Number used as Logic:               376  out of  44800     0%  
    Number used as Memory:               19  out of  13120     0%  
       Number used as SRL:               19

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    582
   Number with an unused Flip Flop:     195  out of    582    33%  
   Number with an unused LUT:           187  out of    582    32%  
   Number of fully used LUT-FF pairs:   200  out of    582    34%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                         424
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                   | Load  |
-----------------------------------+---------------------------------------------------------+-------+
SPLB_Clk                           | NONE(RS232_Uart_1/XUART_I_1/IPIC_IF_I_1/bus2ip_rdreq_d4)| 407   |
-----------------------------------+---------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.324ns (Maximum Frequency: 187.829MHz)
   Minimum input arrival time before clock: 2.671ns
   Maximum output required time after clock: 1.383ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 5.324ns (frequency: 187.829MHz)
  Total number of paths / destination ports: 4539 / 793
-------------------------------------------------------------------------
Delay:               2.662ns (Levels of Logic = 2)
  Source:            RS232_Uart_1/XUART_I_1/UART16550_I_1/dll_1 (FF)
  Destination:       RS232_Uart_1/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.FDDRRSE_GEN.BAUD_FF (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk falling

  Data Path: RS232_Uart_1/XUART_I_1/UART16550_I_1/dll_1 to RS232_Uart_1/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.FDDRRSE_GEN.BAUD_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   1.080  RS232_Uart_1/XUART_I_1/UART16550_I_1/dll_1 (RS232_Uart_1/XUART_I_1/UART16550_I_1/dll_1)
     LUT6:I0->O            3   0.094   0.587  RS232_Uart_1/XUART_I_1/UART16550_I_1/baud_divisor_is_1_cmp_eq0000105_SW0 (N51)
     LUT6:I4->O            1   0.094   0.336  RS232_Uart_1/XUART_I_1/UART16550_I_1/baud_d11 (RS232_Uart_1/XUART_I_1/UART16550_I_1/baud_d1)
     FDDRRSE:D1               -0.018          RS232_Uart_1/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.FDDRRSE_GEN.BAUD_FF
    ----------------------------------------
    Total                      2.662ns (0.659ns logic, 2.003ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 448 / 445
-------------------------------------------------------------------------
Offset:              2.671ns (Levels of Logic = 2)
  Source:            SPLB_Rst (PAD)
  Destination:       RS232_Uart_1/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_3 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to RS232_Uart_1/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O           52   0.094   1.200  RS232_Uart_1/XUART_I_1/UART16550_I_1/rx_rst_or00001 (RS232_Uart_1/XUART_I_1/UART16550_I_1/rx_rst)
     LUT6:I0->O            1   0.094   0.336  RS232_Uart_1/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_or000011 (RS232_Uart_1/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_or00001)
     FDRE:R                    0.573          RS232_Uart_1/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_3
    ----------------------------------------
    Total                      2.671ns (1.135ns logic, 1.536ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 56 / 50
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 1)
  Source:            RS232_Uart_1/XUART_I_1/UART16550_I_1/mcr_4 (FF)
  Destination:       sout (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: RS232_Uart_1/XUART_I_1/UART16550_I_1/mcr_4 to sout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.471   0.818  RS232_Uart_1/XUART_I_1/UART16550_I_1/mcr_4 (RS232_Uart_1/XUART_I_1/UART16550_I_1/mcr_4)
     LUT3:I0->O            0   0.094   0.000  RS232_Uart_1/XUART_I_1/UART16550_I_1/Sout1 (sout)
    ----------------------------------------
    Total                      1.383ns (0.565ns logic, 0.818ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.55 secs
 
--> 


Total memory usage is 628296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  201 (   0 filtered)
Number of infos    :   11 (   0 filtered)

