# AESCore <br/>
**TOP MODULE** -> AESTop.sv <br/>
The module takes **157** clock cycles to complete encryption of 128bits.<br/>


## Synthesis Report <br/>
Software - Vivado v2019.2 (64-bit) <br/>
Target device - xc7a35ticsg324-1L (Xilinx Artix7). <br/>

### Utilization
* **SLICE LUT** = 2786 <br/>
* **SLICE Registers** = 1731 <br/>

### Timing <br/>
* **Frequency (Max)** - 96.404 MHz <br/>

### Power <br/>
* 0.167W @ 96.404MHz <br/>
