Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: riconoscitore_stringa_generico.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "riconoscitore_stringa_generico.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "riconoscitore_stringa_generico"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : riconoscitore_stringa_generico
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Speed1
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

Setting FSM Encoding Algorithm to : Speed1


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/boundary_scan_chain.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa.vhd" in Library work.
Architecture behavioral of Entity riconoscitore_stringa is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa_generico.vhd" in Library work.
Architecture behavioral of Entity riconoscitore_stringa_generico is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <riconoscitore_stringa_generico> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 8

Analyzing hierarchy for entity <riconoscitore_stringa> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <riconoscitore_stringa_generico> in library <work> (Architecture <behavioral>).
	width = 8
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa_generico.vhd" line 87: Unconnected output port 'dout' of component 'boundary_scan_chain'.
Entity <riconoscitore_stringa_generico> analyzed. Unit <riconoscitore_stringa_generico> generated.

Analyzing generic Entity <boundary_scan_chain> in library <work> (Architecture <structural>).
	n = 8
Entity <boundary_scan_chain> analyzed. Unit <boundary_scan_chain> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <edge_triggered_d_n> in library <work> (Architecture <behavioral>).
	width = 1
Entity <edge_triggered_d_n> analyzed. Unit <edge_triggered_d_n> generated.

Analyzing generic Entity <riconoscitore_stringa> in library <work> (Architecture <behavioral>).
	width = 8
WARNING:Xst:790 - "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa.vhd" line 102: Index value(s) does not match array range, simulation mismatch.
Entity <riconoscitore_stringa> analyzed. Unit <riconoscitore_stringa> generated.

Analyzing generic Entity <contatore_modulo_2n> in library <work> (Architecture <behavioral>).
	width = 4
Entity <contatore_modulo_2n> analyzed. Unit <contatore_modulo_2n> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <riconoscitore_stringa>.
    Related source file is "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa.vhd".
WARNING:Xst:647 - Input <stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | speed1                                         |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit xor2 for signal <bad$xor0000> created at line 102.
    Found 1-bit 8-to-1 multiplexer for signal <data$mux0000> created at line 65.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Multiplexer(s).
Unit <riconoscitore_stringa> synthesized.


Synthesizing Unit <contatore_modulo_2n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <edge_triggered_d_n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/edge_triggered_d_n.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_triggered_d_n> synthesized.


Synthesizing Unit <boundary_scan_chain>.
    Related source file is "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain> synthesized.


Synthesizing Unit <riconoscitore_stringa_generico>.
    Related source file is "/media/sf_ASE/VHDL/Milo/riconoscitore_stringa/riconoscitore_stringa_generico.vhd".
WARNING:Xst:1306 - Output <d_o> is never assigned.
Unit <riconoscitore_stringa_generico> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 9
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <r_s/current_state/FSM> on signal <current_state[1:4]> with speed1 encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 1000
 riconosci_bit  | 0001
 shifting       | 0010
 carica_stringa | 0100
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <riconoscitore_stringa_generico> ...

Optimizing unit <riconoscitore_stringa> ...

Optimizing unit <boundary_scan_chain> ...
WARNING:Xst:2677 - Node <counter/hit> of sequential type is unconnected in block <riconoscitore_stringa_generico>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block riconoscitore_stringa_generico, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : riconoscitore_stringa_generico.ngr
Top Level Output File Name         : riconoscitore_stringa_generico
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 44
#      INV                         : 2
#      LUT2                        : 6
#      LUT3                        : 7
#      LUT4                        : 22
#      LUT4_L                      : 2
#      MUXF5                       : 4
#      MUXF6                       : 1
# FlipFlops/Latches                : 16
#      FDC                         : 11
#      FDCE                        : 4
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 10
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       19  out of    960     1%  
 Number of Slice Flip Flops:             16  out of   1920     0%  
 Number of 4 input LUTs:                 39  out of   1920     2%  
 Number of IOs:                          14
 Number of bonded IOBs:                  13  out of    108    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------+------------------------+-------+
Control Signal                                                | Buffer(FF name)        | Load  |
--------------------------------------------------------------+------------------------+-------+
counter/reset_inv(r_s/current_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(counter/count_0)  | 16    |
--------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.411ns (Maximum Frequency: 184.805MHz)
   Minimum input arrival time before clock: 5.785ns
   Maximum output required time after clock: 7.327ns
   Maximum combinational path delay: 7.701ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.411ns (frequency: 184.805MHz)
  Total number of paths / destination ports: 253 / 20
-------------------------------------------------------------------------
Delay:               5.411ns (Levels of Logic = 5)
  Source:            counter/count_0 (FF)
  Destination:       input/chain_gen[0].sc_out.inst_edge_triggered/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter/count_0 to input/chain_gen[0].sc_out.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.514   0.727  counter/count_0 (counter/count_0)
     LUT3:I2->O            1   0.612   0.000  r_s/Mmux_data_mux0000_4 (r_s/Mmux_data_mux0000_4)
     MUXF5:I1->O           1   0.278   0.000  r_s/Mmux_data_mux0000_3_f5 (r_s/Mmux_data_mux0000_3_f5)
     MUXF6:I1->O           5   0.451   0.541  r_s/Mmux_data_mux0000_2_f6 (r_s/data_mux0000)
     LUT4:I3->O           11   0.612   0.796  r_s/en_c1 (en_c)
     LUT4:I3->O            1   0.612   0.000  input/chain_gen[6].sc_ch.inst_mux2_1/X1 (input/x<6>)
     FDC:D                     0.268          input/chain_gen[6].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      5.411ns (3.347ns logic, 2.064ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 133 / 15
-------------------------------------------------------------------------
Offset:              5.785ns (Levels of Logic = 6)
  Source:            data<1> (PAD)
  Destination:       input/chain_gen[0].sc_out.inst_edge_triggered/q_0 (FF)
  Destination Clock: clk rising

  Data Path: data<1> to input/chain_gen[0].sc_out.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_1_IBUF (data_1_IBUF)
     LUT3:I0->O            1   0.612   0.000  r_s/Mmux_data_mux0000_6 (r_s/Mmux_data_mux0000_6)
     MUXF5:I0->O           1   0.278   0.000  r_s/Mmux_data_mux0000_4_f5 (r_s/Mmux_data_mux0000_4_f5)
     MUXF6:I0->O           5   0.451   0.541  r_s/Mmux_data_mux0000_2_f6 (r_s/data_mux0000)
     LUT4:I3->O           11   0.612   0.796  r_s/en_c1 (en_c)
     LUT4:I3->O            1   0.612   0.000  input/chain_gen[6].sc_ch.inst_mux2_1/X1 (input/x<6>)
     FDC:D                     0.268          input/chain_gen[6].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      5.785ns (3.939ns logic, 1.846ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 2
-------------------------------------------------------------------------
Offset:              7.327ns (Levels of Logic = 5)
  Source:            counter/count_0 (FF)
  Destination:       bad (PAD)
  Source Clock:      clk rising

  Data Path: counter/count_0 to bad
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.514   0.727  counter/count_0 (counter/count_0)
     LUT3:I2->O            1   0.612   0.000  r_s/Mmux_data_mux0000_4 (r_s/Mmux_data_mux0000_4)
     MUXF5:I1->O           1   0.278   0.000  r_s/Mmux_data_mux0000_3_f5 (r_s/Mmux_data_mux0000_3_f5)
     MUXF6:I1->O           5   0.451   0.607  r_s/Mmux_data_mux0000_2_f6 (r_s/data_mux0000)
     LUT4:I1->O            1   0.612   0.357  r_s/bad1 (bad_OBUF)
     OBUF:I->O                 3.169          bad_OBUF (bad)
    ----------------------------------------
    Total                      7.327ns (5.636ns logic, 1.691ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               7.701ns (Levels of Logic = 6)
  Source:            data<1> (PAD)
  Destination:       bad (PAD)

  Data Path: data<1> to bad
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_1_IBUF (data_1_IBUF)
     LUT3:I0->O            1   0.612   0.000  r_s/Mmux_data_mux0000_6 (r_s/Mmux_data_mux0000_6)
     MUXF5:I0->O           1   0.278   0.000  r_s/Mmux_data_mux0000_4_f5 (r_s/Mmux_data_mux0000_4_f5)
     MUXF6:I0->O           5   0.451   0.607  r_s/Mmux_data_mux0000_2_f6 (r_s/data_mux0000)
     LUT4:I1->O            1   0.612   0.357  r_s/bad1 (bad_OBUF)
     OBUF:I->O                 3.169          bad_OBUF (bad)
    ----------------------------------------
    Total                      7.701ns (6.228ns logic, 1.473ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.49 secs
 
--> 


Total memory usage is 511688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

