$date
	Fri Nov 10 08:54:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_count_ones $end
$var wire 4 ! num_of_ones [3:0] $end
$var reg 8 " binary_number [7:0] $end
$scope module uut $end
$var wire 8 # binary_number [7:0] $end
$var reg 4 $ num_of_ones [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1 !
b1 $
b1000 %
b1 "
b1 #
#20000
b1000 %
b11 !
b11 $
b111 "
b111 #
#30000
b1000 %
b100 !
b100 $
b1010101 "
b1010101 #
#40000
b1000 %
b101 !
b101 $
b11010101 "
b11010101 #
#50000
b1000 %
b101 !
b101 $
b1110011 "
b1110011 #
#60000
b1000 %
b1000 !
b1000 $
b11111111 "
b11111111 #
#70000
