// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_find_region (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_q1,
        regions_min_0_offset,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_q1,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_q1,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_q1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_q1,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_q1,
        n_regions,
        d_read,
        d_read_60,
        d_read_61,
        d_read_62,
        d_read_63,
        d_read_64,
        d_read_65,
        d_read_66,
        ap_return,
        grp_fu_687_p_din0,
        grp_fu_687_p_din1,
        grp_fu_687_p_opcode,
        grp_fu_687_p_dout0,
        grp_fu_687_p_ce,
        grp_fu_691_p_din0,
        grp_fu_691_p_din1,
        grp_fu_691_p_opcode,
        grp_fu_691_p_dout0,
        grp_fu_691_p_ce,
        grp_fu_695_p_din0,
        grp_fu_695_p_din1,
        grp_fu_695_p_opcode,
        grp_fu_695_p_dout0,
        grp_fu_695_p_ce,
        grp_fu_699_p_din0,
        grp_fu_699_p_din1,
        grp_fu_699_p_opcode,
        grp_fu_699_p_dout0,
        grp_fu_699_p_ce,
        grp_fu_703_p_din0,
        grp_fu_703_p_din1,
        grp_fu_703_p_dout0,
        grp_fu_703_p_ce,
        grp_fu_707_p_din0,
        grp_fu_707_p_din1,
        grp_fu_707_p_dout0,
        grp_fu_707_p_ce,
        grp_fu_675_p_din0,
        grp_fu_675_p_din1,
        grp_fu_675_p_opcode,
        grp_fu_675_p_dout0,
        grp_fu_675_p_ce,
        grp_fu_679_p_din0,
        grp_fu_679_p_din1,
        grp_fu_679_p_opcode,
        grp_fu_679_p_dout0,
        grp_fu_679_p_ce,
        grp_fu_683_p_din0,
        grp_fu_683_p_din1,
        grp_fu_683_p_opcode,
        grp_fu_683_p_dout0,
        grp_fu_683_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
input  [31:0] regions_min_0_q1;
input  [5:0] regions_min_0_offset;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
input  [31:0] regions_min_1_q1;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
input  [31:0] regions_max_0_q1;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
input  [31:0] regions_max_1_q1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
input  [31:0] regions_center_0_q1;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
input  [31:0] regions_center_1_q1;
input  [7:0] n_regions;
input  [31:0] d_read;
input  [31:0] d_read_60;
input  [31:0] d_read_61;
input  [31:0] d_read_62;
input  [31:0] d_read_63;
input  [31:0] d_read_64;
input  [31:0] d_read_65;
input  [31:0] d_read_66;
output  [31:0] ap_return;
output  [31:0] grp_fu_687_p_din0;
output  [31:0] grp_fu_687_p_din1;
output  [0:0] grp_fu_687_p_opcode;
input  [31:0] grp_fu_687_p_dout0;
output   grp_fu_687_p_ce;
output  [31:0] grp_fu_691_p_din0;
output  [31:0] grp_fu_691_p_din1;
output  [1:0] grp_fu_691_p_opcode;
input  [31:0] grp_fu_691_p_dout0;
output   grp_fu_691_p_ce;
output  [31:0] grp_fu_695_p_din0;
output  [31:0] grp_fu_695_p_din1;
output  [1:0] grp_fu_695_p_opcode;
input  [31:0] grp_fu_695_p_dout0;
output   grp_fu_695_p_ce;
output  [31:0] grp_fu_699_p_din0;
output  [31:0] grp_fu_699_p_din1;
output  [0:0] grp_fu_699_p_opcode;
input  [31:0] grp_fu_699_p_dout0;
output   grp_fu_699_p_ce;
output  [31:0] grp_fu_703_p_din0;
output  [31:0] grp_fu_703_p_din1;
input  [31:0] grp_fu_703_p_dout0;
output   grp_fu_703_p_ce;
output  [31:0] grp_fu_707_p_din0;
output  [31:0] grp_fu_707_p_din1;
input  [31:0] grp_fu_707_p_dout0;
output   grp_fu_707_p_ce;
output  [31:0] grp_fu_675_p_din0;
output  [31:0] grp_fu_675_p_din1;
output  [4:0] grp_fu_675_p_opcode;
input  [0:0] grp_fu_675_p_dout0;
output   grp_fu_675_p_ce;
output  [31:0] grp_fu_679_p_din0;
output  [31:0] grp_fu_679_p_din1;
output  [4:0] grp_fu_679_p_opcode;
input  [0:0] grp_fu_679_p_dout0;
output   grp_fu_679_p_ce;
output  [31:0] grp_fu_683_p_din0;
output  [31:0] grp_fu_683_p_din1;
output  [4:0] grp_fu_683_p_opcode;
input  [0:0] grp_fu_683_p_dout0;
output   grp_fu_683_p_ce;

reg ap_idle;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_state36_pp0_stage3_iter8;
wire    ap_block_state40_pp0_stage3_iter9;
wire    ap_block_state44_pp0_stage3_iter10;
wire    ap_block_state48_pp0_stage3_iter11;
wire    ap_block_state52_pp0_stage3_iter12;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln1073_reg_2279;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_691_p4;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
wire    ap_block_state38_pp0_stage1_iter9;
wire    ap_block_state42_pp0_stage1_iter10;
wire    ap_block_state46_pp0_stage1_iter11;
wire    ap_block_state50_pp0_stage1_iter12;
wire    ap_block_state54_pp0_stage1_iter13;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
wire    ap_block_state39_pp0_stage2_iter9;
wire    ap_block_state43_pp0_stage2_iter10;
wire    ap_block_state47_pp0_stage2_iter11;
wire    ap_block_state51_pp0_stage2_iter12;
wire    ap_block_state55_pp0_stage2_iter13;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_state37_pp0_stage0_iter9;
wire    ap_block_state41_pp0_stage0_iter10;
wire    ap_block_state45_pp0_stage0_iter11;
wire    ap_block_state49_pp0_stage0_iter12;
wire    ap_block_state53_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_720_p4;
reg   [31:0] reg_740;
reg   [31:0] reg_746;
reg   [31:0] reg_752;
reg   [7:0] i_5_reg_2273;
reg   [7:0] i_5_reg_2273_pp0_iter1_reg;
reg   [7:0] i_5_reg_2273_pp0_iter2_reg;
reg   [7:0] i_5_reg_2273_pp0_iter3_reg;
reg   [7:0] i_5_reg_2273_pp0_iter4_reg;
reg   [7:0] i_5_reg_2273_pp0_iter5_reg;
reg   [7:0] i_5_reg_2273_pp0_iter6_reg;
reg   [7:0] i_5_reg_2273_pp0_iter7_reg;
reg   [7:0] i_5_reg_2273_pp0_iter8_reg;
reg   [7:0] i_5_reg_2273_pp0_iter9_reg;
reg   [7:0] i_5_reg_2273_pp0_iter10_reg;
reg   [7:0] i_5_reg_2273_pp0_iter11_reg;
reg   [7:0] i_5_reg_2273_pp0_iter12_reg;
reg   [7:0] i_5_reg_2273_pp0_iter13_reg;
wire   [0:0] icmp_ln1073_fu_896_p2;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter1_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter2_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter3_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter4_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter5_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter6_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter7_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter8_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter9_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter10_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter11_reg;
reg   [0:0] icmp_ln1073_reg_2279_pp0_iter12_reg;
wire   [11:0] tmp_105_fu_928_p3;
reg   [11:0] tmp_105_reg_2283;
wire   [0:0] or_ln58_1_fu_978_p2;
reg   [0:0] or_ln58_1_reg_2353;
wire   [0:0] or_ln58_5_fu_1000_p2;
reg   [0:0] or_ln58_5_reg_2359;
wire   [0:0] or_ln58_9_fu_1022_p2;
reg   [0:0] or_ln58_9_reg_2365;
wire   [0:0] or_ln58_13_fu_1044_p2;
reg   [0:0] or_ln58_13_reg_2371;
wire   [0:0] or_ln58_17_fu_1066_p2;
reg   [0:0] or_ln58_17_reg_2377;
wire   [0:0] or_ln58_21_fu_1088_p2;
reg   [0:0] or_ln58_21_reg_2383;
reg   [0:0] or_ln58_21_reg_2383_pp0_iter1_reg;
wire   [0:0] or_ln58_25_fu_1110_p2;
reg   [0:0] or_ln58_25_reg_2389;
reg   [0:0] or_ln58_25_reg_2389_pp0_iter1_reg;
wire   [0:0] or_ln58_29_fu_1132_p2;
reg   [0:0] or_ln58_29_reg_2395;
reg   [0:0] or_ln58_29_reg_2395_pp0_iter1_reg;
wire   [0:0] trunc_ln1073_2_fu_1143_p1;
reg   [0:0] trunc_ln1073_2_reg_2401;
wire   [31:0] grp_fu_672_p4;
reg   [31:0] tmp_reg_2471;
wire   [31:0] grp_fu_682_p4;
reg   [31:0] tmp_s_reg_2478;
wire   [0:0] icmp_ln58_fu_1200_p2;
reg   [0:0] icmp_ln58_reg_2483;
wire   [0:0] icmp_ln58_1_fu_1206_p2;
reg   [0:0] icmp_ln58_1_reg_2488;
wire   [31:0] grp_fu_701_p4;
reg   [31:0] tmp_53_reg_2493;
wire   [31:0] grp_fu_711_p4;
reg   [31:0] tmp_54_reg_2500;
wire   [0:0] icmp_ln58_8_fu_1230_p2;
reg   [0:0] icmp_ln58_8_reg_2505;
wire   [0:0] icmp_ln58_9_fu_1236_p2;
reg   [0:0] icmp_ln58_9_reg_2510;
wire   [0:0] and_ln58_3_fu_1327_p2;
reg   [0:0] and_ln58_3_reg_2575;
wire   [0:0] and_ln58_7_fu_1388_p2;
reg   [0:0] and_ln58_7_reg_2580;
reg   [31:0] tmp_56_reg_2585;
reg   [31:0] tmp_57_reg_2592;
wire   [0:0] icmp_ln58_16_fu_1412_p2;
reg   [0:0] icmp_ln58_16_reg_2597;
wire   [0:0] icmp_ln58_17_fu_1418_p2;
reg   [0:0] icmp_ln58_17_reg_2602;
reg   [31:0] tmp_59_reg_2607;
reg   [31:0] tmp_60_reg_2614;
wire   [0:0] icmp_ln58_23_fu_1442_p2;
reg   [0:0] icmp_ln58_23_reg_2619;
wire   [0:0] icmp_ln58_24_fu_1448_p2;
reg   [0:0] icmp_ln58_24_reg_2624;
wire   [0:0] or_ln58_38_fu_1454_p2;
reg   [0:0] or_ln58_38_reg_2629;
wire   [0:0] icmp_ln58_26_fu_1583_p2;
reg   [0:0] icmp_ln58_26_reg_2694;
wire   [0:0] icmp_ln58_27_fu_1589_p2;
reg   [0:0] icmp_ln58_27_reg_2699;
wire   [0:0] grp_fu_664_p2;
reg   [0:0] tmp_125_reg_2704;
reg   [31:0] tmp_62_reg_2709;
reg   [31:0] tmp_63_reg_2716;
wire   [0:0] icmp_ln58_28_fu_1613_p2;
reg   [0:0] icmp_ln58_28_reg_2721;
wire   [0:0] icmp_ln58_29_fu_1619_p2;
reg   [0:0] icmp_ln58_29_reg_2726;
reg   [31:0] tmp_65_reg_2731;
reg   [31:0] tmp_66_reg_2738;
wire   [0:0] icmp_ln58_33_fu_1643_p2;
reg   [0:0] icmp_ln58_33_reg_2743;
wire   [0:0] icmp_ln58_34_fu_1649_p2;
reg   [0:0] icmp_ln58_34_reg_2748;
wire   [0:0] or_ln58_40_fu_1660_p2;
reg   [0:0] or_ln58_40_reg_2753;
wire   [0:0] or_ln58_41_fu_1665_p2;
reg   [0:0] or_ln58_41_reg_2758;
wire   [0:0] and_ln58_21_fu_1755_p2;
reg   [0:0] and_ln58_21_reg_2763;
reg   [0:0] tmp_135_reg_2768;
reg   [31:0] tmp_68_reg_2773;
reg   [31:0] tmp_69_reg_2780;
wire   [0:0] icmp_ln58_38_fu_1779_p2;
reg   [0:0] icmp_ln58_38_reg_2785;
wire   [0:0] icmp_ln58_39_fu_1785_p2;
reg   [0:0] icmp_ln58_39_reg_2790;
reg   [31:0] tmp_71_reg_2795;
reg   [31:0] tmp_72_reg_2802;
wire   [0:0] icmp_ln58_43_fu_1809_p2;
reg   [0:0] icmp_ln58_43_reg_2807;
wire   [0:0] icmp_ln58_44_fu_1815_p2;
reg   [0:0] icmp_ln58_44_reg_2812;
wire   [0:0] or_ln58_36_fu_1832_p2;
reg   [0:0] or_ln58_36_reg_2817;
reg   [31:0] hdist_1_reg_2822;
wire   [0:0] or_ln58_45_fu_2043_p2;
reg   [0:0] or_ln58_45_reg_2828;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter2_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter3_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter4_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter5_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter6_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter7_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter8_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter9_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter10_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter11_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter12_reg;
reg   [0:0] or_ln58_45_reg_2828_pp0_iter13_reg;
reg   [31:0] scale_reg_2834;
reg   [31:0] scale_1_reg_2839;
reg   [31:0] scale_1_reg_2839_pp0_iter2_reg;
reg   [31:0] scale_2_reg_2844;
reg   [31:0] scale_2_reg_2844_pp0_iter3_reg;
reg   [31:0] scale_3_reg_2849;
reg   [31:0] scale_3_reg_2849_pp0_iter3_reg;
reg   [31:0] scale_3_reg_2849_pp0_iter4_reg;
reg   [31:0] scale_3_reg_2849_pp0_iter5_reg;
reg   [31:0] scale_4_reg_2854;
reg   [31:0] scale_4_reg_2854_pp0_iter3_reg;
reg   [31:0] scale_4_reg_2854_pp0_iter4_reg;
reg   [31:0] scale_4_reg_2854_pp0_iter5_reg;
reg   [31:0] hdist_7_reg_2859;
reg   [31:0] scale_5_reg_2865;
reg   [31:0] scale_5_reg_2865_pp0_iter3_reg;
reg   [31:0] scale_5_reg_2865_pp0_iter4_reg;
reg   [31:0] scale_5_reg_2865_pp0_iter5_reg;
reg   [31:0] scale_5_reg_2865_pp0_iter6_reg;
reg   [31:0] scale_6_reg_2870;
reg   [31:0] scale_6_reg_2870_pp0_iter3_reg;
reg   [31:0] scale_6_reg_2870_pp0_iter4_reg;
reg   [31:0] scale_6_reg_2870_pp0_iter5_reg;
reg   [31:0] scale_6_reg_2870_pp0_iter6_reg;
reg   [31:0] scale_6_reg_2870_pp0_iter7_reg;
reg   [31:0] scale_6_reg_2870_pp0_iter8_reg;
reg   [31:0] area_reg_2875;
reg   [31:0] scale_7_reg_2880;
reg   [31:0] scale_7_reg_2880_pp0_iter4_reg;
reg   [31:0] scale_7_reg_2880_pp0_iter5_reg;
reg   [31:0] scale_7_reg_2880_pp0_iter6_reg;
reg   [31:0] scale_7_reg_2880_pp0_iter7_reg;
reg   [31:0] scale_7_reg_2880_pp0_iter8_reg;
reg   [31:0] scale_7_reg_2880_pp0_iter9_reg;
reg   [31:0] area_1_reg_2885;
reg   [31:0] area_2_reg_2890;
reg   [31:0] area_3_reg_2895;
reg   [31:0] area_4_reg_2900;
reg   [31:0] area_5_reg_2905;
reg   [31:0] area_6_reg_2910;
reg   [31:0] area_7_reg_2915;
wire   [31:0] grp_fu_647_p2;
reg   [31:0] tmp_score_reg_2920;
reg   [31:0] score_load_reg_2927;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln58_1_fu_936_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln58_2_fu_952_p1;
wire   [63:0] zext_ln58_3_fu_1157_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln58_4_fu_1172_p1;
wire   [63:0] zext_ln58_5_fu_1247_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln58_6_fu_1262_p1;
wire   [63:0] zext_ln58_7_fu_1465_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln58_8_fu_1480_p1;
reg   [31:0] score_fu_112;
wire   [31:0] score_4_fu_2177_p3;
wire    ap_loop_init;
reg   [31:0] idx_fu_116;
wire   [31:0] idx_1_fu_2183_p3;
reg   [31:0] ap_sig_allocacmp_idx_load_1;
reg   [7:0] i_fu_120;
wire   [7:0] add_ln37_fu_902_p2;
reg   [7:0] ap_sig_allocacmp_i_5;
reg   [31:0] grp_fu_622_p0;
reg   [31:0] grp_fu_622_p1;
reg   [31:0] grp_fu_626_p0;
reg   [31:0] grp_fu_626_p1;
reg   [31:0] grp_fu_630_p0;
reg   [31:0] grp_fu_630_p1;
reg   [31:0] grp_fu_635_p0;
reg   [31:0] grp_fu_635_p1;
reg   [31:0] grp_fu_639_p0;
reg   [31:0] grp_fu_639_p1;
reg   [31:0] grp_fu_643_p0;
reg   [31:0] grp_fu_643_p1;
reg   [31:0] grp_fu_652_p1;
reg   [31:0] grp_fu_656_p1;
reg   [31:0] grp_fu_660_p1;
reg   [31:0] grp_fu_664_p1;
reg   [0:0] grp_fu_672_p3;
reg   [0:0] grp_fu_682_p3;
reg   [0:0] grp_fu_691_p3;
reg   [0:0] grp_fu_701_p3;
reg   [0:0] grp_fu_711_p3;
reg   [0:0] grp_fu_720_p3;
wire   [31:0] bitcast_ln58_1_fu_766_p1;
wire   [22:0] trunc_ln58_fu_770_p1;
wire   [31:0] bitcast_ln58_3_fu_780_p1;
wire   [22:0] trunc_ln58_1_fu_784_p1;
wire   [31:0] bitcast_ln58_5_fu_794_p1;
wire   [22:0] trunc_ln58_2_fu_798_p1;
wire   [31:0] bitcast_ln58_7_fu_808_p1;
wire   [22:0] trunc_ln58_3_fu_812_p1;
wire   [31:0] bitcast_ln58_9_fu_822_p1;
wire   [22:0] trunc_ln58_4_fu_826_p1;
wire   [31:0] bitcast_ln58_11_fu_836_p1;
wire   [22:0] trunc_ln58_5_fu_840_p1;
wire   [31:0] bitcast_ln58_13_fu_850_p1;
wire   [22:0] trunc_ln58_6_fu_854_p1;
wire   [31:0] bitcast_ln58_15_fu_864_p1;
wire   [22:0] trunc_ln58_7_fu_868_p1;
wire   [6:0] lshr_ln_fu_908_p4;
wire   [8:0] tmp_104_fu_758_p3;
wire   [8:0] zext_ln58_fu_918_p1;
wire   [8:0] add_ln58_fu_922_p2;
wire   [11:0] or_ln58_3_fu_946_p2;
wire   [7:0] tmp_107_fu_962_p4;
wire   [0:0] icmp_ln58_3_fu_774_p2;
wire   [0:0] icmp_ln58_2_fu_972_p2;
wire   [7:0] tmp_112_fu_984_p4;
wire   [0:0] icmp_ln58_6_fu_788_p2;
wire   [0:0] icmp_ln58_10_fu_994_p2;
wire   [7:0] tmp_117_fu_1006_p4;
wire   [0:0] icmp_ln58_7_fu_802_p2;
wire   [0:0] icmp_ln58_18_fu_1016_p2;
wire   [7:0] tmp_122_fu_1028_p4;
wire   [0:0] icmp_ln58_11_fu_816_p2;
wire   [0:0] icmp_ln58_25_fu_1038_p2;
wire   [7:0] tmp_127_fu_1050_p4;
wire   [0:0] icmp_ln58_14_fu_830_p2;
wire   [0:0] icmp_ln58_30_fu_1060_p2;
wire   [7:0] tmp_132_fu_1072_p4;
wire   [0:0] icmp_ln58_15_fu_844_p2;
wire   [0:0] icmp_ln58_35_fu_1082_p2;
wire   [7:0] tmp_137_fu_1094_p4;
wire   [0:0] icmp_ln58_19_fu_858_p2;
wire   [0:0] icmp_ln58_40_fu_1104_p2;
wire   [7:0] tmp_142_fu_1116_p4;
wire   [0:0] icmp_ln58_22_fu_872_p2;
wire   [0:0] icmp_ln58_45_fu_1126_p2;
wire   [11:0] or_ln58_7_fu_1152_p2;
wire   [11:0] or_ln58_11_fu_1167_p2;
wire   [31:0] bitcast_ln58_fu_1182_p1;
wire   [7:0] tmp_106_fu_1186_p4;
wire   [22:0] trunc_ln58_8_fu_1196_p1;
wire   [31:0] bitcast_ln58_4_fu_1212_p1;
wire   [7:0] tmp_111_fu_1216_p4;
wire   [22:0] trunc_ln58_10_fu_1226_p1;
wire   [11:0] or_ln58_15_fu_1242_p2;
wire   [11:0] or_ln58_19_fu_1257_p2;
wire   [0:0] or_ln58_fu_1272_p2;
wire   [0:0] and_ln58_fu_1276_p2;
wire   [31:0] bitcast_ln58_2_fu_1287_p1;
wire   [7:0] tmp_109_fu_1290_p4;
wire   [22:0] trunc_ln58_9_fu_1300_p1;
wire   [0:0] icmp_ln58_5_fu_1310_p2;
wire   [0:0] icmp_ln58_4_fu_1304_p2;
wire   [0:0] or_ln58_2_fu_1316_p2;
wire   [0:0] and_ln58_2_fu_1322_p2;
wire   [0:0] or_ln58_4_fu_1333_p2;
wire   [0:0] and_ln58_4_fu_1337_p2;
wire   [31:0] bitcast_ln58_6_fu_1348_p1;
wire   [7:0] tmp_114_fu_1351_p4;
wire   [22:0] trunc_ln58_11_fu_1361_p1;
wire   [0:0] icmp_ln58_13_fu_1371_p2;
wire   [0:0] icmp_ln58_12_fu_1365_p2;
wire   [0:0] or_ln58_6_fu_1377_p2;
wire   [0:0] and_ln58_6_fu_1383_p2;
wire   [31:0] bitcast_ln58_8_fu_1394_p1;
wire   [7:0] tmp_116_fu_1398_p4;
wire   [22:0] trunc_ln58_12_fu_1408_p1;
wire   [31:0] bitcast_ln58_12_fu_1424_p1;
wire   [7:0] tmp_121_fu_1428_p4;
wire   [22:0] trunc_ln58_14_fu_1438_p1;
wire   [0:0] and_ln58_5_fu_1342_p2;
wire   [0:0] and_ln58_1_fu_1281_p2;
wire   [11:0] or_ln58_23_fu_1460_p2;
wire   [11:0] or_ln58_27_fu_1475_p2;
wire   [0:0] or_ln58_8_fu_1490_p2;
wire   [0:0] and_ln58_8_fu_1494_p2;
wire   [31:0] bitcast_ln58_10_fu_1505_p1;
wire   [7:0] tmp_119_fu_1508_p4;
wire   [22:0] trunc_ln58_13_fu_1518_p1;
wire   [0:0] icmp_ln58_21_fu_1528_p2;
wire   [0:0] icmp_ln58_20_fu_1522_p2;
wire   [0:0] or_ln58_10_fu_1534_p2;
wire   [0:0] and_ln58_10_fu_1540_p2;
wire   [0:0] or_ln58_12_fu_1551_p2;
wire   [0:0] and_ln58_12_fu_1555_p2;
wire   [31:0] bitcast_ln58_14_fu_1566_p1;
wire   [7:0] tmp_124_fu_1569_p4;
wire   [22:0] trunc_ln58_15_fu_1579_p1;
wire   [31:0] bitcast_ln58_16_fu_1595_p1;
wire   [7:0] tmp_126_fu_1599_p4;
wire   [22:0] trunc_ln58_16_fu_1609_p1;
wire   [31:0] bitcast_ln58_18_fu_1625_p1;
wire   [7:0] tmp_131_fu_1629_p4;
wire   [22:0] trunc_ln58_18_fu_1639_p1;
wire   [0:0] and_ln58_9_fu_1499_p2;
wire   [0:0] or_ln58_39_fu_1655_p2;
wire   [0:0] and_ln58_13_fu_1560_p2;
wire   [0:0] and_ln58_11_fu_1545_p2;
wire   [0:0] or_ln58_14_fu_1671_p2;
wire   [0:0] and_ln58_14_fu_1675_p2;
wire   [0:0] or_ln58_16_fu_1685_p2;
wire   [0:0] and_ln58_16_fu_1689_p2;
wire   [31:0] bitcast_ln58_17_fu_1700_p1;
wire   [7:0] tmp_129_fu_1703_p4;
wire   [22:0] trunc_ln58_17_fu_1713_p1;
wire   [0:0] icmp_ln58_32_fu_1723_p2;
wire   [0:0] icmp_ln58_31_fu_1717_p2;
wire   [0:0] or_ln58_18_fu_1729_p2;
wire   [0:0] and_ln58_18_fu_1735_p2;
wire   [0:0] or_ln58_20_fu_1746_p2;
wire   [0:0] and_ln58_20_fu_1750_p2;
wire   [31:0] bitcast_ln58_20_fu_1761_p1;
wire   [7:0] tmp_136_fu_1765_p4;
wire   [22:0] trunc_ln58_20_fu_1775_p1;
wire   [31:0] bitcast_ln58_22_fu_1791_p1;
wire   [7:0] tmp_141_fu_1795_p4;
wire   [22:0] trunc_ln58_22_fu_1805_p1;
wire   [0:0] and_ln58_15_fu_1680_p2;
wire   [0:0] and_ln58_19_fu_1740_p2;
wire   [0:0] and_ln58_17_fu_1694_p2;
wire   [0:0] or_ln58_35_fu_1827_p2;
wire   [0:0] or_ln58_34_fu_1821_p2;
wire   [31:0] bitcast_ln58_19_fu_1838_p1;
wire   [7:0] tmp_134_fu_1841_p4;
wire   [22:0] trunc_ln58_19_fu_1851_p1;
wire   [0:0] icmp_ln58_37_fu_1861_p2;
wire   [0:0] icmp_ln58_36_fu_1855_p2;
wire   [0:0] or_ln58_22_fu_1867_p2;
wire   [0:0] and_ln58_22_fu_1873_p2;
wire   [0:0] or_ln58_24_fu_1883_p2;
wire   [0:0] and_ln58_24_fu_1887_p2;
wire   [31:0] bitcast_ln58_21_fu_1898_p1;
wire   [7:0] tmp_139_fu_1901_p4;
wire   [22:0] trunc_ln58_21_fu_1911_p1;
wire   [0:0] icmp_ln58_42_fu_1921_p2;
wire   [0:0] icmp_ln58_41_fu_1915_p2;
wire   [0:0] or_ln58_26_fu_1927_p2;
wire   [0:0] and_ln58_26_fu_1933_p2;
wire   [0:0] or_ln58_28_fu_1944_p2;
wire   [0:0] and_ln58_28_fu_1948_p2;
wire   [31:0] bitcast_ln58_23_fu_1959_p1;
wire   [7:0] tmp_144_fu_1962_p4;
wire   [22:0] trunc_ln58_23_fu_1972_p1;
wire   [0:0] icmp_ln58_47_fu_1982_p2;
wire   [0:0] icmp_ln58_46_fu_1976_p2;
wire   [0:0] or_ln58_30_fu_1988_p2;
wire   [0:0] and_ln58_30_fu_1994_p2;
wire   [0:0] and_ln58_25_fu_1892_p2;
wire   [0:0] and_ln58_27_fu_1938_p2;
wire   [0:0] and_ln58_23_fu_1878_p2;
wire   [0:0] or_ln58_32_fu_2011_p2;
wire   [0:0] or_ln58_31_fu_2005_p2;
wire   [0:0] or_ln58_33_fu_2016_p2;
wire   [0:0] and_ln58_29_fu_1953_p2;
wire   [0:0] and_ln58_31_fu_1999_p2;
wire   [0:0] or_ln58_42_fu_2027_p2;
wire   [0:0] or_ln58_43_fu_2033_p2;
wire   [0:0] or_ln58_44_fu_2038_p2;
wire   [0:0] or_ln58_37_fu_2022_p2;
wire   [31:0] bitcast_ln63_fu_2068_p1;
wire   [31:0] bitcast_ln63_1_fu_2085_p1;
wire   [7:0] tmp_146_fu_2071_p4;
wire   [22:0] trunc_ln63_fu_2081_p1;
wire   [0:0] icmp_ln63_1_fu_2108_p2;
wire   [0:0] icmp_ln63_fu_2102_p2;
wire   [7:0] tmp_147_fu_2088_p4;
wire   [22:0] trunc_ln63_1_fu_2098_p1;
wire   [0:0] icmp_ln63_3_fu_2126_p2;
wire   [0:0] icmp_ln63_2_fu_2120_p2;
wire   [0:0] grp_fu_668_p2;
wire   [0:0] or_ln63_2_fu_2132_p2;
wire   [0:0] and_ln63_fu_2138_p2;
wire   [0:0] or_ln63_1_fu_2114_p2;
wire   [0:0] tmp_1_fu_2060_p3;
wire   [0:0] and_ln63_1_fu_2144_p2;
wire   [0:0] or_ln63_fu_2150_p2;
wire   [30:0] zext_ln63_fu_2162_p1;
wire   [30:0] trunc_ln1073_fu_2056_p1;
wire   [30:0] select_ln63_1_fu_2165_p3;
wire   [31:0] select_ln63_fu_2156_p3;
wire   [31:0] zext_ln63_1_fu_2173_p1;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg   [1:0] grp_fu_626_opcode;
reg   [1:0] grp_fu_630_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter12_stage2;
reg    ap_idle_pp0_0to11;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to13;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

run_fdiv_32ns_32ns_32_10_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_10_no_dsp_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(area_7_reg_2915),
    .ce(1'b1),
    .dout(grp_fu_647_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_701_p4),
    .din1(grp_fu_664_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_664_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_score_reg_2920),
    .din1(score_fu_112),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_668_p2)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U121(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q1),
    .din2(grp_fu_672_p3),
    .dout(grp_fu_672_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U122(
    .din0(regions_center_0_q1),
    .din1(regions_center_1_q1),
    .din2(grp_fu_682_p3),
    .dout(grp_fu_682_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U123(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(grp_fu_691_p3),
    .dout(grp_fu_691_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U124(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q0),
    .din2(grp_fu_701_p3),
    .dout(grp_fu_701_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U125(
    .din0(regions_center_0_q0),
    .din1(regions_center_1_q0),
    .din2(grp_fu_711_p3),
    .dout(grp_fu_711_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U126(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(grp_fu_720_p3),
    .dout(grp_fu_720_p4)
);

run_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1073_fu_896_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_120 <= add_ln37_fu_902_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_120 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        idx_fu_116 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        idx_fu_116 <= idx_1_fu_2183_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        score_fu_112 <= 32'd3212836864;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        score_fu_112 <= score_4_fu_2177_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln58_21_reg_2763 <= and_ln58_21_fu_1755_p2;
        i_5_reg_2273 <= ap_sig_allocacmp_i_5;
        i_5_reg_2273_pp0_iter10_reg <= i_5_reg_2273_pp0_iter9_reg;
        i_5_reg_2273_pp0_iter11_reg <= i_5_reg_2273_pp0_iter10_reg;
        i_5_reg_2273_pp0_iter12_reg <= i_5_reg_2273_pp0_iter11_reg;
        i_5_reg_2273_pp0_iter13_reg <= i_5_reg_2273_pp0_iter12_reg;
        i_5_reg_2273_pp0_iter1_reg <= i_5_reg_2273;
        i_5_reg_2273_pp0_iter2_reg <= i_5_reg_2273_pp0_iter1_reg;
        i_5_reg_2273_pp0_iter3_reg <= i_5_reg_2273_pp0_iter2_reg;
        i_5_reg_2273_pp0_iter4_reg <= i_5_reg_2273_pp0_iter3_reg;
        i_5_reg_2273_pp0_iter5_reg <= i_5_reg_2273_pp0_iter4_reg;
        i_5_reg_2273_pp0_iter6_reg <= i_5_reg_2273_pp0_iter5_reg;
        i_5_reg_2273_pp0_iter7_reg <= i_5_reg_2273_pp0_iter6_reg;
        i_5_reg_2273_pp0_iter8_reg <= i_5_reg_2273_pp0_iter7_reg;
        i_5_reg_2273_pp0_iter9_reg <= i_5_reg_2273_pp0_iter8_reg;
        icmp_ln1073_reg_2279 <= icmp_ln1073_fu_896_p2;
        icmp_ln1073_reg_2279_pp0_iter10_reg <= icmp_ln1073_reg_2279_pp0_iter9_reg;
        icmp_ln1073_reg_2279_pp0_iter11_reg <= icmp_ln1073_reg_2279_pp0_iter10_reg;
        icmp_ln1073_reg_2279_pp0_iter12_reg <= icmp_ln1073_reg_2279_pp0_iter11_reg;
        icmp_ln1073_reg_2279_pp0_iter1_reg <= icmp_ln1073_reg_2279;
        icmp_ln1073_reg_2279_pp0_iter2_reg <= icmp_ln1073_reg_2279_pp0_iter1_reg;
        icmp_ln1073_reg_2279_pp0_iter3_reg <= icmp_ln1073_reg_2279_pp0_iter2_reg;
        icmp_ln1073_reg_2279_pp0_iter4_reg <= icmp_ln1073_reg_2279_pp0_iter3_reg;
        icmp_ln1073_reg_2279_pp0_iter5_reg <= icmp_ln1073_reg_2279_pp0_iter4_reg;
        icmp_ln1073_reg_2279_pp0_iter6_reg <= icmp_ln1073_reg_2279_pp0_iter5_reg;
        icmp_ln1073_reg_2279_pp0_iter7_reg <= icmp_ln1073_reg_2279_pp0_iter6_reg;
        icmp_ln1073_reg_2279_pp0_iter8_reg <= icmp_ln1073_reg_2279_pp0_iter7_reg;
        icmp_ln1073_reg_2279_pp0_iter9_reg <= icmp_ln1073_reg_2279_pp0_iter8_reg;
        icmp_ln58_38_reg_2785 <= icmp_ln58_38_fu_1779_p2;
        icmp_ln58_39_reg_2790 <= icmp_ln58_39_fu_1785_p2;
        icmp_ln58_43_reg_2807 <= icmp_ln58_43_fu_1809_p2;
        icmp_ln58_44_reg_2812 <= icmp_ln58_44_fu_1815_p2;
        or_ln58_21_reg_2383_pp0_iter1_reg <= or_ln58_21_reg_2383;
        or_ln58_25_reg_2389_pp0_iter1_reg <= or_ln58_25_reg_2389;
        or_ln58_29_reg_2395_pp0_iter1_reg <= or_ln58_29_reg_2395;
        or_ln58_36_reg_2817 <= or_ln58_36_fu_1832_p2;
        scale_2_reg_2844_pp0_iter3_reg <= scale_2_reg_2844;
        scale_3_reg_2849_pp0_iter3_reg <= scale_3_reg_2849;
        scale_3_reg_2849_pp0_iter4_reg <= scale_3_reg_2849_pp0_iter3_reg;
        scale_3_reg_2849_pp0_iter5_reg <= scale_3_reg_2849_pp0_iter4_reg;
        tmp_score_reg_2920 <= grp_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln58_3_reg_2575 <= and_ln58_3_fu_1327_p2;
        and_ln58_7_reg_2580 <= and_ln58_7_fu_1388_p2;
        icmp_ln58_16_reg_2597 <= icmp_ln58_16_fu_1412_p2;
        icmp_ln58_17_reg_2602 <= icmp_ln58_17_fu_1418_p2;
        icmp_ln58_23_reg_2619 <= icmp_ln58_23_fu_1442_p2;
        icmp_ln58_24_reg_2624 <= icmp_ln58_24_fu_1448_p2;
        or_ln58_38_reg_2629 <= or_ln58_38_fu_1454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        area_1_reg_2885 <= grp_fu_695_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        area_2_reg_2890 <= grp_fu_699_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        area_3_reg_2895 <= grp_fu_695_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        area_4_reg_2900 <= grp_fu_699_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        area_5_reg_2905 <= grp_fu_699_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        area_6_reg_2910 <= grp_fu_695_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        area_7_reg_2915 <= grp_fu_699_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        area_reg_2875 <= grp_fu_691_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hdist_1_reg_2822 <= grp_fu_691_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hdist_7_reg_2859 <= grp_fu_695_p_dout0;
        scale_4_reg_2854 <= grp_fu_703_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln58_1_reg_2488 <= icmp_ln58_1_fu_1206_p2;
        icmp_ln58_8_reg_2505 <= icmp_ln58_8_fu_1230_p2;
        icmp_ln58_9_reg_2510 <= icmp_ln58_9_fu_1236_p2;
        icmp_ln58_reg_2483 <= icmp_ln58_fu_1200_p2;
        trunc_ln1073_2_reg_2401 <= trunc_ln1073_2_fu_1143_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln58_26_reg_2694 <= icmp_ln58_26_fu_1583_p2;
        icmp_ln58_27_reg_2699 <= icmp_ln58_27_fu_1589_p2;
        icmp_ln58_28_reg_2721 <= icmp_ln58_28_fu_1613_p2;
        icmp_ln58_29_reg_2726 <= icmp_ln58_29_fu_1619_p2;
        icmp_ln58_33_reg_2743 <= icmp_ln58_33_fu_1643_p2;
        icmp_ln58_34_reg_2748 <= icmp_ln58_34_fu_1649_p2;
        or_ln58_40_reg_2753 <= or_ln58_40_fu_1660_p2;
        or_ln58_41_reg_2758 <= or_ln58_41_fu_1665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_fu_896_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln58_13_reg_2371 <= or_ln58_13_fu_1044_p2;
        or_ln58_17_reg_2377 <= or_ln58_17_fu_1066_p2;
        or_ln58_1_reg_2353 <= or_ln58_1_fu_978_p2;
        or_ln58_21_reg_2383 <= or_ln58_21_fu_1088_p2;
        or_ln58_25_reg_2389 <= or_ln58_25_fu_1110_p2;
        or_ln58_29_reg_2395 <= or_ln58_29_fu_1132_p2;
        or_ln58_5_reg_2359 <= or_ln58_5_fu_1000_p2;
        or_ln58_9_reg_2365 <= or_ln58_9_fu_1022_p2;
        tmp_105_reg_2283[11 : 3] <= tmp_105_fu_928_p3[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln58_45_reg_2828 <= or_ln58_45_fu_2043_p2;
        or_ln58_45_reg_2828_pp0_iter10_reg <= or_ln58_45_reg_2828_pp0_iter9_reg;
        or_ln58_45_reg_2828_pp0_iter11_reg <= or_ln58_45_reg_2828_pp0_iter10_reg;
        or_ln58_45_reg_2828_pp0_iter12_reg <= or_ln58_45_reg_2828_pp0_iter11_reg;
        or_ln58_45_reg_2828_pp0_iter13_reg <= or_ln58_45_reg_2828_pp0_iter12_reg;
        or_ln58_45_reg_2828_pp0_iter2_reg <= or_ln58_45_reg_2828;
        or_ln58_45_reg_2828_pp0_iter3_reg <= or_ln58_45_reg_2828_pp0_iter2_reg;
        or_ln58_45_reg_2828_pp0_iter4_reg <= or_ln58_45_reg_2828_pp0_iter3_reg;
        or_ln58_45_reg_2828_pp0_iter5_reg <= or_ln58_45_reg_2828_pp0_iter4_reg;
        or_ln58_45_reg_2828_pp0_iter6_reg <= or_ln58_45_reg_2828_pp0_iter5_reg;
        or_ln58_45_reg_2828_pp0_iter7_reg <= or_ln58_45_reg_2828_pp0_iter6_reg;
        or_ln58_45_reg_2828_pp0_iter8_reg <= or_ln58_45_reg_2828_pp0_iter7_reg;
        or_ln58_45_reg_2828_pp0_iter9_reg <= or_ln58_45_reg_2828_pp0_iter8_reg;
        scale_4_reg_2854_pp0_iter3_reg <= scale_4_reg_2854;
        scale_4_reg_2854_pp0_iter4_reg <= scale_4_reg_2854_pp0_iter3_reg;
        scale_4_reg_2854_pp0_iter5_reg <= scale_4_reg_2854_pp0_iter4_reg;
        scale_7_reg_2880_pp0_iter4_reg <= scale_7_reg_2880;
        scale_7_reg_2880_pp0_iter5_reg <= scale_7_reg_2880_pp0_iter4_reg;
        scale_7_reg_2880_pp0_iter6_reg <= scale_7_reg_2880_pp0_iter5_reg;
        scale_7_reg_2880_pp0_iter7_reg <= scale_7_reg_2880_pp0_iter6_reg;
        scale_7_reg_2880_pp0_iter8_reg <= scale_7_reg_2880_pp0_iter7_reg;
        scale_7_reg_2880_pp0_iter9_reg <= scale_7_reg_2880_pp0_iter8_reg;
        score_load_reg_2927 <= score_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_740 <= grp_fu_687_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_746 <= grp_fu_687_p_dout0;
        reg_752 <= grp_fu_691_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scale_1_reg_2839 <= grp_fu_707_p_dout0;
        scale_reg_2834 <= grp_fu_703_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scale_1_reg_2839_pp0_iter2_reg <= scale_1_reg_2839;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_2_reg_2844 <= grp_fu_703_p_dout0;
        scale_3_reg_2849 <= grp_fu_707_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scale_5_reg_2865 <= grp_fu_703_p_dout0;
        scale_6_reg_2870 <= grp_fu_707_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scale_5_reg_2865_pp0_iter3_reg <= scale_5_reg_2865;
        scale_5_reg_2865_pp0_iter4_reg <= scale_5_reg_2865_pp0_iter3_reg;
        scale_5_reg_2865_pp0_iter5_reg <= scale_5_reg_2865_pp0_iter4_reg;
        scale_5_reg_2865_pp0_iter6_reg <= scale_5_reg_2865_pp0_iter5_reg;
        scale_6_reg_2870_pp0_iter3_reg <= scale_6_reg_2870;
        scale_6_reg_2870_pp0_iter4_reg <= scale_6_reg_2870_pp0_iter3_reg;
        scale_6_reg_2870_pp0_iter5_reg <= scale_6_reg_2870_pp0_iter4_reg;
        scale_6_reg_2870_pp0_iter6_reg <= scale_6_reg_2870_pp0_iter5_reg;
        scale_6_reg_2870_pp0_iter7_reg <= scale_6_reg_2870_pp0_iter6_reg;
        scale_6_reg_2870_pp0_iter8_reg <= scale_6_reg_2870_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        scale_7_reg_2880 <= grp_fu_707_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_125_reg_2704 <= grp_fu_664_p2;
        tmp_62_reg_2709 <= grp_fu_672_p4;
        tmp_63_reg_2716 <= grp_fu_682_p4;
        tmp_65_reg_2731 <= grp_fu_701_p4;
        tmp_66_reg_2738 <= grp_fu_711_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_135_reg_2768 <= grp_fu_664_p2;
        tmp_68_reg_2773 <= grp_fu_672_p4;
        tmp_69_reg_2780 <= grp_fu_682_p4;
        tmp_71_reg_2795 <= grp_fu_701_p4;
        tmp_72_reg_2802 <= grp_fu_711_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_53_reg_2493 <= grp_fu_701_p4;
        tmp_54_reg_2500 <= grp_fu_711_p4;
        tmp_reg_2471 <= grp_fu_672_p4;
        tmp_s_reg_2478 <= grp_fu_682_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_56_reg_2585 <= grp_fu_672_p4;
        tmp_57_reg_2592 <= grp_fu_682_p4;
        tmp_59_reg_2607 <= grp_fu_701_p4;
        tmp_60_reg_2614 <= grp_fu_711_p4;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_2279 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1073_reg_2279_pp0_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter12_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter12_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to13 = 1'b1;
    end else begin
        ap_idle_pp0_1to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_120;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_idx_load_1 = idx_1_fu_2183_p3;
    end else begin
        ap_sig_allocacmp_idx_load_1 = idx_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_622_p0 = tmp_65_reg_2731;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_622_p0 = tmp_62_reg_2709;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_622_p0 = tmp_56_reg_2585;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_622_p0 = tmp_reg_2471;
    end else begin
        grp_fu_622_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_622_p1 = tmp_66_reg_2738;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_622_p1 = tmp_63_reg_2716;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_622_p1 = tmp_57_reg_2592;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_622_p1 = tmp_s_reg_2478;
    end else begin
        grp_fu_622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_2279 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_626_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_626_opcode = 2'd0;
    end else begin
        grp_fu_626_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_626_p0 = scale_reg_2834;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_626_p0 = tmp_68_reg_2773;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_626_p0 = tmp_59_reg_2607;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_626_p0 = tmp_53_reg_2493;
    end else begin
        grp_fu_626_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_626_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_626_p1 = tmp_69_reg_2780;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_626_p1 = tmp_60_reg_2614;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_626_p1 = tmp_54_reg_2500;
    end else begin
        grp_fu_626_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_630_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_630_opcode = 2'd0;
    end else begin
        grp_fu_630_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_630_p0 = area_5_reg_2905;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_630_p0 = area_2_reg_2890;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_630_p0 = area_reg_2875;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_630_p0 = tmp_71_reg_2795;
    end else begin
        grp_fu_630_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_630_p1 = scale_6_reg_2870_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_630_p1 = scale_3_reg_2849_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_630_p1 = scale_1_reg_2839_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_630_p1 = tmp_72_reg_2802;
    end else begin
        grp_fu_630_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_635_p0 = area_6_reg_2910;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_635_p0 = area_4_reg_2900;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_635_p0 = area_3_reg_2895;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_635_p0 = area_1_reg_2885;
    end else begin
        grp_fu_635_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_635_p1 = scale_7_reg_2880_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_635_p1 = scale_5_reg_2865_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_635_p1 = scale_4_reg_2854_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_635_p1 = scale_2_reg_2844_pp0_iter3_reg;
    end else begin
        grp_fu_635_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_639_p0 = reg_746;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_639_p0 = reg_740;
    end else begin
        grp_fu_639_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_639_p1 = reg_746;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_639_p1 = reg_740;
    end else begin
        grp_fu_639_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_643_p0 = hdist_7_reg_2859;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_643_p0 = reg_752;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_643_p0 = hdist_1_reg_2822;
    end else begin
        grp_fu_643_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_643_p1 = hdist_7_reg_2859;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_643_p1 = reg_752;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_643_p1 = hdist_1_reg_2822;
    end else begin
        grp_fu_643_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_652_p1 = d_read_65;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_652_p1 = d_read_63;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_652_p1 = d_read_61;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_652_p1 = d_read;
    end else begin
        grp_fu_652_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_656_p1 = d_read_65;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_656_p1 = d_read_63;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_656_p1 = d_read_61;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_656_p1 = d_read;
    end else begin
        grp_fu_656_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_660_p1 = d_read_66;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_660_p1 = d_read_64;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_660_p1 = d_read_62;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_660_p1 = d_read_60;
    end else begin
        grp_fu_660_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_664_p1 = d_read_66;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_664_p1 = d_read_64;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_664_p1 = d_read_62;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_664_p1 = d_read_60;
    end else begin
        grp_fu_664_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_672_p3 = trunc_ln1073_2_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_672_p3 = trunc_ln1073_2_fu_1143_p1;
    end else begin
        grp_fu_672_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_682_p3 = trunc_ln1073_2_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_682_p3 = trunc_ln1073_2_fu_1143_p1;
    end else begin
        grp_fu_682_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_691_p3 = trunc_ln1073_2_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_691_p3 = trunc_ln1073_2_fu_1143_p1;
    end else begin
        grp_fu_691_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_701_p3 = trunc_ln1073_2_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_701_p3 = trunc_ln1073_2_fu_1143_p1;
    end else begin
        grp_fu_701_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_711_p3 = trunc_ln1073_2_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_711_p3 = trunc_ln1073_2_fu_1143_p1;
    end else begin
        grp_fu_711_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_720_p3 = trunc_ln1073_2_reg_2401;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_720_p3 = trunc_ln1073_2_fu_1143_p1;
    end else begin
        grp_fu_720_p3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_center_0_address0 = zext_ln58_8_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_center_0_address0 = zext_ln58_6_fu_1262_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_center_0_address0 = zext_ln58_4_fu_1172_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_center_0_address0 = zext_ln58_2_fu_952_p1;
        end else begin
            regions_center_0_address0 = 'bx;
        end
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_center_0_address1 = zext_ln58_7_fu_1465_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_center_0_address1 = zext_ln58_5_fu_1247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_center_0_address1 = zext_ln58_3_fu_1157_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_center_0_address1 = zext_ln58_1_fu_936_p1;
        end else begin
            regions_center_0_address1 = 'bx;
        end
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_center_0_ce0 = 1'b1;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_center_0_ce1 = 1'b1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_center_1_address0 = zext_ln58_8_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_center_1_address0 = zext_ln58_6_fu_1262_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_center_1_address0 = zext_ln58_4_fu_1172_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_center_1_address0 = zext_ln58_2_fu_952_p1;
        end else begin
            regions_center_1_address0 = 'bx;
        end
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_center_1_address1 = zext_ln58_7_fu_1465_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_center_1_address1 = zext_ln58_5_fu_1247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_center_1_address1 = zext_ln58_3_fu_1157_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_center_1_address1 = zext_ln58_1_fu_936_p1;
        end else begin
            regions_center_1_address1 = 'bx;
        end
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_center_1_ce0 = 1'b1;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_center_1_ce1 = 1'b1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_max_0_address0 = zext_ln58_8_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_max_0_address0 = zext_ln58_6_fu_1262_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_max_0_address0 = zext_ln58_4_fu_1172_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_max_0_address0 = zext_ln58_2_fu_952_p1;
        end else begin
            regions_max_0_address0 = 'bx;
        end
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_max_0_address1 = zext_ln58_7_fu_1465_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_max_0_address1 = zext_ln58_5_fu_1247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_max_0_address1 = zext_ln58_3_fu_1157_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_max_0_address1 = zext_ln58_1_fu_936_p1;
        end else begin
            regions_max_0_address1 = 'bx;
        end
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_max_0_ce0 = 1'b1;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_max_0_ce1 = 1'b1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_max_1_address0 = zext_ln58_8_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_max_1_address0 = zext_ln58_6_fu_1262_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_max_1_address0 = zext_ln58_4_fu_1172_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_max_1_address0 = zext_ln58_2_fu_952_p1;
        end else begin
            regions_max_1_address0 = 'bx;
        end
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_max_1_address1 = zext_ln58_7_fu_1465_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_max_1_address1 = zext_ln58_5_fu_1247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_max_1_address1 = zext_ln58_3_fu_1157_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_max_1_address1 = zext_ln58_1_fu_936_p1;
        end else begin
            regions_max_1_address1 = 'bx;
        end
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_max_1_ce0 = 1'b1;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_max_1_ce1 = 1'b1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_min_0_address0 = zext_ln58_8_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_min_0_address0 = zext_ln58_6_fu_1262_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_min_0_address0 = zext_ln58_4_fu_1172_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_min_0_address0 = zext_ln58_2_fu_952_p1;
        end else begin
            regions_min_0_address0 = 'bx;
        end
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_min_0_address1 = zext_ln58_7_fu_1465_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_min_0_address1 = zext_ln58_5_fu_1247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_min_0_address1 = zext_ln58_3_fu_1157_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_min_0_address1 = zext_ln58_1_fu_936_p1;
        end else begin
            regions_min_0_address1 = 'bx;
        end
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_min_0_ce0 = 1'b1;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_min_0_ce1 = 1'b1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_min_1_address0 = zext_ln58_8_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_min_1_address0 = zext_ln58_6_fu_1262_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_min_1_address0 = zext_ln58_4_fu_1172_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_min_1_address0 = zext_ln58_2_fu_952_p1;
        end else begin
            regions_min_1_address0 = 'bx;
        end
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            regions_min_1_address1 = zext_ln58_7_fu_1465_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            regions_min_1_address1 = zext_ln58_5_fu_1247_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            regions_min_1_address1 = zext_ln58_3_fu_1157_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            regions_min_1_address1 = zext_ln58_1_fu_936_p1;
        end else begin
            regions_min_1_address1 = 'bx;
        end
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_min_1_ce0 = 1'b1;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        regions_min_1_ce1 = 1'b1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to13 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter12_stage2) & (ap_idle_pp0_0to11 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_fu_902_p2 = (ap_sig_allocacmp_i_5 + 8'd1);

assign add_ln58_fu_922_p2 = (tmp_104_fu_758_p3 + zext_ln58_fu_918_p1);

assign and_ln58_10_fu_1540_p2 = (or_ln58_9_reg_2365 & or_ln58_10_fu_1534_p2);

assign and_ln58_11_fu_1545_p2 = (grp_fu_679_p_dout0 & and_ln58_10_fu_1540_p2);

assign and_ln58_12_fu_1555_p2 = (or_ln58_13_reg_2371 & or_ln58_12_fu_1551_p2);

assign and_ln58_13_fu_1560_p2 = (grp_fu_683_p_dout0 & and_ln58_12_fu_1555_p2);

assign and_ln58_14_fu_1675_p2 = (or_ln58_14_fu_1671_p2 & or_ln58_13_reg_2371);

assign and_ln58_15_fu_1680_p2 = (tmp_125_reg_2704 & and_ln58_14_fu_1675_p2);

assign and_ln58_16_fu_1689_p2 = (or_ln58_17_reg_2377 & or_ln58_16_fu_1685_p2);

assign and_ln58_17_fu_1694_p2 = (grp_fu_675_p_dout0 & and_ln58_16_fu_1689_p2);

assign and_ln58_18_fu_1735_p2 = (or_ln58_18_fu_1729_p2 & or_ln58_17_reg_2377);

assign and_ln58_19_fu_1740_p2 = (grp_fu_679_p_dout0 & and_ln58_18_fu_1735_p2);

assign and_ln58_1_fu_1281_p2 = (grp_fu_675_p_dout0 & and_ln58_fu_1276_p2);

assign and_ln58_20_fu_1750_p2 = (or_ln58_21_reg_2383 & or_ln58_20_fu_1746_p2);

assign and_ln58_21_fu_1755_p2 = (grp_fu_683_p_dout0 & and_ln58_20_fu_1750_p2);

assign and_ln58_22_fu_1873_p2 = (or_ln58_22_fu_1867_p2 & or_ln58_21_reg_2383_pp0_iter1_reg);

assign and_ln58_23_fu_1878_p2 = (tmp_135_reg_2768 & and_ln58_22_fu_1873_p2);

assign and_ln58_24_fu_1887_p2 = (or_ln58_25_reg_2389_pp0_iter1_reg & or_ln58_24_fu_1883_p2);

assign and_ln58_25_fu_1892_p2 = (grp_fu_675_p_dout0 & and_ln58_24_fu_1887_p2);

assign and_ln58_26_fu_1933_p2 = (or_ln58_26_fu_1927_p2 & or_ln58_25_reg_2389_pp0_iter1_reg);

assign and_ln58_27_fu_1938_p2 = (grp_fu_679_p_dout0 & and_ln58_26_fu_1933_p2);

assign and_ln58_28_fu_1948_p2 = (or_ln58_29_reg_2395_pp0_iter1_reg & or_ln58_28_fu_1944_p2);

assign and_ln58_29_fu_1953_p2 = (grp_fu_683_p_dout0 & and_ln58_28_fu_1948_p2);

assign and_ln58_2_fu_1322_p2 = (or_ln58_2_fu_1316_p2 & or_ln58_1_reg_2353);

assign and_ln58_30_fu_1994_p2 = (or_ln58_30_fu_1988_p2 & or_ln58_29_reg_2395_pp0_iter1_reg);

assign and_ln58_31_fu_1999_p2 = (grp_fu_664_p2 & and_ln58_30_fu_1994_p2);

assign and_ln58_3_fu_1327_p2 = (grp_fu_679_p_dout0 & and_ln58_2_fu_1322_p2);

assign and_ln58_4_fu_1337_p2 = (or_ln58_5_reg_2359 & or_ln58_4_fu_1333_p2);

assign and_ln58_5_fu_1342_p2 = (grp_fu_683_p_dout0 & and_ln58_4_fu_1337_p2);

assign and_ln58_6_fu_1383_p2 = (or_ln58_6_fu_1377_p2 & or_ln58_5_reg_2359);

assign and_ln58_7_fu_1388_p2 = (grp_fu_664_p2 & and_ln58_6_fu_1383_p2);

assign and_ln58_8_fu_1494_p2 = (or_ln58_9_reg_2365 & or_ln58_8_fu_1490_p2);

assign and_ln58_9_fu_1499_p2 = (grp_fu_675_p_dout0 & and_ln58_8_fu_1494_p2);

assign and_ln58_fu_1276_p2 = (or_ln58_fu_1272_p2 & or_ln58_1_reg_2353);

assign and_ln63_1_fu_2144_p2 = (or_ln63_1_fu_2114_p2 & and_ln63_fu_2138_p2);

assign and_ln63_fu_2138_p2 = (or_ln63_2_fu_2132_p2 & grp_fu_668_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_return = ap_sig_allocacmp_idx_load_1;

assign bitcast_ln58_10_fu_1505_p1 = tmp_56_reg_2585;

assign bitcast_ln58_11_fu_836_p1 = d_read_64;

assign bitcast_ln58_12_fu_1424_p1 = grp_fu_720_p4;

assign bitcast_ln58_13_fu_850_p1 = d_read_65;

assign bitcast_ln58_14_fu_1566_p1 = tmp_59_reg_2607;

assign bitcast_ln58_15_fu_864_p1 = d_read_66;

assign bitcast_ln58_16_fu_1595_p1 = grp_fu_691_p4;

assign bitcast_ln58_17_fu_1700_p1 = tmp_62_reg_2709;

assign bitcast_ln58_18_fu_1625_p1 = grp_fu_720_p4;

assign bitcast_ln58_19_fu_1838_p1 = tmp_65_reg_2731;

assign bitcast_ln58_1_fu_766_p1 = d_read;

assign bitcast_ln58_20_fu_1761_p1 = grp_fu_691_p4;

assign bitcast_ln58_21_fu_1898_p1 = tmp_68_reg_2773;

assign bitcast_ln58_22_fu_1791_p1 = grp_fu_720_p4;

assign bitcast_ln58_23_fu_1959_p1 = tmp_71_reg_2795;

assign bitcast_ln58_2_fu_1287_p1 = tmp_reg_2471;

assign bitcast_ln58_3_fu_780_p1 = d_read_60;

assign bitcast_ln58_4_fu_1212_p1 = grp_fu_720_p4;

assign bitcast_ln58_5_fu_794_p1 = d_read_61;

assign bitcast_ln58_6_fu_1348_p1 = tmp_53_reg_2493;

assign bitcast_ln58_7_fu_808_p1 = d_read_62;

assign bitcast_ln58_8_fu_1394_p1 = grp_fu_691_p4;

assign bitcast_ln58_9_fu_822_p1 = d_read_63;

assign bitcast_ln58_fu_1182_p1 = grp_fu_691_p4;

assign bitcast_ln63_1_fu_2085_p1 = score_load_reg_2927;

assign bitcast_ln63_fu_2068_p1 = tmp_score_reg_2920;

assign grp_fu_675_p_ce = 1'b1;

assign grp_fu_675_p_din0 = grp_fu_691_p4;

assign grp_fu_675_p_din1 = grp_fu_652_p1;

assign grp_fu_675_p_opcode = 5'd2;

assign grp_fu_679_p_ce = 1'b1;

assign grp_fu_679_p_din0 = grp_fu_672_p4;

assign grp_fu_679_p_din1 = grp_fu_656_p1;

assign grp_fu_679_p_opcode = 5'd4;

assign grp_fu_683_p_ce = 1'b1;

assign grp_fu_683_p_din0 = grp_fu_720_p4;

assign grp_fu_683_p_din1 = grp_fu_660_p1;

assign grp_fu_683_p_opcode = 5'd2;

assign grp_fu_687_p_ce = 1'b1;

assign grp_fu_687_p_din0 = grp_fu_622_p0;

assign grp_fu_687_p_din1 = grp_fu_622_p1;

assign grp_fu_687_p_opcode = 2'd1;

assign grp_fu_691_p_ce = 1'b1;

assign grp_fu_691_p_din0 = grp_fu_626_p0;

assign grp_fu_691_p_din1 = grp_fu_626_p1;

assign grp_fu_691_p_opcode = grp_fu_626_opcode;

assign grp_fu_695_p_ce = 1'b1;

assign grp_fu_695_p_din0 = grp_fu_630_p0;

assign grp_fu_695_p_din1 = grp_fu_630_p1;

assign grp_fu_695_p_opcode = grp_fu_630_opcode;

assign grp_fu_699_p_ce = 1'b1;

assign grp_fu_699_p_din0 = grp_fu_635_p0;

assign grp_fu_699_p_din1 = grp_fu_635_p1;

assign grp_fu_699_p_opcode = 2'd0;

assign grp_fu_703_p_ce = 1'b1;

assign grp_fu_703_p_din0 = grp_fu_639_p0;

assign grp_fu_703_p_din1 = grp_fu_639_p1;

assign grp_fu_707_p_ce = 1'b1;

assign grp_fu_707_p_din0 = grp_fu_643_p0;

assign grp_fu_707_p_din1 = grp_fu_643_p1;

assign icmp_ln1073_fu_896_p2 = ((ap_sig_allocacmp_i_5 == n_regions) ? 1'b1 : 1'b0);

assign icmp_ln58_10_fu_994_p2 = ((tmp_112_fu_984_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_11_fu_816_p2 = ((trunc_ln58_3_fu_812_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_12_fu_1365_p2 = ((tmp_114_fu_1351_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_13_fu_1371_p2 = ((trunc_ln58_11_fu_1361_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_14_fu_830_p2 = ((trunc_ln58_4_fu_826_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_15_fu_844_p2 = ((trunc_ln58_5_fu_840_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_16_fu_1412_p2 = ((tmp_116_fu_1398_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_17_fu_1418_p2 = ((trunc_ln58_12_fu_1408_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_18_fu_1016_p2 = ((tmp_117_fu_1006_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_19_fu_858_p2 = ((trunc_ln58_6_fu_854_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_1206_p2 = ((trunc_ln58_8_fu_1196_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_20_fu_1522_p2 = ((tmp_119_fu_1508_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_21_fu_1528_p2 = ((trunc_ln58_13_fu_1518_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_22_fu_872_p2 = ((trunc_ln58_7_fu_868_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_23_fu_1442_p2 = ((tmp_121_fu_1428_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_24_fu_1448_p2 = ((trunc_ln58_14_fu_1438_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_25_fu_1038_p2 = ((tmp_122_fu_1028_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_26_fu_1583_p2 = ((tmp_124_fu_1569_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_27_fu_1589_p2 = ((trunc_ln58_15_fu_1579_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_28_fu_1613_p2 = ((tmp_126_fu_1599_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_29_fu_1619_p2 = ((trunc_ln58_16_fu_1609_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_2_fu_972_p2 = ((tmp_107_fu_962_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_30_fu_1060_p2 = ((tmp_127_fu_1050_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_31_fu_1717_p2 = ((tmp_129_fu_1703_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_32_fu_1723_p2 = ((trunc_ln58_17_fu_1713_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_33_fu_1643_p2 = ((tmp_131_fu_1629_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_34_fu_1649_p2 = ((trunc_ln58_18_fu_1639_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_35_fu_1082_p2 = ((tmp_132_fu_1072_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_36_fu_1855_p2 = ((tmp_134_fu_1841_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_37_fu_1861_p2 = ((trunc_ln58_19_fu_1851_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_38_fu_1779_p2 = ((tmp_136_fu_1765_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_39_fu_1785_p2 = ((trunc_ln58_20_fu_1775_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_3_fu_774_p2 = ((trunc_ln58_fu_770_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_40_fu_1104_p2 = ((tmp_137_fu_1094_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_41_fu_1915_p2 = ((tmp_139_fu_1901_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_42_fu_1921_p2 = ((trunc_ln58_21_fu_1911_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_43_fu_1809_p2 = ((tmp_141_fu_1795_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_44_fu_1815_p2 = ((trunc_ln58_22_fu_1805_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_45_fu_1126_p2 = ((tmp_142_fu_1116_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_46_fu_1976_p2 = ((tmp_144_fu_1962_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_47_fu_1982_p2 = ((trunc_ln58_23_fu_1972_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_4_fu_1304_p2 = ((tmp_109_fu_1290_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_5_fu_1310_p2 = ((trunc_ln58_9_fu_1300_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_6_fu_788_p2 = ((trunc_ln58_1_fu_784_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_7_fu_802_p2 = ((trunc_ln58_2_fu_798_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_8_fu_1230_p2 = ((tmp_111_fu_1216_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln58_9_fu_1236_p2 = ((trunc_ln58_10_fu_1226_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1200_p2 = ((tmp_106_fu_1186_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln63_1_fu_2108_p2 = ((trunc_ln63_fu_2081_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln63_2_fu_2120_p2 = ((tmp_147_fu_2088_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln63_3_fu_2126_p2 = ((trunc_ln63_1_fu_2098_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_2102_p2 = ((tmp_146_fu_2071_p4 != 8'd255) ? 1'b1 : 1'b0);

assign idx_1_fu_2183_p3 = ((or_ln58_45_reg_2828_pp0_iter13_reg[0:0] == 1'b1) ? idx_fu_116 : zext_ln63_1_fu_2173_p1);

assign lshr_ln_fu_908_p4 = {{ap_sig_allocacmp_i_5[7:1]}};

assign or_ln58_10_fu_1534_p2 = (icmp_ln58_21_fu_1528_p2 | icmp_ln58_20_fu_1522_p2);

assign or_ln58_11_fu_1167_p2 = (tmp_105_reg_2283 | 12'd3);

assign or_ln58_12_fu_1551_p2 = (icmp_ln58_24_reg_2624 | icmp_ln58_23_reg_2619);

assign or_ln58_13_fu_1044_p2 = (icmp_ln58_25_fu_1038_p2 | icmp_ln58_11_fu_816_p2);

assign or_ln58_14_fu_1671_p2 = (icmp_ln58_27_reg_2699 | icmp_ln58_26_reg_2694);

assign or_ln58_15_fu_1242_p2 = (tmp_105_reg_2283 | 12'd4);

assign or_ln58_16_fu_1685_p2 = (icmp_ln58_29_reg_2726 | icmp_ln58_28_reg_2721);

assign or_ln58_17_fu_1066_p2 = (icmp_ln58_30_fu_1060_p2 | icmp_ln58_14_fu_830_p2);

assign or_ln58_18_fu_1729_p2 = (icmp_ln58_32_fu_1723_p2 | icmp_ln58_31_fu_1717_p2);

assign or_ln58_19_fu_1257_p2 = (tmp_105_reg_2283 | 12'd5);

assign or_ln58_1_fu_978_p2 = (icmp_ln58_3_fu_774_p2 | icmp_ln58_2_fu_972_p2);

assign or_ln58_20_fu_1746_p2 = (icmp_ln58_34_reg_2748 | icmp_ln58_33_reg_2743);

assign or_ln58_21_fu_1088_p2 = (icmp_ln58_35_fu_1082_p2 | icmp_ln58_15_fu_844_p2);

assign or_ln58_22_fu_1867_p2 = (icmp_ln58_37_fu_1861_p2 | icmp_ln58_36_fu_1855_p2);

assign or_ln58_23_fu_1460_p2 = (tmp_105_reg_2283 | 12'd6);

assign or_ln58_24_fu_1883_p2 = (icmp_ln58_39_reg_2790 | icmp_ln58_38_reg_2785);

assign or_ln58_25_fu_1110_p2 = (icmp_ln58_40_fu_1104_p2 | icmp_ln58_19_fu_858_p2);

assign or_ln58_26_fu_1927_p2 = (icmp_ln58_42_fu_1921_p2 | icmp_ln58_41_fu_1915_p2);

assign or_ln58_27_fu_1475_p2 = (tmp_105_reg_2283 | 12'd7);

assign or_ln58_28_fu_1944_p2 = (icmp_ln58_44_reg_2812 | icmp_ln58_43_reg_2807);

assign or_ln58_29_fu_1132_p2 = (icmp_ln58_45_fu_1126_p2 | icmp_ln58_22_fu_872_p2);

assign or_ln58_2_fu_1316_p2 = (icmp_ln58_5_fu_1310_p2 | icmp_ln58_4_fu_1304_p2);

assign or_ln58_30_fu_1988_p2 = (icmp_ln58_47_fu_1982_p2 | icmp_ln58_46_fu_1976_p2);

assign or_ln58_31_fu_2005_p2 = (and_ln58_27_fu_1938_p2 | and_ln58_25_fu_1892_p2);

assign or_ln58_32_fu_2011_p2 = (and_ln58_23_fu_1878_p2 | and_ln58_21_reg_2763);

assign or_ln58_33_fu_2016_p2 = (or_ln58_32_fu_2011_p2 | or_ln58_31_fu_2005_p2);

assign or_ln58_34_fu_1821_p2 = (and_ln58_19_fu_1740_p2 | and_ln58_15_fu_1680_p2);

assign or_ln58_35_fu_1827_p2 = (and_ln58_3_reg_2575 | and_ln58_17_fu_1694_p2);

assign or_ln58_36_fu_1832_p2 = (or_ln58_35_fu_1827_p2 | or_ln58_34_fu_1821_p2);

assign or_ln58_37_fu_2022_p2 = (or_ln58_36_reg_2817 | or_ln58_33_fu_2016_p2);

assign or_ln58_38_fu_1454_p2 = (and_ln58_5_fu_1342_p2 | and_ln58_1_fu_1281_p2);

assign or_ln58_39_fu_1655_p2 = (and_ln58_9_fu_1499_p2 | and_ln58_7_reg_2580);

assign or_ln58_3_fu_946_p2 = (tmp_105_fu_928_p3 | 12'd1);

assign or_ln58_40_fu_1660_p2 = (or_ln58_39_fu_1655_p2 | or_ln58_38_reg_2629);

assign or_ln58_41_fu_1665_p2 = (and_ln58_13_fu_1560_p2 | and_ln58_11_fu_1545_p2);

assign or_ln58_42_fu_2027_p2 = (and_ln58_31_fu_1999_p2 | and_ln58_29_fu_1953_p2);

assign or_ln58_43_fu_2033_p2 = (or_ln58_42_fu_2027_p2 | or_ln58_41_reg_2758);

assign or_ln58_44_fu_2038_p2 = (or_ln58_43_fu_2033_p2 | or_ln58_40_reg_2753);

assign or_ln58_45_fu_2043_p2 = (or_ln58_44_fu_2038_p2 | or_ln58_37_fu_2022_p2);

assign or_ln58_4_fu_1333_p2 = (icmp_ln58_9_reg_2510 | icmp_ln58_8_reg_2505);

assign or_ln58_5_fu_1000_p2 = (icmp_ln58_6_fu_788_p2 | icmp_ln58_10_fu_994_p2);

assign or_ln58_6_fu_1377_p2 = (icmp_ln58_13_fu_1371_p2 | icmp_ln58_12_fu_1365_p2);

assign or_ln58_7_fu_1152_p2 = (tmp_105_reg_2283 | 12'd2);

assign or_ln58_8_fu_1490_p2 = (icmp_ln58_17_reg_2602 | icmp_ln58_16_reg_2597);

assign or_ln58_9_fu_1022_p2 = (icmp_ln58_7_fu_802_p2 | icmp_ln58_18_fu_1016_p2);

assign or_ln58_fu_1272_p2 = (icmp_ln58_reg_2483 | icmp_ln58_1_reg_2488);

assign or_ln63_1_fu_2114_p2 = (icmp_ln63_fu_2102_p2 | icmp_ln63_1_fu_2108_p2);

assign or_ln63_2_fu_2132_p2 = (icmp_ln63_3_fu_2126_p2 | icmp_ln63_2_fu_2120_p2);

assign or_ln63_fu_2150_p2 = (tmp_1_fu_2060_p3 | and_ln63_1_fu_2144_p2);

assign score_4_fu_2177_p3 = ((or_ln58_45_reg_2828_pp0_iter13_reg[0:0] == 1'b1) ? score_load_reg_2927 : select_ln63_fu_2156_p3);

assign select_ln63_1_fu_2165_p3 = ((or_ln63_fu_2150_p2[0:0] == 1'b1) ? zext_ln63_fu_2162_p1 : trunc_ln1073_fu_2056_p1);

assign select_ln63_fu_2156_p3 = ((or_ln63_fu_2150_p2[0:0] == 1'b1) ? tmp_score_reg_2920 : score_load_reg_2927);

assign tmp_104_fu_758_p3 = {{regions_min_0_offset}, {3'd0}};

assign tmp_105_fu_928_p3 = {{add_ln58_fu_922_p2}, {3'd0}};

assign tmp_106_fu_1186_p4 = {{bitcast_ln58_fu_1182_p1[30:23]}};

assign tmp_107_fu_962_p4 = {{bitcast_ln58_1_fu_766_p1[30:23]}};

assign tmp_109_fu_1290_p4 = {{bitcast_ln58_2_fu_1287_p1[30:23]}};

assign tmp_111_fu_1216_p4 = {{bitcast_ln58_4_fu_1212_p1[30:23]}};

assign tmp_112_fu_984_p4 = {{bitcast_ln58_3_fu_780_p1[30:23]}};

assign tmp_114_fu_1351_p4 = {{bitcast_ln58_6_fu_1348_p1[30:23]}};

assign tmp_116_fu_1398_p4 = {{bitcast_ln58_8_fu_1394_p1[30:23]}};

assign tmp_117_fu_1006_p4 = {{bitcast_ln58_5_fu_794_p1[30:23]}};

assign tmp_119_fu_1508_p4 = {{bitcast_ln58_10_fu_1505_p1[30:23]}};

assign tmp_121_fu_1428_p4 = {{bitcast_ln58_12_fu_1424_p1[30:23]}};

assign tmp_122_fu_1028_p4 = {{bitcast_ln58_7_fu_808_p1[30:23]}};

assign tmp_124_fu_1569_p4 = {{bitcast_ln58_14_fu_1566_p1[30:23]}};

assign tmp_126_fu_1599_p4 = {{bitcast_ln58_16_fu_1595_p1[30:23]}};

assign tmp_127_fu_1050_p4 = {{bitcast_ln58_9_fu_822_p1[30:23]}};

assign tmp_129_fu_1703_p4 = {{bitcast_ln58_17_fu_1700_p1[30:23]}};

assign tmp_131_fu_1629_p4 = {{bitcast_ln58_18_fu_1625_p1[30:23]}};

assign tmp_132_fu_1072_p4 = {{bitcast_ln58_11_fu_836_p1[30:23]}};

assign tmp_134_fu_1841_p4 = {{bitcast_ln58_19_fu_1838_p1[30:23]}};

assign tmp_136_fu_1765_p4 = {{bitcast_ln58_20_fu_1761_p1[30:23]}};

assign tmp_137_fu_1094_p4 = {{bitcast_ln58_13_fu_850_p1[30:23]}};

assign tmp_139_fu_1901_p4 = {{bitcast_ln58_21_fu_1898_p1[30:23]}};

assign tmp_141_fu_1795_p4 = {{bitcast_ln58_22_fu_1791_p1[30:23]}};

assign tmp_142_fu_1116_p4 = {{bitcast_ln58_15_fu_864_p1[30:23]}};

assign tmp_144_fu_1962_p4 = {{bitcast_ln58_23_fu_1959_p1[30:23]}};

assign tmp_146_fu_2071_p4 = {{bitcast_ln63_fu_2068_p1[30:23]}};

assign tmp_147_fu_2088_p4 = {{bitcast_ln63_1_fu_2085_p1[30:23]}};

assign tmp_1_fu_2060_p3 = idx_fu_116[32'd31];

assign trunc_ln1073_2_fu_1143_p1 = i_5_reg_2273[0:0];

assign trunc_ln1073_fu_2056_p1 = idx_fu_116[30:0];

assign trunc_ln58_10_fu_1226_p1 = bitcast_ln58_4_fu_1212_p1[22:0];

assign trunc_ln58_11_fu_1361_p1 = bitcast_ln58_6_fu_1348_p1[22:0];

assign trunc_ln58_12_fu_1408_p1 = bitcast_ln58_8_fu_1394_p1[22:0];

assign trunc_ln58_13_fu_1518_p1 = bitcast_ln58_10_fu_1505_p1[22:0];

assign trunc_ln58_14_fu_1438_p1 = bitcast_ln58_12_fu_1424_p1[22:0];

assign trunc_ln58_15_fu_1579_p1 = bitcast_ln58_14_fu_1566_p1[22:0];

assign trunc_ln58_16_fu_1609_p1 = bitcast_ln58_16_fu_1595_p1[22:0];

assign trunc_ln58_17_fu_1713_p1 = bitcast_ln58_17_fu_1700_p1[22:0];

assign trunc_ln58_18_fu_1639_p1 = bitcast_ln58_18_fu_1625_p1[22:0];

assign trunc_ln58_19_fu_1851_p1 = bitcast_ln58_19_fu_1838_p1[22:0];

assign trunc_ln58_1_fu_784_p1 = bitcast_ln58_3_fu_780_p1[22:0];

assign trunc_ln58_20_fu_1775_p1 = bitcast_ln58_20_fu_1761_p1[22:0];

assign trunc_ln58_21_fu_1911_p1 = bitcast_ln58_21_fu_1898_p1[22:0];

assign trunc_ln58_22_fu_1805_p1 = bitcast_ln58_22_fu_1791_p1[22:0];

assign trunc_ln58_23_fu_1972_p1 = bitcast_ln58_23_fu_1959_p1[22:0];

assign trunc_ln58_2_fu_798_p1 = bitcast_ln58_5_fu_794_p1[22:0];

assign trunc_ln58_3_fu_812_p1 = bitcast_ln58_7_fu_808_p1[22:0];

assign trunc_ln58_4_fu_826_p1 = bitcast_ln58_9_fu_822_p1[22:0];

assign trunc_ln58_5_fu_840_p1 = bitcast_ln58_11_fu_836_p1[22:0];

assign trunc_ln58_6_fu_854_p1 = bitcast_ln58_13_fu_850_p1[22:0];

assign trunc_ln58_7_fu_868_p1 = bitcast_ln58_15_fu_864_p1[22:0];

assign trunc_ln58_8_fu_1196_p1 = bitcast_ln58_fu_1182_p1[22:0];

assign trunc_ln58_9_fu_1300_p1 = bitcast_ln58_2_fu_1287_p1[22:0];

assign trunc_ln58_fu_770_p1 = bitcast_ln58_1_fu_766_p1[22:0];

assign trunc_ln63_1_fu_2098_p1 = bitcast_ln63_1_fu_2085_p1[22:0];

assign trunc_ln63_fu_2081_p1 = bitcast_ln63_fu_2068_p1[22:0];

assign zext_ln58_1_fu_936_p1 = tmp_105_fu_928_p3;

assign zext_ln58_2_fu_952_p1 = or_ln58_3_fu_946_p2;

assign zext_ln58_3_fu_1157_p1 = or_ln58_7_fu_1152_p2;

assign zext_ln58_4_fu_1172_p1 = or_ln58_11_fu_1167_p2;

assign zext_ln58_5_fu_1247_p1 = or_ln58_15_fu_1242_p2;

assign zext_ln58_6_fu_1262_p1 = or_ln58_19_fu_1257_p2;

assign zext_ln58_7_fu_1465_p1 = or_ln58_23_fu_1460_p2;

assign zext_ln58_8_fu_1480_p1 = or_ln58_27_fu_1475_p2;

assign zext_ln58_fu_918_p1 = lshr_ln_fu_908_p4;

assign zext_ln63_1_fu_2173_p1 = select_ln63_1_fu_2165_p3;

assign zext_ln63_fu_2162_p1 = i_5_reg_2273_pp0_iter13_reg;

always @ (posedge ap_clk) begin
    tmp_105_reg_2283[2:0] <= 3'b000;
end

endmodule //run_find_region
