

================================================================
== Vitis HLS Report for 'max_pooling2d_1'
================================================================
* Date:           Sun Dec 24 00:40:15 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10825|    10825|  0.108 ms|  0.108 ms|  10825|  10825|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |    10823|    10823|         9|          2|          1|  5408|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    789|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    126|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    223|    -|
|Register         |        -|    -|     938|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     938|   1394|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_8_1_1_U53   |mul_4ns_5ns_8_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_8_1_1_U54   |mul_4ns_5ns_8_1_1   |        0|   0|  0|  17|    0|
    |mul_5ns_6ns_10_1_1_U49  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U50  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U51  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U52  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 126|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11861_fu_273_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln118_fu_423_p2        |         +|   0|  0|  20|          13|           1|
    |add_ln121_2_fu_576_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln121_3_fu_451_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln121_fu_333_p2        |         +|   0|  0|  12|           5|           2|
    |add_ln124_fu_446_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln133_10_fu_678_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln133_11_fu_688_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln133_12_fu_556_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln133_6_fu_524_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln133_8_fu_412_p2      |         +|   0|  0|  22|          15|          15|
    |add_ln133_9_fu_357_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln133_fu_247_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln140_fu_865_p2        |         +|   0|  0|  20|          13|          13|
    |mul221_fu_799_p2           |         +|   0|  0|  15|           8|           8|
    |mul221_mid1_fu_834_p2      |         +|   0|  0|  15|           8|           8|
    |and_ln118_fu_327_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln134_10_fu_770_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_11_fu_941_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_12_fu_947_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_7_fu_660_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln134_8_fu_666_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln134_9_fu_764_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln134_fu_509_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_253_p2       |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln121_fu_259_p2       |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln124_fu_321_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln134_14_fu_497_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_15_fu_624_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_16_fu_630_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_17_fu_642_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_18_fu_648_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_19_fu_728_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_20_fu_734_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_21_fu_746_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_22_fu_752_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_23_fu_905_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_24_fu_911_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_25_fu_923_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_26_fu_929_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_fu_491_p2       |      icmp|   0|  0|  11|           8|           2|
    |empty_38_fu_429_p2         |        or|   0|  0|   5|           5|           1|
    |or_ln121_3_fu_371_p2       |        or|   0|  0|  10|          10|           1|
    |or_ln121_fu_339_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln134_10_fu_758_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_11_fu_917_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_12_fu_935_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_7_fu_636_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln134_8_fu_654_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln134_9_fu_740_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_503_p2         |        or|   0|  0|   2|           1|           1|
    |p_mid117_fu_528_p2         |        or|   0|  0|   5|           1|           5|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln118_10_fu_543_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_11_fu_307_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_12_fu_549_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_13_fu_435_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln118_14_fu_840_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln118_8_fu_814_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln118_9_fu_299_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln118_fu_265_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln121_10_fu_457_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln121_6_fu_847_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln121_7_fu_363_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln121_8_fu_561_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln121_9_fu_441_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln121_fu_345_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln134_4_fu_672_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln134_5_fu_776_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln134_fu_515_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln118_fu_315_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 789|         461|         424|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_154_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_ii_phi_fu_178_p4                |   9|          2|    5|         10|
    |ap_phi_mux_iii_phi_fu_189_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten55_phi_fu_142_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_166_p4    |   9|          2|   10|         20|
    |grp_fu_196_p0                              |  14|          3|   32|         96|
    |grp_fu_196_p1                              |  14|          3|   32|         96|
    |grp_fu_202_p0                              |  14|          3|   32|         96|
    |grp_fu_202_p1                              |  14|          3|   32|         96|
    |i_reg_150                                  |   9|          2|    5|         10|
    |ii_reg_174                                 |   9|          2|    5|         10|
    |iii_reg_185                                |   9|          2|    6|         12|
    |indvar_flatten55_reg_138                   |   9|          2|   13|         26|
    |indvar_flatten_reg_162                     |   9|          2|   10|         20|
    |input_r_address0                           |  14|          3|   15|         45|
    |input_r_address1                           |  14|          3|   15|         45|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 223|         48|  239|        640|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln11861_reg_998                    |   5|   0|    5|          0|
    |add_ln11861_reg_998_pp0_iter1_reg      |   5|   0|    5|          0|
    |add_ln118_reg_1049                     |  13|   0|   13|          0|
    |add_ln121_reg_1016                     |   5|   0|    5|          0|
    |add_ln124_reg_1076                     |   6|   0|    6|          0|
    |add_ln133_11_reg_1111                  |  15|   0|   15|          0|
    |add_ln140_reg_1135                     |  13|   0|   13|          0|
    |and_ln118_reg_1009                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |empty_38_reg_1054                      |   4|   0|    5|          1|
    |empty_39_reg_1086                      |  10|   0|   10|          0|
    |i_reg_150                              |   5|   0|    5|          0|
    |icmp_ln118_reg_979                     |   1|   0|    1|          0|
    |icmp_ln121_reg_983                     |   1|   0|    1|          0|
    |ii_reg_174                             |   5|   0|    5|          0|
    |iii_cast_reg_1033                      |   6|   0|   15|          9|
    |iii_cast_reg_1033_pp0_iter1_reg        |   6|   0|   15|          9|
    |iii_reg_185                            |   6|   0|    6|          0|
    |indvar_flatten55_reg_138               |  13|   0|   13|          0|
    |indvar_flatten_reg_162                 |  10|   0|   10|          0|
    |input_load_4_reg_1069                  |  32|   0|   32|          0|
    |input_load_6_reg_1128                  |  32|   0|   32|          0|
    |p_mid_reg_1004                         |   4|   0|    4|          0|
    |reg_207                                |  32|   0|   32|          0|
    |select_ln118_13_reg_1059               |   5|   0|    5|          0|
    |select_ln118_reg_993                   |   5|   0|    5|          0|
    |select_ln121_10_reg_1081               |  10|   0|   10|          0|
    |select_ln121_9_reg_1064                |   5|   0|    5|          0|
    |select_ln121_reg_1022                  |   6|   0|    6|          0|
    |select_ln134_4_reg_1099                |  32|   0|   32|          0|
    |select_ln134_5_reg_1116                |  32|   0|   32|          0|
    |select_ln134_5_reg_1116_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln134_reg_1092                  |  32|   0|   32|          0|
    |tmp_22_reg_964                         |   4|   0|    4|          0|
    |tmp_23_reg_974                         |   4|   0|    4|          0|
    |zext_ln121_2_reg_1028                  |   5|   0|   10|          5|
    |zext_ln121_2_reg_1028_pp0_iter1_reg    |   5|   0|   10|          5|
    |zext_ln121_reg_969                     |   5|   0|   10|          5|
    |zext_ln121_reg_969_pp0_iter1_reg       |   5|   0|   10|          5|
    |add_ln121_reg_1016                     |  64|  32|    5|          0|
    |and_ln118_reg_1009                     |  64|  32|    1|          0|
    |icmp_ln118_reg_979                     |  64|  32|    1|          0|
    |icmp_ln121_reg_983                     |  64|  32|    1|          0|
    |p_mid_reg_1004                         |  64|  32|    4|          0|
    |select_ln121_reg_1022                  |  64|  32|    6|          0|
    |tmp_22_reg_964                         |  64|  32|    4|          0|
    |tmp_23_reg_974                         |  64|  32|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 938| 256|  491|         39|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1958_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1958_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1958_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1958_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1958_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|input_r_address0      |  out|   15|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   15|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|   13|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln118 = br void" [../src/hls/cnn.cpp:118]   --->   Operation 12 'br' 'br_ln118' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i13 0, void %.lr.ph15, i13 %add_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 13 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i5 0, void %.lr.ph15, i5 %select_ln118_13, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph15, i10 %select_ln121_10, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void %.lr.ph15, i5 %select_ln121_9, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln124, void %._crit_edge11" [../src/hls/cnn.cpp:124]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %i" [../src/hls/cnn.cpp:118]   --->   Operation 18 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32 1, i32 4" [../src/hls/cnn.cpp:118]   --->   Operation 19 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%empty = mul i10 %zext_ln118, i10 27" [../src/hls/cnn.cpp:118]   --->   Operation 20 'mul' 'empty' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 21 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii, i32 1, i32 4" [../src/hls/cnn.cpp:121]   --->   Operation 22 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.93ns)   --->   "%add_ln133 = add i10 %empty, i10 %zext_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 23 'add' 'add_ln133' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln118 = icmp_eq  i13 %indvar_flatten55, i13 5408" [../src/hls/cnn.cpp:118]   --->   Operation 24 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:118]   --->   Operation 25 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i10 %indvar_flatten, i10 416" [../src/hls/cnn.cpp:121]   --->   Operation 26 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.48ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i5 0, i5 %ii" [../src/hls/cnn.cpp:118]   --->   Operation 27 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%add_ln11861 = add i5 %i, i5 2" [../src/hls/cnn.cpp:118]   --->   Operation 28 'add' 'add_ln11861' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i5 %add_ln11861" [../src/hls/cnn.cpp:118]   --->   Operation 29 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_mid = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln11861, i32 1, i32 4" [../src/hls/cnn.cpp:118]   --->   Operation 30 'partselect' 'p_mid' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%p_mid115 = mul i10 %zext_ln118_2, i10 27" [../src/hls/cnn.cpp:118]   --->   Operation 31 'mul' 'p_mid115' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%select_ln118_9 = select i1 %icmp_ln121, i10 %p_mid115, i10 %empty" [../src/hls/cnn.cpp:118]   --->   Operation 32 'select' 'select_ln118_9' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_7)   --->   "%select_ln118_11 = select i1 %icmp_ln121, i10 %p_mid115, i10 %add_ln133" [../src/hls/cnn.cpp:118]   --->   Operation 33 'select' 'select_ln118_11' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln121, i1 1" [../src/hls/cnn.cpp:118]   --->   Operation 34 'xor' 'xor_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.87ns)   --->   "%icmp_ln124 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:124]   --->   Operation 35 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln124, i1 %xor_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 36 'and' 'and_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln121 = add i5 %select_ln118, i5 2" [../src/hls/cnn.cpp:121]   --->   Operation 37 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %and_ln118, i1 %icmp_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 38 'or' 'or_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i6 0, i6 %iii" [../src/hls/cnn.cpp:121]   --->   Operation 39 'select' 'select_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i5 %add_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 40 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln133_9 = add i10 %select_ln118_9, i10 %zext_ln121_2" [../src/hls/cnn.cpp:133]   --->   Operation 41 'add' 'add_ln133_9' <Predicate = (!icmp_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln121_7 = select i1 %and_ln118, i10 %add_ln133_9, i10 %select_ln118_11" [../src/hls/cnn.cpp:121]   --->   Operation 42 'select' 'select_ln121_7' <Predicate = (!icmp_ln118)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%or_ln121_3 = or i10 %select_ln121_7, i10 1" [../src/hls/cnn.cpp:121]   --->   Operation 43 'or' 'or_ln121_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%shl_ln133_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %or_ln121_3, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 44 'bitconcatenate' 'shl_ln133_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 45 'zext' 'iii_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %select_ln121_7, i32 1, i32 9" [../src/hls/cnn.cpp:133]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln133_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 47 'bitconcatenate' 'add_ln133_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i15 %add_ln133_7" [../src/hls/cnn.cpp:133]   --->   Operation 48 'zext' 'zext_ln133' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln133" [../src/hls/cnn.cpp:133]   --->   Operation 49 'getelementptr' 'input_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%input_load = load i15 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 50 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_2 : Operation 51 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln133_8 = add i15 %shl_ln133_mid2, i15 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 51 'add' 'add_ln133_8' <Predicate = (!icmp_ln118)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i15 %add_ln133_8" [../src/hls/cnn.cpp:133]   --->   Operation 52 'zext' 'zext_ln133_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_4" [../src/hls/cnn.cpp:133]   --->   Operation 53 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.35ns)   --->   "%input_load_4 = load i15 %input_addr_4" [../src/hls/cnn.cpp:133]   --->   Operation 54 'load' 'input_load_4' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 55 [1/1] (0.97ns)   --->   "%add_ln118 = add i13 %indvar_flatten55, i13 1" [../src/hls/cnn.cpp:118]   --->   Operation 55 'add' 'add_ln118' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_38 = or i5 %i, i5 1" [../src/hls/cnn.cpp:118]   --->   Operation 56 'or' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.48ns)   --->   "%select_ln118_13 = select i1 %icmp_ln121, i5 %add_ln11861, i5 %i" [../src/hls/cnn.cpp:118]   --->   Operation 57 'select' 'select_ln118_13' <Predicate = (!icmp_ln118)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.48ns)   --->   "%select_ln121_9 = select i1 %and_ln118, i5 %add_ln121, i5 %select_ln118" [../src/hls/cnn.cpp:121]   --->   Operation 58 'select' 'select_ln121_9' <Predicate = (!icmp_ln118)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (1.35ns)   --->   "%input_load = load i15 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 59 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_3 : Operation 60 [2/2] (3.34ns)   --->   "%tmp_12 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 60 'fcmp' 'tmp_12' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (1.35ns)   --->   "%input_load_4 = load i15 %input_addr_4" [../src/hls/cnn.cpp:133]   --->   Operation 61 'load' 'input_load_4' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_3 : Operation 62 [1/1] (0.88ns)   --->   "%add_ln124 = add i6 %select_ln121, i6 1" [../src/hls/cnn.cpp:124]   --->   Operation 62 'add' 'add_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.93ns)   --->   "%add_ln121_3 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:121]   --->   Operation 63 'add' 'add_ln121_3' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.47ns)   --->   "%select_ln121_10 = select i1 %icmp_ln121, i10 1, i10 %add_ln121_3" [../src/hls/cnn.cpp:121]   --->   Operation 64 'select' 'select_ln121_10' <Predicate = (!icmp_ln118)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast2 = zext i5 %empty_38" [../src/hls/cnn.cpp:118]   --->   Operation 65 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.42ns)   --->   "%empty_39 = mul i10 %p_cast2, i10 27" [../src/hls/cnn.cpp:118]   --->   Operation 66 'mul' 'empty_39' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %input_load" [../src/hls/cnn.cpp:134]   --->   Operation 67 'bitcast' 'bitcast_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %bitcast_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 69 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 70 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%icmp_ln134_14 = icmp_eq  i23 %trunc_ln134, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 71 'icmp' 'icmp_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %icmp_ln134_14, i1 %icmp_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 72 'or' 'or_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.34ns)   --->   "%tmp_12 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 73 'fcmp' 'tmp_12' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%and_ln134 = and i1 %or_ln134, i1 %tmp_12" [../src/hls/cnn.cpp:134]   --->   Operation 74 'and' 'and_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %and_ln134, i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 75 'select' 'select_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (3.34ns)   --->   "%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 76 'fcmp' 'tmp_15' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.17>
ST_5 : Operation 77 [1/1] (0.93ns)   --->   "%add_ln133_6 = add i10 %empty_39, i10 %zext_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 77 'add' 'add_ln133_6' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_mid117 = or i5 %add_ln11861, i5 1" [../src/hls/cnn.cpp:118]   --->   Operation 78 'or' 'p_mid117' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = zext i5 %p_mid117" [../src/hls/cnn.cpp:118]   --->   Operation 79 'zext' 'p_cast2_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.42ns)   --->   "%p_mid119 = mul i10 %p_cast2_mid1, i10 27" [../src/hls/cnn.cpp:118]   --->   Operation 80 'mul' 'p_mid119' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%select_ln118_10 = select i1 %icmp_ln121, i10 %p_mid119, i10 %empty_39" [../src/hls/cnn.cpp:118]   --->   Operation 81 'select' 'select_ln118_10' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_8)   --->   "%select_ln118_12 = select i1 %icmp_ln121, i10 %p_mid119, i10 %add_ln133_6" [../src/hls/cnn.cpp:118]   --->   Operation 82 'select' 'select_ln118_12' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln133_12 = add i10 %select_ln118_10, i10 %zext_ln121_2" [../src/hls/cnn.cpp:133]   --->   Operation 83 'add' 'add_ln133_12' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln121_8 = select i1 %and_ln118, i10 %add_ln133_12, i10 %select_ln118_12" [../src/hls/cnn.cpp:121]   --->   Operation 84 'select' 'select_ln121_8' <Predicate = (!icmp_ln118)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln133_2_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %select_ln121_8, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 85 'bitconcatenate' 'shl_ln133_2_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.93ns)   --->   "%add_ln121_2 = add i10 %select_ln121_8, i10 1" [../src/hls/cnn.cpp:121]   --->   Operation 86 'add' 'add_ln121_2' <Predicate = (!icmp_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln133_3_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln121_2, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 87 'bitconcatenate' 'shl_ln133_3_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln134_7 = bitcast i32 %input_load_4" [../src/hls/cnn.cpp:134]   --->   Operation 88 'bitcast' 'bitcast_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_7, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 89 'partselect' 'tmp_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = trunc i32 %bitcast_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 90 'trunc' 'trunc_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln134_8 = bitcast i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 91 'bitcast' 'bitcast_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_8, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 92 'partselect' 'tmp_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i32 %bitcast_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 93 'trunc' 'trunc_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln134_15 = icmp_ne  i8 %tmp_13, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 94 'icmp' 'icmp_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.97ns)   --->   "%icmp_ln134_16 = icmp_eq  i23 %trunc_ln134_7, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 95 'icmp' 'icmp_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_8)   --->   "%or_ln134_7 = or i1 %icmp_ln134_16, i1 %icmp_ln134_15" [../src/hls/cnn.cpp:134]   --->   Operation 96 'or' 'or_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.85ns)   --->   "%icmp_ln134_17 = icmp_ne  i8 %tmp_14, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 97 'icmp' 'icmp_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.97ns)   --->   "%icmp_ln134_18 = icmp_eq  i23 %trunc_ln134_8, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 98 'icmp' 'icmp_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_8)   --->   "%or_ln134_8 = or i1 %icmp_ln134_18, i1 %icmp_ln134_17" [../src/hls/cnn.cpp:134]   --->   Operation 99 'or' 'or_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_8)   --->   "%and_ln134_7 = and i1 %or_ln134_7, i1 %or_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 100 'and' 'and_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/2] (3.34ns)   --->   "%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 101 'fcmp' 'tmp_15' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_8 = and i1 %and_ln134_7, i1 %tmp_15" [../src/hls/cnn.cpp:134]   --->   Operation 102 'and' 'and_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_4 = select i1 %and_ln134_8, i32 %input_load_4, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 103 'select' 'select_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.00ns)   --->   "%add_ln133_10 = add i15 %shl_ln133_2_mid2, i15 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 104 'add' 'add_ln133_10' <Predicate = (!icmp_ln118)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i15 %add_ln133_10" [../src/hls/cnn.cpp:133]   --->   Operation 105 'zext' 'zext_ln133_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_5" [../src/hls/cnn.cpp:133]   --->   Operation 106 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (1.35ns)   --->   "%input_load_5 = load i15 %input_addr_5" [../src/hls/cnn.cpp:133]   --->   Operation 107 'load' 'input_load_5' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_5 : Operation 108 [1/1] (1.00ns)   --->   "%add_ln133_11 = add i15 %shl_ln133_3_mid2, i15 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 108 'add' 'add_ln133_11' <Predicate = (!icmp_ln118)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 109 [1/2] (1.35ns)   --->   "%input_load_5 = load i15 %input_addr_5" [../src/hls/cnn.cpp:133]   --->   Operation 109 'load' 'input_load_5' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>
ST_6 : Operation 110 [2/2] (3.34ns)   --->   "%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 110 'fcmp' 'tmp_18' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln134_9 = bitcast i32 %input_load_5" [../src/hls/cnn.cpp:134]   --->   Operation 111 'bitcast' 'bitcast_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_9, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 112 'partselect' 'tmp_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln134_9 = trunc i32 %bitcast_ln134_9" [../src/hls/cnn.cpp:134]   --->   Operation 113 'trunc' 'trunc_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln134_10 = bitcast i32 %select_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 114 'bitcast' 'bitcast_ln134_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_10, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 115 'partselect' 'tmp_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln134_10 = trunc i32 %bitcast_ln134_10" [../src/hls/cnn.cpp:134]   --->   Operation 116 'trunc' 'trunc_ln134_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln134_19 = icmp_ne  i8 %tmp_16, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 117 'icmp' 'icmp_ln134_19' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln134_20 = icmp_eq  i23 %trunc_ln134_9, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 118 'icmp' 'icmp_ln134_20' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_10)   --->   "%or_ln134_9 = or i1 %icmp_ln134_20, i1 %icmp_ln134_19" [../src/hls/cnn.cpp:134]   --->   Operation 119 'or' 'or_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln134_21 = icmp_ne  i8 %tmp_17, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 120 'icmp' 'icmp_ln134_21' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln134_22 = icmp_eq  i23 %trunc_ln134_10, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 121 'icmp' 'icmp_ln134_22' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_10)   --->   "%or_ln134_10 = or i1 %icmp_ln134_22, i1 %icmp_ln134_21" [../src/hls/cnn.cpp:134]   --->   Operation 122 'or' 'or_ln134_10' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_10)   --->   "%and_ln134_9 = and i1 %or_ln134_9, i1 %or_ln134_10" [../src/hls/cnn.cpp:134]   --->   Operation 123 'and' 'and_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 124 'fcmp' 'tmp_18' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_10 = and i1 %and_ln134_9, i1 %tmp_18" [../src/hls/cnn.cpp:134]   --->   Operation 125 'and' 'and_ln134_10' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_5 = select i1 %and_ln134_10, i32 %input_load_5, i32 %select_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 126 'select' 'select_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i15 %add_ln133_11" [../src/hls/cnn.cpp:133]   --->   Operation 127 'zext' 'zext_ln133_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_6" [../src/hls/cnn.cpp:133]   --->   Operation 128 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (1.35ns)   --->   "%input_load_6 = load i15 %input_addr_6" [../src/hls/cnn.cpp:133]   --->   Operation 129 'load' 'input_load_6' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_6 = load i15 %input_addr_6" [../src/hls/cnn.cpp:133]   --->   Operation 130 'load' 'input_load_6' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23328> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i4 %tmp_22" [../src/hls/cnn.cpp:118]   --->   Operation 131 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.36ns)   --->   "%mul20 = mul i8 %p_cast_cast, i8 13" [../src/hls/cnn.cpp:118]   --->   Operation 132 'mul' 'mul20' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i4 %tmp_23" [../src/hls/cnn.cpp:121]   --->   Operation 133 'zext' 'p_cast3_cast' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.90ns)   --->   "%mul221 = add i8 %p_cast3_cast, i8 %mul20" [../src/hls/cnn.cpp:121]   --->   Operation 134 'add' 'mul221' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = zext i4 %p_mid" [../src/hls/cnn.cpp:118]   --->   Operation 136 'zext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.36ns)   --->   "%mul20_mid1 = mul i8 %p_cast_cast_mid1, i8 13" [../src/hls/cnn.cpp:118]   --->   Operation 137 'mul' 'mul20_mid1' <Predicate = (!icmp_ln118)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%select_ln118_8 = select i1 %icmp_ln121, i8 %mul20_mid1, i8 %mul20" [../src/hls/cnn.cpp:118]   --->   Operation 138 'select' 'select_ln118_8' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln121, i32 1, i32 4" [../src/hls/cnn.cpp:121]   --->   Operation 139 'partselect' 'p_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_cast3_cast_mid1 = zext i4 %p_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 140 'zext' 'p_cast3_cast_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.90ns) (out node of the LUT)   --->   "%mul221_mid1 = add i8 %p_cast3_cast_mid1, i8 %select_ln118_8" [../src/hls/cnn.cpp:121]   --->   Operation 141 'add' 'mul221_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln118_14 = select i1 %icmp_ln121, i8 %mul20_mid1, i8 %mul221" [../src/hls/cnn.cpp:118]   --->   Operation 142 'select' 'select_ln118_14' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln121_6 = select i1 %and_ln118, i8 %mul221_mid1, i8 %select_ln118_14" [../src/hls/cnn.cpp:121]   --->   Operation 143 'select' 'select_ln121_6' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%add26_mid2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln121_6, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 144 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%iii_cast5 = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 145 'zext' 'iii_cast5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (3.34ns)   --->   "%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln134_5" [../src/hls/cnn.cpp:134]   --->   Operation 146 'fcmp' 'tmp_21' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%add_ln140 = add i13 %iii_cast5, i13 %add26_mid2" [../src/hls/cnn.cpp:140]   --->   Operation 147 'add' 'add_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 149 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:124]   --->   Operation 153 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln134_11 = bitcast i32 %input_load_6" [../src/hls/cnn.cpp:134]   --->   Operation 154 'bitcast' 'bitcast_ln134_11' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_11, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 155 'partselect' 'tmp_19' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln134_11 = trunc i32 %bitcast_ln134_11" [../src/hls/cnn.cpp:134]   --->   Operation 156 'trunc' 'trunc_ln134_11' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln134_12 = bitcast i32 %select_ln134_5" [../src/hls/cnn.cpp:134]   --->   Operation 157 'bitcast' 'bitcast_ln134_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_12, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 158 'partselect' 'tmp_20' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln134_12 = trunc i32 %bitcast_ln134_12" [../src/hls/cnn.cpp:134]   --->   Operation 159 'trunc' 'trunc_ln134_12' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln134_23 = icmp_ne  i8 %tmp_19, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 160 'icmp' 'icmp_ln134_23' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln134_24 = icmp_eq  i23 %trunc_ln134_11, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 161 'icmp' 'icmp_ln134_24' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_12)   --->   "%or_ln134_11 = or i1 %icmp_ln134_24, i1 %icmp_ln134_23" [../src/hls/cnn.cpp:134]   --->   Operation 162 'or' 'or_ln134_11' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.85ns)   --->   "%icmp_ln134_25 = icmp_ne  i8 %tmp_20, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 163 'icmp' 'icmp_ln134_25' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.97ns)   --->   "%icmp_ln134_26 = icmp_eq  i23 %trunc_ln134_12, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 164 'icmp' 'icmp_ln134_26' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_12)   --->   "%or_ln134_12 = or i1 %icmp_ln134_26, i1 %icmp_ln134_25" [../src/hls/cnn.cpp:134]   --->   Operation 165 'or' 'or_ln134_12' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_12)   --->   "%and_ln134_11 = and i1 %or_ln134_11, i1 %or_ln134_12" [../src/hls/cnn.cpp:134]   --->   Operation 166 'and' 'and_ln134_11' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (3.34ns)   --->   "%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln134_5" [../src/hls/cnn.cpp:134]   --->   Operation 167 'fcmp' 'tmp_21' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_12 = and i1 %and_ln134_11, i1 %tmp_21" [../src/hls/cnn.cpp:134]   --->   Operation 168 'and' 'and_ln134_12' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_6 = select i1 %and_ln134_12, i32 %input_load_6, i32 %select_ln134_5" [../src/hls/cnn.cpp:134]   --->   Operation 169 'select' 'select_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i13 %add_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 170 'zext' 'zext_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 171 'getelementptr' 'output_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln140 = store i32 %select_ln134_6, i13 %output_addr" [../src/hls/cnn.cpp:140]   --->   Operation 172 'store' 'store_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [../src/hls/cnn.cpp:144]   --->   Operation 174 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln118           (br               ) [ 011111111110]
indvar_flatten55   (phi              ) [ 001100000000]
i                  (phi              ) [ 001100000000]
indvar_flatten     (phi              ) [ 001100000000]
ii                 (phi              ) [ 001000000000]
iii                (phi              ) [ 001000000000]
zext_ln118         (zext             ) [ 000000000000]
tmp_22             (partselect       ) [ 001111111100]
empty              (mul              ) [ 000000000000]
zext_ln121         (zext             ) [ 001111000000]
tmp_23             (partselect       ) [ 001111111100]
add_ln133          (add              ) [ 000000000000]
icmp_ln118         (icmp             ) [ 001111111110]
br_ln118           (br               ) [ 000000000000]
icmp_ln121         (icmp             ) [ 001111111100]
select_ln118       (select           ) [ 000100000000]
add_ln11861        (add              ) [ 001111000000]
zext_ln118_2       (zext             ) [ 000000000000]
p_mid              (partselect       ) [ 001111111100]
p_mid115           (mul              ) [ 000000000000]
select_ln118_9     (select           ) [ 000000000000]
select_ln118_11    (select           ) [ 000000000000]
xor_ln118          (xor              ) [ 000000000000]
icmp_ln124         (icmp             ) [ 000000000000]
and_ln118          (and              ) [ 001111111100]
add_ln121          (add              ) [ 001111111100]
or_ln121           (or               ) [ 000000000000]
select_ln121       (select           ) [ 001111111100]
zext_ln121_2       (zext             ) [ 001111000000]
add_ln133_9        (add              ) [ 000000000000]
select_ln121_7     (select           ) [ 000000000000]
or_ln121_3         (or               ) [ 000000000000]
shl_ln133_mid2     (bitconcatenate   ) [ 000000000000]
iii_cast           (zext             ) [ 001111000000]
tmp                (partselect       ) [ 000000000000]
add_ln133_7        (bitconcatenate   ) [ 000000000000]
zext_ln133         (zext             ) [ 000000000000]
input_addr         (getelementptr    ) [ 000100000000]
add_ln133_8        (add              ) [ 000000000000]
zext_ln133_4       (zext             ) [ 000000000000]
input_addr_4       (getelementptr    ) [ 000100000000]
add_ln118          (add              ) [ 011111111110]
empty_38           (or               ) [ 001010000000]
select_ln118_13    (select           ) [ 011111111110]
select_ln121_9     (select           ) [ 011111111110]
input_load         (load             ) [ 001010000000]
input_load_4       (load             ) [ 001111000000]
add_ln124          (add              ) [ 011111111110]
add_ln121_3        (add              ) [ 000000000000]
select_ln121_10    (select           ) [ 011111111110]
p_cast2            (zext             ) [ 000000000000]
empty_39           (mul              ) [ 000101000000]
bitcast_ln134      (bitcast          ) [ 000000000000]
tmp_s              (partselect       ) [ 000000000000]
trunc_ln134        (trunc            ) [ 000000000000]
icmp_ln134         (icmp             ) [ 000000000000]
icmp_ln134_14      (icmp             ) [ 000000000000]
or_ln134           (or               ) [ 000000000000]
tmp_12             (fcmp             ) [ 000000000000]
and_ln134          (and              ) [ 000000000000]
select_ln134       (select           ) [ 000101000000]
add_ln133_6        (add              ) [ 000000000000]
p_mid117           (or               ) [ 000000000000]
p_cast2_mid1       (zext             ) [ 000000000000]
p_mid119           (mul              ) [ 000000000000]
select_ln118_10    (select           ) [ 000000000000]
select_ln118_12    (select           ) [ 000000000000]
add_ln133_12       (add              ) [ 000000000000]
select_ln121_8     (select           ) [ 000000000000]
shl_ln133_2_mid2   (bitconcatenate   ) [ 000000000000]
add_ln121_2        (add              ) [ 000000000000]
shl_ln133_3_mid2   (bitconcatenate   ) [ 000000000000]
bitcast_ln134_7    (bitcast          ) [ 000000000000]
tmp_13             (partselect       ) [ 000000000000]
trunc_ln134_7      (trunc            ) [ 000000000000]
bitcast_ln134_8    (bitcast          ) [ 000000000000]
tmp_14             (partselect       ) [ 000000000000]
trunc_ln134_8      (trunc            ) [ 000000000000]
icmp_ln134_15      (icmp             ) [ 000000000000]
icmp_ln134_16      (icmp             ) [ 000000000000]
or_ln134_7         (or               ) [ 000000000000]
icmp_ln134_17      (icmp             ) [ 000000000000]
icmp_ln134_18      (icmp             ) [ 000000000000]
or_ln134_8         (or               ) [ 000000000000]
and_ln134_7        (and              ) [ 000000000000]
tmp_15             (fcmp             ) [ 000000000000]
and_ln134_8        (and              ) [ 000000000000]
select_ln134_4     (select           ) [ 001100110000]
add_ln133_10       (add              ) [ 000000000000]
zext_ln133_5       (zext             ) [ 000000000000]
input_addr_5       (getelementptr    ) [ 001000100000]
add_ln133_11       (add              ) [ 001100110000]
input_load_5       (load             ) [ 000100010000]
bitcast_ln134_9    (bitcast          ) [ 000000000000]
tmp_16             (partselect       ) [ 000000000000]
trunc_ln134_9      (trunc            ) [ 000000000000]
bitcast_ln134_10   (bitcast          ) [ 000000000000]
tmp_17             (partselect       ) [ 000000000000]
trunc_ln134_10     (trunc            ) [ 000000000000]
icmp_ln134_19      (icmp             ) [ 000000000000]
icmp_ln134_20      (icmp             ) [ 000000000000]
or_ln134_9         (or               ) [ 000000000000]
icmp_ln134_21      (icmp             ) [ 000000000000]
icmp_ln134_22      (icmp             ) [ 000000000000]
or_ln134_10        (or               ) [ 000000000000]
and_ln134_9        (and              ) [ 000000000000]
tmp_18             (fcmp             ) [ 000000000000]
and_ln134_10       (and              ) [ 000000000000]
select_ln134_5     (select           ) [ 001100001110]
zext_ln133_6       (zext             ) [ 000000000000]
input_addr_6       (getelementptr    ) [ 001000001000]
input_load_6       (load             ) [ 001100000110]
p_cast_cast        (zext             ) [ 000000000000]
mul20              (mul              ) [ 000000000000]
p_cast3_cast       (zext             ) [ 000000000000]
mul221             (add              ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
p_cast_cast_mid1   (zext             ) [ 000000000000]
mul20_mid1         (mul              ) [ 000000000000]
select_ln118_8     (select           ) [ 000000000000]
p_mid1             (partselect       ) [ 000000000000]
p_cast3_cast_mid1  (zext             ) [ 000000000000]
mul221_mid1        (add              ) [ 000000000000]
select_ln118_14    (select           ) [ 000000000000]
select_ln121_6     (select           ) [ 000000000000]
add26_mid2         (bitconcatenate   ) [ 000000000000]
iii_cast5          (zext             ) [ 000000000000]
add_ln140          (add              ) [ 001000000010]
specloopname_ln0   (specloopname     ) [ 000000000000]
empty_40           (speclooptripcount) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
specloopname_ln124 (specloopname     ) [ 000000000000]
bitcast_ln134_11   (bitcast          ) [ 000000000000]
tmp_19             (partselect       ) [ 000000000000]
trunc_ln134_11     (trunc            ) [ 000000000000]
bitcast_ln134_12   (bitcast          ) [ 000000000000]
tmp_20             (partselect       ) [ 000000000000]
trunc_ln134_12     (trunc            ) [ 000000000000]
icmp_ln134_23      (icmp             ) [ 000000000000]
icmp_ln134_24      (icmp             ) [ 000000000000]
or_ln134_11        (or               ) [ 000000000000]
icmp_ln134_25      (icmp             ) [ 000000000000]
icmp_ln134_26      (icmp             ) [ 000000000000]
or_ln134_12        (or               ) [ 000000000000]
and_ln134_11       (and              ) [ 000000000000]
tmp_21             (fcmp             ) [ 000000000000]
and_ln134_12       (and              ) [ 000000000000]
select_ln134_6     (select           ) [ 000000000000]
zext_ln140         (zext             ) [ 000000000000]
output_addr        (getelementptr    ) [ 000000000000]
store_ln140        (store            ) [ 000000000000]
br_ln0             (br               ) [ 011111111110]
ret_ln144          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d1_2_max_pooling2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="15" slack="0"/>
<pin id="88" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="15" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
<pin id="99" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_4/2 input_load_5/5 input_load_6/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="input_addr_4_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="15" slack="0"/>
<pin id="105" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_addr_5_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="15" slack="0"/>
<pin id="113" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_addr_6_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="15" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="output_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="13" slack="0"/>
<pin id="129" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln140_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten55_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="1"/>
<pin id="140" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten55 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten55_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="13" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten55/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="5" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="indvar_flatten_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="1"/>
<pin id="164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="10" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="ii_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="ii_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="5" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="iii_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="1"/>
<pin id="187" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="iii_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="6" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/3 tmp_15/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_18/6 tmp_21/9 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln118_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_22_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="empty_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln121_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_23_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="4" slack="0"/>
<pin id="242" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln133_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln118_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="13" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln121_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln118_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln11861_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11861/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln118_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_mid_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="4" slack="0"/>
<pin id="288" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_mid115_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid115/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln118_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_9/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln118_11_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="0" index="2" bw="10" slack="0"/>
<pin id="311" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_11/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln118_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln124_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln118_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln121_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="or_ln121_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln121_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln121_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln133_9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_9/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln121_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="0" index="2" bw="10" slack="0"/>
<pin id="367" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_7/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln121_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="shl_ln133_mid2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="15" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_mid2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="iii_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="0" index="3" bw="5" slack="0"/>
<pin id="394" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln133_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="0" index="1" bw="9" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln133_7/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln133_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln133_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="0"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_8/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln133_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_4/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln118_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="1"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_38_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln118_13_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="5" slack="1"/>
<pin id="438" dir="0" index="2" bw="5" slack="1"/>
<pin id="439" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_13/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln121_9_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="5" slack="1"/>
<pin id="444" dir="0" index="2" bw="5" slack="1"/>
<pin id="445" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_9/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln124_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln121_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_3/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln121_10_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="10" slack="0"/>
<pin id="460" dir="0" index="2" bw="10" slack="0"/>
<pin id="461" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_10/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_cast2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="1"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_39_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_39/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="bitcast_ln134_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="0" index="3" bw="6" slack="0"/>
<pin id="482" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln134_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln134_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln134_14_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="23" slack="0"/>
<pin id="499" dir="0" index="1" bw="23" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_14/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln134_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="and_ln134_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln134_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="1"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln133_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="1"/>
<pin id="526" dir="0" index="1" bw="5" slack="3"/>
<pin id="527" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_6/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_mid117_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="3"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid117/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_cast2_mid1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_mid1/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_mid119_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="6" slack="0"/>
<pin id="540" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid119/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln118_10_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="3"/>
<pin id="545" dir="0" index="1" bw="10" slack="0"/>
<pin id="546" dir="0" index="2" bw="10" slack="1"/>
<pin id="547" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_10/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln118_12_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="3"/>
<pin id="551" dir="0" index="1" bw="10" slack="0"/>
<pin id="552" dir="0" index="2" bw="10" slack="0"/>
<pin id="553" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_12/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln133_12_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="3"/>
<pin id="559" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_12/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln121_8_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="3"/>
<pin id="563" dir="0" index="1" bw="10" slack="0"/>
<pin id="564" dir="0" index="2" bw="10" slack="0"/>
<pin id="565" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_8/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="shl_ln133_2_mid2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_2_mid2/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln121_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_2/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln133_3_mid2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="15" slack="0"/>
<pin id="584" dir="0" index="1" bw="10" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_3_mid2/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="bitcast_ln134_7_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_7/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_13_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="6" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln134_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_7/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bitcast_ln134_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_8/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_14_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln134_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_8/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln134_15_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_15/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln134_16_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="0"/>
<pin id="632" dir="0" index="1" bw="23" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_16/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln134_7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_7/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln134_17_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_17/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln134_18_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="23" slack="0"/>
<pin id="650" dir="0" index="1" bw="23" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_18/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln134_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_8/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln134_7_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_7/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln134_8_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_8/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="select_ln134_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="2"/>
<pin id="675" dir="0" index="2" bw="32" slack="1"/>
<pin id="676" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_4/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln133_10_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="15" slack="0"/>
<pin id="680" dir="0" index="1" bw="6" slack="3"/>
<pin id="681" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_10/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln133_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="15" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_5/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln133_11_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="15" slack="0"/>
<pin id="690" dir="0" index="1" bw="6" slack="3"/>
<pin id="691" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_11/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="bitcast_ln134_9_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_9/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_16_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="0" index="2" bw="6" slack="0"/>
<pin id="701" dir="0" index="3" bw="6" slack="0"/>
<pin id="702" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln134_9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_9/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="bitcast_ln134_10_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_10/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_17_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="0" index="3" bw="6" slack="0"/>
<pin id="719" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln134_10_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_10/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln134_19_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_19/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln134_20_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="23" slack="0"/>
<pin id="736" dir="0" index="1" bw="23" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_20/7 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln134_9_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_9/7 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln134_21_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_21/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln134_22_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="23" slack="0"/>
<pin id="754" dir="0" index="1" bw="23" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_22/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="or_ln134_10_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_10/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="and_ln134_9_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_9/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="and_ln134_10_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_10/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln134_5_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="1"/>
<pin id="779" dir="0" index="2" bw="32" slack="2"/>
<pin id="780" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_5/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln133_6_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="15" slack="2"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_6/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="p_cast_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="7"/>
<pin id="789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="mul20_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="0"/>
<pin id="792" dir="0" index="1" bw="5" slack="0"/>
<pin id="793" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul20/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_cast3_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="7"/>
<pin id="798" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_cast/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="mul221_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul221/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_cast_cast_mid1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="7"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_mid1/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="mul20_mid1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul20_mid1/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln118_8_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="7"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="8" slack="0"/>
<pin id="818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_8/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_mid1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="4" slack="0"/>
<pin id="823" dir="0" index="1" bw="5" slack="7"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="0" index="3" bw="4" slack="0"/>
<pin id="826" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid1/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_cast3_cast_mid1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_cast_mid1/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="mul221_mid1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul221_mid1/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="select_ln118_14_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="7"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="0" index="2" bw="8" slack="0"/>
<pin id="844" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_14/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="select_ln121_6_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="7"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="0" index="2" bw="8" slack="0"/>
<pin id="851" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_6/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add26_mid2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="13" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add26_mid2/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="iii_cast5_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="7"/>
<pin id="864" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast5/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln140_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="0"/>
<pin id="867" dir="0" index="1" bw="13" slack="0"/>
<pin id="868" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="bitcast_ln134_11_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="2"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_11/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_19_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="0" index="2" bw="6" slack="0"/>
<pin id="878" dir="0" index="3" bw="6" slack="0"/>
<pin id="879" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln134_11_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_11/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="bitcast_ln134_12_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="3"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_12/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_20_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln134_12_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_12/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="icmp_ln134_23_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_23/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln134_24_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="23" slack="0"/>
<pin id="913" dir="0" index="1" bw="23" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_24/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="or_ln134_11_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_11/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="icmp_ln134_25_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_25/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln134_26_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="23" slack="0"/>
<pin id="931" dir="0" index="1" bw="23" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_26/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln134_12_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_12/10 "/>
</bind>
</comp>

<comp id="941" class="1004" name="and_ln134_11_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_11/10 "/>
</bind>
</comp>

<comp id="947" class="1004" name="and_ln134_12_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_12/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="select_ln134_6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="2"/>
<pin id="956" dir="0" index="2" bw="32" slack="3"/>
<pin id="957" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_6/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="zext_ln140_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="13" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/10 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_22_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="7"/>
<pin id="966" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="969" class="1005" name="zext_ln121_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="3"/>
<pin id="971" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln121 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_23_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="7"/>
<pin id="976" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="979" class="1005" name="icmp_ln118_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="983" class="1005" name="icmp_ln121_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="993" class="1005" name="select_ln118_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="5" slack="1"/>
<pin id="995" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln11861_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="1"/>
<pin id="1000" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11861 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="p_mid_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="7"/>
<pin id="1006" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_mid "/>
</bind>
</comp>

<comp id="1009" class="1005" name="and_ln118_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln121_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="1"/>
<pin id="1018" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="select_ln121_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="1"/>
<pin id="1024" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="zext_ln121_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="10" slack="3"/>
<pin id="1030" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln121_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="iii_cast_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="15" slack="3"/>
<pin id="1035" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="1039" class="1005" name="input_addr_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="15" slack="1"/>
<pin id="1041" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1044" class="1005" name="input_addr_4_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="15" slack="1"/>
<pin id="1046" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="add_ln118_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="13" slack="1"/>
<pin id="1051" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="empty_38_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="1"/>
<pin id="1056" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="select_ln118_13_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="1"/>
<pin id="1061" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_13 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="select_ln121_9_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="5" slack="1"/>
<pin id="1066" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_9 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="input_load_4_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln124_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="6" slack="1"/>
<pin id="1078" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="select_ln121_10_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_10 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="empty_39_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="1"/>
<pin id="1088" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="select_ln134_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="1"/>
<pin id="1094" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln134 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="select_ln134_4_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln134_4 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="input_addr_5_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="15" slack="1"/>
<pin id="1108" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln133_11_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="15" slack="2"/>
<pin id="1113" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133_11 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="select_ln134_5_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="2"/>
<pin id="1118" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln134_5 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="input_addr_6_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="15" slack="1"/>
<pin id="1125" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="input_load_6_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_6 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="add_ln140_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="13" slack="1"/>
<pin id="1137" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="91" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="91" pin="7"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="91" pin="7"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="154" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="154" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="213" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="178" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="178" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="227" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="233" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="142" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="166" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="178" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="154" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="273" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="297"><net_src comp="279" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="259" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="227" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="259" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="293" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="247" pin="2"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="259" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="189" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="315" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="265" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="259" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="189" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="333" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="299" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="327" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="307" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="6" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="345" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="363" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="36" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="389" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="345" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="416"><net_src comp="377" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="385" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="427"><net_src comp="138" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="150" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="150" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="162" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="18" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="207" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="52" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="54" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="473" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="477" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="487" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="196" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="207" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="523"><net_src comp="515" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="18" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="537" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="524" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="543" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="549" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="561" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="6" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="561" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="30" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="32" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="6" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="599"><net_src comp="50" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="52" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="54" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="590" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="616"><net_src comp="50" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="607" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="593" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="56" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="603" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="58" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="610" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="56" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="620" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="58" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="636" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="196" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="568" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="692"><net_src comp="582" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="207" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="52" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="54" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="710"><net_src comp="693" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="720"><net_src comp="50" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="52" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="54" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="727"><net_src comp="711" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="697" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="56" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="707" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="58" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="728" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="714" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="56" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="724" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="58" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="746" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="740" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="202" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="207" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="783" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="794"><net_src comp="787" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="60" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="790" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="790" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="12" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="14" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="829"><net_src comp="16" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="833"><net_src comp="821" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="814" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="845"><net_src comp="808" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="799" pin="2"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="834" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="853"><net_src comp="840" pin="3"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="70" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="847" pin="3"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="6" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="854" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="880"><net_src comp="50" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="871" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="52" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="54" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="887"><net_src comp="871" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="897"><net_src comp="50" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="888" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="52" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="54" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="904"><net_src comp="888" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="874" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="56" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="884" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="58" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="905" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="891" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="56" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="901" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="58" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="923" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="917" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="202" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="953" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="963"><net_src comp="960" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="967"><net_src comp="217" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="972"><net_src comp="233" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="977"><net_src comp="237" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="982"><net_src comp="253" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="259" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="992"><net_src comp="983" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="996"><net_src comp="265" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1001"><net_src comp="273" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1007"><net_src comp="283" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1012"><net_src comp="327" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1019"><net_src comp="333" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1025"><net_src comp="345" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1031"><net_src comp="353" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1036"><net_src comp="385" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1042"><net_src comp="84" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1047"><net_src comp="101" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1052"><net_src comp="423" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1057"><net_src comp="429" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1062"><net_src comp="435" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1067"><net_src comp="441" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1072"><net_src comp="91" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1079"><net_src comp="446" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="1084"><net_src comp="457" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1089"><net_src comp="467" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1095"><net_src comp="515" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="1098"><net_src comp="1092" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="1102"><net_src comp="672" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1109"><net_src comp="109" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1114"><net_src comp="688" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1119"><net_src comp="776" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="1126"><net_src comp="117" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1131"><net_src comp="91" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1138"><net_src comp="865" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="960" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling2d.1 : input_r | {2 3 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		zext_ln118 : 1
		tmp_22 : 1
		empty : 2
		zext_ln121 : 1
		tmp_23 : 1
		add_ln133 : 3
		icmp_ln118 : 1
		br_ln118 : 2
		icmp_ln121 : 1
		select_ln118 : 2
		add_ln11861 : 1
		zext_ln118_2 : 2
		p_mid : 2
		p_mid115 : 3
		select_ln118_9 : 4
		select_ln118_11 : 4
		xor_ln118 : 2
		icmp_ln124 : 1
		and_ln118 : 2
		add_ln121 : 3
		or_ln121 : 2
		select_ln121 : 2
		zext_ln121_2 : 4
		add_ln133_9 : 5
		select_ln121_7 : 6
		or_ln121_3 : 7
		shl_ln133_mid2 : 7
		iii_cast : 3
		tmp : 7
		add_ln133_7 : 8
		zext_ln133 : 9
		input_addr : 10
		input_load : 11
		add_ln133_8 : 8
		zext_ln133_4 : 9
		input_addr_4 : 10
		input_load_4 : 11
	State 3
		tmp_12 : 1
		select_ln121_10 : 1
	State 4
		empty_39 : 1
		tmp_s : 1
		trunc_ln134 : 1
		icmp_ln134 : 2
		icmp_ln134_14 : 2
		or_ln134 : 3
		and_ln134 : 3
		select_ln134 : 3
		tmp_15 : 4
	State 5
		p_mid119 : 1
		select_ln118_10 : 2
		select_ln118_12 : 2
		add_ln133_12 : 3
		select_ln121_8 : 4
		shl_ln133_2_mid2 : 5
		add_ln121_2 : 5
		shl_ln133_3_mid2 : 6
		tmp_13 : 1
		trunc_ln134_7 : 1
		tmp_14 : 1
		trunc_ln134_8 : 1
		icmp_ln134_15 : 2
		icmp_ln134_16 : 2
		or_ln134_7 : 3
		icmp_ln134_17 : 2
		icmp_ln134_18 : 2
		or_ln134_8 : 3
		and_ln134_7 : 3
		and_ln134_8 : 3
		select_ln134_4 : 3
		add_ln133_10 : 6
		zext_ln133_5 : 7
		input_addr_5 : 8
		input_load_5 : 9
		add_ln133_11 : 7
	State 6
		tmp_18 : 1
	State 7
		tmp_16 : 1
		trunc_ln134_9 : 1
		tmp_17 : 1
		trunc_ln134_10 : 1
		icmp_ln134_19 : 2
		icmp_ln134_20 : 2
		or_ln134_9 : 3
		icmp_ln134_21 : 2
		icmp_ln134_22 : 2
		or_ln134_10 : 3
		and_ln134_9 : 3
		and_ln134_10 : 3
		select_ln134_5 : 3
		input_addr_6 : 1
		input_load_6 : 2
	State 8
	State 9
		mul20 : 1
		mul221 : 2
		mul20_mid1 : 1
		select_ln118_8 : 2
		p_cast3_cast_mid1 : 1
		mul221_mid1 : 3
		select_ln118_14 : 3
		select_ln121_6 : 4
		add26_mid2 : 5
		add_ln140 : 6
	State 10
		tmp_19 : 1
		trunc_ln134_11 : 1
		tmp_20 : 1
		trunc_ln134_12 : 1
		icmp_ln134_23 : 2
		icmp_ln134_24 : 2
		or_ln134_11 : 3
		icmp_ln134_25 : 2
		icmp_ln134_26 : 2
		or_ln134_12 : 3
		and_ln134_11 : 3
		and_ln134_12 : 3
		select_ln134_6 : 3
		output_addr : 1
		store_ln140 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln133_fu_247     |    0    |    0    |    17   |
|          |    add_ln11861_fu_273    |    0    |    0    |    12   |
|          |     add_ln121_fu_333     |    0    |    0    |    12   |
|          |    add_ln133_9_fu_357    |    0    |    0    |    17   |
|          |    add_ln133_8_fu_412    |    0    |    0    |    22   |
|          |     add_ln118_fu_423     |    0    |    0    |    20   |
|          |     add_ln124_fu_446     |    0    |    0    |    13   |
|    add   |    add_ln121_3_fu_451    |    0    |    0    |    17   |
|          |    add_ln133_6_fu_524    |    0    |    0    |    17   |
|          |    add_ln133_12_fu_556   |    0    |    0    |    17   |
|          |    add_ln121_2_fu_576    |    0    |    0    |    17   |
|          |    add_ln133_10_fu_678   |    0    |    0    |    22   |
|          |    add_ln133_11_fu_688   |    0    |    0    |    22   |
|          |       mul221_fu_799      |    0    |    0    |    15   |
|          |    mul221_mid1_fu_834    |    0    |    0    |    15   |
|          |     add_ln140_fu_865     |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln118_fu_265   |    0    |    0    |    5    |
|          |   select_ln118_9_fu_299  |    0    |    0    |    9    |
|          |  select_ln118_11_fu_307  |    0    |    0    |    9    |
|          |    select_ln121_fu_345   |    0    |    0    |    6    |
|          |   select_ln121_7_fu_363  |    0    |    0    |    9    |
|          |  select_ln118_13_fu_435  |    0    |    0    |    5    |
|          |   select_ln121_9_fu_441  |    0    |    0    |    5    |
|          |  select_ln121_10_fu_457  |    0    |    0    |    9    |
|  select  |    select_ln134_fu_515   |    0    |    0    |    32   |
|          |  select_ln118_10_fu_543  |    0    |    0    |    9    |
|          |  select_ln118_12_fu_549  |    0    |    0    |    9    |
|          |   select_ln121_8_fu_561  |    0    |    0    |    9    |
|          |   select_ln134_4_fu_672  |    0    |    0    |    32   |
|          |   select_ln134_5_fu_776  |    0    |    0    |    32   |
|          |   select_ln118_8_fu_814  |    0    |    0    |    8    |
|          |  select_ln118_14_fu_840  |    0    |    0    |    8    |
|          |   select_ln121_6_fu_847  |    0    |    0    |    8    |
|          |   select_ln134_6_fu_953  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln118_fu_253    |    0    |    0    |    12   |
|          |     icmp_ln121_fu_259    |    0    |    0    |    11   |
|          |     icmp_ln124_fu_321    |    0    |    0    |    10   |
|          |     icmp_ln134_fu_491    |    0    |    0    |    11   |
|          |   icmp_ln134_14_fu_497   |    0    |    0    |    16   |
|          |   icmp_ln134_15_fu_624   |    0    |    0    |    11   |
|          |   icmp_ln134_16_fu_630   |    0    |    0    |    16   |
|          |   icmp_ln134_17_fu_642   |    0    |    0    |    11   |
|   icmp   |   icmp_ln134_18_fu_648   |    0    |    0    |    16   |
|          |   icmp_ln134_19_fu_728   |    0    |    0    |    11   |
|          |   icmp_ln134_20_fu_734   |    0    |    0    |    16   |
|          |   icmp_ln134_21_fu_746   |    0    |    0    |    11   |
|          |   icmp_ln134_22_fu_752   |    0    |    0    |    16   |
|          |   icmp_ln134_23_fu_905   |    0    |    0    |    11   |
|          |   icmp_ln134_24_fu_911   |    0    |    0    |    16   |
|          |   icmp_ln134_25_fu_923   |    0    |    0    |    11   |
|          |   icmp_ln134_26_fu_929   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |       empty_fu_227       |    0    |    0    |    23   |
|          |      p_mid115_fu_293     |    0    |    0    |    23   |
|    mul   |      empty_39_fu_467     |    0    |    0    |    23   |
|          |      p_mid119_fu_537     |    0    |    0    |    23   |
|          |       mul20_fu_790       |    0    |    0    |    17   |
|          |     mul20_mid1_fu_808    |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln118_fu_327     |    0    |    0    |    2    |
|          |     and_ln134_fu_509     |    0    |    0    |    2    |
|          |    and_ln134_7_fu_660    |    0    |    0    |    2    |
|    and   |    and_ln134_8_fu_666    |    0    |    0    |    2    |
|          |    and_ln134_9_fu_764    |    0    |    0    |    2    |
|          |    and_ln134_10_fu_770   |    0    |    0    |    2    |
|          |    and_ln134_11_fu_941   |    0    |    0    |    2    |
|          |    and_ln134_12_fu_947   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln121_fu_339     |    0    |    0    |    2    |
|          |     or_ln121_3_fu_371    |    0    |    0    |    0    |
|          |      empty_38_fu_429     |    0    |    0    |    0    |
|          |      or_ln134_fu_503     |    0    |    0    |    2    |
|          |      p_mid117_fu_528     |    0    |    0    |    0    |
|    or    |     or_ln134_7_fu_636    |    0    |    0    |    2    |
|          |     or_ln134_8_fu_654    |    0    |    0    |    2    |
|          |     or_ln134_9_fu_740    |    0    |    0    |    2    |
|          |    or_ln134_10_fu_758    |    0    |    0    |    2    |
|          |    or_ln134_11_fu_917    |    0    |    0    |    2    |
|          |    or_ln134_12_fu_935    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln118_fu_315     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   fcmp   |        grp_fu_196        |    0    |    0    |    0    |
|          |        grp_fu_202        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln118_fu_213    |    0    |    0    |    0    |
|          |     zext_ln121_fu_233    |    0    |    0    |    0    |
|          |    zext_ln118_2_fu_279   |    0    |    0    |    0    |
|          |    zext_ln121_2_fu_353   |    0    |    0    |    0    |
|          |      iii_cast_fu_385     |    0    |    0    |    0    |
|          |     zext_ln133_fu_407    |    0    |    0    |    0    |
|          |    zext_ln133_4_fu_418   |    0    |    0    |    0    |
|          |      p_cast2_fu_464      |    0    |    0    |    0    |
|   zext   |    p_cast2_mid1_fu_533   |    0    |    0    |    0    |
|          |    zext_ln133_5_fu_683   |    0    |    0    |    0    |
|          |    zext_ln133_6_fu_783   |    0    |    0    |    0    |
|          |    p_cast_cast_fu_787    |    0    |    0    |    0    |
|          |    p_cast3_cast_fu_796   |    0    |    0    |    0    |
|          |  p_cast_cast_mid1_fu_805 |    0    |    0    |    0    |
|          | p_cast3_cast_mid1_fu_830 |    0    |    0    |    0    |
|          |     iii_cast5_fu_862     |    0    |    0    |    0    |
|          |     zext_ln140_fu_960    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_22_fu_217      |    0    |    0    |    0    |
|          |       tmp_23_fu_237      |    0    |    0    |    0    |
|          |       p_mid_fu_283       |    0    |    0    |    0    |
|          |        tmp_fu_389        |    0    |    0    |    0    |
|          |       tmp_s_fu_477       |    0    |    0    |    0    |
|partselect|       tmp_13_fu_593      |    0    |    0    |    0    |
|          |       tmp_14_fu_610      |    0    |    0    |    0    |
|          |       tmp_16_fu_697      |    0    |    0    |    0    |
|          |       tmp_17_fu_714      |    0    |    0    |    0    |
|          |       p_mid1_fu_821      |    0    |    0    |    0    |
|          |       tmp_19_fu_874      |    0    |    0    |    0    |
|          |       tmp_20_fu_891      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   shl_ln133_mid2_fu_377  |    0    |    0    |    0    |
|          |    add_ln133_7_fu_399    |    0    |    0    |    0    |
|bitconcatenate|  shl_ln133_2_mid2_fu_568 |    0    |    0    |    0    |
|          |  shl_ln133_3_mid2_fu_582 |    0    |    0    |    0    |
|          |     add26_mid2_fu_854    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln134_fu_487    |    0    |    0    |    0    |
|          |   trunc_ln134_7_fu_603   |    0    |    0    |    0    |
|          |   trunc_ln134_8_fu_620   |    0    |    0    |    0    |
|   trunc  |   trunc_ln134_9_fu_707   |    0    |    0    |    0    |
|          |   trunc_ln134_10_fu_724  |    0    |    0    |    0    |
|          |   trunc_ln134_11_fu_884  |    0    |    0    |    0    |
|          |   trunc_ln134_12_fu_901  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   893   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln11861_reg_998  |    5   |
|   add_ln118_reg_1049   |   13   |
|   add_ln121_reg_1016   |    5   |
|   add_ln124_reg_1076   |    6   |
|  add_ln133_11_reg_1111 |   15   |
|   add_ln140_reg_1135   |   13   |
|   and_ln118_reg_1009   |    1   |
|    empty_38_reg_1054   |    5   |
|    empty_39_reg_1086   |   10   |
|        i_reg_150       |    5   |
|   icmp_ln118_reg_979   |    1   |
|   icmp_ln121_reg_983   |    1   |
|       ii_reg_174       |    5   |
|    iii_cast_reg_1033   |   15   |
|       iii_reg_185      |    6   |
|indvar_flatten55_reg_138|   13   |
| indvar_flatten_reg_162 |   10   |
|  input_addr_4_reg_1044 |   15   |
|  input_addr_5_reg_1106 |   15   |
|  input_addr_6_reg_1123 |   15   |
|   input_addr_reg_1039  |   15   |
|  input_load_4_reg_1069 |   32   |
|  input_load_6_reg_1128 |   32   |
|     p_mid_reg_1004     |    4   |
|         reg_207        |   32   |
|select_ln118_13_reg_1059|    5   |
|  select_ln118_reg_993  |    5   |
|select_ln121_10_reg_1081|   10   |
| select_ln121_9_reg_1064|    5   |
|  select_ln121_reg_1022 |    6   |
| select_ln134_4_reg_1099|   32   |
| select_ln134_5_reg_1116|   32   |
|  select_ln134_reg_1092 |   32   |
|     tmp_22_reg_964     |    4   |
|     tmp_23_reg_974     |    4   |
|  zext_ln121_2_reg_1028 |   10   |
|   zext_ln121_reg_969   |   10   |
+------------------------+--------+
|          Total         |   444  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_91     |  p0  |   4  |  15  |   60   ||    20   |
|     grp_access_fu_91     |  p2  |   4  |   0  |    0   ||    20   |
| indvar_flatten55_reg_138 |  p0  |   2  |  13  |   26   ||    9    |
|         i_reg_150        |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_162  |  p0  |   2  |  10  |   20   ||    9    |
|        grp_fu_196        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_196        |  p1  |   3  |  32  |   96   ||    14   |
|        grp_fu_202        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_202        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   468  ||  4.807  ||   118   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   893  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   118  |
|  Register |    -   |    -   |   444  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   444  |  1011  |
+-----------+--------+--------+--------+--------+
