{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594321137295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594321137296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  9 15:58:57 2020 " "Processing started: Thu Jul  9 15:58:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594321137296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594321137296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594321137296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594321137424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594321137424 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "struct types.v(1) " "Verilog HDL Declaration warning at types.v(1): \"struct\" is SystemVerilog-2005 keyword" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"packed\";  expecting \";\" types.v(1) " "Verilog HDL syntax error at types.v(1) near text: \"packed\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects types.v(1) " "Verilog HDL error at types.v(1): declaring global objects is a SystemVerilog feature" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects types.v(3) " "Verilog HDL error at types.v(3): declaring global objects is a SystemVerilog feature" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 3 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects types.v(4) " "Verilog HDL error at types.v(4): declaring global objects is a SystemVerilog feature" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting a description types.v(5) " "Verilog HDL syntax error at types.v(5) near text: \"\}\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "types.v(5) " "Verilog HDL syntax error at types.v(5): unexpected end of file in If Statement" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1594321143259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 0 0 " "Found 0 design units, including 0 entities, in source file sigmoid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "struct types.v(1) " "Verilog HDL Declaration warning at types.v(1): \"struct\" is SystemVerilog-2005 keyword" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "struct types.v(1) " "Verilog HDL Declaration error at types.v(1): identifier \"struct\" is already declared in the present scope" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"packed\";  expecting \";\" types.v(1) " "Verilog HDL syntax error at types.v(1) near text: \"packed\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects types.v(1) " "Verilog HDL error at types.v(1): declaring global objects is a SystemVerilog feature" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "exp types.v(3) " "Verilog HDL Declaration error at types.v(3): identifier \"exp\" is already declared in the present scope" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 3 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects types.v(3) " "Verilog HDL error at types.v(3): declaring global objects is a SystemVerilog feature" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 3 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "man types.v(4) " "Verilog HDL Declaration error at types.v(4): identifier \"man\" is already declared in the present scope" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 4 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects types.v(4) " "Verilog HDL error at types.v(4): declaring global objects is a SystemVerilog feature" {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting a description types.v(5) " "Verilog HDL syntax error at types.v(5) near text: \"\}\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "types.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/types.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.v 0 0 " "Found 0 design units, including 0 entities, in source file types.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594321143260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594321143289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  9 15:59:03 2020 " "Processing ended: Thu Jul  9 15:59:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594321143289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594321143289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594321143289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594321143289 ""}
