Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 12:24:36 2024
| Host         : DESKTOP-3F1F5O6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (17)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 3.967ns (49.318%)  route 4.077ns (50.682%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          2.145     3.111    driver_seg/BTNC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.263 r  driver_seg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.932     5.194    CA_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.850     8.044 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.044    CA
    V10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.962ns  (logic 3.947ns (49.578%)  route 4.015ns (50.422%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          2.143     3.108    driver_seg/BTNC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     3.260 r  driver_seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     5.132    CF_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.830     7.962 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.962    CF
    V17                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 3.746ns (48.238%)  route 4.020ns (51.762%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          2.143     3.108    driver_seg/BTNC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     3.232 r  driver_seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     5.109    CC_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.657     7.766 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.766    CC
    U12                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 3.948ns (52.063%)  route 3.635ns (47.937%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          1.763     2.728    driver_seg/BTNC_IBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.150     2.878 r  driver_seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     4.750    CG_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.832     7.582 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     7.582    CG
    U16                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 3.719ns (49.053%)  route 3.862ns (50.947%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          2.145     3.111    driver_seg/BTNC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.235 r  driver_seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     4.951    CE_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.629     7.581 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.581    CE
    T11                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 3.743ns (50.248%)  route 3.706ns (49.752%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          1.645     2.610    driver_seg/BTNC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.124     2.734 r  driver_seg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.061     4.795    CB_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.654     7.450 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.450    CB
    V12                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 3.716ns (50.518%)  route 3.640ns (49.482%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  BTNC_IBUF_inst/O
                         net (fo=19, routed)          1.763     2.728    driver_seg/BTNC_IBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124     2.852 r  driver_seg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     4.729    CD_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.627     7.356 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     7.356    CD
    U11                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/dig_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 3.226ns (60.788%)  route 2.081ns (39.212%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDSE                         0.000     0.000 r  driver_seg/dig_reg[1]/C
    SLICE_X0Y13          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  driver_seg/dig_reg[1]/Q
                         net (fo=1, routed)           2.081     2.500    AN_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.807     5.308 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.308    AN[1]
    T10                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/dig_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.187ns  (logic 3.095ns (59.665%)  route 2.092ns (40.335%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDSE                         0.000     0.000 r  driver_seg/dig_reg[2]/C
    SLICE_X1Y13          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  driver_seg/dig_reg[2]/Q
                         net (fo=1, routed)           2.092     2.548    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.639     5.187 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.187    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.153ns  (logic 3.085ns (59.865%)  route 2.068ns (40.135%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  driver_seg/dig_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  driver_seg/dig_reg[0]/Q
                         net (fo=1, routed)           2.068     2.524    AN_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.629     5.153 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.153    AN[0]
    R10                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[3]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    driver_seg/clk_en0/sig_count_reg[3]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  driver_seg/clk_en0/sig_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.366    driver_seg/clk_en0/sig_count_reg[0]_i_2_n_4
    SLICE_X1Y15          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[11]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[11]/Q
                         net (fo=3, routed)           0.119     0.260    driver_seg/clk_en0/sig_count_reg[11]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  driver_seg/clk_en0/sig_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    driver_seg/clk_en0/sig_count_reg[8]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[15]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  driver_seg/clk_en0/sig_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    driver_seg/clk_en0/sig_count_reg[12]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[4]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[4]/Q
                         net (fo=3, routed)           0.114     0.255    driver_seg/clk_en0/sig_count_reg[4]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  driver_seg/clk_en0/sig_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    driver_seg/clk_en0/sig_count_reg[4]_i_1_n_7
    SLICE_X1Y16          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[14]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  driver_seg/clk_en0/sig_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    driver_seg/clk_en0/sig_count_reg[12]_i_1_n_5
    SLICE_X1Y18          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[12]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[12]/Q
                         net (fo=3, routed)           0.117     0.258    driver_seg/clk_en0/sig_count_reg[12]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  driver_seg/clk_en0/sig_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    driver_seg/clk_en0/sig_count_reg[12]_i_1_n_7
    SLICE_X1Y18          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[8]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[8]/Q
                         net (fo=3, routed)           0.117     0.258    driver_seg/clk_en0/sig_count_reg[8]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  driver_seg/clk_en0/sig_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    driver_seg/clk_en0/sig_count_reg[8]_i_1_n_7
    SLICE_X1Y17          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[16]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[16]/Q
                         net (fo=2, routed)           0.117     0.258    driver_seg/clk_en0/sig_count_reg[16]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  driver_seg/clk_en0/sig_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    driver_seg/clk_en0/sig_count_reg[16]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[18]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[18]/Q
                         net (fo=4, routed)           0.122     0.263    driver_seg/clk_en0/sig_count_reg[18]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  driver_seg/clk_en0/sig_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    driver_seg/clk_en0/sig_count_reg[16]_i_1_n_5
    SLICE_X1Y19          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg/clk_en0/sig_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg/clk_en0/sig_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  driver_seg/clk_en0/sig_count_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg/clk_en0/sig_count_reg[7]/Q
                         net (fo=3, routed)           0.130     0.271    driver_seg/clk_en0/sig_count_reg[7]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.379 r  driver_seg/clk_en0/sig_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.379    driver_seg/clk_en0/sig_count_reg[4]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





