// Seed: 2433083526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      id_1, 1, 1
  );
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6,
    output wire id_7,
    input uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14
    , id_24,
    output wire id_15,
    input tri1 id_16,
    output wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    input wand id_20,
    input supply1 id_21,
    output supply0 id_22
);
  always @(posedge 1) id_1 = id_8;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
