-- generated by newgenasym Thu Jun 03 10:27:55 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad8342acpz is
    port (    
	COMM1:     INOUT  STD_LOGIC;    
	COMM2:     INOUT  STD_LOGIC;    
	COMM3:     INOUT  STD_LOGIC;    
	COMM4:     INOUT  STD_LOGIC;    
	COMM5:     INOUT  STD_LOGIC;    
	EXRB:      INOUT  STD_LOGIC;    
	IFOM:      INOUT  STD_LOGIC;    
	IFOP:      INOUT  STD_LOGIC;    
	LOCM:      INOUT  STD_LOGIC;    
	LOIN:      INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	PWDN:      INOUT  STD_LOGIC;    
	RFCM:      INOUT  STD_LOGIC;    
	RFIN:      INOUT  STD_LOGIC;    
	VPDC:      INOUT  STD_LOGIC;    
	VPLO:      INOUT  STD_LOGIC;    
	VPMX:      INOUT  STD_LOGIC);
end ad8342acpz;
