{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472980202309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472980202325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 19:10:01 2016 " "Processing started: Sun Sep 04 19:10:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472980202325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472980202325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test14 -c test14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test14 -c test14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472980202325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1472980204187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myuartrev3.v 1 1 " "Found 1 design units, including 1 entities, in source file myuartrev3.v" { { "Info" "ISGN_ENTITY_NAME" "1 myUARTrev3 " "Found entity 1: myUARTrev3" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/myUARTrev3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472980265999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472980265999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test14.v 1 1 " "Found 1 design units, including 1 entities, in source file test14.v" { { "Info" "ISGN_ENTITY_NAME" "1 test14 " "Found entity 1: test14" {  } { { "test14.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/test14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472980266014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472980266014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ActionDataReciveFromUART test14.v(29) " "Verilog HDL Implicit Net warning at test14.v(29): created implicit net for \"ActionDataReciveFromUART\"" {  } { { "test14.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/test14.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472980266014 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test14.v(30) " "Verilog HDL Instantiation warning at test14.v(30): instance has no name" {  } { { "test14.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/test14.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1472980266014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test14 " "Elaborating entity \"test14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1472980266139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myUARTrev3 myUARTrev3:comb_32 " "Elaborating entity \"myUARTrev3\" for hierarchy \"myUARTrev3:comb_32\"" {  } { { "test14.v" "comb_32" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/test14.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472980266155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(23) " "Verilog HDL assignment warning at myUARTrev3.v(23): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/myUARTrev3.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472980266170 "|test14|myUARTrev3:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(26) " "Verilog HDL assignment warning at myUARTrev3.v(26): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/myUARTrev3.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472980266170 "|test14|myUARTrev3:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(56) " "Verilog HDL assignment warning at myUARTrev3.v(56): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/myUARTrev3.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472980266170 "|test14|myUARTrev3:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(60) " "Verilog HDL assignment warning at myUARTrev3.v(60): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRep/FPGAuartCamera/source/test14UARTrev3_PingPong/myUARTrev3.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1472980266170 "|test14|myUARTrev3:comb_32"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1472980269103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1472980270570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1472980270570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1472980270726 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1472980270726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1472980270726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1472980270726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472980270757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 19:11:10 2016 " "Processing ended: Sun Sep 04 19:11:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472980270757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472980270757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472980270757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472980270757 ""}
