Time resolution is 1 ps
Time	Input	Y	V
0ns	0000	00	0
10ns	0001	00	1
20ns	0010	01	1
30ns	0100	10	1
40ns	1000	11	1
50ns	1100	11	1
60ns	1010	11	1
70ns	1111	11	1
$finish called at time : 80 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Encoder 4 x 2/Encoder 4 x 2.srcs/sim_1/new/Test_Bench.v" Line 28
