; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_reflection_pad2d_relu_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 9, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 510, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = or disjoint i32 %10, 1, !dbg !13
  %12 = icmp slt i32 %10, 1115136, !dbg !14
  %13 = srem i32 %11, 66, !dbg !15
  %14 = sdiv i32 %10, 66, !dbg !16
  %15 = sdiv i32 %10, 4356, !dbg !17
  %16 = srem i32 %15, 64, !dbg !18
  %17 = add nsw i32 %13, -1, !dbg !19
  %18 = tail call i32 @llvm.abs.i32(i32 %17, i1 true), !dbg !20
  %19 = add nsw i32 %18, -63, !dbg !21
  %20 = tail call i32 @llvm.abs.i32(i32 %19, i1 true), !dbg !22
  %21 = shl nsw i32 %15, 12, !dbg !23
  %reass.sub = or disjoint i32 %21, 4095, !dbg !24
  %22 = insertelement <2 x i32> poison, i32 %10, i64 0, !dbg !15
  %23 = insertelement <2 x i32> %22, i32 %14, i64 1, !dbg !15
  %24 = srem <2 x i32> %23, splat (i32 66), !dbg !15
  %25 = add nsw <2 x i32> %24, splat (i32 -1), !dbg !19
  %26 = tail call <2 x i32> @llvm.abs.v2i32(<2 x i32> %25, i1 true), !dbg !20
  %27 = add nsw <2 x i32> %26, splat (i32 -63), !dbg !21
  %28 = tail call <2 x i32> @llvm.abs.v2i32(<2 x i32> %27, i1 true), !dbg !22
  %29 = extractelement <2 x i32> %28, i64 0, !dbg !25
  %30 = sub nuw i32 %reass.sub, %29, !dbg !25
  %31 = extractelement <2 x i32> %28, i64 1, !dbg !25
  %32 = mul nsw i32 %31, -64, !dbg !25
  %33 = add i32 %30, %32, !dbg !25
  %34 = sub nuw i32 %reass.sub, %20, !dbg !24
  %35 = add i32 %34, %32, !dbg !25
  %36 = sext i32 %33 to i64, !dbg !26
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !26
  %38 = sext i32 %35 to i64, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !26
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %12) #2, !dbg !27
  %41 = bitcast i32 %40 to float, !dbg !27
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %12) #2, !dbg !27
  %43 = bitcast i32 %42 to float, !dbg !27
  %44 = sext i32 %16 to i64, !dbg !28
  %45 = getelementptr float, ptr addrspace(1) %1, i64 %44, !dbg !28
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 %12) #2, !dbg !29
  %47 = bitcast i32 %46 to float, !dbg !29
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 %12) #2, !dbg !29
  %49 = bitcast i32 %48 to float, !dbg !29
  %50 = fadd float %41, %47, !dbg !30
  %51 = fadd float %43, %49, !dbg !30
  %52 = fcmp olt float %50, 0.000000e+00, !dbg !31
  %53 = fcmp olt float %51, 0.000000e+00, !dbg !31
  %54 = select i1 %52, float 0.000000e+00, float %50, !dbg !35
  %55 = select i1 %53, float 0.000000e+00, float %51, !dbg !35
  %56 = sext i32 %10 to i64, !dbg !36
  %57 = getelementptr float, ptr addrspace(1) %2, i64 %56, !dbg !36
  %58 = bitcast float %54 to i32, !dbg !37
  %59 = bitcast float %55 to i32, !dbg !37
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %58, i32 %59, ptr addrspace(1) %57, i1 %12) #2, !dbg !37
  ret void, !dbg !38
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.abs.i32(i32, i1 immarg) #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare <2 x i32> @llvm.abs.v2i32(<2 x i32>, i1 immarg) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c4nsmbgu2g6q5elcrt3s7couvmcf3wumlow7ms4tsyldmql6eiho.py", directory: "inductor_cache/4n")
!4 = !{ptr @triton_poi_fused_convolution_reflection_pad2d_relu_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_reflection_pad2d_relu_1, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_reflection_pad2d_relu_1", linkageName: "triton_poi_fused_convolution_reflection_pad2d_relu_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 21, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 27, column: 29, scope: !7)
!19 = !DILocation(line: 29, column: 82, scope: !7)
!20 = !DILocation(line: 29, column: 75, scope: !7)
!21 = !DILocation(line: 29, column: 63, scope: !7)
!22 = !DILocation(line: 29, column: 55, scope: !7)
!23 = !DILocation(line: 29, column: 149, scope: !7)
!24 = !DILocation(line: 29, column: 91, scope: !7)
!25 = !DILocation(line: 29, column: 144, scope: !7)
!26 = !DILocation(line: 29, column: 30, scope: !7)
!27 = !DILocation(line: 29, column: 154, scope: !7)
!28 = !DILocation(line: 30, column: 30, scope: !7)
!29 = !DILocation(line: 30, column: 35, scope: !7)
!30 = !DILocation(line: 31, column: 18, scope: !7)
!31 = !DILocation(line: 118, column: 15, scope: !32, inlinedAt: !34)
!32 = distinct !DILexicalBlockFile(scope: !7, file: !33, discriminator: 0)
!33 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!34 = !DILocation(line: 33, column: 40, scope: !7)
!35 = !DILocation(line: 121, column: 29, scope: !32, inlinedAt: !34)
!36 = !DILocation(line: 34, column: 25, scope: !7)
!37 = !DILocation(line: 34, column: 36, scope: !7)
!38 = !DILocation(line: 34, column: 4, scope: !7)
