{
  "module_name": "axg-audio-clkc.h",
  "hash_id": "c794ee6f964d3caba1aa846da8f87abdde376a17e4cd31901b90780d214d25ad",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/axg-audio-clkc.h",
  "human_readable_source": " \n \n\n#ifndef __AXG_AUDIO_CLKC_BINDINGS_H\n#define __AXG_AUDIO_CLKC_BINDINGS_H\n\n#define AUD_CLKID_DDR_ARB\t\t29\n#define AUD_CLKID_PDM\t\t\t30\n#define AUD_CLKID_TDMIN_A\t\t31\n#define AUD_CLKID_TDMIN_B\t\t32\n#define AUD_CLKID_TDMIN_C\t\t33\n#define AUD_CLKID_TDMIN_LB\t\t34\n#define AUD_CLKID_TDMOUT_A\t\t35\n#define AUD_CLKID_TDMOUT_B\t\t36\n#define AUD_CLKID_TDMOUT_C\t\t37\n#define AUD_CLKID_FRDDR_A\t\t38\n#define AUD_CLKID_FRDDR_B\t\t39\n#define AUD_CLKID_FRDDR_C\t\t40\n#define AUD_CLKID_TODDR_A\t\t41\n#define AUD_CLKID_TODDR_B\t\t42\n#define AUD_CLKID_TODDR_C\t\t43\n#define AUD_CLKID_LOOPBACK\t\t44\n#define AUD_CLKID_SPDIFIN\t\t45\n#define AUD_CLKID_SPDIFOUT\t\t46\n#define AUD_CLKID_RESAMPLE\t\t47\n#define AUD_CLKID_POWER_DETECT\t\t48\n#define AUD_CLKID_MST_A_MCLK\t\t49\n#define AUD_CLKID_MST_B_MCLK\t\t50\n#define AUD_CLKID_MST_C_MCLK\t\t51\n#define AUD_CLKID_MST_D_MCLK\t\t52\n#define AUD_CLKID_MST_E_MCLK\t\t53\n#define AUD_CLKID_MST_F_MCLK\t\t54\n#define AUD_CLKID_SPDIFOUT_CLK\t\t55\n#define AUD_CLKID_SPDIFIN_CLK\t\t56\n#define AUD_CLKID_PDM_DCLK\t\t57\n#define AUD_CLKID_PDM_SYSCLK\t\t58\n#define AUD_CLKID_MST_A_MCLK_SEL\t59\n#define AUD_CLKID_MST_B_MCLK_SEL\t60\n#define AUD_CLKID_MST_C_MCLK_SEL\t61\n#define AUD_CLKID_MST_D_MCLK_SEL\t62\n#define AUD_CLKID_MST_E_MCLK_SEL\t63\n#define AUD_CLKID_MST_F_MCLK_SEL\t64\n#define AUD_CLKID_MST_A_MCLK_DIV\t65\n#define AUD_CLKID_MST_B_MCLK_DIV\t66\n#define AUD_CLKID_MST_C_MCLK_DIV\t67\n#define AUD_CLKID_MST_D_MCLK_DIV\t68\n#define AUD_CLKID_MST_E_MCLK_DIV\t69\n#define AUD_CLKID_MST_F_MCLK_DIV\t70\n#define AUD_CLKID_SPDIFOUT_CLK_SEL\t71\n#define AUD_CLKID_SPDIFOUT_CLK_DIV\t72\n#define AUD_CLKID_SPDIFIN_CLK_SEL\t73\n#define AUD_CLKID_SPDIFIN_CLK_DIV\t74\n#define AUD_CLKID_PDM_DCLK_SEL\t\t75\n#define AUD_CLKID_PDM_DCLK_DIV\t\t76\n#define AUD_CLKID_PDM_SYSCLK_SEL\t77\n#define AUD_CLKID_PDM_SYSCLK_DIV\t78\n#define AUD_CLKID_MST_A_SCLK\t\t79\n#define AUD_CLKID_MST_B_SCLK\t\t80\n#define AUD_CLKID_MST_C_SCLK\t\t81\n#define AUD_CLKID_MST_D_SCLK\t\t82\n#define AUD_CLKID_MST_E_SCLK\t\t83\n#define AUD_CLKID_MST_F_SCLK\t\t84\n#define AUD_CLKID_MST_A_LRCLK\t\t86\n#define AUD_CLKID_MST_B_LRCLK\t\t87\n#define AUD_CLKID_MST_C_LRCLK\t\t88\n#define AUD_CLKID_MST_D_LRCLK\t\t89\n#define AUD_CLKID_MST_E_LRCLK\t\t90\n#define AUD_CLKID_MST_F_LRCLK\t\t91\n#define AUD_CLKID_MST_A_SCLK_PRE_EN\t92\n#define AUD_CLKID_MST_B_SCLK_PRE_EN\t93\n#define AUD_CLKID_MST_C_SCLK_PRE_EN\t94\n#define AUD_CLKID_MST_D_SCLK_PRE_EN\t95\n#define AUD_CLKID_MST_E_SCLK_PRE_EN\t96\n#define AUD_CLKID_MST_F_SCLK_PRE_EN\t97\n#define AUD_CLKID_MST_A_SCLK_DIV\t98\n#define AUD_CLKID_MST_B_SCLK_DIV\t99\n#define AUD_CLKID_MST_C_SCLK_DIV\t100\n#define AUD_CLKID_MST_D_SCLK_DIV\t101\n#define AUD_CLKID_MST_E_SCLK_DIV\t102\n#define AUD_CLKID_MST_F_SCLK_DIV\t103\n#define AUD_CLKID_MST_A_SCLK_POST_EN\t104\n#define AUD_CLKID_MST_B_SCLK_POST_EN\t105\n#define AUD_CLKID_MST_C_SCLK_POST_EN\t106\n#define AUD_CLKID_MST_D_SCLK_POST_EN\t107\n#define AUD_CLKID_MST_E_SCLK_POST_EN\t108\n#define AUD_CLKID_MST_F_SCLK_POST_EN\t109\n#define AUD_CLKID_MST_A_LRCLK_DIV\t110\n#define AUD_CLKID_MST_B_LRCLK_DIV\t111\n#define AUD_CLKID_MST_C_LRCLK_DIV\t112\n#define AUD_CLKID_MST_D_LRCLK_DIV\t113\n#define AUD_CLKID_MST_E_LRCLK_DIV\t114\n#define AUD_CLKID_MST_F_LRCLK_DIV\t115\n#define AUD_CLKID_TDMIN_A_SCLK_SEL\t116\n#define AUD_CLKID_TDMIN_B_SCLK_SEL\t117\n#define AUD_CLKID_TDMIN_C_SCLK_SEL\t118\n#define AUD_CLKID_TDMIN_LB_SCLK_SEL\t119\n#define AUD_CLKID_TDMOUT_A_SCLK_SEL\t120\n#define AUD_CLKID_TDMOUT_B_SCLK_SEL\t121\n#define AUD_CLKID_TDMOUT_C_SCLK_SEL\t122\n#define AUD_CLKID_TDMIN_A_SCLK\t\t123\n#define AUD_CLKID_TDMIN_B_SCLK\t\t124\n#define AUD_CLKID_TDMIN_C_SCLK\t\t125\n#define AUD_CLKID_TDMIN_LB_SCLK\t\t126\n#define AUD_CLKID_TDMOUT_A_SCLK\t\t127\n#define AUD_CLKID_TDMOUT_B_SCLK\t\t128\n#define AUD_CLKID_TDMOUT_C_SCLK\t\t129\n#define AUD_CLKID_TDMIN_A_LRCLK\t\t130\n#define AUD_CLKID_TDMIN_B_LRCLK\t\t131\n#define AUD_CLKID_TDMIN_C_LRCLK\t\t132\n#define AUD_CLKID_TDMIN_LB_LRCLK\t133\n#define AUD_CLKID_TDMOUT_A_LRCLK\t134\n#define AUD_CLKID_TDMOUT_B_LRCLK\t135\n#define AUD_CLKID_TDMOUT_C_LRCLK\t136\n#define AUD_CLKID_TDMIN_A_SCLK_PRE_EN\t137\n#define AUD_CLKID_TDMIN_B_SCLK_PRE_EN\t138\n#define AUD_CLKID_TDMIN_C_SCLK_PRE_EN\t139\n#define AUD_CLKID_TDMIN_LB_SCLK_PRE_EN\t140\n#define AUD_CLKID_TDMOUT_A_SCLK_PRE_EN\t141\n#define AUD_CLKID_TDMOUT_B_SCLK_PRE_EN\t142\n#define AUD_CLKID_TDMOUT_C_SCLK_PRE_EN\t143\n#define AUD_CLKID_TDMIN_A_SCLK_POST_EN\t144\n#define AUD_CLKID_TDMIN_B_SCLK_POST_EN\t145\n#define AUD_CLKID_TDMIN_C_SCLK_POST_EN\t146\n#define AUD_CLKID_TDMIN_LB_SCLK_POST_EN\t147\n#define AUD_CLKID_TDMOUT_A_SCLK_POST_EN\t148\n#define AUD_CLKID_TDMOUT_B_SCLK_POST_EN\t149\n#define AUD_CLKID_TDMOUT_C_SCLK_POST_EN\t150\n#define AUD_CLKID_SPDIFOUT_B\t\t151\n#define AUD_CLKID_SPDIFOUT_B_CLK\t152\n#define AUD_CLKID_SPDIFOUT_B_CLK_SEL\t153\n#define AUD_CLKID_SPDIFOUT_B_CLK_DIV\t154\n#define AUD_CLKID_TDM_MCLK_PAD0\t\t155\n#define AUD_CLKID_TDM_MCLK_PAD1\t\t156\n#define AUD_CLKID_TDM_LRCLK_PAD0\t157\n#define AUD_CLKID_TDM_LRCLK_PAD1\t158\n#define AUD_CLKID_TDM_LRCLK_PAD2\t159\n#define AUD_CLKID_TDM_SCLK_PAD0\t\t160\n#define AUD_CLKID_TDM_SCLK_PAD1\t\t161\n#define AUD_CLKID_TDM_SCLK_PAD2\t\t162\n#define AUD_CLKID_TOP\t\t\t163\n#define AUD_CLKID_TORAM\t\t\t164\n#define AUD_CLKID_EQDRC\t\t\t165\n#define AUD_CLKID_RESAMPLE_B\t\t166\n#define AUD_CLKID_TOVAD\t\t\t167\n#define AUD_CLKID_LOCKER\t\t168\n#define AUD_CLKID_SPDIFIN_LB\t\t169\n#define AUD_CLKID_FRDDR_D\t\t170\n#define AUD_CLKID_TODDR_D\t\t171\n#define AUD_CLKID_LOOPBACK_B\t\t172\n#define AUD_CLKID_CLK81_EN\t\t173\n#define AUD_CLKID_SYSCLK_A_DIV\t\t174\n#define AUD_CLKID_SYSCLK_B_DIV\t\t175\n#define AUD_CLKID_SYSCLK_A_EN\t\t176\n#define AUD_CLKID_SYSCLK_B_EN\t\t177\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}