
*** Running vivado
    with args -log ov_carplate_v_mix_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov_carplate_v_mix_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ov_carplate_v_mix_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hdmi_driver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_box'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_lenet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_top'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2019.2/data/ip'.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Program_Files/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'ADAM_GALLAS' on host 'desktop-u2j9hls' (Windows NT_amd64 version 6.2) on Mon Aug 24 14:16:05 +0800 2020
INFO: [HLS 200-10] In directory 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1'
Sourcing Tcl script 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/ov_carplate_v_mix_0_0'.
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix_config.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_dma.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_dma.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_csc.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_csc.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/ov_carplate_v_mix_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 11ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_csc.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_dma.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'd:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:42 . Memory (MB): peak = 178.410 ; gain = 88.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:42 . Memory (MB): peak = 178.410 ; gain = 88.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:234) in function 'hls::Scalar<1, unsigned char>::operator=(unsigned char)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2448).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2449).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2450).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:48 . Memory (MB): peak = 277.020 ; gain = 187.141
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2577: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:51 . Memory (MB): peak = 338.832 ; gain = 248.953
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_yuv2rgb<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_upsample<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_rgb2yuv<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_core_alpha<false, false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_444_to_422<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_422_to_444<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_422_to_420<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_420_to_422<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2553) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2428) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_yuv2rgb<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_upsample<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_rgb2yuv<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_core_alpha<false, false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'v_mix_core_alpha<false, false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'v_mix_core_alpha<false, false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'v_mix_core_alpha<false, false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_444_to_422<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_422_to_444<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_422_to_420<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_mix_420_to_422<false>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2571) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2573) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2441) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2443) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'mapComp' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer1.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outYuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer0.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out420.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Yuv422.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2496) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2543) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:2401) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_mix' , detected/extracted 17 process function(s): 
	 'v_mix.entry123'
	 'Block_._crit_edge302_proc'
	 'AXIvideo2MultiPixStream78'
	 'v_mix_420_to_422<false>79'
	 'v_mix_422_to_444<false>80'
	 'v_mix_yuv2rgb<false>81'
	 'Block_._crit_edge3027_proc'
	 'AXIvideo2MultiPixStream'
	 'v_mix_420_to_422<false>82'
	 'v_mix_422_to_444<false>83'
	 'v_mix_yuv2rgb<false>84'
	 'v_mix_upsample<false>'
	 'v_mix_core_alpha<false, false>'
	 'v_mix_rgb2yuv<false>'
	 'v_mix_444_to_422<false>'
	 'v_mix_422_to_420<false>'
	 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:01 . Memory (MB): peak = 440.902 ; gain = 351.023
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<false>84' to 'v_mix_yuv2rgb84' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<false>81' to 'v_mix_yuv2rgb81' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>' to 'v_mix_upsample' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>' to 'v_mix_core_alpha' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_444_to_422<false>' to 'v_mix_444_to_422' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<false>83' to 'v_mix_422_to_44483' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<false>80' to 'v_mix_422_to_44480' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_420<false>' to 'v_mix_422_to_420' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<false>82' to 'v_mix_420_to_42282' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<false>79' to 'v_mix_420_to_42279' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:180:53)
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge302_proc' to 'Block_._crit_edge302' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge3027_proc' to 'Block_._crit_edge302.1' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream78' to 'AXIvideo2MultiPixStr' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:49:4)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr.1' (d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src/v_mix.cpp:49:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:02:10 . Memory (MB): peak = 634.613 ; gain = 544.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_mix' ...
WARNING: [SYN 201-103] Legalizing function name 'v_mix.entry123' to 'v_mix_entry123'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge302' to 'Block_crit_edge302'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge302.1' to 'Block_crit_edge302_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStr.1' to 'AXIvideo2MultiPixStr_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>' to 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_entry123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.189 seconds; current allocated memory: 555.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 555.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 555.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 555.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 555.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 555.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 555.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.491 seconds; current allocated memory: 556.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_42279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.422 seconds; current allocated memory: 556.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.739 seconds; current allocated memory: 556.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_44480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.325 seconds; current allocated memory: 556.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.592 seconds; current allocated memory: 556.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.787 seconds; current allocated memory: 556.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 556.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.752 seconds; current allocated memory: 556.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 556.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 557.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.676 seconds; current allocated memory: 557.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_42282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.762 seconds; current allocated memory: 557.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.029 seconds; current allocated memory: 557.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_44483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.881 seconds; current allocated memory: 557.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.544 seconds; current allocated memory: 558.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.443 seconds; current allocated memory: 558.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.478 seconds; current allocated memory: 558.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 558.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 558.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.075 seconds; current allocated memory: 558.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.765 seconds; current allocated memory: 559.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.109 seconds; current allocated memory: 559.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 559.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 559.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 559.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 559.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 559.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.196 seconds; current allocated memory: 560.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.901 seconds; current allocated memory: 560.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.969 seconds; current allocated memory: 560.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.357 seconds; current allocated memory: 562.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_entry123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_entry123'.
INFO: [HLS 200-111]  Elapsed time: 5.732 seconds; current allocated memory: 562.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge302'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 563.318 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 563.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 563.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_42279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_42279'.
INFO: [HLS 200-111]  Elapsed time: 3.304 seconds; current allocated memory: 564.063 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_44480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_44480'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 564.421 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb81'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 564.790 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge302_1'.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 564.921 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 565.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_42282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_42282'.
INFO: [HLS 200-111]  Elapsed time: 3.751 seconds; current allocated memory: 565.909 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_44483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_44483'.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 566.267 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb84'.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 566.627 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 566.992 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 567.671 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-111]  Elapsed time: 1.899 seconds; current allocated memory: 568.009 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 568.314 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 568.620 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MultiPixStream2AXIvi_mapComp_0' to 'MultiPixStream2AXbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_mix_mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 569.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_Y_R' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_U_G' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_V_B' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerEnable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_reserve' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_mix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_video_format', 'HwReg_background_Y_R', 'HwReg_background_U_G', 'HwReg_background_V_B', 'HwReg_layerEnable', 'HwReg_layerAlpha_0', 'HwReg_layerStartX_0', 'HwReg_layerStartY_0', 'HwReg_layerWidth_0', 'HwReg_layerStride_0', 'HwReg_layerHeight_0', 'HwReg_layerScaleFactor_0', 'HwReg_layerVideoFormat_0', 'HwReg_layerAlpha_1', 'HwReg_layerStartX_1', 'HwReg_layerStartY_1', 'HwReg_layerWidth_1', 'HwReg_layerStride_1', 'HwReg_layerHeight_1', 'HwReg_layerScaleFactor_1', 'HwReg_layerVideoFormat_1', 'HwReg_reserve' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge302_U0' to 'start_for_Block_ccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge302_1_U0' to 'start_for_Block_cdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_core_alpha_U0' to 'start_for_v_mix_ceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_420_to_42279_U0' to 'start_for_v_mix_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_422_to_44480_U0' to 'start_for_v_mix_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_yuv2rgb81_U0' to 'start_for_v_mix_yhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_420_to_42282_U0' to 'start_for_v_mix_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_422_to_44483_U0' to 'start_for_v_mix_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_yuv2rgb84_U0' to 'start_for_v_mix_ykbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_upsample_U0' to 'start_for_v_mix_ulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_rgb2yuv_false_U0' to 'start_for_v_mix_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_444_to_422_U0' to 'start_for_v_mix_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_mix_422_to_420_U0' to 'start_for_v_mix_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MultiPixStream2AXIvi_U0' to 'start_for_MultiPipcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix'.
INFO: [HLS 200-111]  Elapsed time: 4.545 seconds; current allocated memory: 572.516 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'ov_carplate_v_mix_0_0_MultiPixStream2AXbkb_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_c_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_c3_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_1_s_21_U(ov_carplate_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_1_s_20_U(ov_carplate_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_1_s_U(ov_carplate_v_mix_0_0_fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_1_s_U(ov_carplate_v_mix_0_0_fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_7_U(ov_carplate_v_mix_0_0_fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_6_U(ov_carplate_v_mix_0_0_fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_ca_U(ov_carplate_v_mix_0_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_V_va_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_V_va_1_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_V_va_2_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_5_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_V_val_0_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_V_val_1_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_V_val_2_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_4_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'icmp_ln1170_loc_chan_U(ov_carplate_v_mix_0_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_V_va_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_V_va_1_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_V_va_2_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_3_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_V_val_0_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_V_val_1_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_V_val_2_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_2_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_V_val_0_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_V_val_1_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_V_val_2_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_1_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_V_val_0_s_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_V_val_1_s_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_V_val_2_s_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_U(ov_carplate_v_mix_0_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_V_val_0_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_V_val_1_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_V_val_2_V_U(ov_carplate_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ccud_U(ov_carplate_v_mix_0_0_start_for_Block_ccud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cdEe_U(ov_carplate_v_mix_0_0_start_for_Block_cdEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_ceOg_U(ov_carplate_v_mix_0_0_start_for_v_mix_ceOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_4fYi_U(ov_carplate_v_mix_0_0_start_for_v_mix_4fYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_4g8j_U(ov_carplate_v_mix_0_0_start_for_v_mix_4g8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_yhbi_U(ov_carplate_v_mix_0_0_start_for_v_mix_yhbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_4ibs_U(ov_carplate_v_mix_0_0_start_for_v_mix_4ibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_4jbC_U(ov_carplate_v_mix_0_0_start_for_v_mix_4jbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_ykbM_U(ov_carplate_v_mix_0_0_start_for_v_mix_ykbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_ulbW_U(ov_carplate_v_mix_0_0_start_for_v_mix_ulbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_rmb6_U(ov_carplate_v_mix_0_0_start_for_v_mix_rmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_4ncg_U(ov_carplate_v_mix_0_0_start_for_v_mix_4ncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_4ocq_U(ov_carplate_v_mix_0_0_start_for_v_mix_4ocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPipcA_U(ov_carplate_v_mix_0_0_start_for_MultiPipcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:04:16 . Memory (MB): peak = 657.996 ; gain = 568.117
INFO: [VHDL 208-304] Generating VHDL RTL for v_mix with prefix ov_carplate_v_mix_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_mix with prefix ov_carplate_v_mix_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 467.340 ; gain = 154.680
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 14:21:06 2020...
INFO: [HLS 200-112] Total elapsed time: 302.517 seconds; peak allocated memory: 572.516 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 24 14:21:06 2020...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:05:07 . Memory (MB): peak = 503.145 ; gain = 3.699
Command: synth_design -top ov_carplate_v_mix_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.914 ; gain = 234.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/synth/ov_carplate_v_mix_0_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi' (1#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_v_mix_entry123' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_entry123.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_entry123.v:77]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_v_mix_entry123' (2#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_entry123.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr.v:97]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_reg_unsigned_short_s' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_reg_unsigned_short_s' (4#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf' (6#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr' (8#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr_1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr_1.v:97]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr_1' (13#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_MultiPixStream2AXIvi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXIvi.v:84]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_MultiPixStream2AXbkb' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_MultiPixStream2AXbkb_rom' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v:18]
INFO: [Synth 8-3876] $readmem data file './ov_carplate_v_mix_0_0_MultiPixStream2AXbkb_rom.dat' is read successfully [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_MultiPixStream2AXbkb_rom' (22#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_MultiPixStream2AXbkb' (23#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_v_mix_mux_32_8_1_1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_mux_32_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_v_mix_mux_32_8_1_1' (24#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_mux_32_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_MultiPixStream2AXIvi' (25#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d2_A_shiftReg' (26#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d2_A' (27#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d2_A_shiftReg' (28#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d2_A' (29#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d7_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d7_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d7_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d7_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d7_A_shiftReg' (30#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d7_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w16_d7_A' (31#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d7_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d3_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d3_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d3_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d3_A_shiftReg' (32#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w32_d3_A' (33#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d3_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w1_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w1_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w1_d2_A_shiftReg' (34#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w1_d2_A' (35#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w8_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_fifo_w8_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w8_d2_A_shiftReg' (36#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_fifo_w8_d2_A' (37#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_ccud' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_ccud.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_ccud_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_ccud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_ccud_shiftReg' (38#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_ccud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_ccud' (39#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_ccud.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_cdEe' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_cdEe.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_cdEe_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_cdEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_cdEe_shiftReg' (40#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_cdEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_Block_cdEe' (41#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_cdEe.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ceOg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ceOg.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ceOg_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ceOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ceOg_shiftReg' (42#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ceOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ceOg' (43#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ceOg.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4fYi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4fYi.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4fYi_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4fYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4fYi_shiftReg' (44#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4fYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4fYi' (45#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4fYi.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4g8j' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4g8j.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4g8j_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4g8j.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4g8j_shiftReg' (46#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4g8j.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4g8j' (47#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4g8j.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_yhbi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_yhbi.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_yhbi_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_yhbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_yhbi_shiftReg' (48#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_yhbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_yhbi' (49#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_yhbi.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ibs' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ibs.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ibs_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ibs.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ibs_shiftReg' (50#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ibs.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ibs' (51#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ibs.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4jbC' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4jbC.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4jbC_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4jbC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4jbC_shiftReg' (52#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4jbC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4jbC' (53#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4jbC.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ykbM' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ykbM.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ykbM_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ykbM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ykbM_shiftReg' (54#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ykbM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ykbM' (55#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ykbM.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ulbW' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ulbW.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ulbW_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ulbW.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ulbW_shiftReg' (56#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ulbW.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_ulbW' (57#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ulbW.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_rmb6' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_rmb6.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_rmb6_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_rmb6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_rmb6_shiftReg' (58#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_rmb6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_rmb6' (59#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_rmb6.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ncg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ncg.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ncg_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ncg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ncg_shiftReg' (60#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ncg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ncg' (61#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ncg.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ocq' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ocq.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ocq_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ocq_shiftReg' (62#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_v_mix_4ocq' (63#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ocq.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_MultiPipcA' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_MultiPipcA.v:42]
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_v_mix_0_0_start_for_MultiPipcA_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_MultiPipcA.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_MultiPipcA_shiftReg' (64#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_MultiPipcA.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0_start_for_MultiPipcA' (65#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_MultiPipcA.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_v_mix_0_0' (67#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/synth/ov_carplate_v_mix_0_0.v:69]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_MultiPixStream2AXbkb has unconnected port reset
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[15]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[14]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[13]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[12]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[11]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[10]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[9]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_Y_R[8]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[15]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[14]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[13]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[12]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[11]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[10]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[9]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_U_G[8]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[15]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[14]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[13]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[12]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[11]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[10]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[9]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_background_V_B[8]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[31]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[30]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[29]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[28]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[27]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[26]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[25]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[24]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[23]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[22]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[21]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[20]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[19]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[18]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[17]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[16]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[15]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[14]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[13]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[12]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[11]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[10]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[9]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[8]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[7]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[6]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[5]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[4]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[3]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_core_alpha has unconnected port hwReg_layerEnable_dout[2]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[31]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[30]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[29]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[28]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[27]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[26]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[25]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[24]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[23]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[22]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[21]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[20]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[19]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[18]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[17]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[16]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[15]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[14]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[13]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[12]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[11]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[10]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[9]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[8]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[7]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[6]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[5]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[4]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[3]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[2]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_Block_crit_edge302_1 has unconnected port HwReg_layerEnable_dout[0]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[31]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[30]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[29]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[28]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[27]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[26]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[25]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[24]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[23]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[22]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[21]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[20]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[19]
WARNING: [Synth 8-3331] design ov_carplate_v_mix_0_0_v_mix_yuv2rgb81 has unconnected port hwReg_layerEnable_dout[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1137.852 ; gain = 340.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.852 ; gain = 340.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.852 ; gain = 340.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1137.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/ov_carplate_v_mix_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/ov_carplate_v_mix_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/ov_carplate_v_mix_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/ov_carplate_v_mix_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1256.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1270.477 ; gain = 14.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1270.477 ; gain = 473.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1270.477 ; gain = 473.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1270.477 ; gain = 473.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'map_V_1_04_fu_102_reg[4:2]' into 'map_V_0_03_fu_98_reg[4:2]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXIvi.v:813]
INFO: [Synth 8-4471] merging register 'map_V_2_05_fu_106_reg[4:2]' into 'map_V_0_03_fu_98_reg[4:2]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXIvi.v:815]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d7_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ceOg.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1270.477 ; gain = 473.504
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[0]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[1]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[2]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[3]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[4]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[5]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[6]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[7]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[8]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[9]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[10]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[11]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[12]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[13]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[14]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/zext_ln2503_reg_429_reg[15]' (FDE) to 'inst/MultiPixStream2AXIvi_U0/tmp_s_reg_424_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/\zext_ln2503_reg_429_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_yuv2rgb84_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_420_to_42279_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_420_to_42282_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_422_to_420_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_422_to_44480_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_422_to_44483_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_444_to_422_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_core_alpha_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_rgb2yuv_false_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_upsample_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_mix_yuv2rgb81_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_crit_edge302_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/\regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[0]' (FDRE) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/\regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[0]' (FDRE) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\v_mix_entry123_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_mix_entry123_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[0]' (FDRE) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[1]' (FDRE) to 'inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[2]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1270.477 ; gain = 473.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1270.477 ; gain = 473.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1286.023 ; gain = 489.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1315.871 ; gain = 518.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   194|
|2     |LUT1   |    54|
|3     |LUT2   |   194|
|4     |LUT3   |   671|
|5     |LUT4   |   633|
|6     |LUT5   |   352|
|7     |LUT6   |   827|
|8     |SRL16E |    35|
|9     |FDRE   |  2952|
|10    |FDSE   |   166|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1320.664 ; gain = 523.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1320.664 ; gain = 391.066
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1320.664 ; gain = 523.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1321.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1321.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1321.988 ; gain = 818.844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1321.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/ov_carplate_v_mix_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ov_carplate_v_mix_0_0, cache-ID = 34de11844c90b56f
INFO: [Coretcl 2-1174] Renamed 181 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1321.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_v_mix_0_0_synth_1/ov_carplate_v_mix_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov_carplate_v_mix_0_0_utilization_synth.rpt -pb ov_carplate_v_mix_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 14:22:30 2020...
