verilog xil_defaultlib --include "../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba" \
"../../../bd/design_1/ipshared/ec19/src/picorv32.v" \
"../../../bd/design_1/ip/design_1_picorv32_0_1/sim/design_1_picorv32_0_1.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ipshared/c6da/src/delayed_reset.v" \
"../../../bd/design_1/ip/design_1_delayed_reset_0_0/sim/design_1_delayed_reset_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
