INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thermo2bin'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/scaler2-3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/parity.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parity'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/signed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2bcd_signed'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/non_signed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2bcd_non_signed'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/decoder3_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder3_8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2bcd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add1bitB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bitA'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sim_1/imports/Downloads/testbenchThermo1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TbThermoA'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sim_1/new/TbScalerA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TbTScaler2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sim_1/new/testbenchThermo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TbThermoB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sim_1/new/tbMain1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tbMain1'
