Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 10 00:58:02 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kociemba_wrapper_timing_summary_routed.rpt -pb kociemba_wrapper_timing_summary_routed.pb -rpx kociemba_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kociemba_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.703        0.000                      0                29707        0.009        0.000                      0                29707        8.750        0.000                       0                 11233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.703        0.000                      0                29707        0.009        0.000                      0                29707        8.750        0.000                       0                 11233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 4.495ns (32.182%)  route 9.472ns (67.818%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.401    15.490    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__59/A1
    SLICE_X38Y56         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    15.614 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__59/SP/O
                         net (fo=1, routed)           1.173    16.787    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__59_n_27
    SLICE_X39Y60         LUT5 (Prop_lut5_I3_O)        0.124    16.911 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[30]_i_1/O
                         net (fo=1, routed)           0.000    16.911    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[30]
    SLICE_X39Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.477    22.656    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[30]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.031    22.614    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -16.911    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 4.481ns (32.156%)  route 9.454ns (67.844%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.401    15.490    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9/A1
    SLICE_X38Y56         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    15.600 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           1.155    16.755    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9_n_27
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124    16.879 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    16.879    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[5]
    SLICE_X35Y50         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.481    22.660    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X35Y50         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/C
                         clock pessimism              0.229    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.031    22.618    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.618    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.874ns  (logic 4.495ns (32.400%)  route 9.379ns (67.600%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.748    15.838    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__51/A1
    SLICE_X38Y60         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    15.962 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__51/SP/O
                         net (fo=1, routed)           0.732    16.694    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__51_n_27
    SLICE_X35Y60         LUT5 (Prop_lut5_I3_O)        0.124    16.818 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[26]_i_1/O
                         net (fo=1, routed)           0.000    16.818    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[26]
    SLICE_X35Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.478    22.657    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X35Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[26]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.031    22.615    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -16.818    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.868ns  (logic 4.481ns (32.313%)  route 9.387ns (67.687%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.632    15.721    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__50/A1
    SLICE_X38Y59         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    15.831 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__50/SP/O
                         net (fo=1, routed)           0.856    16.688    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__50_n_27
    SLICE_X39Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.812 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[25]_i_1/O
                         net (fo=1, routed)           0.000    16.812    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[25]
    SLICE_X39Y59         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.477    22.656    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X39Y59         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[25]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)        0.031    22.614    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -16.812    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.868ns  (logic 4.486ns (32.348%)  route 9.382ns (67.652%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.467    15.556    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__4/A1
    SLICE_X34Y58         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.115    15.671 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__4/SP/O
                         net (fo=1, routed)           1.017    16.688    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__4_n_27
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.124    16.812 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    16.812    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[2]
    SLICE_X38Y53         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.479    22.658    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X38Y53         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)        0.081    22.666    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.666    
                         arrival time                         -16.812    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.806ns  (logic 4.495ns (32.558%)  route 9.311ns (67.442%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.616    15.705    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__37/A1
    SLICE_X34Y59         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    15.829 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__37/SP/O
                         net (fo=1, routed)           0.797    16.626    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__37_n_27
    SLICE_X35Y60         LUT5 (Prop_lut5_I3_O)        0.124    16.750 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[19]_i_1/O
                         net (fo=1, routed)           0.000    16.750    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[19]
    SLICE_X35Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.478    22.657    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X35Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[19]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.029    22.613    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[19]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.799ns  (logic 4.481ns (32.473%)  route 9.318ns (67.527%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.384    15.474    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20/A1
    SLICE_X34Y50         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    15.584 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20/SP/O
                         net (fo=1, routed)           1.036    16.619    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20_n_27
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.124    16.743 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[10]_i_1/O
                         net (fo=1, routed)           0.000    16.743    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[10]
    SLICE_X40Y50         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.480    22.659    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X40Y50         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029    22.615    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.789ns  (logic 4.322ns (31.344%)  route 9.467ns (68.656%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.748    15.838    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__55/A1
    SLICE_X38Y60         RAMS32 (Prop_rams32_ADR1_O)
                                                     -0.049    15.789 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__55/SP/O
                         net (fo=1, routed)           0.820    16.609    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__55_n_27
    SLICE_X37Y60         LUT5 (Prop_lut5_I3_O)        0.124    16.733 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[28]_i_1/O
                         net (fo=1, routed)           0.000    16.733    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[28]
    SLICE_X37Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.477    22.656    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X37Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[28]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031    22.614    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.765ns  (logic 4.481ns (32.555%)  route 9.284ns (67.445%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.445    15.534    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__14/A1
    SLICE_X34Y52         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    15.644 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__14/SP/O
                         net (fo=1, routed)           0.940    16.585    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__14_n_27
    SLICE_X33Y51         LUT5 (Prop_lut5_I1_O)        0.124    16.709 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[7]_i_1/O
                         net (fo=1, routed)           0.000    16.709    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[7]
    SLICE_X33Y51         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.480    22.659    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X33Y51         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)        0.031    22.617    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         22.617    
                         arrival time                         -16.709    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 kociemba_i/solution_0/inst/reg_1148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.751ns  (logic 4.533ns (32.965%)  route 9.218ns (67.035%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.650     2.944    kociemba_i/solution_0/inst/ap_clk
    SLICE_X49Y53         FDRE                                         r  kociemba_i/solution_0/inst/reg_1148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  kociemba_i/solution_0/inst/reg_1148_reg[0]/Q
                         net (fo=21, routed)          1.098     4.498    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/reg_1148_reg[31][0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.622 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6/O
                         net (fo=1, routed)           0.000     4.622    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794[3]_i_6_n_27
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.154 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.155    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[3]_i_2_n_27
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.269 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.269    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.383 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.383    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.497 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.497    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.611 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.611    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.924 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/O[3]
                         net (fo=3, routed)           0.785     6.709    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[23]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578     7.287 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.287    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_34_n_27
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.404 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[2]
                         net (fo=2, routed)           0.951     8.594    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][26]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.301     8.895 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     8.895    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.296 f  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=7, routed)           1.558    10.853    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.150    11.003 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394[4]_i_1/O
                         net (fo=11, routed)          1.225    12.228    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/search_0_po_addr_5_reg_2394_reg[0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.332    12.560 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38/O
                         net (fo=1, routed)           0.563    13.123    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_38_n_27
    SLICE_X57Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.247 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_19__0/O
                         net (fo=1, routed)           0.718    13.965    kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/grp_totalDepth_fu_1004_search_0_po_address0[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.089 r  kociemba_i/solution_0/inst/grp_solutionToString_fu_1080/ram_reg_0_15_0_0_i_4__4/O
                         net (fo=64, routed)          1.401    15.490    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__61/A1
    SLICE_X38Y56         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.162    15.652 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__61/SP/O
                         net (fo=1, routed)           0.919    16.571    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__61_n_27
    SLICE_X39Y60         LUT5 (Prop_lut5_I3_O)        0.124    16.695 r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0[31]_i_2/O
                         net (fo=1, routed)           0.000    16.695    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/p_0_in[31]
    SLICE_X39Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       1.477    22.656    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X39Y60         FDRE                                         r  kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[31]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.031    22.614    kociemba_i/solution_0/inst/search_po_0_U/solution_search_prcU_ram_U/q0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                         -16.695    
  -------------------------------------------------------------------
                         slack                                  5.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 kociemba_i/solution_0/inst/grp_verify_fu_1040/i_6_reg_970_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/grp_verify_fu_1040/i_2_reg_312_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.220%)  route 0.201ns (58.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.590     0.926    kociemba_i/solution_0/inst/grp_verify_fu_1040/ap_clk
    SLICE_X80Y49         FDRE                                         r  kociemba_i/solution_0/inst/grp_verify_fu_1040/i_6_reg_970_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  kociemba_i/solution_0/inst/grp_verify_fu_1040/i_6_reg_970_reg[2]/Q
                         net (fo=1, routed)           0.201     1.268    kociemba_i/solution_0/inst/grp_verify_fu_1040/i_6_reg_970[2]
    SLICE_X80Y50         FDRE                                         r  kociemba_i/solution_0/inst/grp_verify_fu_1040/i_2_reg_312_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.853     1.219    kociemba_i/solution_0/inst/grp_verify_fu_1040/ap_clk
    SLICE_X80Y50         FDRE                                         r  kociemba_i/solution_0/inst/grp_verify_fu_1040/i_2_reg_312_reg[2]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.070     1.259    kociemba_i/solution_0/inst/grp_verify_fu_1040/i_2_reg_312_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.551     0.887    kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y91         FDRE                                         r  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/Q
                         net (fo=1, routed)           0.157     1.192    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arqos[0]
    SLICE_X48Y90         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.823     1.189    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X48Y90         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.017     1.171    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.313ns (65.496%)  route 0.165ns (34.504%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.559     0.895    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X34Y99         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]/Q
                         net (fo=3, routed)           0.165     1.207    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/skid_buffer_reg[1092][29]
    SLICE_X33Y100        LUT4 (Prop_lut4_I3_O)        0.099     1.306 r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[30]_i_3/O
                         net (fo=1, routed)           0.000     1.306    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[30]_i_3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.372 r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.372    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[30]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.912     1.278    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X33Y100        FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[29]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/j_i_reg_174_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/divisor0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.181%)  route 0.219ns (60.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.551     0.887    kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/ap_clk
    SLICE_X52Y31         FDRE                                         r  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/j_i_reg_174_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/j_i_reg_174_reg[23]/Q
                         net (fo=3, routed)           0.219     1.246    kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/j_i_reg_174_reg[31][23]
    SLICE_X48Y32         FDRE                                         r  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/divisor0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.821     1.187    kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/ap_clk
    SLICE_X48Y32         FDRE                                         r  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/divisor0_reg[23]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.066     1.218    kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/divisor0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 kociemba_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/URtoUL_Move_reg_2204_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.574%)  route 0.173ns (57.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.547     0.883    kociemba_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X49Y80         FDRE                                         r  kociemba_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  kociemba_i/solution_0/inst/solution_CTRL_BUS_s_axi_U/int_URtoUL_Move2_reg[8]/Q
                         net (fo=3, routed)           0.173     1.183    kociemba_i/solution_0/inst/URtoUL_Move2[8]
    SLICE_X50Y79         FDRE                                         r  kociemba_i/solution_0/inst/URtoUL_Move_reg_2204_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.809     1.175    kociemba_i/solution_0/inst/ap_clk
    SLICE_X50Y79         FDRE                                         r  kociemba_i/solution_0/inst/URtoUL_Move_reg_2204_reg[7]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.010     1.150    kociemba_i/solution_0/inst/URtoUL_Move_reg_2204_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.576     0.912    kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y93         FDRE                                         r  kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.108    kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X30Y93         RAMD32                                       r  kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.844     1.210    kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X30Y93         RAMD32                                       r  kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.072    kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.780%)  route 0.232ns (62.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.580     0.916    kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X65Y99         FDRE                                         r  kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.232     1.289    kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/lpf_int
    SLICE_X65Y100        FDSE                                         r  kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.935     1.301    kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X65Y100        FDSE                                         r  kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.035     1.266    
    SLICE_X65Y100        FDSE (Hold_fdse_C_S)        -0.018     1.248    kociemba_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.281%)  route 0.216ns (53.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.551     0.887    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X51Y91         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]/Q
                         net (fo=4, routed)           0.216     1.243    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/Q[11]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.288 r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer[1075]_i_1__0/O
                         net (fo=1, routed)           0.000     1.288    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/exit_araddr[14]
    SLICE_X48Y93         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.824     1.190    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X48Y93         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.091     1.246    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_40_reg_2188_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning_fu_813/tmp_321_reg_207_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.339%)  route 0.206ns (55.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.544     0.880    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/ap_clk
    SLICE_X50Y69         FDRE                                         r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_40_reg_2188_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/tmp_40_reg_2188_reg[0]/Q
                         net (fo=2, routed)           0.206     1.249    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning_fu_813/Q[0]
    SLICE_X42Y69         FDRE                                         r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning_fu_813/tmp_321_reg_207_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.814     1.180    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning_fu_813/ap_clk
    SLICE_X42Y69         FDRE                                         r  kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning_fu_813/tmp_321_reg_207_reg[0]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.059     1.204    kociemba_i/solution_0/inst/grp_totalDepth_fu_1004/grp_getPruning_fu_813/tmp_321_reg_207_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.581%)  route 0.184ns (55.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.552     0.888    kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y94         FDRE                                         r  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[90]/Q
                         net (fo=1, routed)           0.184     1.220    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_aruser[5]
    SLICE_X49Y94         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kociemba_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kociemba_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11240, routed)       0.824     1.190    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X49Y94         FDRE                                         r  kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[184]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.019     1.174    kociemba_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AUSER_Q_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { kociemba_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y11   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y26   kociemba_i/solution_0/inst/tmp_221_reg_2644_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y27   kociemba_i/solution_0/inst/tmp_224_reg_2649_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y14   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y14   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y16   kociemba_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X3Y16   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y14   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X0Y16   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X3Y13   kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y88  kociemba_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y87  kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y87  kociemba_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y39  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y39  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y39  kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/corner6_U/getURFtoDLF_corner6_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X58Y91  kociemba_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK



