

================================================================
== Vitis HLS Report for 'flood_fill'
================================================================
* Date:           Mon May  5 05:08:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_89_3    |        ?|        ?|  45 ~ 209|          -|          -|      ?|        no|
        | + VITIS_LOOP_117_4  |        0|      164|   38 ~ 41|          -|          -|  0 ~ 4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 5 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 89 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%visited = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 90 'alloca' 'visited' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%visited_1 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 91 'alloca' 'visited_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%visited_2 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 92 'alloca' 'visited_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%visited_3 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 93 'alloca' 'visited_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%visited_4 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 94 'alloca' 'visited_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%visited_5 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 95 'alloca' 'visited_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%visited_6 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 96 'alloca' 'visited_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%visited_7 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 97 'alloca' 'visited_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%visited_8 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 98 'alloca' 'visited_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%visited_9 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 99 'alloca' 'visited_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%visited_10 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 100 'alloca' 'visited_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%visited_11 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 101 'alloca' 'visited_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%visited_12 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 102 'alloca' 'visited_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%visited_13 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 103 'alloca' 'visited_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%visited_14 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 104 'alloca' 'visited_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%visited_15 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 105 'alloca' 'visited_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%visited_16 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 106 'alloca' 'visited_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%visited_17 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 107 'alloca' 'visited_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%visited_18 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 108 'alloca' 'visited_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%visited_19 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 109 'alloca' 'visited_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%visited_20 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 110 'alloca' 'visited_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%visited_21 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 111 'alloca' 'visited_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%visited_22 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 112 'alloca' 'visited_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%visited_23 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 113 'alloca' 'visited_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%visited_24 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 114 'alloca' 'visited_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%visited_25 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 115 'alloca' 'visited_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%visited_26 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 116 'alloca' 'visited_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%visited_27 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 117 'alloca' 'visited_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%visited_28 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 118 'alloca' 'visited_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%visited_29 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 119 'alloca' 'visited_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%visited_30 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 120 'alloca' 'visited_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%visited_31 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 121 'alloca' 'visited_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%visited_32 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 122 'alloca' 'visited_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%visited_33 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 123 'alloca' 'visited_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%visited_34 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 124 'alloca' 'visited_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%visited_35 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 125 'alloca' 'visited_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%visited_36 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 126 'alloca' 'visited_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%visited_37 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 127 'alloca' 'visited_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%visited_38 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 128 'alloca' 'visited_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%visited_39 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 129 'alloca' 'visited_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%visited_40 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 130 'alloca' 'visited_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%visited_41 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 131 'alloca' 'visited_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%visited_42 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 132 'alloca' 'visited_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%visited_43 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 133 'alloca' 'visited_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%visited_44 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 134 'alloca' 'visited_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%visited_45 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 135 'alloca' 'visited_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%visited_46 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 136 'alloca' 'visited_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%visited_47 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 137 'alloca' 'visited_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%visited_48 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 138 'alloca' 'visited_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%visited_49 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 139 'alloca' 'visited_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%visited_50 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 140 'alloca' 'visited_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%visited_51 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 141 'alloca' 'visited_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%visited_52 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 142 'alloca' 'visited_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%visited_53 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 143 'alloca' 'visited_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%visited_54 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 144 'alloca' 'visited_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%visited_55 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 145 'alloca' 'visited_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%visited_56 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 146 'alloca' 'visited_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%visited_57 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 147 'alloca' 'visited_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%visited_58 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 148 'alloca' 'visited_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%visited_59 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 149 'alloca' 'visited_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%visited_60 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 150 'alloca' 'visited_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%visited_61 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 151 'alloca' 'visited_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%visited_62 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 152 'alloca' 'visited_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%visited_63 = alloca i64 1" [src/hls_detector.cpp:55]   --->   Operation 153 'alloca' 'visited_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%queue_x = alloca i64 1" [src/hls_detector.cpp:75]   --->   Operation 154 'alloca' 'queue_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%queue_y = alloca i64 1" [src/hls_detector.cpp:76]   --->   Operation 155 'alloca' 'queue_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%neighbors = alloca i64 1" [src/hls_detector.cpp:111]   --->   Operation 156 'alloca' 'neighbors' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%neighbors_1 = alloca i64 1" [src/hls_detector.cpp:111]   --->   Operation 157 'alloca' 'neighbors_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @flood_fill_Pipeline_VITIS_LOOP_59_1, i1 %visited_63, i1 %visited_62, i1 %visited_61, i1 %visited_60, i1 %visited_59, i1 %visited_58, i1 %visited_57, i1 %visited_56, i1 %visited_55, i1 %visited_54, i1 %visited_53, i1 %visited_52, i1 %visited_51, i1 %visited_50, i1 %visited_49, i1 %visited_48, i1 %visited_47, i1 %visited_46, i1 %visited_45, i1 %visited_44, i1 %visited_43, i1 %visited_42, i1 %visited_41, i1 %visited_40, i1 %visited_39, i1 %visited_38, i1 %visited_37, i1 %visited_36, i1 %visited_35, i1 %visited_34, i1 %visited_33, i1 %visited_32, i1 %visited_31, i1 %visited_30, i1 %visited_29, i1 %visited_28, i1 %visited_27, i1 %visited_26, i1 %visited_25, i1 %visited_24, i1 %visited_23, i1 %visited_22, i1 %visited_21, i1 %visited_20, i1 %visited_19, i1 %visited_18, i1 %visited_17, i1 %visited_16, i1 %visited_15, i1 %visited_14, i1 %visited_13, i1 %visited_12, i1 %visited_11, i1 %visited_10, i1 %visited_9, i1 %visited_8, i1 %visited_7, i1 %visited_6, i1 %visited_5, i1 %visited_4, i1 %visited_3, i1 %visited_2, i1 %visited_1, i1 %visited"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 159 [1/2] (5.34ns)   --->   "%call_ln0 = call void @flood_fill_Pipeline_VITIS_LOOP_59_1, i1 %visited_63, i1 %visited_62, i1 %visited_61, i1 %visited_60, i1 %visited_59, i1 %visited_58, i1 %visited_57, i1 %visited_56, i1 %visited_55, i1 %visited_54, i1 %visited_53, i1 %visited_52, i1 %visited_51, i1 %visited_50, i1 %visited_49, i1 %visited_48, i1 %visited_47, i1 %visited_46, i1 %visited_45, i1 %visited_44, i1 %visited_43, i1 %visited_42, i1 %visited_41, i1 %visited_40, i1 %visited_39, i1 %visited_38, i1 %visited_37, i1 %visited_36, i1 %visited_35, i1 %visited_34, i1 %visited_33, i1 %visited_32, i1 %visited_31, i1 %visited_30, i1 %visited_29, i1 %visited_28, i1 %visited_27, i1 %visited_26, i1 %visited_25, i1 %visited_24, i1 %visited_23, i1 %visited_22, i1 %visited_21, i1 %visited_20, i1 %visited_19, i1 %visited_18, i1 %visited_17, i1 %visited_16, i1 %visited_15, i1 %visited_14, i1 %visited_13, i1 %visited_12, i1 %visited_11, i1 %visited_10, i1 %visited_9, i1 %visited_8, i1 %visited_7, i1 %visited_6, i1 %visited_5, i1 %visited_4, i1 %visited_3, i1 %visited_2, i1 %visited_1, i1 %visited"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 5.34> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.93>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%start_y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %start_y"   --->   Operation 160 'read' 'start_y_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%start_x_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %start_x"   --->   Operation 161 'read' 'start_x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%start_y_cast4 = zext i10 %start_y_read"   --->   Operation 162 'zext' 'start_y_cast4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%start_x_cast3 = zext i10 %start_x_read"   --->   Operation 163 'zext' 'start_x_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%start_x_cast = zext i10 %start_x_read"   --->   Operation 164 'zext' 'start_x_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_7, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_6, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_5, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_4, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_3, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_2, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_1, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_0, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_63, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 173 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_62, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 174 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_61, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 175 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_60, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 176 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_59, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 177 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_58, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 178 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_57, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 179 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_56, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 180 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_55, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 181 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_54, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 182 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_53, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 183 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_52, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 184 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_51, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 185 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_50, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 186 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_49, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 187 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_48, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 188 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_47, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 189 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_46, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 190 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_45, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 191 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_44, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 192 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_43, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 193 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_42, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 194 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_41, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 195 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_40, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 196 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_39, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 197 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_38, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 198 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_37, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 199 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_36, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 200 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_35, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 201 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_34, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 202 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_33, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 203 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_32, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 204 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_31, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 205 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_30, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 206 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_29, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 207 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_28, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 208 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_27, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 209 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_26, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 210 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_25, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 211 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_24, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 212 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_23, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 213 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_22, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 214 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_21, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 215 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_20, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 216 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_19, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 217 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_18, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 218 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_17, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 219 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_16, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 220 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_15, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 221 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_14, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 222 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_13, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 223 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_12, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 224 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_11, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 225 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_10, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 226 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_9, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 227 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_8, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 228 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_7, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 229 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_6, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 230 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_5, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 231 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_4, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 232 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_3, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 233 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_2, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 234 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_1, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 235 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln56 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited, i64 666, i64 23, i64 18446744073709551615" [src/hls_detector.cpp:56]   --->   Operation 236 'specmemcore' 'specmemcore_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%neighbors_addr_4 = getelementptr i32 %neighbors, i64 0, i64 0"   --->   Operation 237 'getelementptr' 'neighbors_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%neighbors_1_addr_4 = getelementptr i32 %neighbors_1, i64 0, i64 0"   --->   Operation 238 'getelementptr' 'neighbors_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%queue_x_addr = getelementptr i32 %queue_x, i64 0, i64 0" [src/hls_detector.cpp:81]   --->   Operation 239 'getelementptr' 'queue_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln81 = store i32 %start_x_cast3, i9 %queue_x_addr" [src/hls_detector.cpp:81]   --->   Operation 240 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%queue_y_addr = getelementptr i32 %queue_y, i64 0, i64 0" [src/hls_detector.cpp:82]   --->   Operation 241 'getelementptr' 'queue_y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln82 = store i32 %start_y_cast4, i9 %queue_y_addr" [src/hls_detector.cpp:82]   --->   Operation 242 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %start_y_read, i5 0" [src/hls_detector.cpp:85]   --->   Operation 243 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.94ns)   --->   "%add_ln85 = add i15 %shl_ln, i15 %start_x_cast" [src/hls_detector.cpp:85]   --->   Operation 244 'add' 'add_ln85' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i15 %add_ln85" [src/hls_detector.cpp:85]   --->   Operation 245 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i15 %add_ln85" [src/hls_detector.cpp:85]   --->   Operation 246 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i10 %start_y_read" [src/hls_detector.cpp:85]   --->   Operation 247 'trunc' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln85_1, i10 0" [src/hls_detector.cpp:85]   --->   Operation 248 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %start_y_read, i8 0" [src/hls_detector.cpp:85]   --->   Operation 249 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i18 %tmp_1" [src/hls_detector.cpp:85]   --->   Operation 250 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85 = sub i19 %p_shl1, i19 %zext_ln85_2" [src/hls_detector.cpp:85]   --->   Operation 251 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 252 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%index = add i19 %zext_ln85_1, i19 %sub_ln85" [src/hls_detector.cpp:85]   --->   Operation 252 'add' 'index' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %index, i32 6, i32 18" [src/hls_detector.cpp:85]   --->   Operation 253 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i13 %lshr_ln1" [src/hls_detector.cpp:85]   --->   Operation 254 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr i1 %visited, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 255 'getelementptr' 'visited_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%visited_1_addr = getelementptr i1 %visited_1, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 256 'getelementptr' 'visited_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%visited_2_addr = getelementptr i1 %visited_2, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 257 'getelementptr' 'visited_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%visited_3_addr = getelementptr i1 %visited_3, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 258 'getelementptr' 'visited_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%visited_4_addr = getelementptr i1 %visited_4, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 259 'getelementptr' 'visited_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%visited_5_addr = getelementptr i1 %visited_5, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 260 'getelementptr' 'visited_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%visited_6_addr = getelementptr i1 %visited_6, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 261 'getelementptr' 'visited_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%visited_7_addr = getelementptr i1 %visited_7, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 262 'getelementptr' 'visited_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%visited_8_addr = getelementptr i1 %visited_8, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 263 'getelementptr' 'visited_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%visited_9_addr = getelementptr i1 %visited_9, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 264 'getelementptr' 'visited_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%visited_10_addr = getelementptr i1 %visited_10, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 265 'getelementptr' 'visited_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%visited_11_addr = getelementptr i1 %visited_11, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 266 'getelementptr' 'visited_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%visited_12_addr = getelementptr i1 %visited_12, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 267 'getelementptr' 'visited_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%visited_13_addr = getelementptr i1 %visited_13, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 268 'getelementptr' 'visited_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%visited_14_addr = getelementptr i1 %visited_14, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 269 'getelementptr' 'visited_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%visited_15_addr = getelementptr i1 %visited_15, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 270 'getelementptr' 'visited_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%visited_16_addr = getelementptr i1 %visited_16, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 271 'getelementptr' 'visited_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%visited_17_addr = getelementptr i1 %visited_17, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 272 'getelementptr' 'visited_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%visited_18_addr = getelementptr i1 %visited_18, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 273 'getelementptr' 'visited_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%visited_19_addr = getelementptr i1 %visited_19, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 274 'getelementptr' 'visited_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%visited_20_addr = getelementptr i1 %visited_20, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 275 'getelementptr' 'visited_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%visited_21_addr = getelementptr i1 %visited_21, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 276 'getelementptr' 'visited_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%visited_22_addr = getelementptr i1 %visited_22, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 277 'getelementptr' 'visited_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%visited_23_addr = getelementptr i1 %visited_23, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 278 'getelementptr' 'visited_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%visited_24_addr = getelementptr i1 %visited_24, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 279 'getelementptr' 'visited_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%visited_25_addr = getelementptr i1 %visited_25, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 280 'getelementptr' 'visited_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%visited_26_addr = getelementptr i1 %visited_26, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 281 'getelementptr' 'visited_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%visited_27_addr = getelementptr i1 %visited_27, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 282 'getelementptr' 'visited_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%visited_28_addr = getelementptr i1 %visited_28, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 283 'getelementptr' 'visited_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%visited_29_addr = getelementptr i1 %visited_29, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 284 'getelementptr' 'visited_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%visited_30_addr = getelementptr i1 %visited_30, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 285 'getelementptr' 'visited_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%visited_31_addr = getelementptr i1 %visited_31, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 286 'getelementptr' 'visited_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%visited_32_addr = getelementptr i1 %visited_32, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 287 'getelementptr' 'visited_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%visited_33_addr = getelementptr i1 %visited_33, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 288 'getelementptr' 'visited_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%visited_34_addr = getelementptr i1 %visited_34, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 289 'getelementptr' 'visited_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%visited_35_addr = getelementptr i1 %visited_35, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 290 'getelementptr' 'visited_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%visited_36_addr = getelementptr i1 %visited_36, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 291 'getelementptr' 'visited_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%visited_37_addr = getelementptr i1 %visited_37, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 292 'getelementptr' 'visited_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%visited_38_addr = getelementptr i1 %visited_38, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 293 'getelementptr' 'visited_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%visited_39_addr = getelementptr i1 %visited_39, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 294 'getelementptr' 'visited_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%visited_40_addr = getelementptr i1 %visited_40, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 295 'getelementptr' 'visited_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%visited_41_addr = getelementptr i1 %visited_41, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 296 'getelementptr' 'visited_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%visited_42_addr = getelementptr i1 %visited_42, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 297 'getelementptr' 'visited_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%visited_43_addr = getelementptr i1 %visited_43, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 298 'getelementptr' 'visited_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%visited_44_addr = getelementptr i1 %visited_44, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 299 'getelementptr' 'visited_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%visited_45_addr = getelementptr i1 %visited_45, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 300 'getelementptr' 'visited_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%visited_46_addr = getelementptr i1 %visited_46, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 301 'getelementptr' 'visited_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%visited_47_addr = getelementptr i1 %visited_47, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 302 'getelementptr' 'visited_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%visited_48_addr = getelementptr i1 %visited_48, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 303 'getelementptr' 'visited_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%visited_49_addr = getelementptr i1 %visited_49, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 304 'getelementptr' 'visited_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%visited_50_addr = getelementptr i1 %visited_50, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 305 'getelementptr' 'visited_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%visited_51_addr = getelementptr i1 %visited_51, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 306 'getelementptr' 'visited_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%visited_52_addr = getelementptr i1 %visited_52, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 307 'getelementptr' 'visited_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%visited_53_addr = getelementptr i1 %visited_53, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 308 'getelementptr' 'visited_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%visited_54_addr = getelementptr i1 %visited_54, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 309 'getelementptr' 'visited_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%visited_55_addr = getelementptr i1 %visited_55, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 310 'getelementptr' 'visited_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%visited_56_addr = getelementptr i1 %visited_56, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 311 'getelementptr' 'visited_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%visited_57_addr = getelementptr i1 %visited_57, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 312 'getelementptr' 'visited_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%visited_58_addr = getelementptr i1 %visited_58, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 313 'getelementptr' 'visited_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%visited_59_addr = getelementptr i1 %visited_59, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 314 'getelementptr' 'visited_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%visited_60_addr = getelementptr i1 %visited_60, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 315 'getelementptr' 'visited_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%visited_61_addr = getelementptr i1 %visited_61, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 316 'getelementptr' 'visited_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%visited_62_addr = getelementptr i1 %visited_62, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 317 'getelementptr' 'visited_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%visited_63_addr = getelementptr i1 %visited_63, i64 0, i64 %zext_ln85" [src/hls_detector.cpp:86]   --->   Operation 318 'getelementptr' 'visited_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (1.82ns)   --->   "%switch_ln86 = switch i6 %trunc_ln85, void %arrayidx17.case.63, i6 0, void %arrayidx17.case.0, i6 1, void %arrayidx17.case.1, i6 2, void %arrayidx17.case.2, i6 3, void %arrayidx17.case.3, i6 4, void %arrayidx17.case.4, i6 5, void %arrayidx17.case.5, i6 6, void %arrayidx17.case.6, i6 7, void %arrayidx17.case.7, i6 8, void %arrayidx17.case.8, i6 9, void %arrayidx17.case.9, i6 10, void %arrayidx17.case.10, i6 11, void %arrayidx17.case.11, i6 12, void %arrayidx17.case.12, i6 13, void %arrayidx17.case.13, i6 14, void %arrayidx17.case.14, i6 15, void %arrayidx17.case.15, i6 16, void %arrayidx17.case.16, i6 17, void %arrayidx17.case.17, i6 18, void %arrayidx17.case.18, i6 19, void %arrayidx17.case.19, i6 20, void %arrayidx17.case.20, i6 21, void %arrayidx17.case.21, i6 22, void %arrayidx17.case.22, i6 23, void %arrayidx17.case.23, i6 24, void %arrayidx17.case.24, i6 25, void %arrayidx17.case.25, i6 26, void %arrayidx17.case.26, i6 27, void %arrayidx17.case.27, i6 28, void %arrayidx17.case.28, i6 29, void %arrayidx17.case.29, i6 30, void %arrayidx17.case.30, i6 31, void %arrayidx17.case.31, i6 32, void %arrayidx17.case.32, i6 33, void %arrayidx17.case.33, i6 34, void %arrayidx17.case.34, i6 35, void %arrayidx17.case.35, i6 36, void %arrayidx17.case.36, i6 37, void %arrayidx17.case.37, i6 38, void %arrayidx17.case.38, i6 39, void %arrayidx17.case.39, i6 40, void %arrayidx17.case.40, i6 41, void %arrayidx17.case.41, i6 42, void %arrayidx17.case.42, i6 43, void %arrayidx17.case.43, i6 44, void %arrayidx17.case.44, i6 45, void %arrayidx17.case.45, i6 46, void %arrayidx17.case.46, i6 47, void %arrayidx17.case.47, i6 48, void %arrayidx17.case.48, i6 49, void %arrayidx17.case.49, i6 50, void %arrayidx17.case.50, i6 51, void %arrayidx17.case.51, i6 52, void %arrayidx17.case.52, i6 53, void %arrayidx17.case.53, i6 54, void %arrayidx17.case.54, i6 55, void %arrayidx17.case.55, i6 56, void %arrayidx17.case.56, i6 57, void %arrayidx17.case.57, i6 58, void %arrayidx17.case.58, i6 59, void %arrayidx17.case.59, i6 60, void %arrayidx17.case.60, i6 61, void %arrayidx17.case.61, i6 62, void %arrayidx17.case.62" [src/hls_detector.cpp:86]   --->   Operation 319 'switch' 'switch_ln86' <Predicate = true> <Delay = 1.82>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 320 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_62_addr" [src/hls_detector.cpp:86]   --->   Operation 320 'store' 'store_ln86' <Predicate = (trunc_ln85 == 62)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 321 'br' 'br_ln86' <Predicate = (trunc_ln85 == 62)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_61_addr" [src/hls_detector.cpp:86]   --->   Operation 322 'store' 'store_ln86' <Predicate = (trunc_ln85 == 61)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 323 'br' 'br_ln86' <Predicate = (trunc_ln85 == 61)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_60_addr" [src/hls_detector.cpp:86]   --->   Operation 324 'store' 'store_ln86' <Predicate = (trunc_ln85 == 60)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 325 'br' 'br_ln86' <Predicate = (trunc_ln85 == 60)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_59_addr" [src/hls_detector.cpp:86]   --->   Operation 326 'store' 'store_ln86' <Predicate = (trunc_ln85 == 59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 327 'br' 'br_ln86' <Predicate = (trunc_ln85 == 59)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_58_addr" [src/hls_detector.cpp:86]   --->   Operation 328 'store' 'store_ln86' <Predicate = (trunc_ln85 == 58)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 329 'br' 'br_ln86' <Predicate = (trunc_ln85 == 58)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_57_addr" [src/hls_detector.cpp:86]   --->   Operation 330 'store' 'store_ln86' <Predicate = (trunc_ln85 == 57)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 331 'br' 'br_ln86' <Predicate = (trunc_ln85 == 57)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_56_addr" [src/hls_detector.cpp:86]   --->   Operation 332 'store' 'store_ln86' <Predicate = (trunc_ln85 == 56)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 333 'br' 'br_ln86' <Predicate = (trunc_ln85 == 56)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_55_addr" [src/hls_detector.cpp:86]   --->   Operation 334 'store' 'store_ln86' <Predicate = (trunc_ln85 == 55)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 335 'br' 'br_ln86' <Predicate = (trunc_ln85 == 55)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_54_addr" [src/hls_detector.cpp:86]   --->   Operation 336 'store' 'store_ln86' <Predicate = (trunc_ln85 == 54)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 337 'br' 'br_ln86' <Predicate = (trunc_ln85 == 54)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_53_addr" [src/hls_detector.cpp:86]   --->   Operation 338 'store' 'store_ln86' <Predicate = (trunc_ln85 == 53)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 339 'br' 'br_ln86' <Predicate = (trunc_ln85 == 53)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_52_addr" [src/hls_detector.cpp:86]   --->   Operation 340 'store' 'store_ln86' <Predicate = (trunc_ln85 == 52)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 341 'br' 'br_ln86' <Predicate = (trunc_ln85 == 52)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_51_addr" [src/hls_detector.cpp:86]   --->   Operation 342 'store' 'store_ln86' <Predicate = (trunc_ln85 == 51)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 343 'br' 'br_ln86' <Predicate = (trunc_ln85 == 51)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_50_addr" [src/hls_detector.cpp:86]   --->   Operation 344 'store' 'store_ln86' <Predicate = (trunc_ln85 == 50)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 345 'br' 'br_ln86' <Predicate = (trunc_ln85 == 50)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_49_addr" [src/hls_detector.cpp:86]   --->   Operation 346 'store' 'store_ln86' <Predicate = (trunc_ln85 == 49)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 347 'br' 'br_ln86' <Predicate = (trunc_ln85 == 49)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_48_addr" [src/hls_detector.cpp:86]   --->   Operation 348 'store' 'store_ln86' <Predicate = (trunc_ln85 == 48)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 349 'br' 'br_ln86' <Predicate = (trunc_ln85 == 48)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_47_addr" [src/hls_detector.cpp:86]   --->   Operation 350 'store' 'store_ln86' <Predicate = (trunc_ln85 == 47)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 351 'br' 'br_ln86' <Predicate = (trunc_ln85 == 47)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_46_addr" [src/hls_detector.cpp:86]   --->   Operation 352 'store' 'store_ln86' <Predicate = (trunc_ln85 == 46)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 353 'br' 'br_ln86' <Predicate = (trunc_ln85 == 46)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_45_addr" [src/hls_detector.cpp:86]   --->   Operation 354 'store' 'store_ln86' <Predicate = (trunc_ln85 == 45)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 355 'br' 'br_ln86' <Predicate = (trunc_ln85 == 45)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_44_addr" [src/hls_detector.cpp:86]   --->   Operation 356 'store' 'store_ln86' <Predicate = (trunc_ln85 == 44)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 357 'br' 'br_ln86' <Predicate = (trunc_ln85 == 44)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_43_addr" [src/hls_detector.cpp:86]   --->   Operation 358 'store' 'store_ln86' <Predicate = (trunc_ln85 == 43)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 359 'br' 'br_ln86' <Predicate = (trunc_ln85 == 43)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_42_addr" [src/hls_detector.cpp:86]   --->   Operation 360 'store' 'store_ln86' <Predicate = (trunc_ln85 == 42)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 361 'br' 'br_ln86' <Predicate = (trunc_ln85 == 42)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_41_addr" [src/hls_detector.cpp:86]   --->   Operation 362 'store' 'store_ln86' <Predicate = (trunc_ln85 == 41)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 363 'br' 'br_ln86' <Predicate = (trunc_ln85 == 41)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_40_addr" [src/hls_detector.cpp:86]   --->   Operation 364 'store' 'store_ln86' <Predicate = (trunc_ln85 == 40)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 365 'br' 'br_ln86' <Predicate = (trunc_ln85 == 40)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_39_addr" [src/hls_detector.cpp:86]   --->   Operation 366 'store' 'store_ln86' <Predicate = (trunc_ln85 == 39)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 367 'br' 'br_ln86' <Predicate = (trunc_ln85 == 39)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_38_addr" [src/hls_detector.cpp:86]   --->   Operation 368 'store' 'store_ln86' <Predicate = (trunc_ln85 == 38)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 369 'br' 'br_ln86' <Predicate = (trunc_ln85 == 38)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_37_addr" [src/hls_detector.cpp:86]   --->   Operation 370 'store' 'store_ln86' <Predicate = (trunc_ln85 == 37)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 371 'br' 'br_ln86' <Predicate = (trunc_ln85 == 37)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_36_addr" [src/hls_detector.cpp:86]   --->   Operation 372 'store' 'store_ln86' <Predicate = (trunc_ln85 == 36)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 373 'br' 'br_ln86' <Predicate = (trunc_ln85 == 36)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_35_addr" [src/hls_detector.cpp:86]   --->   Operation 374 'store' 'store_ln86' <Predicate = (trunc_ln85 == 35)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 375 'br' 'br_ln86' <Predicate = (trunc_ln85 == 35)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_34_addr" [src/hls_detector.cpp:86]   --->   Operation 376 'store' 'store_ln86' <Predicate = (trunc_ln85 == 34)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 377 'br' 'br_ln86' <Predicate = (trunc_ln85 == 34)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_33_addr" [src/hls_detector.cpp:86]   --->   Operation 378 'store' 'store_ln86' <Predicate = (trunc_ln85 == 33)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 379 'br' 'br_ln86' <Predicate = (trunc_ln85 == 33)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_32_addr" [src/hls_detector.cpp:86]   --->   Operation 380 'store' 'store_ln86' <Predicate = (trunc_ln85 == 32)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 381 'br' 'br_ln86' <Predicate = (trunc_ln85 == 32)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_31_addr" [src/hls_detector.cpp:86]   --->   Operation 382 'store' 'store_ln86' <Predicate = (trunc_ln85 == 31)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 383 'br' 'br_ln86' <Predicate = (trunc_ln85 == 31)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_30_addr" [src/hls_detector.cpp:86]   --->   Operation 384 'store' 'store_ln86' <Predicate = (trunc_ln85 == 30)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 385 'br' 'br_ln86' <Predicate = (trunc_ln85 == 30)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_29_addr" [src/hls_detector.cpp:86]   --->   Operation 386 'store' 'store_ln86' <Predicate = (trunc_ln85 == 29)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 387 'br' 'br_ln86' <Predicate = (trunc_ln85 == 29)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_28_addr" [src/hls_detector.cpp:86]   --->   Operation 388 'store' 'store_ln86' <Predicate = (trunc_ln85 == 28)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 389 'br' 'br_ln86' <Predicate = (trunc_ln85 == 28)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_27_addr" [src/hls_detector.cpp:86]   --->   Operation 390 'store' 'store_ln86' <Predicate = (trunc_ln85 == 27)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 391 'br' 'br_ln86' <Predicate = (trunc_ln85 == 27)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_26_addr" [src/hls_detector.cpp:86]   --->   Operation 392 'store' 'store_ln86' <Predicate = (trunc_ln85 == 26)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 393 'br' 'br_ln86' <Predicate = (trunc_ln85 == 26)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_25_addr" [src/hls_detector.cpp:86]   --->   Operation 394 'store' 'store_ln86' <Predicate = (trunc_ln85 == 25)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 395 'br' 'br_ln86' <Predicate = (trunc_ln85 == 25)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_24_addr" [src/hls_detector.cpp:86]   --->   Operation 396 'store' 'store_ln86' <Predicate = (trunc_ln85 == 24)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 397 'br' 'br_ln86' <Predicate = (trunc_ln85 == 24)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_23_addr" [src/hls_detector.cpp:86]   --->   Operation 398 'store' 'store_ln86' <Predicate = (trunc_ln85 == 23)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 399 'br' 'br_ln86' <Predicate = (trunc_ln85 == 23)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_22_addr" [src/hls_detector.cpp:86]   --->   Operation 400 'store' 'store_ln86' <Predicate = (trunc_ln85 == 22)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 401 'br' 'br_ln86' <Predicate = (trunc_ln85 == 22)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_21_addr" [src/hls_detector.cpp:86]   --->   Operation 402 'store' 'store_ln86' <Predicate = (trunc_ln85 == 21)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 403 'br' 'br_ln86' <Predicate = (trunc_ln85 == 21)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_20_addr" [src/hls_detector.cpp:86]   --->   Operation 404 'store' 'store_ln86' <Predicate = (trunc_ln85 == 20)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 405 'br' 'br_ln86' <Predicate = (trunc_ln85 == 20)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_19_addr" [src/hls_detector.cpp:86]   --->   Operation 406 'store' 'store_ln86' <Predicate = (trunc_ln85 == 19)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 407 'br' 'br_ln86' <Predicate = (trunc_ln85 == 19)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_18_addr" [src/hls_detector.cpp:86]   --->   Operation 408 'store' 'store_ln86' <Predicate = (trunc_ln85 == 18)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 409 'br' 'br_ln86' <Predicate = (trunc_ln85 == 18)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_17_addr" [src/hls_detector.cpp:86]   --->   Operation 410 'store' 'store_ln86' <Predicate = (trunc_ln85 == 17)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 411 'br' 'br_ln86' <Predicate = (trunc_ln85 == 17)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_16_addr" [src/hls_detector.cpp:86]   --->   Operation 412 'store' 'store_ln86' <Predicate = (trunc_ln85 == 16)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 413 'br' 'br_ln86' <Predicate = (trunc_ln85 == 16)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_15_addr" [src/hls_detector.cpp:86]   --->   Operation 414 'store' 'store_ln86' <Predicate = (trunc_ln85 == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 415 'br' 'br_ln86' <Predicate = (trunc_ln85 == 15)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_14_addr" [src/hls_detector.cpp:86]   --->   Operation 416 'store' 'store_ln86' <Predicate = (trunc_ln85 == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 417 'br' 'br_ln86' <Predicate = (trunc_ln85 == 14)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_13_addr" [src/hls_detector.cpp:86]   --->   Operation 418 'store' 'store_ln86' <Predicate = (trunc_ln85 == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 419 'br' 'br_ln86' <Predicate = (trunc_ln85 == 13)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_12_addr" [src/hls_detector.cpp:86]   --->   Operation 420 'store' 'store_ln86' <Predicate = (trunc_ln85 == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 421 'br' 'br_ln86' <Predicate = (trunc_ln85 == 12)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_11_addr" [src/hls_detector.cpp:86]   --->   Operation 422 'store' 'store_ln86' <Predicate = (trunc_ln85 == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 423 'br' 'br_ln86' <Predicate = (trunc_ln85 == 11)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_10_addr" [src/hls_detector.cpp:86]   --->   Operation 424 'store' 'store_ln86' <Predicate = (trunc_ln85 == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 425 'br' 'br_ln86' <Predicate = (trunc_ln85 == 10)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_9_addr" [src/hls_detector.cpp:86]   --->   Operation 426 'store' 'store_ln86' <Predicate = (trunc_ln85 == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 427 'br' 'br_ln86' <Predicate = (trunc_ln85 == 9)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_8_addr" [src/hls_detector.cpp:86]   --->   Operation 428 'store' 'store_ln86' <Predicate = (trunc_ln85 == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 429 'br' 'br_ln86' <Predicate = (trunc_ln85 == 8)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_7_addr" [src/hls_detector.cpp:86]   --->   Operation 430 'store' 'store_ln86' <Predicate = (trunc_ln85 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 431 'br' 'br_ln86' <Predicate = (trunc_ln85 == 7)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_6_addr" [src/hls_detector.cpp:86]   --->   Operation 432 'store' 'store_ln86' <Predicate = (trunc_ln85 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 433 'br' 'br_ln86' <Predicate = (trunc_ln85 == 6)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_5_addr" [src/hls_detector.cpp:86]   --->   Operation 434 'store' 'store_ln86' <Predicate = (trunc_ln85 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 435 'br' 'br_ln86' <Predicate = (trunc_ln85 == 5)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_4_addr" [src/hls_detector.cpp:86]   --->   Operation 436 'store' 'store_ln86' <Predicate = (trunc_ln85 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 437 'br' 'br_ln86' <Predicate = (trunc_ln85 == 4)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_3_addr" [src/hls_detector.cpp:86]   --->   Operation 438 'store' 'store_ln86' <Predicate = (trunc_ln85 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 439 'br' 'br_ln86' <Predicate = (trunc_ln85 == 3)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_2_addr" [src/hls_detector.cpp:86]   --->   Operation 440 'store' 'store_ln86' <Predicate = (trunc_ln85 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 441 'br' 'br_ln86' <Predicate = (trunc_ln85 == 2)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_1_addr" [src/hls_detector.cpp:86]   --->   Operation 442 'store' 'store_ln86' <Predicate = (trunc_ln85 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 443 'br' 'br_ln86' <Predicate = (trunc_ln85 == 1)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_addr" [src/hls_detector.cpp:86]   --->   Operation 444 'store' 'store_ln86' <Predicate = (trunc_ln85 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 445 'br' 'br_ln86' <Predicate = (trunc_ln85 == 0)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln86 = store i1 1, i13 %visited_63_addr" [src/hls_detector.cpp:86]   --->   Operation 446 'store' 'store_ln86' <Predicate = (trunc_ln85 == 63)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx17.exit" [src/hls_detector.cpp:86]   --->   Operation 447 'br' 'br_ln86' <Predicate = (trunc_ln85 == 63)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%loop_count = alloca i32 1" [src/hls_detector.cpp:89]   --->   Operation 448 'alloca' 'loop_count' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%queue_front = alloca i32 1" [src/hls_detector.cpp:77]   --->   Operation 449 'alloca' 'queue_front' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%blob_prefix_sum_write_assign = alloca i32 1" [src/hls_detector.cpp:52]   --->   Operation 450 'alloca' 'blob_prefix_sum_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%queue_back = alloca i32 1" [src/hls_detector.cpp:78]   --->   Operation 451 'alloca' 'queue_back' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 1, i32 %queue_back" [src/hls_detector.cpp:78]   --->   Operation 452 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 453 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 0, i32 %blob_prefix_sum_write_assign" [src/hls_detector.cpp:52]   --->   Operation 453 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 454 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 0, i32 %queue_front" [src/hls_detector.cpp:77]   --->   Operation 454 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 455 [1/1] (1.58ns)   --->   "%store_ln89 = store i10 0, i10 %loop_count" [src/hls_detector.cpp:89]   --->   Operation 455 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.cond18" [src/hls_detector.cpp:89]   --->   Operation 456 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.53>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%loop_count_1 = load i10 %loop_count" [src/hls_detector.cpp:89]   --->   Operation 457 'load' 'loop_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%queue_front_3 = load i32 %queue_front" [src/hls_detector.cpp:94]   --->   Operation 458 'load' 'queue_front_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%queue_back_1 = load i32 %queue_back"   --->   Operation 459 'load' 'queue_back_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %loop_count_1, i32 9" [src/hls_detector.cpp:89]   --->   Operation 460 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_eq  i32 %queue_front_3, i32 %queue_back_1" [src/hls_detector.cpp:89]   --->   Operation 461 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.97ns)   --->   "%or_ln89 = or i1 %tmp_2, i1 %icmp_ln89" [src/hls_detector.cpp:89]   --->   Operation 462 'or' 'or_ln89' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (1.73ns)   --->   "%loop_count_2 = add i10 %loop_count_1, i10 1" [src/hls_detector.cpp:89]   --->   Operation 463 'add' 'loop_count_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %or_ln89, void %for.body22_ifconv, void %for.cond.cleanup21" [src/hls_detector.cpp:89]   --->   Operation 464 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i32 %queue_front_3" [src/hls_detector.cpp:92]   --->   Operation 465 'zext' 'zext_ln92' <Predicate = (!or_ln89)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%queue_x_addr_1 = getelementptr i32 %queue_x, i64 0, i64 %zext_ln92" [src/hls_detector.cpp:92]   --->   Operation 466 'getelementptr' 'queue_x_addr_1' <Predicate = (!or_ln89)> <Delay = 0.00>
ST_5 : Operation 467 [2/2] (3.25ns)   --->   "%x = load i9 %queue_x_addr_1" [src/hls_detector.cpp:92]   --->   Operation 467 'load' 'x' <Predicate = (!or_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%blob_prefix_sum_write_assign_load_1 = load i32 %blob_prefix_sum_write_assign"   --->   Operation 468 'load' 'blob_prefix_sum_write_assign_load_1' <Predicate = (or_ln89)> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %blob_prefix_sum_write_assign_load_1"   --->   Operation 469 'ret' 'ret_ln0' <Predicate = (or_ln89)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 470 [1/2] ( I:3.25ns O:3.25ns )   --->   "%x = load i9 %queue_x_addr_1" [src/hls_detector.cpp:92]   --->   Operation 470 'load' 'x' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i32 %x" [src/hls_detector.cpp:92]   --->   Operation 471 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 472 [36/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 472 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 473 [35/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 473 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 474 [34/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 474 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 475 [33/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 475 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 476 [32/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 476 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 477 [31/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 477 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 478 [30/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 478 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 479 [29/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 479 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 480 [28/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 480 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 481 [27/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 481 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 482 [26/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 482 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 483 [25/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 483 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 484 [24/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 484 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 485 [23/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 485 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 486 [22/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 486 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 487 [21/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 487 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 488 [20/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 488 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 489 [19/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 489 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 490 [18/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 490 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 491 [17/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 491 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 492 [16/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 492 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 493 [15/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 493 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 494 [14/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 494 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 495 [13/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 495 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 496 [12/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 496 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 497 [11/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 497 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 498 [10/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 498 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 499 [9/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 499 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 500 [8/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 500 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 501 [7/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 501 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 502 [6/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 502 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 503 [5/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 503 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 504 [4/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 504 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 505 [3/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 505 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 506 [1/1] (0.00ns)   --->   "%queue_y_addr_1 = getelementptr i32 %queue_y, i64 0, i64 %zext_ln92" [src/hls_detector.cpp:93]   --->   Operation 506 'getelementptr' 'queue_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 507 [2/2] (3.25ns)   --->   "%y = load i9 %queue_y_addr_1" [src/hls_detector.cpp:93]   --->   Operation 507 'load' 'y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 508 [2/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 508 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 509 [1/2] ( I:3.25ns O:3.25ns )   --->   "%y = load i9 %queue_y_addr_1" [src/hls_detector.cpp:93]   --->   Operation 509 'load' 'y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %y" [src/hls_detector.cpp:93]   --->   Operation 510 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %y" [src/hls_detector.cpp:104]   --->   Operation 511 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i32 %y" [src/hls_detector.cpp:104]   --->   Operation 512 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 513 [1/36] (4.33ns)   --->   "%urem_ln92 = urem i32 %x, i32 100" [src/hls_detector.cpp:92]   --->   Operation 513 'urem' 'urem_ln92' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln92_2 = trunc i16 %urem_ln92" [src/hls_detector.cpp:92]   --->   Operation 514 'trunc' 'trunc_ln92_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i32 %x" [src/hls_detector.cpp:92]   --->   Operation 515 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 516 [2/2] (6.91ns)   --->   "%mul_ln92 = mul i42 %zext_ln92_1, i42 5497558139" [src/hls_detector.cpp:92]   --->   Operation 516 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 517 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i26.i7, i26 %trunc_ln104, i7 0" [src/hls_detector.cpp:104]   --->   Operation 517 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 518 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %trunc_ln104_1, i5 0" [src/hls_detector.cpp:104]   --->   Operation 518 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln104 = sub i33 %p_shl2, i33 %p_shl3" [src/hls_detector.cpp:104]   --->   Operation 519 'sub' 'sub_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 520 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln93, i2 0" [src/hls_detector.cpp:104]   --->   Operation 520 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 521 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%add_ln104_1 = add i33 %sub_ln104, i33 %p_shl4" [src/hls_detector.cpp:104]   --->   Operation 521 'add' 'add_ln104_1' <Predicate = true> <Delay = 4.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i33 %add_ln104_1" [src/hls_detector.cpp:104]   --->   Operation 522 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 523 [1/1] (2.07ns)   --->   "%add_ln104 = add i16 %trunc_ln104_2, i16 %trunc_ln92_2" [src/hls_detector.cpp:104]   --->   Operation 523 'add' 'add_ln104' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 524 [1/2] (6.91ns)   --->   "%mul_ln92 = mul i42 %zext_ln92_1, i42 5497558139" [src/hls_detector.cpp:92]   --->   Operation 524 'mul' 'mul_ln92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = partselect i3 @_ssdm_op_PartSelect.i3.i42.i32.i32, i42 %mul_ln92, i32 39, i32 41" [src/hls_detector.cpp:92]   --->   Operation 525 'partselect' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i16 %add_ln104" [src/hls_detector.cpp:104]   --->   Operation 526 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 527 [1/1] (0.00ns)   --->   "%frame_0_addr = getelementptr i8 %frame_0, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 527 'getelementptr' 'frame_0_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 528 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 528 'getelementptr' 'frame_1_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 529 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 529 'getelementptr' 'frame_2_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 530 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 530 'getelementptr' 'frame_3_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 531 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 531 'getelementptr' 'frame_4_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 532 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 532 'getelementptr' 'frame_5_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 533 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 533 'getelementptr' 'frame_6_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 534 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln104" [src/hls_detector.cpp:104]   --->   Operation 534 'getelementptr' 'frame_7_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 535 [2/2] (3.25ns)   --->   "%frame_0_load = load i16 %frame_0_addr" [src/hls_detector.cpp:104]   --->   Operation 535 'load' 'frame_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 536 [2/2] (3.25ns)   --->   "%frame_1_load = load i16 %frame_1_addr" [src/hls_detector.cpp:104]   --->   Operation 536 'load' 'frame_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 537 [2/2] (3.25ns)   --->   "%frame_2_load = load i16 %frame_2_addr" [src/hls_detector.cpp:104]   --->   Operation 537 'load' 'frame_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 538 [2/2] (3.25ns)   --->   "%frame_3_load = load i16 %frame_3_addr" [src/hls_detector.cpp:104]   --->   Operation 538 'load' 'frame_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 539 [2/2] (3.25ns)   --->   "%frame_4_load = load i16 %frame_4_addr" [src/hls_detector.cpp:104]   --->   Operation 539 'load' 'frame_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 540 [2/2] (3.25ns)   --->   "%frame_5_load = load i16 %frame_5_addr" [src/hls_detector.cpp:104]   --->   Operation 540 'load' 'frame_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 541 [2/2] (3.25ns)   --->   "%frame_6_load = load i16 %frame_6_addr" [src/hls_detector.cpp:104]   --->   Operation 541 'load' 'frame_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_43 : Operation 542 [2/2] (3.25ns)   --->   "%frame_7_load = load i16 %frame_7_addr" [src/hls_detector.cpp:104]   --->   Operation 542 'load' 'frame_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>

State 44 <SV = 43> <Delay = 5.55>
ST_44 : Operation 543 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_0_load = load i16 %frame_0_addr" [src/hls_detector.cpp:104]   --->   Operation 543 'load' 'frame_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 544 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_1_load = load i16 %frame_1_addr" [src/hls_detector.cpp:104]   --->   Operation 544 'load' 'frame_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 545 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_2_load = load i16 %frame_2_addr" [src/hls_detector.cpp:104]   --->   Operation 545 'load' 'frame_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 546 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_3_load = load i16 %frame_3_addr" [src/hls_detector.cpp:104]   --->   Operation 546 'load' 'frame_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 547 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_4_load = load i16 %frame_4_addr" [src/hls_detector.cpp:104]   --->   Operation 547 'load' 'frame_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 548 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_5_load = load i16 %frame_5_addr" [src/hls_detector.cpp:104]   --->   Operation 548 'load' 'frame_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 549 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_6_load = load i16 %frame_6_addr" [src/hls_detector.cpp:104]   --->   Operation 549 'load' 'frame_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 550 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_7_load = load i16 %frame_7_addr" [src/hls_detector.cpp:104]   --->   Operation 550 'load' 'frame_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_44 : Operation 551 [1/1] (2.30ns)   --->   "%pixel = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %frame_0_load, i3 1, i8 %frame_1_load, i3 2, i8 %frame_2_load, i3 3, i8 %frame_3_load, i3 4, i8 %frame_4_load, i3 5, i8 %frame_5_load, i3 6, i8 %frame_6_load, i3 7, i8 %frame_7_load, i8 0, i3 %trunc_ln92_1" [src/hls_detector.cpp:104]   --->   Operation 551 'sparsemux' 'pixel' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.80>
ST_45 : Operation 552 [1/1] (0.00ns)   --->   "%blob_prefix_sum_write_assign_load = load i32 %blob_prefix_sum_write_assign" [src/hls_detector.cpp:106]   --->   Operation 552 'load' 'blob_prefix_sum_write_assign_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 553 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/hls_detector.cpp:90]   --->   Operation 553 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 554 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/hls_detector.cpp:89]   --->   Operation 554 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 555 [1/1] (2.55ns)   --->   "%queue_front_4 = add i32 %queue_front_3, i32 1" [src/hls_detector.cpp:94]   --->   Operation 555 'add' 'queue_front_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 556 [1/1] (2.55ns)   --->   "%icmp_ln95 = icmp_eq  i32 %queue_front_4, i32 512" [src/hls_detector.cpp:95]   --->   Operation 556 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 557 [1/1] (0.69ns)   --->   "%queue_front_5 = select i1 %icmp_ln95, i32 0, i32 %queue_front_4" [src/hls_detector.cpp:95]   --->   Operation 557 'select' 'queue_front_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 558 [1/1] (1.91ns)   --->   "%icmp_ln7 = icmp_ugt  i8 %pixel, i8 160" [src/hls_detector.cpp:7->src/hls_detector.cpp:104]   --->   Operation 558 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %blob_prefix_sum_write_assign_load, i32 9, i32 31" [src/hls_detector.cpp:105]   --->   Operation 559 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 560 [1/1] (2.28ns)   --->   "%icmp_ln105 = icmp_slt  i23 %tmp_3, i23 1" [src/hls_detector.cpp:105]   --->   Operation 560 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 561 [1/1] (2.55ns)   --->   "%add_ln106 = add i32 %blob_prefix_sum_write_assign_load, i32 1" [src/hls_detector.cpp:106]   --->   Operation 561 'add' 'add_ln106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln105 = select i1 %icmp_ln105, i32 %add_ln106, i32 %blob_prefix_sum_write_assign_load" [src/hls_detector.cpp:105]   --->   Operation 562 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 563 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln7, i32 %select_ln105, i32 %blob_prefix_sum_write_assign_load" [src/hls_detector.cpp:7->src/hls_detector.cpp:104]   --->   Operation 563 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 564 [1/1] (2.55ns)   --->   "%icmp_ln20 = icmp_sgt  i32 %y, i32 0" [src/hls_detector.cpp:20->src/hls_detector.cpp:113]   --->   Operation 564 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 565 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %if.end.i, void %if.then.i" [src/hls_detector.cpp:20->src/hls_detector.cpp:113]   --->   Operation 565 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 566 [1/1] (2.52ns)   --->   "%add_ln22 = add i31 %trunc_ln93, i31 2147483647" [src/hls_detector.cpp:22->src/hls_detector.cpp:113]   --->   Operation 566 'add' 'add_ln22' <Predicate = (icmp_ln20)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %add_ln22" [src/hls_detector.cpp:21->src/hls_detector.cpp:113]   --->   Operation 567 'zext' 'zext_ln21' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 568 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln21 = store i32 %x, i2 %neighbors_addr_4" [src/hls_detector.cpp:21->src/hls_detector.cpp:113]   --->   Operation 568 'store' 'store_ln21' <Predicate = (icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_45 : Operation 569 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln22 = store i32 %zext_ln21, i2 %neighbors_1_addr_4" [src/hls_detector.cpp:22->src/hls_detector.cpp:113]   --->   Operation 569 'store' 'store_ln22' <Predicate = (icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_45 : Operation 570 [1/1] (1.58ns)   --->   "%br_ln24 = br void %if.end.i" [src/hls_detector.cpp:24->src/hls_detector.cpp:113]   --->   Operation 570 'br' 'br_ln24' <Predicate = (icmp_ln20)> <Delay = 1.58>
ST_45 : Operation 571 [1/1] (0.00ns)   --->   "%num_neighbors = phi i1 1, void %if.then.i, i1 0, void %for.body22_ifconv"   --->   Operation 571 'phi' 'num_neighbors' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i1 %num_neighbors" [src/hls_detector.cpp:112]   --->   Operation 572 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 573 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_slt  i32 %y, i32 599" [src/hls_detector.cpp:27->src/hls_detector.cpp:113]   --->   Operation 573 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 574 [1/1] (1.58ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %if.end14.i, void %if.then6.i" [src/hls_detector.cpp:27->src/hls_detector.cpp:113]   --->   Operation 574 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>

State 46 <SV = 45> <Delay = 4.87>
ST_46 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i1 %num_neighbors" [src/hls_detector.cpp:28->src/hls_detector.cpp:113]   --->   Operation 575 'zext' 'zext_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 576 [1/1] (0.00ns)   --->   "%neighbors_addr = getelementptr i32 %neighbors, i64 0, i64 %zext_ln28" [src/hls_detector.cpp:28->src/hls_detector.cpp:113]   --->   Operation 576 'getelementptr' 'neighbors_addr' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 577 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %y, i32 1" [src/hls_detector.cpp:29->src/hls_detector.cpp:113]   --->   Operation 577 'add' 'add_ln29' <Predicate = (icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 578 [1/1] (0.00ns)   --->   "%neighbors_1_addr = getelementptr i32 %neighbors_1, i64 0, i64 %zext_ln28" [src/hls_detector.cpp:29->src/hls_detector.cpp:113]   --->   Operation 578 'getelementptr' 'neighbors_1_addr' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_46 : Operation 579 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln28 = store i32 %x, i2 %neighbors_addr" [src/hls_detector.cpp:28->src/hls_detector.cpp:113]   --->   Operation 579 'store' 'store_ln28' <Predicate = (icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_46 : Operation 580 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln29 = store i32 %add_ln29, i2 %neighbors_1_addr" [src/hls_detector.cpp:29->src/hls_detector.cpp:113]   --->   Operation 580 'store' 'store_ln29' <Predicate = (icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_46 : Operation 581 [1/1] (0.99ns)   --->   "%num_neighbors_4 = select i1 %num_neighbors, i2 2, i2 1" [src/hls_detector.cpp:30->src/hls_detector.cpp:113]   --->   Operation 581 'select' 'num_neighbors_4' <Predicate = (icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 582 [1/1] (1.58ns)   --->   "%br_ln31 = br void %if.end14.i" [src/hls_detector.cpp:31->src/hls_detector.cpp:113]   --->   Operation 582 'br' 'br_ln31' <Predicate = (icmp_ln27)> <Delay = 1.58>
ST_46 : Operation 583 [1/1] (0.00ns)   --->   "%num_neighbors_1 = phi i2 %num_neighbors_4, void %if.then6.i, i2 %zext_ln112, void %if.end.i"   --->   Operation 583 'phi' 'num_neighbors_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 584 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_sgt  i32 %x, i32 0" [src/hls_detector.cpp:34->src/hls_detector.cpp:113]   --->   Operation 584 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 585 [1/1] (1.58ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %if.end25.i, void %if.then16.i" [src/hls_detector.cpp:34->src/hls_detector.cpp:113]   --->   Operation 585 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 47 <SV = 46> <Delay = 4.84>
ST_47 : Operation 586 [1/1] (2.52ns)   --->   "%add_ln35 = add i31 %trunc_ln92, i31 2147483647" [src/hls_detector.cpp:35->src/hls_detector.cpp:113]   --->   Operation 586 'add' 'add_ln35' <Predicate = (icmp_ln34)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i31 %add_ln35" [src/hls_detector.cpp:35->src/hls_detector.cpp:113]   --->   Operation 587 'zext' 'zext_ln35_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %num_neighbors_1" [src/hls_detector.cpp:35->src/hls_detector.cpp:113]   --->   Operation 588 'zext' 'zext_ln35' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 589 [1/1] (0.00ns)   --->   "%neighbors_addr_1 = getelementptr i32 %neighbors, i64 0, i64 %zext_ln35" [src/hls_detector.cpp:35->src/hls_detector.cpp:113]   --->   Operation 589 'getelementptr' 'neighbors_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 590 [1/1] (0.00ns)   --->   "%neighbors_1_addr_1 = getelementptr i32 %neighbors_1, i64 0, i64 %zext_ln35" [src/hls_detector.cpp:36->src/hls_detector.cpp:113]   --->   Operation 590 'getelementptr' 'neighbors_1_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_47 : Operation 591 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln35 = store i32 %zext_ln35_1, i2 %neighbors_addr_1" [src/hls_detector.cpp:35->src/hls_detector.cpp:113]   --->   Operation 591 'store' 'store_ln35' <Predicate = (icmp_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_47 : Operation 592 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln36 = store i32 %y, i2 %neighbors_1_addr_1" [src/hls_detector.cpp:36->src/hls_detector.cpp:113]   --->   Operation 592 'store' 'store_ln36' <Predicate = (icmp_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_47 : Operation 593 [1/1] (1.56ns)   --->   "%num_neighbors_5 = add i2 %num_neighbors_1, i2 1" [src/hls_detector.cpp:37->src/hls_detector.cpp:113]   --->   Operation 593 'add' 'num_neighbors_5' <Predicate = (icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 594 [1/1] (1.58ns)   --->   "%br_ln38 = br void %if.end25.i" [src/hls_detector.cpp:38->src/hls_detector.cpp:113]   --->   Operation 594 'br' 'br_ln38' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_47 : Operation 595 [1/1] (0.00ns)   --->   "%num_neighbors_2 = phi i2 %num_neighbors_5, void %if.then16.i, i2 %num_neighbors_1, void %if.end14.i"   --->   Operation 595 'phi' 'num_neighbors_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i2 %num_neighbors_2" [src/hls_detector.cpp:112]   --->   Operation 596 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 597 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_slt  i32 %x, i32 799" [src/hls_detector.cpp:41->src/hls_detector.cpp:113]   --->   Operation 597 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 598 [1/1] (1.58ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_Z13get_neighborsiiPA2_iRi.exit, void %if.then27.i" [src/hls_detector.cpp:41->src/hls_detector.cpp:113]   --->   Operation 598 'br' 'br_ln41' <Predicate = true> <Delay = 1.58>

State 48 <SV = 47> <Delay = 4.87>
ST_48 : Operation 599 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %x, i32 1" [src/hls_detector.cpp:42->src/hls_detector.cpp:113]   --->   Operation 599 'add' 'add_ln42' <Predicate = (icmp_ln41)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %num_neighbors_2" [src/hls_detector.cpp:42->src/hls_detector.cpp:113]   --->   Operation 600 'zext' 'zext_ln42' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 601 [1/1] (0.00ns)   --->   "%neighbors_addr_2 = getelementptr i32 %neighbors, i64 0, i64 %zext_ln42" [src/hls_detector.cpp:42->src/hls_detector.cpp:113]   --->   Operation 601 'getelementptr' 'neighbors_addr_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 602 [1/1] (0.00ns)   --->   "%neighbors_1_addr_2 = getelementptr i32 %neighbors_1, i64 0, i64 %zext_ln42" [src/hls_detector.cpp:43->src/hls_detector.cpp:113]   --->   Operation 602 'getelementptr' 'neighbors_1_addr_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 603 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln42 = store i32 %add_ln42, i2 %neighbors_addr_2" [src/hls_detector.cpp:42->src/hls_detector.cpp:113]   --->   Operation 603 'store' 'store_ln42' <Predicate = (icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_48 : Operation 604 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln43 = store i32 %y, i2 %neighbors_1_addr_2" [src/hls_detector.cpp:43->src/hls_detector.cpp:113]   --->   Operation 604 'store' 'store_ln43' <Predicate = (icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_48 : Operation 605 [1/1] (1.56ns)   --->   "%num_neighbors_6 = add i3 %zext_ln112_1, i3 1" [src/hls_detector.cpp:44->src/hls_detector.cpp:113]   --->   Operation 605 'add' 'num_neighbors_6' <Predicate = (icmp_ln41)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 606 [1/1] (1.58ns)   --->   "%br_ln45 = br void %_Z13get_neighborsiiPA2_iRi.exit" [src/hls_detector.cpp:45->src/hls_detector.cpp:113]   --->   Operation 606 'br' 'br_ln45' <Predicate = (icmp_ln41)> <Delay = 1.58>
ST_48 : Operation 607 [1/1] (0.00ns)   --->   "%num_neighbors_3 = phi i3 %num_neighbors_6, void %if.then27.i, i3 %zext_ln112_1, void %if.end25.i"   --->   Operation 607 'phi' 'num_neighbors_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 608 [1/1] (1.58ns)   --->   "%br_ln117 = br void %for.body75" [src/hls_detector.cpp:117]   --->   Operation 608 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 49 <SV = 48> <Delay = 3.23>
ST_49 : Operation 609 [1/1] (0.00ns)   --->   "%i_1 = phi i3 0, void %_Z13get_neighborsiiPA2_iRi.exit, i3 %add_ln117, void %for.inc107" [src/hls_detector.cpp:117]   --->   Operation 609 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 610 [1/1] (1.65ns)   --->   "%icmp_ln117 = icmp_eq  i3 %i_1, i3 %num_neighbors_3" [src/hls_detector.cpp:117]   --->   Operation 610 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 611 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 0"   --->   Operation 611 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 612 [1/1] (1.65ns)   --->   "%add_ln117 = add i3 %i_1, i3 1" [src/hls_detector.cpp:117]   --->   Operation 612 'add' 'add_ln117' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body75.split, void %for.inc110.loopexit" [src/hls_detector.cpp:117]   --->   Operation 613 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i3 %i_1" [src/hls_detector.cpp:117]   --->   Operation 614 'zext' 'zext_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 615 [1/1] (0.00ns)   --->   "%neighbors_addr_3 = getelementptr i32 %neighbors, i64 0, i64 %zext_ln117" [src/hls_detector.cpp:118]   --->   Operation 615 'getelementptr' 'neighbors_addr_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 616 [2/2] (2.32ns)   --->   "%nx = load i2 %neighbors_addr_3" [src/hls_detector.cpp:118]   --->   Operation 616 'load' 'nx' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_49 : Operation 617 [1/1] (0.00ns)   --->   "%neighbors_1_addr_3 = getelementptr i32 %neighbors_1, i64 0, i64 %zext_ln117" [src/hls_detector.cpp:119]   --->   Operation 617 'getelementptr' 'neighbors_1_addr_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 618 [2/2] (2.32ns)   --->   "%ny = load i2 %neighbors_1_addr_3" [src/hls_detector.cpp:119]   --->   Operation 618 'load' 'ny' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_49 : Operation 619 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %empty, i32 %blob_prefix_sum_write_assign" [src/hls_detector.cpp:52]   --->   Operation 619 'store' 'store_ln52' <Predicate = (icmp_ln117)> <Delay = 1.58>
ST_49 : Operation 620 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %queue_front_5, i32 %queue_front" [src/hls_detector.cpp:77]   --->   Operation 620 'store' 'store_ln77' <Predicate = (icmp_ln117)> <Delay = 1.58>
ST_49 : Operation 621 [1/1] (1.58ns)   --->   "%store_ln89 = store i10 %loop_count_2, i10 %loop_count" [src/hls_detector.cpp:89]   --->   Operation 621 'store' 'store_ln89' <Predicate = (icmp_ln117)> <Delay = 1.58>
ST_49 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.cond18" [src/hls_detector.cpp:89]   --->   Operation 622 'br' 'br_ln89' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.65>
ST_50 : Operation 623 [1/2] ( I:2.32ns O:2.32ns )   --->   "%nx = load i2 %neighbors_addr_3" [src/hls_detector.cpp:118]   --->   Operation 623 'load' 'nx' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_50 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %nx" [src/hls_detector.cpp:118]   --->   Operation 624 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 625 [36/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 625 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 626 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ny = load i2 %neighbors_1_addr_3" [src/hls_detector.cpp:119]   --->   Operation 626 'load' 'ny' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_50 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %ny" [src/hls_detector.cpp:121]   --->   Operation 627 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %trunc_ln121, i5 0" [src/hls_detector.cpp:121]   --->   Operation 628 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 629 [1/1] (2.16ns)   --->   "%add_ln121 = add i19 %trunc_ln118, i19 %shl_ln1" [src/hls_detector.cpp:121]   --->   Operation 629 'add' 'add_ln121' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i19 %add_ln121" [src/hls_detector.cpp:121]   --->   Operation 630 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = trunc i32 %ny" [src/hls_detector.cpp:121]   --->   Operation 631 'trunc' 'trunc_ln121_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = trunc i32 %ny" [src/hls_detector.cpp:121]   --->   Operation 632 'trunc' 'trunc_ln121_3' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 4.33>
ST_51 : Operation 633 [35/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 633 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 634 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln121_2, i10 0" [src/hls_detector.cpp:121]   --->   Operation 634 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 635 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln121_3, i8 0" [src/hls_detector.cpp:121]   --->   Operation 635 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln121 = sub i19 %p_shl5, i19 %p_shl6" [src/hls_detector.cpp:121]   --->   Operation 636 'sub' 'sub_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 637 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%index_1 = add i19 %add_ln121, i19 %sub_ln121" [src/hls_detector.cpp:121]   --->   Operation 637 'add' 'index_1' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 638 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %index_1, i32 6, i32 18" [src/hls_detector.cpp:121]   --->   Operation 638 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 4.33>
ST_52 : Operation 639 [34/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 639 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.33>
ST_53 : Operation 640 [33/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 640 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.33>
ST_54 : Operation 641 [32/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 641 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.33>
ST_55 : Operation 642 [31/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 642 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.33>
ST_56 : Operation 643 [30/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 643 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.33>
ST_57 : Operation 644 [29/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 644 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.33>
ST_58 : Operation 645 [28/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 645 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.33>
ST_59 : Operation 646 [27/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 646 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.33>
ST_60 : Operation 647 [26/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 647 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.33>
ST_61 : Operation 648 [25/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 648 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.33>
ST_62 : Operation 649 [24/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 649 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.33>
ST_63 : Operation 650 [23/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 650 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.33>
ST_64 : Operation 651 [22/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 651 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.33>
ST_65 : Operation 652 [21/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 652 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.33>
ST_66 : Operation 653 [20/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 653 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.33>
ST_67 : Operation 654 [19/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 654 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.33>
ST_68 : Operation 655 [18/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 655 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.33>
ST_69 : Operation 656 [17/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 656 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.33>
ST_70 : Operation 657 [16/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 657 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.33>
ST_71 : Operation 658 [15/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 658 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.33>
ST_72 : Operation 659 [14/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 659 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.33>
ST_73 : Operation 660 [13/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 660 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.33>
ST_74 : Operation 661 [12/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 661 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.33>
ST_75 : Operation 662 [11/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 662 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.33>
ST_76 : Operation 663 [10/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 663 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.33>
ST_77 : Operation 664 [9/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 664 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.33>
ST_78 : Operation 665 [8/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 665 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.33>
ST_79 : Operation 666 [7/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 666 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.33>
ST_80 : Operation 667 [6/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 667 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.33>
ST_81 : Operation 668 [5/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 668 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.33>
ST_82 : Operation 669 [4/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 669 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.33>
ST_83 : Operation 670 [3/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 670 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.91>
ST_84 : Operation 671 [2/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 671 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i32 %nx" [src/hls_detector.cpp:118]   --->   Operation 672 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 673 [2/2] (6.91ns)   --->   "%mul_ln118 = mul i42 %zext_ln118, i42 5497558139" [src/hls_detector.cpp:118]   --->   Operation 673 'mul' 'mul_ln118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i13 %lshr_ln2" [src/hls_detector.cpp:121]   --->   Operation 674 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 675 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr i1 %visited, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 675 'getelementptr' 'visited_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 676 [1/1] (0.00ns)   --->   "%visited_1_addr_1 = getelementptr i1 %visited_1, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 676 'getelementptr' 'visited_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 677 [1/1] (0.00ns)   --->   "%visited_2_addr_1 = getelementptr i1 %visited_2, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 677 'getelementptr' 'visited_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 678 [1/1] (0.00ns)   --->   "%visited_3_addr_1 = getelementptr i1 %visited_3, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 678 'getelementptr' 'visited_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 679 [1/1] (0.00ns)   --->   "%visited_4_addr_1 = getelementptr i1 %visited_4, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 679 'getelementptr' 'visited_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 680 [1/1] (0.00ns)   --->   "%visited_5_addr_1 = getelementptr i1 %visited_5, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 680 'getelementptr' 'visited_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 681 [1/1] (0.00ns)   --->   "%visited_6_addr_1 = getelementptr i1 %visited_6, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 681 'getelementptr' 'visited_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 682 [1/1] (0.00ns)   --->   "%visited_7_addr_1 = getelementptr i1 %visited_7, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 682 'getelementptr' 'visited_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 683 [1/1] (0.00ns)   --->   "%visited_8_addr_1 = getelementptr i1 %visited_8, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 683 'getelementptr' 'visited_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 684 [1/1] (0.00ns)   --->   "%visited_9_addr_1 = getelementptr i1 %visited_9, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 684 'getelementptr' 'visited_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 685 [1/1] (0.00ns)   --->   "%visited_10_addr_1 = getelementptr i1 %visited_10, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 685 'getelementptr' 'visited_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 686 [1/1] (0.00ns)   --->   "%visited_11_addr_1 = getelementptr i1 %visited_11, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 686 'getelementptr' 'visited_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 687 [1/1] (0.00ns)   --->   "%visited_12_addr_1 = getelementptr i1 %visited_12, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 687 'getelementptr' 'visited_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 688 [1/1] (0.00ns)   --->   "%visited_13_addr_1 = getelementptr i1 %visited_13, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 688 'getelementptr' 'visited_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 689 [1/1] (0.00ns)   --->   "%visited_14_addr_1 = getelementptr i1 %visited_14, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 689 'getelementptr' 'visited_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 690 [1/1] (0.00ns)   --->   "%visited_15_addr_1 = getelementptr i1 %visited_15, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 690 'getelementptr' 'visited_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 691 [1/1] (0.00ns)   --->   "%visited_16_addr_1 = getelementptr i1 %visited_16, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 691 'getelementptr' 'visited_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 692 [1/1] (0.00ns)   --->   "%visited_17_addr_1 = getelementptr i1 %visited_17, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 692 'getelementptr' 'visited_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 693 [1/1] (0.00ns)   --->   "%visited_18_addr_1 = getelementptr i1 %visited_18, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 693 'getelementptr' 'visited_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 694 [1/1] (0.00ns)   --->   "%visited_19_addr_1 = getelementptr i1 %visited_19, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 694 'getelementptr' 'visited_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 695 [1/1] (0.00ns)   --->   "%visited_20_addr_1 = getelementptr i1 %visited_20, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 695 'getelementptr' 'visited_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 696 [1/1] (0.00ns)   --->   "%visited_21_addr_1 = getelementptr i1 %visited_21, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 696 'getelementptr' 'visited_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 697 [1/1] (0.00ns)   --->   "%visited_22_addr_1 = getelementptr i1 %visited_22, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 697 'getelementptr' 'visited_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 698 [1/1] (0.00ns)   --->   "%visited_23_addr_1 = getelementptr i1 %visited_23, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 698 'getelementptr' 'visited_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 699 [1/1] (0.00ns)   --->   "%visited_24_addr_1 = getelementptr i1 %visited_24, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 699 'getelementptr' 'visited_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 700 [1/1] (0.00ns)   --->   "%visited_25_addr_1 = getelementptr i1 %visited_25, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 700 'getelementptr' 'visited_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 701 [1/1] (0.00ns)   --->   "%visited_26_addr_1 = getelementptr i1 %visited_26, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 701 'getelementptr' 'visited_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 702 [1/1] (0.00ns)   --->   "%visited_27_addr_1 = getelementptr i1 %visited_27, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 702 'getelementptr' 'visited_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 703 [1/1] (0.00ns)   --->   "%visited_28_addr_1 = getelementptr i1 %visited_28, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 703 'getelementptr' 'visited_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 704 [1/1] (0.00ns)   --->   "%visited_29_addr_1 = getelementptr i1 %visited_29, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 704 'getelementptr' 'visited_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 705 [1/1] (0.00ns)   --->   "%visited_30_addr_1 = getelementptr i1 %visited_30, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 705 'getelementptr' 'visited_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 706 [1/1] (0.00ns)   --->   "%visited_31_addr_1 = getelementptr i1 %visited_31, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 706 'getelementptr' 'visited_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 707 [1/1] (0.00ns)   --->   "%visited_32_addr_1 = getelementptr i1 %visited_32, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 707 'getelementptr' 'visited_32_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 708 [1/1] (0.00ns)   --->   "%visited_33_addr_1 = getelementptr i1 %visited_33, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 708 'getelementptr' 'visited_33_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 709 [1/1] (0.00ns)   --->   "%visited_34_addr_1 = getelementptr i1 %visited_34, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 709 'getelementptr' 'visited_34_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 710 [1/1] (0.00ns)   --->   "%visited_35_addr_1 = getelementptr i1 %visited_35, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 710 'getelementptr' 'visited_35_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 711 [1/1] (0.00ns)   --->   "%visited_36_addr_1 = getelementptr i1 %visited_36, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 711 'getelementptr' 'visited_36_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 712 [1/1] (0.00ns)   --->   "%visited_37_addr_1 = getelementptr i1 %visited_37, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 712 'getelementptr' 'visited_37_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 713 [1/1] (0.00ns)   --->   "%visited_38_addr_1 = getelementptr i1 %visited_38, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 713 'getelementptr' 'visited_38_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 714 [1/1] (0.00ns)   --->   "%visited_39_addr_1 = getelementptr i1 %visited_39, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 714 'getelementptr' 'visited_39_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 715 [1/1] (0.00ns)   --->   "%visited_40_addr_1 = getelementptr i1 %visited_40, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 715 'getelementptr' 'visited_40_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 716 [1/1] (0.00ns)   --->   "%visited_41_addr_1 = getelementptr i1 %visited_41, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 716 'getelementptr' 'visited_41_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 717 [1/1] (0.00ns)   --->   "%visited_42_addr_1 = getelementptr i1 %visited_42, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 717 'getelementptr' 'visited_42_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 718 [1/1] (0.00ns)   --->   "%visited_43_addr_1 = getelementptr i1 %visited_43, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 718 'getelementptr' 'visited_43_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 719 [1/1] (0.00ns)   --->   "%visited_44_addr_1 = getelementptr i1 %visited_44, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 719 'getelementptr' 'visited_44_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 720 [1/1] (0.00ns)   --->   "%visited_45_addr_1 = getelementptr i1 %visited_45, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 720 'getelementptr' 'visited_45_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 721 [1/1] (0.00ns)   --->   "%visited_46_addr_1 = getelementptr i1 %visited_46, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 721 'getelementptr' 'visited_46_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 722 [1/1] (0.00ns)   --->   "%visited_47_addr_1 = getelementptr i1 %visited_47, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 722 'getelementptr' 'visited_47_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 723 [1/1] (0.00ns)   --->   "%visited_48_addr_1 = getelementptr i1 %visited_48, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 723 'getelementptr' 'visited_48_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 724 [1/1] (0.00ns)   --->   "%visited_49_addr_1 = getelementptr i1 %visited_49, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 724 'getelementptr' 'visited_49_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 725 [1/1] (0.00ns)   --->   "%visited_50_addr_1 = getelementptr i1 %visited_50, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 725 'getelementptr' 'visited_50_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 726 [1/1] (0.00ns)   --->   "%visited_51_addr_1 = getelementptr i1 %visited_51, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 726 'getelementptr' 'visited_51_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 727 [1/1] (0.00ns)   --->   "%visited_52_addr_1 = getelementptr i1 %visited_52, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 727 'getelementptr' 'visited_52_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 728 [1/1] (0.00ns)   --->   "%visited_53_addr_1 = getelementptr i1 %visited_53, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 728 'getelementptr' 'visited_53_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 729 [1/1] (0.00ns)   --->   "%visited_54_addr_1 = getelementptr i1 %visited_54, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 729 'getelementptr' 'visited_54_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 730 [1/1] (0.00ns)   --->   "%visited_55_addr_1 = getelementptr i1 %visited_55, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 730 'getelementptr' 'visited_55_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 731 [1/1] (0.00ns)   --->   "%visited_56_addr_1 = getelementptr i1 %visited_56, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 731 'getelementptr' 'visited_56_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 732 [1/1] (0.00ns)   --->   "%visited_57_addr_1 = getelementptr i1 %visited_57, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 732 'getelementptr' 'visited_57_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 733 [1/1] (0.00ns)   --->   "%visited_58_addr_1 = getelementptr i1 %visited_58, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 733 'getelementptr' 'visited_58_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 734 [1/1] (0.00ns)   --->   "%visited_59_addr_1 = getelementptr i1 %visited_59, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 734 'getelementptr' 'visited_59_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 735 [1/1] (0.00ns)   --->   "%visited_60_addr_1 = getelementptr i1 %visited_60, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 735 'getelementptr' 'visited_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 736 [1/1] (0.00ns)   --->   "%visited_61_addr_1 = getelementptr i1 %visited_61, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 736 'getelementptr' 'visited_61_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 737 [1/1] (0.00ns)   --->   "%visited_62_addr_1 = getelementptr i1 %visited_62, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 737 'getelementptr' 'visited_62_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 738 [1/1] (0.00ns)   --->   "%visited_63_addr_1 = getelementptr i1 %visited_63, i64 0, i64 %zext_ln121" [src/hls_detector.cpp:122]   --->   Operation 738 'getelementptr' 'visited_63_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 739 [2/2] (2.32ns)   --->   "%visited_load = load i13 %visited_addr_1" [src/hls_detector.cpp:122]   --->   Operation 739 'load' 'visited_load' <Predicate = (trunc_ln121_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 740 [2/2] (2.32ns)   --->   "%visited_1_load = load i13 %visited_1_addr_1" [src/hls_detector.cpp:122]   --->   Operation 740 'load' 'visited_1_load' <Predicate = (trunc_ln121_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 741 [2/2] (2.32ns)   --->   "%visited_2_load = load i13 %visited_2_addr_1" [src/hls_detector.cpp:122]   --->   Operation 741 'load' 'visited_2_load' <Predicate = (trunc_ln121_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 742 [2/2] (2.32ns)   --->   "%visited_3_load = load i13 %visited_3_addr_1" [src/hls_detector.cpp:122]   --->   Operation 742 'load' 'visited_3_load' <Predicate = (trunc_ln121_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 743 [2/2] (2.32ns)   --->   "%visited_4_load = load i13 %visited_4_addr_1" [src/hls_detector.cpp:122]   --->   Operation 743 'load' 'visited_4_load' <Predicate = (trunc_ln121_1 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 744 [2/2] (2.32ns)   --->   "%visited_5_load = load i13 %visited_5_addr_1" [src/hls_detector.cpp:122]   --->   Operation 744 'load' 'visited_5_load' <Predicate = (trunc_ln121_1 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 745 [2/2] (2.32ns)   --->   "%visited_6_load = load i13 %visited_6_addr_1" [src/hls_detector.cpp:122]   --->   Operation 745 'load' 'visited_6_load' <Predicate = (trunc_ln121_1 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 746 [2/2] (2.32ns)   --->   "%visited_7_load = load i13 %visited_7_addr_1" [src/hls_detector.cpp:122]   --->   Operation 746 'load' 'visited_7_load' <Predicate = (trunc_ln121_1 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 747 [2/2] (2.32ns)   --->   "%visited_8_load = load i13 %visited_8_addr_1" [src/hls_detector.cpp:122]   --->   Operation 747 'load' 'visited_8_load' <Predicate = (trunc_ln121_1 == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 748 [2/2] (2.32ns)   --->   "%visited_9_load = load i13 %visited_9_addr_1" [src/hls_detector.cpp:122]   --->   Operation 748 'load' 'visited_9_load' <Predicate = (trunc_ln121_1 == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 749 [2/2] (2.32ns)   --->   "%visited_10_load = load i13 %visited_10_addr_1" [src/hls_detector.cpp:122]   --->   Operation 749 'load' 'visited_10_load' <Predicate = (trunc_ln121_1 == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 750 [2/2] (2.32ns)   --->   "%visited_11_load = load i13 %visited_11_addr_1" [src/hls_detector.cpp:122]   --->   Operation 750 'load' 'visited_11_load' <Predicate = (trunc_ln121_1 == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 751 [2/2] (2.32ns)   --->   "%visited_12_load = load i13 %visited_12_addr_1" [src/hls_detector.cpp:122]   --->   Operation 751 'load' 'visited_12_load' <Predicate = (trunc_ln121_1 == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 752 [2/2] (2.32ns)   --->   "%visited_13_load = load i13 %visited_13_addr_1" [src/hls_detector.cpp:122]   --->   Operation 752 'load' 'visited_13_load' <Predicate = (trunc_ln121_1 == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 753 [2/2] (2.32ns)   --->   "%visited_14_load = load i13 %visited_14_addr_1" [src/hls_detector.cpp:122]   --->   Operation 753 'load' 'visited_14_load' <Predicate = (trunc_ln121_1 == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 754 [2/2] (2.32ns)   --->   "%visited_15_load = load i13 %visited_15_addr_1" [src/hls_detector.cpp:122]   --->   Operation 754 'load' 'visited_15_load' <Predicate = (trunc_ln121_1 == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 755 [2/2] (2.32ns)   --->   "%visited_16_load = load i13 %visited_16_addr_1" [src/hls_detector.cpp:122]   --->   Operation 755 'load' 'visited_16_load' <Predicate = (trunc_ln121_1 == 16)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 756 [2/2] (2.32ns)   --->   "%visited_17_load = load i13 %visited_17_addr_1" [src/hls_detector.cpp:122]   --->   Operation 756 'load' 'visited_17_load' <Predicate = (trunc_ln121_1 == 17)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 757 [2/2] (2.32ns)   --->   "%visited_18_load = load i13 %visited_18_addr_1" [src/hls_detector.cpp:122]   --->   Operation 757 'load' 'visited_18_load' <Predicate = (trunc_ln121_1 == 18)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 758 [2/2] (2.32ns)   --->   "%visited_19_load = load i13 %visited_19_addr_1" [src/hls_detector.cpp:122]   --->   Operation 758 'load' 'visited_19_load' <Predicate = (trunc_ln121_1 == 19)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 759 [2/2] (2.32ns)   --->   "%visited_20_load = load i13 %visited_20_addr_1" [src/hls_detector.cpp:122]   --->   Operation 759 'load' 'visited_20_load' <Predicate = (trunc_ln121_1 == 20)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 760 [2/2] (2.32ns)   --->   "%visited_21_load = load i13 %visited_21_addr_1" [src/hls_detector.cpp:122]   --->   Operation 760 'load' 'visited_21_load' <Predicate = (trunc_ln121_1 == 21)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 761 [2/2] (2.32ns)   --->   "%visited_22_load = load i13 %visited_22_addr_1" [src/hls_detector.cpp:122]   --->   Operation 761 'load' 'visited_22_load' <Predicate = (trunc_ln121_1 == 22)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 762 [2/2] (2.32ns)   --->   "%visited_23_load = load i13 %visited_23_addr_1" [src/hls_detector.cpp:122]   --->   Operation 762 'load' 'visited_23_load' <Predicate = (trunc_ln121_1 == 23)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 763 [2/2] (2.32ns)   --->   "%visited_24_load = load i13 %visited_24_addr_1" [src/hls_detector.cpp:122]   --->   Operation 763 'load' 'visited_24_load' <Predicate = (trunc_ln121_1 == 24)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 764 [2/2] (2.32ns)   --->   "%visited_25_load = load i13 %visited_25_addr_1" [src/hls_detector.cpp:122]   --->   Operation 764 'load' 'visited_25_load' <Predicate = (trunc_ln121_1 == 25)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 765 [2/2] (2.32ns)   --->   "%visited_26_load = load i13 %visited_26_addr_1" [src/hls_detector.cpp:122]   --->   Operation 765 'load' 'visited_26_load' <Predicate = (trunc_ln121_1 == 26)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 766 [2/2] (2.32ns)   --->   "%visited_27_load = load i13 %visited_27_addr_1" [src/hls_detector.cpp:122]   --->   Operation 766 'load' 'visited_27_load' <Predicate = (trunc_ln121_1 == 27)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 767 [2/2] (2.32ns)   --->   "%visited_28_load = load i13 %visited_28_addr_1" [src/hls_detector.cpp:122]   --->   Operation 767 'load' 'visited_28_load' <Predicate = (trunc_ln121_1 == 28)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 768 [2/2] (2.32ns)   --->   "%visited_29_load = load i13 %visited_29_addr_1" [src/hls_detector.cpp:122]   --->   Operation 768 'load' 'visited_29_load' <Predicate = (trunc_ln121_1 == 29)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 769 [2/2] (2.32ns)   --->   "%visited_30_load = load i13 %visited_30_addr_1" [src/hls_detector.cpp:122]   --->   Operation 769 'load' 'visited_30_load' <Predicate = (trunc_ln121_1 == 30)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 770 [2/2] (2.32ns)   --->   "%visited_31_load = load i13 %visited_31_addr_1" [src/hls_detector.cpp:122]   --->   Operation 770 'load' 'visited_31_load' <Predicate = (trunc_ln121_1 == 31)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 771 [2/2] (2.32ns)   --->   "%visited_32_load = load i13 %visited_32_addr_1" [src/hls_detector.cpp:122]   --->   Operation 771 'load' 'visited_32_load' <Predicate = (trunc_ln121_1 == 32)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 772 [2/2] (2.32ns)   --->   "%visited_33_load = load i13 %visited_33_addr_1" [src/hls_detector.cpp:122]   --->   Operation 772 'load' 'visited_33_load' <Predicate = (trunc_ln121_1 == 33)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 773 [2/2] (2.32ns)   --->   "%visited_34_load = load i13 %visited_34_addr_1" [src/hls_detector.cpp:122]   --->   Operation 773 'load' 'visited_34_load' <Predicate = (trunc_ln121_1 == 34)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 774 [2/2] (2.32ns)   --->   "%visited_35_load = load i13 %visited_35_addr_1" [src/hls_detector.cpp:122]   --->   Operation 774 'load' 'visited_35_load' <Predicate = (trunc_ln121_1 == 35)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 775 [2/2] (2.32ns)   --->   "%visited_36_load = load i13 %visited_36_addr_1" [src/hls_detector.cpp:122]   --->   Operation 775 'load' 'visited_36_load' <Predicate = (trunc_ln121_1 == 36)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 776 [2/2] (2.32ns)   --->   "%visited_37_load = load i13 %visited_37_addr_1" [src/hls_detector.cpp:122]   --->   Operation 776 'load' 'visited_37_load' <Predicate = (trunc_ln121_1 == 37)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 777 [2/2] (2.32ns)   --->   "%visited_38_load = load i13 %visited_38_addr_1" [src/hls_detector.cpp:122]   --->   Operation 777 'load' 'visited_38_load' <Predicate = (trunc_ln121_1 == 38)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 778 [2/2] (2.32ns)   --->   "%visited_39_load = load i13 %visited_39_addr_1" [src/hls_detector.cpp:122]   --->   Operation 778 'load' 'visited_39_load' <Predicate = (trunc_ln121_1 == 39)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 779 [2/2] (2.32ns)   --->   "%visited_40_load = load i13 %visited_40_addr_1" [src/hls_detector.cpp:122]   --->   Operation 779 'load' 'visited_40_load' <Predicate = (trunc_ln121_1 == 40)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 780 [2/2] (2.32ns)   --->   "%visited_41_load = load i13 %visited_41_addr_1" [src/hls_detector.cpp:122]   --->   Operation 780 'load' 'visited_41_load' <Predicate = (trunc_ln121_1 == 41)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 781 [2/2] (2.32ns)   --->   "%visited_42_load = load i13 %visited_42_addr_1" [src/hls_detector.cpp:122]   --->   Operation 781 'load' 'visited_42_load' <Predicate = (trunc_ln121_1 == 42)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 782 [2/2] (2.32ns)   --->   "%visited_43_load = load i13 %visited_43_addr_1" [src/hls_detector.cpp:122]   --->   Operation 782 'load' 'visited_43_load' <Predicate = (trunc_ln121_1 == 43)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 783 [2/2] (2.32ns)   --->   "%visited_44_load = load i13 %visited_44_addr_1" [src/hls_detector.cpp:122]   --->   Operation 783 'load' 'visited_44_load' <Predicate = (trunc_ln121_1 == 44)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 784 [2/2] (2.32ns)   --->   "%visited_45_load = load i13 %visited_45_addr_1" [src/hls_detector.cpp:122]   --->   Operation 784 'load' 'visited_45_load' <Predicate = (trunc_ln121_1 == 45)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 785 [2/2] (2.32ns)   --->   "%visited_46_load = load i13 %visited_46_addr_1" [src/hls_detector.cpp:122]   --->   Operation 785 'load' 'visited_46_load' <Predicate = (trunc_ln121_1 == 46)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 786 [2/2] (2.32ns)   --->   "%visited_47_load = load i13 %visited_47_addr_1" [src/hls_detector.cpp:122]   --->   Operation 786 'load' 'visited_47_load' <Predicate = (trunc_ln121_1 == 47)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 787 [2/2] (2.32ns)   --->   "%visited_48_load = load i13 %visited_48_addr_1" [src/hls_detector.cpp:122]   --->   Operation 787 'load' 'visited_48_load' <Predicate = (trunc_ln121_1 == 48)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 788 [2/2] (2.32ns)   --->   "%visited_49_load = load i13 %visited_49_addr_1" [src/hls_detector.cpp:122]   --->   Operation 788 'load' 'visited_49_load' <Predicate = (trunc_ln121_1 == 49)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 789 [2/2] (2.32ns)   --->   "%visited_50_load = load i13 %visited_50_addr_1" [src/hls_detector.cpp:122]   --->   Operation 789 'load' 'visited_50_load' <Predicate = (trunc_ln121_1 == 50)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 790 [2/2] (2.32ns)   --->   "%visited_51_load = load i13 %visited_51_addr_1" [src/hls_detector.cpp:122]   --->   Operation 790 'load' 'visited_51_load' <Predicate = (trunc_ln121_1 == 51)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 791 [2/2] (2.32ns)   --->   "%visited_52_load = load i13 %visited_52_addr_1" [src/hls_detector.cpp:122]   --->   Operation 791 'load' 'visited_52_load' <Predicate = (trunc_ln121_1 == 52)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 792 [2/2] (2.32ns)   --->   "%visited_53_load = load i13 %visited_53_addr_1" [src/hls_detector.cpp:122]   --->   Operation 792 'load' 'visited_53_load' <Predicate = (trunc_ln121_1 == 53)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 793 [2/2] (2.32ns)   --->   "%visited_54_load = load i13 %visited_54_addr_1" [src/hls_detector.cpp:122]   --->   Operation 793 'load' 'visited_54_load' <Predicate = (trunc_ln121_1 == 54)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 794 [2/2] (2.32ns)   --->   "%visited_55_load = load i13 %visited_55_addr_1" [src/hls_detector.cpp:122]   --->   Operation 794 'load' 'visited_55_load' <Predicate = (trunc_ln121_1 == 55)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 795 [2/2] (2.32ns)   --->   "%visited_56_load = load i13 %visited_56_addr_1" [src/hls_detector.cpp:122]   --->   Operation 795 'load' 'visited_56_load' <Predicate = (trunc_ln121_1 == 56)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 796 [2/2] (2.32ns)   --->   "%visited_57_load = load i13 %visited_57_addr_1" [src/hls_detector.cpp:122]   --->   Operation 796 'load' 'visited_57_load' <Predicate = (trunc_ln121_1 == 57)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 797 [2/2] (2.32ns)   --->   "%visited_58_load = load i13 %visited_58_addr_1" [src/hls_detector.cpp:122]   --->   Operation 797 'load' 'visited_58_load' <Predicate = (trunc_ln121_1 == 58)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 798 [2/2] (2.32ns)   --->   "%visited_59_load = load i13 %visited_59_addr_1" [src/hls_detector.cpp:122]   --->   Operation 798 'load' 'visited_59_load' <Predicate = (trunc_ln121_1 == 59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 799 [2/2] (2.32ns)   --->   "%visited_60_load = load i13 %visited_60_addr_1" [src/hls_detector.cpp:122]   --->   Operation 799 'load' 'visited_60_load' <Predicate = (trunc_ln121_1 == 60)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 800 [2/2] (2.32ns)   --->   "%visited_61_load = load i13 %visited_61_addr_1" [src/hls_detector.cpp:122]   --->   Operation 800 'load' 'visited_61_load' <Predicate = (trunc_ln121_1 == 61)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 801 [2/2] (2.32ns)   --->   "%visited_62_load = load i13 %visited_62_addr_1" [src/hls_detector.cpp:122]   --->   Operation 801 'load' 'visited_62_load' <Predicate = (trunc_ln121_1 == 62)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_84 : Operation 802 [2/2] (2.32ns)   --->   "%visited_63_load = load i13 %visited_63_addr_1" [src/hls_detector.cpp:122]   --->   Operation 802 'load' 'visited_63_load' <Predicate = (trunc_ln121_1 == 63)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>

State 85 <SV = 84> <Delay = 6.91>
ST_85 : Operation 803 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/hls_detector.cpp:117]   --->   Operation 803 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 804 [1/36] (4.33ns)   --->   "%urem_ln118 = urem i32 %nx, i32 100" [src/hls_detector.cpp:118]   --->   Operation 804 'urem' 'urem_ln118' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i16 %urem_ln118" [src/hls_detector.cpp:118]   --->   Operation 805 'trunc' 'trunc_ln118_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 806 [1/2] (6.91ns)   --->   "%mul_ln118 = mul i42 %zext_ln118, i42 5497558139" [src/hls_detector.cpp:118]   --->   Operation 806 'mul' 'mul_ln118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i3 @_ssdm_op_PartSelect.i3.i42.i32.i32, i42 %mul_ln118, i32 39, i32 41" [src/hls_detector.cpp:118]   --->   Operation 807 'partselect' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 808 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_load = load i13 %visited_addr_1" [src/hls_detector.cpp:122]   --->   Operation 808 'load' 'visited_load' <Predicate = (trunc_ln121_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 809 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_1_load = load i13 %visited_1_addr_1" [src/hls_detector.cpp:122]   --->   Operation 809 'load' 'visited_1_load' <Predicate = (trunc_ln121_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 810 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_2_load = load i13 %visited_2_addr_1" [src/hls_detector.cpp:122]   --->   Operation 810 'load' 'visited_2_load' <Predicate = (trunc_ln121_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 811 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_3_load = load i13 %visited_3_addr_1" [src/hls_detector.cpp:122]   --->   Operation 811 'load' 'visited_3_load' <Predicate = (trunc_ln121_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 812 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_4_load = load i13 %visited_4_addr_1" [src/hls_detector.cpp:122]   --->   Operation 812 'load' 'visited_4_load' <Predicate = (trunc_ln121_1 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 813 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_5_load = load i13 %visited_5_addr_1" [src/hls_detector.cpp:122]   --->   Operation 813 'load' 'visited_5_load' <Predicate = (trunc_ln121_1 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 814 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_6_load = load i13 %visited_6_addr_1" [src/hls_detector.cpp:122]   --->   Operation 814 'load' 'visited_6_load' <Predicate = (trunc_ln121_1 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 815 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_7_load = load i13 %visited_7_addr_1" [src/hls_detector.cpp:122]   --->   Operation 815 'load' 'visited_7_load' <Predicate = (trunc_ln121_1 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 816 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_8_load = load i13 %visited_8_addr_1" [src/hls_detector.cpp:122]   --->   Operation 816 'load' 'visited_8_load' <Predicate = (trunc_ln121_1 == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 817 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_9_load = load i13 %visited_9_addr_1" [src/hls_detector.cpp:122]   --->   Operation 817 'load' 'visited_9_load' <Predicate = (trunc_ln121_1 == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 818 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_10_load = load i13 %visited_10_addr_1" [src/hls_detector.cpp:122]   --->   Operation 818 'load' 'visited_10_load' <Predicate = (trunc_ln121_1 == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 819 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_11_load = load i13 %visited_11_addr_1" [src/hls_detector.cpp:122]   --->   Operation 819 'load' 'visited_11_load' <Predicate = (trunc_ln121_1 == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 820 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_12_load = load i13 %visited_12_addr_1" [src/hls_detector.cpp:122]   --->   Operation 820 'load' 'visited_12_load' <Predicate = (trunc_ln121_1 == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 821 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_13_load = load i13 %visited_13_addr_1" [src/hls_detector.cpp:122]   --->   Operation 821 'load' 'visited_13_load' <Predicate = (trunc_ln121_1 == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 822 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_14_load = load i13 %visited_14_addr_1" [src/hls_detector.cpp:122]   --->   Operation 822 'load' 'visited_14_load' <Predicate = (trunc_ln121_1 == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 823 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_15_load = load i13 %visited_15_addr_1" [src/hls_detector.cpp:122]   --->   Operation 823 'load' 'visited_15_load' <Predicate = (trunc_ln121_1 == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 824 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_16_load = load i13 %visited_16_addr_1" [src/hls_detector.cpp:122]   --->   Operation 824 'load' 'visited_16_load' <Predicate = (trunc_ln121_1 == 16)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 825 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_17_load = load i13 %visited_17_addr_1" [src/hls_detector.cpp:122]   --->   Operation 825 'load' 'visited_17_load' <Predicate = (trunc_ln121_1 == 17)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 826 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_18_load = load i13 %visited_18_addr_1" [src/hls_detector.cpp:122]   --->   Operation 826 'load' 'visited_18_load' <Predicate = (trunc_ln121_1 == 18)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 827 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_19_load = load i13 %visited_19_addr_1" [src/hls_detector.cpp:122]   --->   Operation 827 'load' 'visited_19_load' <Predicate = (trunc_ln121_1 == 19)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 828 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_20_load = load i13 %visited_20_addr_1" [src/hls_detector.cpp:122]   --->   Operation 828 'load' 'visited_20_load' <Predicate = (trunc_ln121_1 == 20)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 829 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_21_load = load i13 %visited_21_addr_1" [src/hls_detector.cpp:122]   --->   Operation 829 'load' 'visited_21_load' <Predicate = (trunc_ln121_1 == 21)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 830 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_22_load = load i13 %visited_22_addr_1" [src/hls_detector.cpp:122]   --->   Operation 830 'load' 'visited_22_load' <Predicate = (trunc_ln121_1 == 22)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 831 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_23_load = load i13 %visited_23_addr_1" [src/hls_detector.cpp:122]   --->   Operation 831 'load' 'visited_23_load' <Predicate = (trunc_ln121_1 == 23)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 832 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_24_load = load i13 %visited_24_addr_1" [src/hls_detector.cpp:122]   --->   Operation 832 'load' 'visited_24_load' <Predicate = (trunc_ln121_1 == 24)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 833 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_25_load = load i13 %visited_25_addr_1" [src/hls_detector.cpp:122]   --->   Operation 833 'load' 'visited_25_load' <Predicate = (trunc_ln121_1 == 25)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 834 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_26_load = load i13 %visited_26_addr_1" [src/hls_detector.cpp:122]   --->   Operation 834 'load' 'visited_26_load' <Predicate = (trunc_ln121_1 == 26)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 835 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_27_load = load i13 %visited_27_addr_1" [src/hls_detector.cpp:122]   --->   Operation 835 'load' 'visited_27_load' <Predicate = (trunc_ln121_1 == 27)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 836 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_28_load = load i13 %visited_28_addr_1" [src/hls_detector.cpp:122]   --->   Operation 836 'load' 'visited_28_load' <Predicate = (trunc_ln121_1 == 28)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 837 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_29_load = load i13 %visited_29_addr_1" [src/hls_detector.cpp:122]   --->   Operation 837 'load' 'visited_29_load' <Predicate = (trunc_ln121_1 == 29)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 838 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_30_load = load i13 %visited_30_addr_1" [src/hls_detector.cpp:122]   --->   Operation 838 'load' 'visited_30_load' <Predicate = (trunc_ln121_1 == 30)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 839 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_31_load = load i13 %visited_31_addr_1" [src/hls_detector.cpp:122]   --->   Operation 839 'load' 'visited_31_load' <Predicate = (trunc_ln121_1 == 31)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 840 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_32_load = load i13 %visited_32_addr_1" [src/hls_detector.cpp:122]   --->   Operation 840 'load' 'visited_32_load' <Predicate = (trunc_ln121_1 == 32)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 841 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_33_load = load i13 %visited_33_addr_1" [src/hls_detector.cpp:122]   --->   Operation 841 'load' 'visited_33_load' <Predicate = (trunc_ln121_1 == 33)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 842 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_34_load = load i13 %visited_34_addr_1" [src/hls_detector.cpp:122]   --->   Operation 842 'load' 'visited_34_load' <Predicate = (trunc_ln121_1 == 34)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 843 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_35_load = load i13 %visited_35_addr_1" [src/hls_detector.cpp:122]   --->   Operation 843 'load' 'visited_35_load' <Predicate = (trunc_ln121_1 == 35)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 844 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_36_load = load i13 %visited_36_addr_1" [src/hls_detector.cpp:122]   --->   Operation 844 'load' 'visited_36_load' <Predicate = (trunc_ln121_1 == 36)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 845 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_37_load = load i13 %visited_37_addr_1" [src/hls_detector.cpp:122]   --->   Operation 845 'load' 'visited_37_load' <Predicate = (trunc_ln121_1 == 37)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 846 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_38_load = load i13 %visited_38_addr_1" [src/hls_detector.cpp:122]   --->   Operation 846 'load' 'visited_38_load' <Predicate = (trunc_ln121_1 == 38)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 847 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_39_load = load i13 %visited_39_addr_1" [src/hls_detector.cpp:122]   --->   Operation 847 'load' 'visited_39_load' <Predicate = (trunc_ln121_1 == 39)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 848 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_40_load = load i13 %visited_40_addr_1" [src/hls_detector.cpp:122]   --->   Operation 848 'load' 'visited_40_load' <Predicate = (trunc_ln121_1 == 40)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 849 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_41_load = load i13 %visited_41_addr_1" [src/hls_detector.cpp:122]   --->   Operation 849 'load' 'visited_41_load' <Predicate = (trunc_ln121_1 == 41)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 850 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_42_load = load i13 %visited_42_addr_1" [src/hls_detector.cpp:122]   --->   Operation 850 'load' 'visited_42_load' <Predicate = (trunc_ln121_1 == 42)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 851 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_43_load = load i13 %visited_43_addr_1" [src/hls_detector.cpp:122]   --->   Operation 851 'load' 'visited_43_load' <Predicate = (trunc_ln121_1 == 43)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 852 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_44_load = load i13 %visited_44_addr_1" [src/hls_detector.cpp:122]   --->   Operation 852 'load' 'visited_44_load' <Predicate = (trunc_ln121_1 == 44)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 853 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_45_load = load i13 %visited_45_addr_1" [src/hls_detector.cpp:122]   --->   Operation 853 'load' 'visited_45_load' <Predicate = (trunc_ln121_1 == 45)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 854 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_46_load = load i13 %visited_46_addr_1" [src/hls_detector.cpp:122]   --->   Operation 854 'load' 'visited_46_load' <Predicate = (trunc_ln121_1 == 46)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 855 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_47_load = load i13 %visited_47_addr_1" [src/hls_detector.cpp:122]   --->   Operation 855 'load' 'visited_47_load' <Predicate = (trunc_ln121_1 == 47)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 856 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_48_load = load i13 %visited_48_addr_1" [src/hls_detector.cpp:122]   --->   Operation 856 'load' 'visited_48_load' <Predicate = (trunc_ln121_1 == 48)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 857 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_49_load = load i13 %visited_49_addr_1" [src/hls_detector.cpp:122]   --->   Operation 857 'load' 'visited_49_load' <Predicate = (trunc_ln121_1 == 49)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 858 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_50_load = load i13 %visited_50_addr_1" [src/hls_detector.cpp:122]   --->   Operation 858 'load' 'visited_50_load' <Predicate = (trunc_ln121_1 == 50)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 859 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_51_load = load i13 %visited_51_addr_1" [src/hls_detector.cpp:122]   --->   Operation 859 'load' 'visited_51_load' <Predicate = (trunc_ln121_1 == 51)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 860 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_52_load = load i13 %visited_52_addr_1" [src/hls_detector.cpp:122]   --->   Operation 860 'load' 'visited_52_load' <Predicate = (trunc_ln121_1 == 52)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 861 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_53_load = load i13 %visited_53_addr_1" [src/hls_detector.cpp:122]   --->   Operation 861 'load' 'visited_53_load' <Predicate = (trunc_ln121_1 == 53)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 862 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_54_load = load i13 %visited_54_addr_1" [src/hls_detector.cpp:122]   --->   Operation 862 'load' 'visited_54_load' <Predicate = (trunc_ln121_1 == 54)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 863 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_55_load = load i13 %visited_55_addr_1" [src/hls_detector.cpp:122]   --->   Operation 863 'load' 'visited_55_load' <Predicate = (trunc_ln121_1 == 55)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 864 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_56_load = load i13 %visited_56_addr_1" [src/hls_detector.cpp:122]   --->   Operation 864 'load' 'visited_56_load' <Predicate = (trunc_ln121_1 == 56)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 865 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_57_load = load i13 %visited_57_addr_1" [src/hls_detector.cpp:122]   --->   Operation 865 'load' 'visited_57_load' <Predicate = (trunc_ln121_1 == 57)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 866 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_58_load = load i13 %visited_58_addr_1" [src/hls_detector.cpp:122]   --->   Operation 866 'load' 'visited_58_load' <Predicate = (trunc_ln121_1 == 58)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 867 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_59_load = load i13 %visited_59_addr_1" [src/hls_detector.cpp:122]   --->   Operation 867 'load' 'visited_59_load' <Predicate = (trunc_ln121_1 == 59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 868 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_60_load = load i13 %visited_60_addr_1" [src/hls_detector.cpp:122]   --->   Operation 868 'load' 'visited_60_load' <Predicate = (trunc_ln121_1 == 60)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 869 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_61_load = load i13 %visited_61_addr_1" [src/hls_detector.cpp:122]   --->   Operation 869 'load' 'visited_61_load' <Predicate = (trunc_ln121_1 == 61)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 870 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_62_load = load i13 %visited_62_addr_1" [src/hls_detector.cpp:122]   --->   Operation 870 'load' 'visited_62_load' <Predicate = (trunc_ln121_1 == 62)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 871 [1/2] ( I:2.32ns O:2.32ns )   --->   "%visited_63_load = load i13 %visited_63_addr_1" [src/hls_detector.cpp:122]   --->   Operation 871 'load' 'visited_63_load' <Predicate = (trunc_ln121_1 == 63)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_85 : Operation 872 [1/1] (3.13ns)   --->   "%tmp = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.64i1.i1.i6, i6 0, i1 %visited_load, i6 1, i1 %visited_1_load, i6 2, i1 %visited_2_load, i6 3, i1 %visited_3_load, i6 4, i1 %visited_4_load, i6 5, i1 %visited_5_load, i6 6, i1 %visited_6_load, i6 7, i1 %visited_7_load, i6 8, i1 %visited_8_load, i6 9, i1 %visited_9_load, i6 10, i1 %visited_10_load, i6 11, i1 %visited_11_load, i6 12, i1 %visited_12_load, i6 13, i1 %visited_13_load, i6 14, i1 %visited_14_load, i6 15, i1 %visited_15_load, i6 16, i1 %visited_16_load, i6 17, i1 %visited_17_load, i6 18, i1 %visited_18_load, i6 19, i1 %visited_19_load, i6 20, i1 %visited_20_load, i6 21, i1 %visited_21_load, i6 22, i1 %visited_22_load, i6 23, i1 %visited_23_load, i6 24, i1 %visited_24_load, i6 25, i1 %visited_25_load, i6 26, i1 %visited_26_load, i6 27, i1 %visited_27_load, i6 28, i1 %visited_28_load, i6 29, i1 %visited_29_load, i6 30, i1 %visited_30_load, i6 31, i1 %visited_31_load, i6 32, i1 %visited_32_load, i6 33, i1 %visited_33_load, i6 34, i1 %visited_34_load, i6 35, i1 %visited_35_load, i6 36, i1 %visited_36_load, i6 37, i1 %visited_37_load, i6 38, i1 %visited_38_load, i6 39, i1 %visited_39_load, i6 40, i1 %visited_40_load, i6 41, i1 %visited_41_load, i6 42, i1 %visited_42_load, i6 43, i1 %visited_43_load, i6 44, i1 %visited_44_load, i6 45, i1 %visited_45_load, i6 46, i1 %visited_46_load, i6 47, i1 %visited_47_load, i6 48, i1 %visited_48_load, i6 49, i1 %visited_49_load, i6 50, i1 %visited_50_load, i6 51, i1 %visited_51_load, i6 52, i1 %visited_52_load, i6 53, i1 %visited_53_load, i6 54, i1 %visited_54_load, i6 55, i1 %visited_55_load, i6 56, i1 %visited_56_load, i6 57, i1 %visited_57_load, i6 58, i1 %visited_58_load, i6 59, i1 %visited_59_load, i6 60, i1 %visited_60_load, i6 61, i1 %visited_61_load, i6 62, i1 %visited_62_load, i6 63, i1 %visited_63_load, i1 0, i6 %trunc_ln121_1" [src/hls_detector.cpp:122]   --->   Operation 872 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.13> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %tmp, void %land.lhs.true, void %for.inc107" [src/hls_detector.cpp:122]   --->   Operation 873 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %ny" [src/hls_detector.cpp:122]   --->   Operation 874 'trunc' 'trunc_ln122' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 875 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i26.i7, i26 %trunc_ln122, i7 0" [src/hls_detector.cpp:122]   --->   Operation 875 'bitconcatenate' 'p_shl' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i32 %ny" [src/hls_detector.cpp:122]   --->   Operation 876 'trunc' 'trunc_ln122_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 877 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %trunc_ln122_1, i5 0" [src/hls_detector.cpp:122]   --->   Operation 877 'bitconcatenate' 'p_shl7' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln122 = sub i33 %p_shl, i33 %p_shl7" [src/hls_detector.cpp:122]   --->   Operation 878 'sub' 'sub_ln122' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln122_2 = trunc i32 %ny" [src/hls_detector.cpp:122]   --->   Operation 879 'trunc' 'trunc_ln122_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 880 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln122_2, i2 0" [src/hls_detector.cpp:122]   --->   Operation 880 'bitconcatenate' 'p_shl8' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 881 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%add_ln122_1 = add i33 %sub_ln122, i33 %p_shl8" [src/hls_detector.cpp:122]   --->   Operation 881 'add' 'add_ln122_1' <Predicate = (!tmp)> <Delay = 4.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = trunc i33 %add_ln122_1" [src/hls_detector.cpp:122]   --->   Operation 882 'trunc' 'trunc_ln122_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 883 [1/1] (2.07ns)   --->   "%add_ln122 = add i16 %trunc_ln122_3, i16 %trunc_ln118_2" [src/hls_detector.cpp:122]   --->   Operation 883 'add' 'add_ln122' <Predicate = (!tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.25>
ST_86 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i16 %add_ln122" [src/hls_detector.cpp:122]   --->   Operation 884 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 885 [1/1] (0.00ns)   --->   "%frame_0_addr_1 = getelementptr i8 %frame_0, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 885 'getelementptr' 'frame_0_addr_1' <Predicate = (trunc_ln118_1 == 0)> <Delay = 0.00>
ST_86 : Operation 886 [1/1] (0.00ns)   --->   "%frame_1_addr_1 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 886 'getelementptr' 'frame_1_addr_1' <Predicate = (trunc_ln118_1 == 1)> <Delay = 0.00>
ST_86 : Operation 887 [1/1] (0.00ns)   --->   "%frame_2_addr_1 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 887 'getelementptr' 'frame_2_addr_1' <Predicate = (trunc_ln118_1 == 2)> <Delay = 0.00>
ST_86 : Operation 888 [1/1] (0.00ns)   --->   "%frame_3_addr_1 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 888 'getelementptr' 'frame_3_addr_1' <Predicate = (trunc_ln118_1 == 3)> <Delay = 0.00>
ST_86 : Operation 889 [1/1] (0.00ns)   --->   "%frame_4_addr_1 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 889 'getelementptr' 'frame_4_addr_1' <Predicate = (trunc_ln118_1 == 4)> <Delay = 0.00>
ST_86 : Operation 890 [1/1] (0.00ns)   --->   "%frame_5_addr_1 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 890 'getelementptr' 'frame_5_addr_1' <Predicate = (trunc_ln118_1 == 5)> <Delay = 0.00>
ST_86 : Operation 891 [1/1] (0.00ns)   --->   "%frame_6_addr_1 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 891 'getelementptr' 'frame_6_addr_1' <Predicate = (trunc_ln118_1 == 6)> <Delay = 0.00>
ST_86 : Operation 892 [1/1] (0.00ns)   --->   "%frame_7_addr_1 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln122" [src/hls_detector.cpp:122]   --->   Operation 892 'getelementptr' 'frame_7_addr_1' <Predicate = (trunc_ln118_1 == 7)> <Delay = 0.00>
ST_86 : Operation 893 [2/2] (3.25ns)   --->   "%frame_0_load_1 = load i16 %frame_0_addr_1" [src/hls_detector.cpp:122]   --->   Operation 893 'load' 'frame_0_load_1' <Predicate = (trunc_ln118_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 894 [2/2] (3.25ns)   --->   "%frame_1_load_1 = load i16 %frame_1_addr_1" [src/hls_detector.cpp:122]   --->   Operation 894 'load' 'frame_1_load_1' <Predicate = (trunc_ln118_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 895 [2/2] (3.25ns)   --->   "%frame_2_load_1 = load i16 %frame_2_addr_1" [src/hls_detector.cpp:122]   --->   Operation 895 'load' 'frame_2_load_1' <Predicate = (trunc_ln118_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 896 [2/2] (3.25ns)   --->   "%frame_3_load_1 = load i16 %frame_3_addr_1" [src/hls_detector.cpp:122]   --->   Operation 896 'load' 'frame_3_load_1' <Predicate = (trunc_ln118_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 897 [2/2] (3.25ns)   --->   "%frame_4_load_1 = load i16 %frame_4_addr_1" [src/hls_detector.cpp:122]   --->   Operation 897 'load' 'frame_4_load_1' <Predicate = (trunc_ln118_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 898 [2/2] (3.25ns)   --->   "%frame_5_load_1 = load i16 %frame_5_addr_1" [src/hls_detector.cpp:122]   --->   Operation 898 'load' 'frame_5_load_1' <Predicate = (trunc_ln118_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 899 [2/2] (3.25ns)   --->   "%frame_6_load_1 = load i16 %frame_6_addr_1" [src/hls_detector.cpp:122]   --->   Operation 899 'load' 'frame_6_load_1' <Predicate = (trunc_ln118_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_86 : Operation 900 [2/2] (3.25ns)   --->   "%frame_7_load_1 = load i16 %frame_7_addr_1" [src/hls_detector.cpp:122]   --->   Operation 900 'load' 'frame_7_load_1' <Predicate = (trunc_ln118_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>

State 87 <SV = 86> <Delay = 5.55>
ST_87 : Operation 901 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_0_load_1 = load i16 %frame_0_addr_1" [src/hls_detector.cpp:122]   --->   Operation 901 'load' 'frame_0_load_1' <Predicate = (trunc_ln118_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 902 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_1_load_1 = load i16 %frame_1_addr_1" [src/hls_detector.cpp:122]   --->   Operation 902 'load' 'frame_1_load_1' <Predicate = (trunc_ln118_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 903 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_2_load_1 = load i16 %frame_2_addr_1" [src/hls_detector.cpp:122]   --->   Operation 903 'load' 'frame_2_load_1' <Predicate = (trunc_ln118_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 904 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_3_load_1 = load i16 %frame_3_addr_1" [src/hls_detector.cpp:122]   --->   Operation 904 'load' 'frame_3_load_1' <Predicate = (trunc_ln118_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 905 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_4_load_1 = load i16 %frame_4_addr_1" [src/hls_detector.cpp:122]   --->   Operation 905 'load' 'frame_4_load_1' <Predicate = (trunc_ln118_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 906 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_5_load_1 = load i16 %frame_5_addr_1" [src/hls_detector.cpp:122]   --->   Operation 906 'load' 'frame_5_load_1' <Predicate = (trunc_ln118_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 907 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_6_load_1 = load i16 %frame_6_addr_1" [src/hls_detector.cpp:122]   --->   Operation 907 'load' 'frame_6_load_1' <Predicate = (trunc_ln118_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 908 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_7_load_1 = load i16 %frame_7_addr_1" [src/hls_detector.cpp:122]   --->   Operation 908 'load' 'frame_7_load_1' <Predicate = (trunc_ln118_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_87 : Operation 909 [1/1] (2.30ns)   --->   "%pixel_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %frame_0_load_1, i3 1, i8 %frame_1_load_1, i3 2, i8 %frame_2_load_1, i3 3, i8 %frame_3_load_1, i3 4, i8 %frame_4_load_1, i3 5, i8 %frame_5_load_1, i3 6, i8 %frame_6_load_1, i3 7, i8 %frame_7_load_1, i8 0, i3 %trunc_ln118_1" [src/hls_detector.cpp:122]   --->   Operation 909 'sparsemux' 'pixel_1' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.16>
ST_88 : Operation 910 [1/1] (1.91ns)   --->   "%icmp_ln7_1 = icmp_ugt  i8 %pixel_1, i8 160" [src/hls_detector.cpp:7->src/hls_detector.cpp:122]   --->   Operation 910 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln7_1, void %for.inc107, void %if.then94" [src/hls_detector.cpp:122]   --->   Operation 911 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 912 [1/1] (1.82ns)   --->   "%switch_ln123 = switch i6 %trunc_ln121_1, void %V1.i17.case.63, i6 0, void %V1.i17.case.0, i6 1, void %V1.i17.case.1, i6 2, void %V1.i17.case.2, i6 3, void %V1.i17.case.3, i6 4, void %V1.i17.case.4, i6 5, void %V1.i17.case.5, i6 6, void %V1.i17.case.6, i6 7, void %V1.i17.case.7, i6 8, void %V1.i17.case.8, i6 9, void %V1.i17.case.9, i6 10, void %V1.i17.case.10, i6 11, void %V1.i17.case.11, i6 12, void %V1.i17.case.12, i6 13, void %V1.i17.case.13, i6 14, void %V1.i17.case.14, i6 15, void %V1.i17.case.15, i6 16, void %V1.i17.case.16, i6 17, void %V1.i17.case.17, i6 18, void %V1.i17.case.18, i6 19, void %V1.i17.case.19, i6 20, void %V1.i17.case.20, i6 21, void %V1.i17.case.21, i6 22, void %V1.i17.case.22, i6 23, void %V1.i17.case.23, i6 24, void %V1.i17.case.24, i6 25, void %V1.i17.case.25, i6 26, void %V1.i17.case.26, i6 27, void %V1.i17.case.27, i6 28, void %V1.i17.case.28, i6 29, void %V1.i17.case.29, i6 30, void %V1.i17.case.30, i6 31, void %V1.i17.case.31, i6 32, void %V1.i17.case.32, i6 33, void %V1.i17.case.33, i6 34, void %V1.i17.case.34, i6 35, void %V1.i17.case.35, i6 36, void %V1.i17.case.36, i6 37, void %V1.i17.case.37, i6 38, void %V1.i17.case.38, i6 39, void %V1.i17.case.39, i6 40, void %V1.i17.case.40, i6 41, void %V1.i17.case.41, i6 42, void %V1.i17.case.42, i6 43, void %V1.i17.case.43, i6 44, void %V1.i17.case.44, i6 45, void %V1.i17.case.45, i6 46, void %V1.i17.case.46, i6 47, void %V1.i17.case.47, i6 48, void %V1.i17.case.48, i6 49, void %V1.i17.case.49, i6 50, void %V1.i17.case.50, i6 51, void %V1.i17.case.51, i6 52, void %V1.i17.case.52, i6 53, void %V1.i17.case.53, i6 54, void %V1.i17.case.54, i6 55, void %V1.i17.case.55, i6 56, void %V1.i17.case.56, i6 57, void %V1.i17.case.57, i6 58, void %V1.i17.case.58, i6 59, void %V1.i17.case.59, i6 60, void %V1.i17.case.60, i6 61, void %V1.i17.case.61, i6 62, void %V1.i17.case.62" [src/hls_detector.cpp:123]   --->   Operation 912 'switch' 'switch_ln123' <Predicate = (icmp_ln7_1)> <Delay = 1.82>
ST_88 : Operation 913 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_62_addr_1" [src/hls_detector.cpp:123]   --->   Operation 913 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 62)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 914 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 62)> <Delay = 0.00>
ST_88 : Operation 915 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_61_addr_1" [src/hls_detector.cpp:123]   --->   Operation 915 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 61)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 916 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 61)> <Delay = 0.00>
ST_88 : Operation 917 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_60_addr_1" [src/hls_detector.cpp:123]   --->   Operation 917 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 60)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 918 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 60)> <Delay = 0.00>
ST_88 : Operation 919 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_59_addr_1" [src/hls_detector.cpp:123]   --->   Operation 919 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 920 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 59)> <Delay = 0.00>
ST_88 : Operation 921 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_58_addr_1" [src/hls_detector.cpp:123]   --->   Operation 921 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 58)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 922 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 58)> <Delay = 0.00>
ST_88 : Operation 923 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_57_addr_1" [src/hls_detector.cpp:123]   --->   Operation 923 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 57)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 924 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 57)> <Delay = 0.00>
ST_88 : Operation 925 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_56_addr_1" [src/hls_detector.cpp:123]   --->   Operation 925 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 56)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 926 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 56)> <Delay = 0.00>
ST_88 : Operation 927 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_55_addr_1" [src/hls_detector.cpp:123]   --->   Operation 927 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 55)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 928 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 928 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 55)> <Delay = 0.00>
ST_88 : Operation 929 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_54_addr_1" [src/hls_detector.cpp:123]   --->   Operation 929 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 54)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 930 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 930 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 54)> <Delay = 0.00>
ST_88 : Operation 931 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_53_addr_1" [src/hls_detector.cpp:123]   --->   Operation 931 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 53)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 932 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 53)> <Delay = 0.00>
ST_88 : Operation 933 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_52_addr_1" [src/hls_detector.cpp:123]   --->   Operation 933 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 52)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 934 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 934 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 52)> <Delay = 0.00>
ST_88 : Operation 935 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_51_addr_1" [src/hls_detector.cpp:123]   --->   Operation 935 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 51)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 936 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 936 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 51)> <Delay = 0.00>
ST_88 : Operation 937 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_50_addr_1" [src/hls_detector.cpp:123]   --->   Operation 937 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 50)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 938 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 50)> <Delay = 0.00>
ST_88 : Operation 939 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_49_addr_1" [src/hls_detector.cpp:123]   --->   Operation 939 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 49)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 940 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 940 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 49)> <Delay = 0.00>
ST_88 : Operation 941 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_48_addr_1" [src/hls_detector.cpp:123]   --->   Operation 941 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 48)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 942 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 942 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 48)> <Delay = 0.00>
ST_88 : Operation 943 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_47_addr_1" [src/hls_detector.cpp:123]   --->   Operation 943 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 47)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 944 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 944 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 47)> <Delay = 0.00>
ST_88 : Operation 945 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_46_addr_1" [src/hls_detector.cpp:123]   --->   Operation 945 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 46)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 946 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 946 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 46)> <Delay = 0.00>
ST_88 : Operation 947 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_45_addr_1" [src/hls_detector.cpp:123]   --->   Operation 947 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 45)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 948 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 45)> <Delay = 0.00>
ST_88 : Operation 949 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_44_addr_1" [src/hls_detector.cpp:123]   --->   Operation 949 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 44)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 950 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 950 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 44)> <Delay = 0.00>
ST_88 : Operation 951 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_43_addr_1" [src/hls_detector.cpp:123]   --->   Operation 951 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 43)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 952 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 952 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 43)> <Delay = 0.00>
ST_88 : Operation 953 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_42_addr_1" [src/hls_detector.cpp:123]   --->   Operation 953 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 42)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 954 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 954 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 42)> <Delay = 0.00>
ST_88 : Operation 955 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_41_addr_1" [src/hls_detector.cpp:123]   --->   Operation 955 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 41)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 956 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 41)> <Delay = 0.00>
ST_88 : Operation 957 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_40_addr_1" [src/hls_detector.cpp:123]   --->   Operation 957 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 40)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 958 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 40)> <Delay = 0.00>
ST_88 : Operation 959 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_39_addr_1" [src/hls_detector.cpp:123]   --->   Operation 959 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 39)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 960 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 39)> <Delay = 0.00>
ST_88 : Operation 961 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_38_addr_1" [src/hls_detector.cpp:123]   --->   Operation 961 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 38)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 962 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 38)> <Delay = 0.00>
ST_88 : Operation 963 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_37_addr_1" [src/hls_detector.cpp:123]   --->   Operation 963 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 37)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 964 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 37)> <Delay = 0.00>
ST_88 : Operation 965 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_36_addr_1" [src/hls_detector.cpp:123]   --->   Operation 965 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 36)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 966 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 966 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 36)> <Delay = 0.00>
ST_88 : Operation 967 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_35_addr_1" [src/hls_detector.cpp:123]   --->   Operation 967 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 35)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 968 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 35)> <Delay = 0.00>
ST_88 : Operation 969 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_34_addr_1" [src/hls_detector.cpp:123]   --->   Operation 969 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 34)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 970 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 34)> <Delay = 0.00>
ST_88 : Operation 971 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_33_addr_1" [src/hls_detector.cpp:123]   --->   Operation 971 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 33)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 972 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 33)> <Delay = 0.00>
ST_88 : Operation 973 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_32_addr_1" [src/hls_detector.cpp:123]   --->   Operation 973 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 32)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 974 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 32)> <Delay = 0.00>
ST_88 : Operation 975 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_31_addr_1" [src/hls_detector.cpp:123]   --->   Operation 975 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 31)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 976 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 31)> <Delay = 0.00>
ST_88 : Operation 977 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_30_addr_1" [src/hls_detector.cpp:123]   --->   Operation 977 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 30)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 978 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 30)> <Delay = 0.00>
ST_88 : Operation 979 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_29_addr_1" [src/hls_detector.cpp:123]   --->   Operation 979 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 29)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 980 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 29)> <Delay = 0.00>
ST_88 : Operation 981 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_28_addr_1" [src/hls_detector.cpp:123]   --->   Operation 981 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 28)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 982 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 28)> <Delay = 0.00>
ST_88 : Operation 983 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_27_addr_1" [src/hls_detector.cpp:123]   --->   Operation 983 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 27)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 984 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 27)> <Delay = 0.00>
ST_88 : Operation 985 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_26_addr_1" [src/hls_detector.cpp:123]   --->   Operation 985 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 26)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 986 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 26)> <Delay = 0.00>
ST_88 : Operation 987 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_25_addr_1" [src/hls_detector.cpp:123]   --->   Operation 987 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 25)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 988 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 988 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 25)> <Delay = 0.00>
ST_88 : Operation 989 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_24_addr_1" [src/hls_detector.cpp:123]   --->   Operation 989 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 24)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 990 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 24)> <Delay = 0.00>
ST_88 : Operation 991 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_23_addr_1" [src/hls_detector.cpp:123]   --->   Operation 991 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 23)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 992 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 23)> <Delay = 0.00>
ST_88 : Operation 993 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_22_addr_1" [src/hls_detector.cpp:123]   --->   Operation 993 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 22)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 994 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 994 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 22)> <Delay = 0.00>
ST_88 : Operation 995 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_21_addr_1" [src/hls_detector.cpp:123]   --->   Operation 995 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 21)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 996 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 996 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 21)> <Delay = 0.00>
ST_88 : Operation 997 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_20_addr_1" [src/hls_detector.cpp:123]   --->   Operation 997 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 20)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 998 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 20)> <Delay = 0.00>
ST_88 : Operation 999 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_19_addr_1" [src/hls_detector.cpp:123]   --->   Operation 999 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 19)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1000 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 19)> <Delay = 0.00>
ST_88 : Operation 1001 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_18_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1001 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 18)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1002 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1002 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 18)> <Delay = 0.00>
ST_88 : Operation 1003 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_17_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1003 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 17)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1004 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1004 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 17)> <Delay = 0.00>
ST_88 : Operation 1005 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_16_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1005 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 16)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1006 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1006 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 16)> <Delay = 0.00>
ST_88 : Operation 1007 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_15_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1007 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1008 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 15)> <Delay = 0.00>
ST_88 : Operation 1009 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_14_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1009 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1010 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 14)> <Delay = 0.00>
ST_88 : Operation 1011 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_13_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1011 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1012 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 13)> <Delay = 0.00>
ST_88 : Operation 1013 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_12_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1013 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1014 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 12)> <Delay = 0.00>
ST_88 : Operation 1015 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_11_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1015 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1016 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1016 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 11)> <Delay = 0.00>
ST_88 : Operation 1017 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_10_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1017 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1018 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 10)> <Delay = 0.00>
ST_88 : Operation 1019 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_9_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1019 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1020 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1020 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 9)> <Delay = 0.00>
ST_88 : Operation 1021 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_8_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1021 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1022 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1022 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 8)> <Delay = 0.00>
ST_88 : Operation 1023 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_7_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1023 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1024 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1024 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 7)> <Delay = 0.00>
ST_88 : Operation 1025 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_6_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1025 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1026 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1026 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 6)> <Delay = 0.00>
ST_88 : Operation 1027 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_5_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1027 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1028 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 5)> <Delay = 0.00>
ST_88 : Operation 1029 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_4_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1029 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1030 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1030 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 4)> <Delay = 0.00>
ST_88 : Operation 1031 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_3_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1031 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1032 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1032 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 3)> <Delay = 0.00>
ST_88 : Operation 1033 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_2_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1033 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1034 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1034 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 2)> <Delay = 0.00>
ST_88 : Operation 1035 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_1_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1035 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1036 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1036 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 1)> <Delay = 0.00>
ST_88 : Operation 1037 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1037 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1038 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 0)> <Delay = 0.00>
ST_88 : Operation 1039 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln123 = store i1 1, i13 %visited_63_addr_1" [src/hls_detector.cpp:123]   --->   Operation 1039 'store' 'store_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 63)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_88 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V1.i17.exit" [src/hls_detector.cpp:123]   --->   Operation 1040 'br' 'br_ln123' <Predicate = (icmp_ln7_1 & trunc_ln121_1 == 63)> <Delay = 0.00>
ST_88 : Operation 1041 [1/1] (0.00ns)   --->   "%queue_back_load = load i32 %queue_back" [src/hls_detector.cpp:126]   --->   Operation 1041 'load' 'queue_back_load' <Predicate = (icmp_ln7_1)> <Delay = 0.00>
ST_88 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i32 %queue_back_load" [src/hls_detector.cpp:124]   --->   Operation 1042 'zext' 'zext_ln124' <Predicate = (icmp_ln7_1)> <Delay = 0.00>
ST_88 : Operation 1043 [1/1] (0.00ns)   --->   "%queue_x_addr_2 = getelementptr i32 %queue_x, i64 0, i64 %zext_ln124" [src/hls_detector.cpp:124]   --->   Operation 1043 'getelementptr' 'queue_x_addr_2' <Predicate = (icmp_ln7_1)> <Delay = 0.00>
ST_88 : Operation 1044 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln124 = store i32 %nx, i9 %queue_x_addr_2" [src/hls_detector.cpp:124]   --->   Operation 1044 'store' 'store_ln124' <Predicate = (icmp_ln7_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_88 : Operation 1045 [1/1] (0.00ns)   --->   "%queue_y_addr_2 = getelementptr i32 %queue_y, i64 0, i64 %zext_ln124" [src/hls_detector.cpp:125]   --->   Operation 1045 'getelementptr' 'queue_y_addr_2' <Predicate = (icmp_ln7_1)> <Delay = 0.00>
ST_88 : Operation 1046 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln125 = store i32 %ny, i9 %queue_y_addr_2" [src/hls_detector.cpp:125]   --->   Operation 1046 'store' 'store_ln125' <Predicate = (icmp_ln7_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_88 : Operation 1047 [1/1] (2.55ns)   --->   "%queue_back_2 = add i32 %queue_back_load, i32 1" [src/hls_detector.cpp:126]   --->   Operation 1047 'add' 'queue_back_2' <Predicate = (icmp_ln7_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.83>
ST_89 : Operation 1048 [1/1] (2.55ns)   --->   "%icmp_ln127 = icmp_eq  i32 %queue_back_2, i32 512" [src/hls_detector.cpp:127]   --->   Operation 1048 'icmp' 'icmp_ln127' <Predicate = (!tmp & icmp_ln7_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1049 [1/1] (0.69ns)   --->   "%queue_back_3 = select i1 %icmp_ln127, i32 0, i32 %queue_back_2" [src/hls_detector.cpp:127]   --->   Operation 1049 'select' 'queue_back_3' <Predicate = (!tmp & icmp_ln7_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1050 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %queue_back_3, i32 %queue_back" [src/hls_detector.cpp:78]   --->   Operation 1050 'store' 'store_ln78' <Predicate = (!tmp & icmp_ln7_1)> <Delay = 1.58>
ST_89 : Operation 1051 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.inc107" [src/hls_detector.cpp:128]   --->   Operation 1051 'br' 'br_ln128' <Predicate = (!tmp & icmp_ln7_1)> <Delay = 0.00>
ST_89 : Operation 1052 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body75" [src/hls_detector.cpp:117]   --->   Operation 1052 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 5.342ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'flood_fill_Pipeline_VITIS_LOOP_59_1' [158]  (5.342 ns)

 <State 3>: 5.935ns
The critical path consists of the following:
	wire read operation ('start_y_read') on port 'start_y' [11]  (0.000 ns)
	'add' operation 15 bit ('add_ln85', src/hls_detector.cpp:85) [164]  (1.944 ns)
	'add' operation 19 bit ('index', src/hls_detector.cpp:85) [172]  (3.991 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln86', src/hls_detector.cpp:86) of constant 1 on array 'visited', src/hls_detector.cpp:55 [250]  (2.322 ns)

 <State 5>: 3.530ns
The critical path consists of the following:
	'load' operation 32 bit ('queue_front', src/hls_detector.cpp:94) on local variable 'queue_front', src/hls_detector.cpp:77 [444]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89', src/hls_detector.cpp:89) [447]  (2.552 ns)
	'or' operation 1 bit ('or_ln89', src/hls_detector.cpp:89) [448]  (0.978 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('x', src/hls_detector.cpp:92) on array 'queue_x', src/hls_detector.cpp:75 [457]  (3.254 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 40>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 41>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln92', src/hls_detector.cpp:92) [459]  (4.336 ns)

 <State 42>: 6.912ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln92', src/hls_detector.cpp:92) [462]  (6.912 ns)

 <State 43>: 6.912ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln92', src/hls_detector.cpp:92) [462]  (6.912 ns)

 <State 44>: 5.558ns
The critical path consists of the following:
	'load' operation 8 bit ('frame_0_load', src/hls_detector.cpp:104) on array 'frame_0' [488]  (3.254 ns)
	'sparsemux' operation 8 bit ('pixel', src/hls_detector.cpp:104) [496]  (2.304 ns)

 <State 45>: 5.802ns
The critical path consists of the following:
	'add' operation 32 bit ('queue_front', src/hls_detector.cpp:94) [467]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln95', src/hls_detector.cpp:95) [468]  (2.552 ns)
	'select' operation 32 bit ('queue_front', src/hls_detector.cpp:95) [469]  (0.698 ns)

 <State 46>: 4.874ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln29', src/hls_detector.cpp:29->src/hls_detector.cpp:113) [519]  (2.552 ns)
	'store' operation 0 bit ('store_ln29', src/hls_detector.cpp:29->src/hls_detector.cpp:113) of variable 'add_ln29', src/hls_detector.cpp:29->src/hls_detector.cpp:113 on array 'neighbors', src/hls_detector.cpp:111 [522]  (2.322 ns)

 <State 47>: 4.844ns
The critical path consists of the following:
	'add' operation 31 bit ('add_ln35', src/hls_detector.cpp:35->src/hls_detector.cpp:113) [530]  (2.522 ns)
	'store' operation 0 bit ('store_ln35', src/hls_detector.cpp:35->src/hls_detector.cpp:113) of variable 'zext_ln35_1', src/hls_detector.cpp:35->src/hls_detector.cpp:113 on array 'neighbors', src/hls_detector.cpp:111 [535]  (2.322 ns)

 <State 48>: 4.874ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln42', src/hls_detector.cpp:42->src/hls_detector.cpp:113) [545]  (2.552 ns)
	'store' operation 0 bit ('store_ln42', src/hls_detector.cpp:42->src/hls_detector.cpp:113) of variable 'add_ln42', src/hls_detector.cpp:42->src/hls_detector.cpp:113 on array 'neighbors', src/hls_detector.cpp:111 [549]  (2.322 ns)

 <State 49>: 3.238ns
The critical path consists of the following:
	'phi' operation 3 bit ('i', src/hls_detector.cpp:117) with incoming values : ('add_ln117', src/hls_detector.cpp:117) [557]  (0.000 ns)
	'getelementptr' operation 2 bit ('neighbors_addr_3', src/hls_detector.cpp:118) [565]  (0.000 ns)
	'load' operation 32 bit ('nx', src/hls_detector.cpp:118) on array 'neighbors', src/hls_detector.cpp:111 [566]  (2.322 ns)
	blocking operation 0.916 ns on control path)

 <State 50>: 6.658ns
The critical path consists of the following:
	'load' operation 32 bit ('nx', src/hls_detector.cpp:118) on array 'neighbors', src/hls_detector.cpp:111 [566]  (2.322 ns)
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 51>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 52>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 53>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 54>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 55>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 56>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 57>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 58>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 59>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 60>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 61>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 62>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 63>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 64>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 65>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 66>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 67>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 68>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 69>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 70>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 71>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 72>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 73>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 74>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 75>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 76>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 77>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 78>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 79>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 80>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 81>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 82>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 83>: 4.336ns
The critical path consists of the following:
	'urem' operation 16 bit ('urem_ln118', src/hls_detector.cpp:118) [568]  (4.336 ns)

 <State 84>: 6.912ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln118', src/hls_detector.cpp:118) [571]  (6.912 ns)

 <State 85>: 6.912ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln118', src/hls_detector.cpp:118) [571]  (6.912 ns)

 <State 86>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('frame_0_addr_1', src/hls_detector.cpp:122) [729]  (0.000 ns)
	'load' operation 8 bit ('frame_0_load_1', src/hls_detector.cpp:122) on array 'frame_0' [737]  (3.254 ns)

 <State 87>: 5.558ns
The critical path consists of the following:
	'load' operation 8 bit ('frame_0_load_1', src/hls_detector.cpp:122) on array 'frame_0' [737]  (3.254 ns)
	'sparsemux' operation 8 bit ('pixel', src/hls_detector.cpp:122) [745]  (2.304 ns)

 <State 88>: 5.169ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln7_1', src/hls_detector.cpp:7->src/hls_detector.cpp:122) [746]  (1.915 ns)
	'store' operation 0 bit ('store_ln124', src/hls_detector.cpp:124) of variable 'nx', src/hls_detector.cpp:118 on array 'queue_x', src/hls_detector.cpp:75 [946]  (3.254 ns)

 <State 89>: 4.838ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln127', src/hls_detector.cpp:127) [950]  (2.552 ns)
	'select' operation 32 bit ('queue_back', src/hls_detector.cpp:127) [951]  (0.698 ns)
	'store' operation 0 bit ('store_ln78', src/hls_detector.cpp:78) of variable 'queue_back', src/hls_detector.cpp:127 on local variable 'queue_back', src/hls_detector.cpp:78 [952]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
