{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572071861017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572071861023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 14:37:40 2019 " "Processing started: Sat Oct 26 14:37:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572071861023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071861023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071861023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572071861715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(44) " "Verilog HDL warning at spi_main.v(44): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572071872573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(45) " "Verilog HDL warning at spi_main.v(45): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572071872573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(46) " "Verilog HDL warning at spi_main.v(46): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572071872573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(21) " "Verilog HDL Declaration information at spi_main.v(21): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572071872573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572071872575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071872575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572071872580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071872580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572071872585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071872585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572071872591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071872591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572071872641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCK_high spi_main.v(76) " "Verilog HDL or VHDL warning at spi_main.v(76): object \"SCK_high\" assigned a value but never read" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572071872646 "|spi_main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage spi_main.v(83) " "Verilog HDL or VHDL warning at spi_main.v(83): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572071872647 "|spi_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(133) " "Verilog HDL assignment warning at spi_main.v(133): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572071872650 "|spi_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(143) " "Verilog HDL assignment warning at spi_main.v(143): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572071872650 "|spi_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(154) " "Verilog HDL assignment warning at spi_main.v(154): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572071872650 "|spi_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(164) " "Verilog HDL assignment warning at spi_main.v(164): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572071872651 "|spi_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "spi_main.v" "pll_inst" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071872702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.v" "altpll_component" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pll/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071872788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pll/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071872804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071872804 ""}  } { { "pll/pll.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pll/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572071872804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572071872873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071872873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071872875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071872893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071872900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "clk_i " "Pin \"clk_i\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 24 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071872999 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "MOSI " "Pin \"MOSI\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071872999 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nRESET " "Pin \"nRESET\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071872999 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[0\] " "Pin \"din\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071872999 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[1\] " "Pin \"din\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[2\] " "Pin \"din\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[3\] " "Pin \"din\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[4\] " "Pin \"din\[4\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[5\] " "Pin \"din\[5\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[6\] " "Pin \"din\[6\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[7\] " "Pin \"din\[7\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[8\] " "Pin \"din\[8\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[9\] " "Pin \"din\[9\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[10\] " "Pin \"din\[10\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[11\] " "Pin \"din\[11\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[12\] " "Pin \"din\[12\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873000 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[13\] " "Pin \"din\[13\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[14\] " "Pin \"din\[14\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[15\] " "Pin \"din\[15\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "clk_o " "Pin \"clk_o\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 25 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "MISO " "Pin \"MISO\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nPE " "Pin \"nPE\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "LED " "Pin \"LED\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 28 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nConfig " "Pin \"nConfig\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[0\] " "Pin \"dout\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[1\] " "Pin \"dout\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[2\] " "Pin \"dout\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873001 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[3\] " "Pin \"dout\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[4\] " "Pin \"dout\[4\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[5\] " "Pin \"dout\[5\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[6\] " "Pin \"dout\[6\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[7\] " "Pin \"dout\[7\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[8\] " "Pin \"dout\[8\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[9\] " "Pin \"dout\[9\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[10\] " "Pin \"dout\[10\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[11\] " "Pin \"dout\[11\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[12\] " "Pin \"dout\[12\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[13\] " "Pin \"dout\[13\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[0\] " "Pin \"step\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[1\] " "Pin \"step\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[2\] " "Pin \"step\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[3\] " "Pin \"step\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[0\] " "Pin \"dir\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873002 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[1\] " "Pin \"dir\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873003 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[2\] " "Pin \"dir\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873003 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[3\] " "Pin \"dir\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1572071873003 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nConfig " "Inserted always-enabled tri-state buffer between \"nConfig\" and its non-tri-state driver." {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1572071873587 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1572071873587 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "nConfig nConfig " "Removed fan-out from the always-disabled I/O buffer \"nConfig\" to the node \"nConfig\"" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572071873589 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1572071873589 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nPE VCC " "Pin \"nPE\" is stuck at VCC" {  } { { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572071873727 "|spi_main|nPE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572071873727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572071873807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572071874361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg " "Generated suppressed messages file C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071874414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572071874526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572071874526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "486 " "Implemented 486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572071874605 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572071874605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572071874605 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1572071874605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572071874605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071874623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:37:54 2019 " "Processing ended: Sat Oct 26 14:37:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071874623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071874623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071874623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572071874623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572071876140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572071876148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 14:37:55 2019 " "Processing started: Sat Oct 26 14:37:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572071876148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572071876148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572071876148 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572071876378 ""}
{ "Info" "0" "" "Project  = pluto_spi_stepper" {  } {  } 0 0 "Project  = pluto_spi_stepper" 0 0 "Fitter" 0 0 1572071876379 ""}
{ "Info" "0" "" "Revision = pluto_spi_stepper" {  } {  } 0 0 "Revision = pluto_spi_stepper" 0 0 "Fitter" 0 0 1572071876379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572071876483 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pluto_spi_stepper 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"pluto_spi_stepper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572071876495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572071876537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572071876537 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572071876601 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572071876601 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1572071876663 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1572071876664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572071876674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572071876978 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572071876982 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876982 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876983 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876983 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876983 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572071876984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572071877170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572071877183 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572071877183 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572071877183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572071877444 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "The Timing Analyzer will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "The Timing Analyzer will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1572071877444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572071877444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572071877446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1572071877447 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572071877451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572071877451 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572071877452 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk_i " "  20.000        clk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572071877452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572071877461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572071877462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572071877463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572071877464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572071877467 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572071877468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572071877468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572071877469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572071877810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O Output Buffer " "Packed 14 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572071877811 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572071877811 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 20 26 0 " "Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 20 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572071877814 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572071877814 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572071877814 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 22 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572071877815 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572071877815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071877878 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572071877884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572071878484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071878574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572071878587 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572071882410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071882410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572071882992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572071883469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572071883469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071883819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572071884029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572071884043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572071884426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572071884427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572071885065 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071885882 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "44 MAX 10 " "44 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED 3.3-V LVTTL W7 " "Pin LED uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[0\] 3.3-V LVTTL AA5 " "Pin dout\[0\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[1\] 3.3-V LVTTL AB8 " "Pin dout\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[2\] 3.3-V LVTTL AA7 " "Pin dout\[2\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[3\] 3.3-V LVTTL AA6 " "Pin dout\[3\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[4\] 3.3-V LVTTL V10 " "Pin dout\[4\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[4] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[5\] 3.3-V LVTTL AB6 " "Pin dout\[5\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[5] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[6\] 3.3-V LVTTL AA8 " "Pin dout\[6\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[6] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[7\] 3.3-V LVTTL AB5 " "Pin dout\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[7] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[8\] 3.3-V LVTTL V9 " "Pin dout\[8\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[8] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[9\] 3.3-V LVTTL P11 " "Pin dout\[9\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[10\] 3.3-V LVTTL AB9 " "Pin dout\[10\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[11\] 3.3-V LVTTL AB7 " "Pin dout\[11\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[12\] 3.3-V LVTTL R11 " "Pin dout\[12\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[13\] 3.3-V LVTTL Y10 " "Pin dout\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[0\] 3.3-V LVTTL AB4 " "Pin step\[0\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[1\] 3.3-V LVTTL P10 " "Pin step\[1\] uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[2\] 3.3-V LVTTL U6 " "Pin step\[2\] uses I/O standard 3.3-V LVTTL at U6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[3\] 3.3-V LVTTL R10 " "Pin step\[3\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[0\] 3.3-V LVTTL W8 " "Pin dir\[0\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[1\] 3.3-V LVTTL Y4 " "Pin dir\[1\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[2\] 3.3-V LVTTL AA1 " "Pin dir\[2\] uses I/O standard 3.3-V LVTTL at AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[3\] 3.3-V LVTTL U7 " "Pin dir\[3\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRESET 3.3-V LVTTL D8 " "Pin nRESET uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nRESET } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL M8 " "Pin clk_i uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[7\] 3.3-V LVTTL AB14 " "Pin din\[7\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[15\] 3.3-V LVTTL AA13 " "Pin din\[15\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[6\] 3.3-V LVTTL V13 " "Pin din\[6\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[14\] 3.3-V LVTTL W12 " "Pin din\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCK 3.3-V LVTTL R13 " "Pin SCK uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCK } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SSEL 3.3-V LVTTL AA14 " "Pin SSEL uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SSEL } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MOSI 3.3-V LVTTL W14 " "Pin MOSI uses I/O standard 3.3-V LVTTL at W14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MOSI } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[5\] 3.3-V LVTTL Y14 " "Pin din\[5\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[13\] 3.3-V LVTTL Y13 " "Pin din\[13\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[4\] 3.3-V LVTTL W3 " "Pin din\[4\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[12\] 3.3-V LVTTL AA3 " "Pin din\[12\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[11\] 3.3-V LVTTL W4 " "Pin din\[11\] uses I/O standard 3.3-V LVTTL at W4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[11] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[3\] 3.3-V LVTTL Y3 " "Pin din\[3\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[2\] 3.3-V LVTTL Y16 " "Pin din\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[10\] 3.3-V LVTTL AB15 " "Pin din\[10\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[10] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[1\] 3.3-V LVTTL R20 " "Pin din\[1\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[9\] 3.3-V LVTTL AA9 " "Pin din\[9\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[9] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[0\] 3.3-V LVTTL P13 " "Pin din\[0\] uses I/O standard 3.3-V LVTTL at P13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[8\] 3.3-V LVTTL W13 " "Pin din\[8\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[8] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572071886057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pluto_spi_stepper.fit.smsg " "Generated suppressed messages file C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pluto_spi_stepper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572071886124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5574 " "Peak virtual memory: 5574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071886610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:38:06 2019 " "Processing ended: Sat Oct 26 14:38:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071886610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071886610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071886610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572071886610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572071887870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572071887878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 14:38:07 2019 " "Processing started: Sat Oct 26 14:38:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572071887878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572071887878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572071887878 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572071888744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572071888781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071889111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:38:09 2019 " "Processing ended: Sat Oct 26 14:38:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071889111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071889111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071889111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572071889111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572071890311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572071890320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 14:38:10 2019 " "Processing started: Sat Oct 26 14:38:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572071890320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1572071890320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1572071890320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1572071890798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1572071890798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1572071891201 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_i " "Node: clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wdt:w\|timer\[0\] clk_i " "Register wdt:w\|timer\[0\] is being clocked by clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572071891203 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1572071891203 "|spi_main|clk_i"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1572071891203 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1572071891209 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1572071891209 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1572071891217 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1572071891218 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1572071891224 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1572071891415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1572071891464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1572071892128 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1572071897942 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "95.57 mW " "Total thermal power estimate for the design is 95.57 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1572071898198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071898419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:38:18 2019 " "Processing ended: Sat Oct 26 14:38:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071898419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071898419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071898419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1572071898419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1572071899896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572071899904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 14:38:19 2019 " "Processing started: Sat Oct 26 14:38:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572071899904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572071899904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_sta pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572071899904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572071900121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572071900528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572071900728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900729 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i clk_i " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i clk_i" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572071900731 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572071900731 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071900731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900731 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572071900732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572071900735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071900735 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572071900736 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572071900745 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1572071900754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.801 " "Worst-case setup slack is 19.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.801               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.801               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.049               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572071900766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572071900768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.886 " "Worst-case minimum pulse width slack is 9.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.886               0.000 clk_i  " "    9.886               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.208               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.208               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071900770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071900770 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071900778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071900778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071900778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071900778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 45.074 ns " "Worst Case Available Settling Time: 45.074 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071900778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071900778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071900778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572071900782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572071900806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572071901497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071901595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.041 " "Worst-case setup slack is 20.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.041               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.041               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071901609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.052               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071901615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572071901618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572071901621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.889 " "Worst-case minimum pulse width slack is 9.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.889               0.000 clk_i  " "    9.889               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.196               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.196               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071901623 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 45.323 ns " "Worst Case Available Settling Time: 45.323 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071901631 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572071901635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071901824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.982 " "Worst-case setup slack is 22.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.982               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.982               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071901831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572071901834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.006 " "Worst-case hold slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.008 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.006              -0.008 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071901835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572071901838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572071901840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.516 " "Worst-case minimum pulse width slack is 9.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.516               0.000 clk_i  " "    9.516               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.249               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.249               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572071901842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572071901842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 48.033 ns " "Worst Case Available Settling Time: 48.033 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901849 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572071901849 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572071901849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572071902706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572071902706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071902748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:38:22 2019 " "Processing ended: Sat Oct 26 14:38:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071902748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071902748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071902748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572071902748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572071904246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus Prime " "Running Quartus Prime Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572071904253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 14:38:23 2019 " "Processing started: Sat Oct 26 14:38:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572071904253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1572071904253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb pluto_spi_stepper -c pluto_spi_stepper --vqm=C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm " "Command: quartus_cdb pluto_spi_stepper -c pluto_spi_stepper --vqm=C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1572071904253 ""}
{ "Info" "IVQMO_GENERATE_LOGICLOCK_FILES_FOR_POSTFIT_NETLIST" "" "Generated Verilog Quartus Mapping File using post-fit netlist" {  } {  } 0 203002 "Generated Verilog Quartus Mapping File using post-fit netlist" 0 0 "Compiler Database Interface" 0 -1 1572071904343 ""}
{ "Info" "IQATM_GENERATED_VQM_FILE" "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm " "Generated Verilog Quartus Mapping File C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm" {  } {  } 0 39007 "Generated Verilog Quartus Mapping File %1!s!" 0 0 "Compiler Database Interface" 0 -1 1572071904422 ""}
{ "Info" "IQATM_QSF_NOT_WRITTEN" "" "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus Prime Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" {  } {  } 0 39084 "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus Prime Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" 0 0 "Compiler Database Interface" 0 -1 1572071904422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus Prime " "Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071904424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:38:24 2019 " "Processing ended: Sat Oct 26 14:38:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071904424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071904424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071904424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1572071904424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1572071904998 ""}
