// Seed: 1900772043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  wire id_6;
  logic [7:0] id_7;
  assign id_2 = 1;
  assign id_3 = 1;
  assign id_7[1] = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4
    , id_7,
    input tri0 id_5
);
  wor  id_8 = id_1;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
