begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Definitions for SH opcodes.    Copyright 1993, 1994, 1995, 1997, 1999, 2000    Free Software Foundation, Inc.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_typedef
typedef|typedef
enum|enum
block|{
name|HEX_0
block|,
name|HEX_1
block|,
name|HEX_2
block|,
name|HEX_3
block|,
name|HEX_4
block|,
name|HEX_5
block|,
name|HEX_6
block|,
name|HEX_7
block|,
name|HEX_8
block|,
name|HEX_9
block|,
name|HEX_A
block|,
name|HEX_B
block|,
name|HEX_C
block|,
name|HEX_D
block|,
name|HEX_E
block|,
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|SDT_REG_N
block|,
name|REG_NM
block|,
name|REG_B
block|,
name|BRANCH_12
block|,
name|BRANCH_8
block|,
name|IMM0_4
block|,
name|IMM0_4BY2
block|,
name|IMM0_4BY4
block|,
name|IMM1_4
block|,
name|IMM1_4BY2
block|,
name|IMM1_4BY4
block|,
name|PCRELIMM_8BY2
block|,
name|PCRELIMM_8BY4
block|,
name|IMM0_8
block|,
name|IMM0_8BY2
block|,
name|IMM0_8BY4
block|,
name|IMM1_8
block|,
name|IMM1_8BY2
block|,
name|IMM1_8BY4
block|,
name|PPI
block|,
name|NOPX
block|,
name|NOPY
block|,
name|MOVX
block|,
name|MOVY
block|,
name|PSH
block|,
name|PMUL
block|,
name|PPI3
block|,
name|PDC
block|,
name|PPIC
block|,
name|REPEAT
block|}
name|sh_nibble_type
typedef|;
end_typedef

begin_typedef
typedef|typedef
enum|enum
block|{
name|A_END
block|,
name|A_BDISP12
block|,
name|A_BDISP8
block|,
name|A_DEC_M
block|,
name|A_DEC_N
block|,
name|A_DISP_GBR
block|,
name|A_PC
block|,
name|A_DISP_PC
block|,
name|A_DISP_REG_M
block|,
name|A_DISP_REG_N
block|,
name|A_GBR
block|,
name|A_IMM
block|,
name|A_INC_M
block|,
name|A_INC_N
block|,
name|A_IND_M
block|,
name|A_IND_N
block|,
name|A_PMOD_N
block|,
name|A_PMODY_N
block|,
name|A_IND_R0_REG_M
block|,
name|A_IND_R0_REG_N
block|,
name|A_MACH
block|,
name|A_MACL
block|,
name|A_PR
block|,
name|A_R0
block|,
name|A_R0_GBR
block|,
name|A_REG_M
block|,
name|A_REG_N
block|,
name|A_REG_B
block|,
name|A_SR
block|,
name|A_VBR
block|,
name|A_MOD
block|,
name|A_RE
block|,
name|A_RS
block|,
name|A_DSR
block|,
name|DSP_REG_M
block|,
name|DSP_REG_N
block|,
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_E
block|,
name|DSP_REG_F
block|,
name|DSP_REG_G
block|,
name|A_A0
block|,
name|A_X0
block|,
name|A_X1
block|,
name|A_Y0
block|,
name|A_Y1
block|,
name|A_SSR
block|,
name|A_SPC
block|,
name|A_SGR
block|,
name|A_DBR
block|,
name|F_REG_N
block|,
name|F_REG_M
block|,
name|D_REG_N
block|,
name|D_REG_M
block|,
name|X_REG_N
block|,
comment|/* Only used for argument parsing */
name|X_REG_M
block|,
comment|/* Only used for argument parsing */
name|DX_REG_N
block|,
name|DX_REG_M
block|,
name|V_REG_N
block|,
name|V_REG_M
block|,
name|XMTRX_M4
block|,
name|F_FR0
block|,
name|FPUL_N
block|,
name|FPUL_M
block|,
name|FPSCR_N
block|,
name|FPSCR_M
block|}
name|sh_arg_type
typedef|;
end_typedef

begin_typedef
typedef|typedef
enum|enum
block|{
name|A_A1_NUM
init|=
literal|5
block|,
name|A_A0_NUM
init|=
literal|7
block|,
name|A_X0_NUM
block|,
name|A_X1_NUM
block|,
name|A_Y0_NUM
block|,
name|A_Y1_NUM
block|,
name|A_M0_NUM
block|,
name|A_A1G_NUM
block|,
name|A_M1_NUM
block|,
name|A_A0G_NUM
block|}
name|sh_dsp_reg_nums
typedef|;
end_typedef

begin_define
define|#
directive|define
name|arch_sh1
value|0x0001
end_define

begin_define
define|#
directive|define
name|arch_sh2
value|0x0002
end_define

begin_define
define|#
directive|define
name|arch_sh3
value|0x0004
end_define

begin_define
define|#
directive|define
name|arch_sh3e
value|0x0008
end_define

begin_define
define|#
directive|define
name|arch_sh4
value|0x0010
end_define

begin_define
define|#
directive|define
name|arch_sh_dsp
value|0x0100
end_define

begin_define
define|#
directive|define
name|arch_sh3_dsp
value|0x0200
end_define

begin_define
define|#
directive|define
name|arch_sh1_up
value|(arch_sh1 | arch_sh2_up)
end_define

begin_define
define|#
directive|define
name|arch_sh2_up
value|(arch_sh2 | arch_sh3_up | arch_sh_dsp)
end_define

begin_define
define|#
directive|define
name|arch_sh3_up
value|(arch_sh3 | arch_sh3e_up | arch_sh3_dsp)
end_define

begin_define
define|#
directive|define
name|arch_sh3e_up
value|(arch_sh3e | arch_sh4_up)
end_define

begin_define
define|#
directive|define
name|arch_sh4_up
value|arch_sh4
end_define

begin_define
define|#
directive|define
name|arch_sh_dsp_up
value|(arch_sh_dsp | arch_sh3_dsp_up)
end_define

begin_define
define|#
directive|define
name|arch_sh3_dsp_up
value|arch_sh3_dsp
end_define

begin_typedef
typedef|typedef
struct|struct
block|{
name|char
modifier|*
name|name
decl_stmt|;
name|sh_arg_type
name|arg
index|[
literal|4
index|]
decl_stmt|;
name|sh_nibble_type
name|nibbles
index|[
literal|4
index|]
decl_stmt|;
name|int
name|arch
decl_stmt|;
block|}
name|sh_opcode_info
typedef|;
end_typedef

begin_ifdef
ifdef|#
directive|ifdef
name|DEFINE_TABLE
end_ifdef

begin_decl_stmt
name|sh_opcode_info
name|sh_table
index|[]
init|=
block|{
comment|/* 0111nnnni8*1.... add #<imm>,<REG_N>  */
block|{
literal|"add"
block|,
block|{
name|A_IMM
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_7
block|,
name|REG_N
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm1100 add<REG_M>,<REG_N> */
block|{
literal|"add"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm1110 addc<REG_M>,<REG_N>*/
block|{
literal|"addc"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm1111 addv<REG_M>,<REG_N>*/
block|{
literal|"addv"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001001i8*1.... and #<imm>,R0       */
block|{
literal|"and"
block|,
block|{
name|A_IMM
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_9
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1001 and<REG_M>,<REG_N> */
block|{
literal|"and"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001101i8*1.... and.b #<imm>,@(R0,GBR)*/
block|{
literal|"and.b"
block|,
block|{
name|A_IMM
block|,
name|A_R0_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_D
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 1010i12......... bra<bdisp12>       */
block|{
literal|"bra"
block|,
block|{
name|A_BDISP12
block|}
block|,
block|{
name|HEX_A
block|,
name|BRANCH_12
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 1011i12......... bsr<bdisp12>       */
block|{
literal|"bsr"
block|,
block|{
name|A_BDISP12
block|}
block|,
block|{
name|HEX_B
block|,
name|BRANCH_12
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10001001i8p1.... bt<bdisp8>         */
block|{
literal|"bt"
block|,
block|{
name|A_BDISP8
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_9
block|,
name|BRANCH_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10001011i8p1.... bf<bdisp8>         */
block|{
literal|"bf"
block|,
block|{
name|A_BDISP8
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_B
block|,
name|BRANCH_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10001101i8p1.... bt.s<bdisp8>       */
block|{
literal|"bt.s"
block|,
block|{
name|A_BDISP8
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_D
block|,
name|BRANCH_8
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 10001101i8p1.... bt/s<bdisp8>       */
block|{
literal|"bt/s"
block|,
block|{
name|A_BDISP8
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_D
block|,
name|BRANCH_8
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 10001111i8p1.... bf.s<bdisp8>       */
block|{
literal|"bf.s"
block|,
block|{
name|A_BDISP8
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_F
block|,
name|BRANCH_8
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 10001111i8p1.... bf/s<bdisp8>       */
block|{
literal|"bf/s"
block|,
block|{
name|A_BDISP8
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_F
block|,
name|BRANCH_8
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0000000000101000 clrmac              */
block|{
literal|"clrmac"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_2
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000001001000 clrs                */
block|{
literal|"clrs"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_4
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000001000 clrt                */
block|{
literal|"clrt"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10001000i8*1.... cmp/eq #<imm>,R0    */
block|{
literal|"cmp/eq"
block|,
block|{
name|A_IMM
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_8
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm0000 cmp/eq<REG_M>,<REG_N>*/
block|{
literal|"cmp/eq"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_0
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm0011 cmp/ge<REG_M>,<REG_N>*/
block|{
literal|"cmp/ge"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_3
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm0111 cmp/gt<REG_M>,<REG_N>*/
block|{
literal|"cmp/gt"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm0110 cmp/hi<REG_M>,<REG_N>*/
block|{
literal|"cmp/hi"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm0010 cmp/hs<REG_M>,<REG_N>*/
block|{
literal|"cmp/hs"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010101 cmp/pl<REG_N>      */
block|{
literal|"cmp/pl"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_5
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010001 cmp/pz<REG_N>      */
block|{
literal|"cmp/pz"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_1
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1100 cmp/str<REG_M>,<REG_N>*/
block|{
literal|"cmp/str"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0111 div0s<REG_M>,<REG_N>*/
block|{
literal|"div0s"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000011001 div0u               */
block|{
literal|"div0u"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_1
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm0100 div1<REG_M>,<REG_N>*/
block|{
literal|"div1"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1110 exts.b<REG_M>,<REG_N>*/
block|{
literal|"exts.b"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1111 exts.w<REG_M>,<REG_N>*/
block|{
literal|"exts.w"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1100 extu.b<REG_M>,<REG_N>*/
block|{
literal|"extu.b"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1101 extu.w<REG_M>,<REG_N>*/
block|{
literal|"extu.w"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_D
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00101011 jmp @<REG_N>        */
block|{
literal|"jmp"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00001011 jsr @<REG_N>        */
block|{
literal|"jsr"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00001110 ldc<REG_N>,SR      */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_SR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00011110 ldc<REG_N>,GBR     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_GBR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00101110 ldc<REG_N>,VBR     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_VBR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn01011110 ldc<REG_N>,MOD     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_MOD
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_E
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01111110 ldc<REG_N>,RE     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_RE
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_E
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01101110 ldc<REG_N>,RS     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_RS
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_E
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn00111110 ldc<REG_N>,SSR     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_SSR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_E
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn01001110 ldc<REG_N>,SPC     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_SPC
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_4
block|,
name|HEX_E
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn11111010 ldc<REG_N>,DBR     */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_DBR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_F
block|,
name|HEX_A
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0100nnnn1xxx1110 ldc<REG_N>,Rn_BANK */
block|{
literal|"ldc"
block|,
block|{
name|A_REG_N
block|,
name|A_REG_B
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|REG_B
block|,
name|HEX_E
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn00000111 ldc.l @<REG_N>+,SR  */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_SR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010111 ldc.l @<REG_N>+,GBR */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_GBR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00100111 ldc.l @<REG_N>+,VBR */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_VBR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn01010111 ldc.l @<REG_N>+,MOD */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_MOD
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_7
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01110111 ldc.l @<REG_N>+,RE */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_RE
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_7
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01100111 ldc.l @<REG_N>+,RS */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_RS
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_7
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn00110111 ldc.l @<REG_N>+,SSR */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_SSR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_7
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn01000111 ldc.l @<REG_N>+,SPC */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_SPC
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_4
block|,
name|HEX_7
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn11110110 ldc.l @<REG_N>+,DBR */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_DBR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_F
block|,
name|HEX_6
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0100nnnn1xxx0111 ldc.l<REG_N>,Rn_BANK */
block|{
literal|"ldc.l"
block|,
block|{
name|A_INC_N
block|,
name|A_REG_B
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|REG_B
block|,
name|HEX_7
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 10001110i8p2.... ldre @(<disp>,PC)	*/
block|{
literal|"ldre"
block|,
block|{
name|A_DISP_PC
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_E
block|,
name|PCRELIMM_8BY2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10001100i8p2.... ldrs @(<disp>,PC)	*/
block|{
literal|"ldrs"
block|,
block|{
name|A_DISP_PC
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_C
block|,
name|PCRELIMM_8BY2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn00001010 lds<REG_N>,MACH    */
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_MACH
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00011010 lds<REG_N>,MACL    */
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_MACL
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00101010 lds<REG_N>,PR      */
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_PR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn01101010 lds<REG_N>,DSR	*/
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_DSR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01111010 lds<REG_N>,A0	*/
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_A0
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10001010 lds<REG_N>,X0	*/
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_X0
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_8
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10011010 lds<REG_N>,X1	*/
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_X1
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_9
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10101010 lds<REG_N>,Y0	*/
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_Y0
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_A
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10111010 lds<REG_N>,Y1	*/
block|{
literal|"lds"
block|,
block|{
name|A_REG_N
block|,
name|A_Y1
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_B
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01011010 lds<REG_N>,FPUL    */
block|{
literal|"lds"
block|,
block|{
name|A_REG_M
block|,
name|FPUL_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_M
block|,
name|HEX_5
block|,
name|HEX_A
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0100nnnn01101010 lds<REG_M>,FPSCR   */
block|{
literal|"lds"
block|,
block|{
name|A_REG_M
block|,
name|FPSCR_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_M
block|,
name|HEX_6
block|,
name|HEX_A
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0100nnnn00000110 lds.l @<REG_N>+,MACH*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_MACH
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010110 lds.l @<REG_N>+,MACL*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_MACL
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00100110 lds.l @<REG_N>+,PR  */
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_PR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn01100110 lds.l @<REG_N>+,DSR	*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_DSR
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01110110 lds.l @<REG_N>+,A0	*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_A0
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10000110 lds.l @<REG_N>+,X0	*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_X0
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_8
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10010110 lds.l @<REG_N>+,X1	*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_X1
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_9
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10100110 lds.l @<REG_N>+,Y0	*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_Y0
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_A
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10110110 lds.l @<REG_N>+,Y1	*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_N
block|,
name|A_Y1
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_B
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01010110 lds.l @<REG_M>+,FPUL*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_M
block|,
name|FPUL_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_M
block|,
name|HEX_5
block|,
name|HEX_6
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0100nnnn01100110 lds.l @<REG_M>+,FPSCR*/
block|{
literal|"lds.l"
block|,
block|{
name|A_INC_M
block|,
name|FPSCR_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_M
block|,
name|HEX_6
block|,
name|HEX_6
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0000000000111000 ldtlb               */
block|{
literal|"ldtlb"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_3
block|,
name|HEX_8
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnnmmmm1111 mac.w @<REG_M>+,@<REG_N>+*/
block|{
literal|"mac.w"
block|,
block|{
name|A_INC_M
block|,
name|A_INC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 1110nnnni8*1.... mov #<imm>,<REG_N>  */
block|{
literal|"mov"
block|,
block|{
name|A_IMM
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_E
block|,
name|REG_N
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0011 mov<REG_M>,<REG_N> */
block|{
literal|"mov"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_3
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm0100 mov.b<REG_M>,@(R0,<REG_N>)*/
block|{
literal|"mov.b"
block|,
block|{
name|A_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0100 mov.b<REG_M>,@-<REG_N>*/
block|{
literal|"mov.b"
block|,
block|{
name|A_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0000 mov.b<REG_M>,@<REG_N>*/
block|{
literal|"mov.b"
block|,
block|{
name|A_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_0
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10000100mmmmi4*1 mov.b @(<disp>,<REG_M>),R0*/
block|{
literal|"mov.b"
block|,
block|{
name|A_DISP_REG_M
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_4
block|,
name|REG_M
block|,
name|IMM0_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000100i8*1.... mov.b @(<disp>,GBR),R0*/
block|{
literal|"mov.b"
block|,
block|{
name|A_DISP_GBR
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_4
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm1100 mov.b @(R0,<REG_M>),<REG_N>*/
block|{
literal|"mov.b"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0100 mov.b @<REG_M>+,<REG_N>*/
block|{
literal|"mov.b"
block|,
block|{
name|A_INC_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0000 mov.b @<REG_M>,<REG_N>*/
block|{
literal|"mov.b"
block|,
block|{
name|A_IND_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_0
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10000000mmmmi4*1 mov.b R0,@(<disp>,<REG_M>)*/
block|{
literal|"mov.b"
block|,
block|{
name|A_R0
block|,
name|A_DISP_REG_M
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_0
block|,
name|REG_M
block|,
name|IMM1_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000000i8*1.... mov.b R0,@(<disp>,GBR)*/
block|{
literal|"mov.b"
block|,
block|{
name|A_R0
block|,
name|A_DISP_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_0
block|,
name|IMM1_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0001nnnnmmmmi4*4 mov.l<REG_M>,@(<disp>,<REG_N>)*/
block|{
literal|"mov.l"
block|,
block|{
name|A_REG_M
block|,
name|A_DISP_REG_N
block|}
block|,
block|{
name|HEX_1
block|,
name|REG_N
block|,
name|REG_M
block|,
name|IMM1_4BY4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm0110 mov.l<REG_M>,@(R0,<REG_N>)*/
block|{
literal|"mov.l"
block|,
block|{
name|A_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0110 mov.l<REG_M>,@-<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0010 mov.l<REG_M>,@<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0101nnnnmmmmi4*4 mov.l @(<disp>,<REG_M>),<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_DISP_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_5
block|,
name|REG_N
block|,
name|REG_M
block|,
name|IMM0_4BY4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000110i8*4.... mov.l @(<disp>,GBR),R0*/
block|{
literal|"mov.l"
block|,
block|{
name|A_DISP_GBR
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_6
block|,
name|IMM0_8BY4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 1101nnnni8p4.... mov.l @(<disp>,PC),<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_DISP_PC
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_D
block|,
name|REG_N
block|,
name|PCRELIMM_8BY4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm1110 mov.l @(R0,<REG_M>),<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0110 mov.l @<REG_M>+,<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_INC_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0010 mov.l @<REG_M>,<REG_N>*/
block|{
literal|"mov.l"
block|,
block|{
name|A_IND_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000010i8*4.... mov.l R0,@(<disp>,GBR)*/
block|{
literal|"mov.l"
block|,
block|{
name|A_R0
block|,
name|A_DISP_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_2
block|,
name|IMM1_8BY4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm0101 mov.w<REG_M>,@(R0,<REG_N>)*/
block|{
literal|"mov.w"
block|,
block|{
name|A_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0101 mov.w<REG_M>,@-<REG_N>*/
block|{
literal|"mov.w"
block|,
block|{
name|A_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm0001 mov.w<REG_M>,@<REG_N>*/
block|{
literal|"mov.w"
block|,
block|{
name|A_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_1
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10000101mmmmi4*2 mov.w @(<disp>,<REG_M>),R0*/
block|{
literal|"mov.w"
block|,
block|{
name|A_DISP_REG_M
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_5
block|,
name|REG_M
block|,
name|IMM0_4BY2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000101i8*2.... mov.w @(<disp>,GBR),R0*/
block|{
literal|"mov.w"
block|,
block|{
name|A_DISP_GBR
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_5
block|,
name|IMM0_8BY2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 1001nnnni8p2.... mov.w @(<disp>,PC),<REG_N>*/
block|{
literal|"mov.w"
block|,
block|{
name|A_DISP_PC
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_9
block|,
name|REG_N
block|,
name|PCRELIMM_8BY2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm1101 mov.w @(R0,<REG_M>),<REG_N>*/
block|{
literal|"mov.w"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_D
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0101 mov.w @<REG_M>+,<REG_N>*/
block|{
literal|"mov.w"
block|,
block|{
name|A_INC_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0001 mov.w @<REG_M>,<REG_N>*/
block|{
literal|"mov.w"
block|,
block|{
name|A_IND_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_1
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 10000001mmmmi4*2 mov.w R0,@(<disp>,<REG_M>)*/
block|{
literal|"mov.w"
block|,
block|{
name|A_R0
block|,
name|A_DISP_REG_M
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_1
block|,
name|REG_M
block|,
name|IMM1_4BY2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000001i8*2.... mov.w R0,@(<disp>,GBR)*/
block|{
literal|"mov.w"
block|,
block|{
name|A_R0
block|,
name|A_DISP_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_1
block|,
name|IMM1_8BY2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000111i8p4.... mova @(<disp>,PC),R0*/
block|{
literal|"mova"
block|,
block|{
name|A_DISP_PC
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_7
block|,
name|PCRELIMM_8BY4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn11000011 movca.l R0,@<REG_N> */
block|{
literal|"movca.l"
block|,
block|{
name|A_R0
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_C
block|,
name|HEX_3
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0000nnnn00101001 movt<REG_N>        */
block|{
literal|"movt"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1111 muls.w<REG_M>,<REG_N>*/
block|{
literal|"muls.w"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1111 muls<REG_M>,<REG_N>*/
block|{
literal|"muls"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm0111 mul.l<REG_M>,<REG_N>*/
block|{
literal|"mul.l"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0010nnnnmmmm1110 mulu.w<REG_M>,<REG_N>*/
block|{
literal|"mulu.w"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1110 mulu<REG_M>,<REG_N>*/
block|{
literal|"mulu"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1011 neg<REG_M>,<REG_N> */
block|{
literal|"neg"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1010 negc<REG_M>,<REG_N>*/
block|{
literal|"negc"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000001001 nop                 */
block|{
literal|"nop"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm0111 not<REG_M>,<REG_N> */
block|{
literal|"not"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn10010011 ocbi @<REG_N>       */
block|{
literal|"ocbi"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_9
block|,
name|HEX_3
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0000nnnn10100011 ocbp @<REG_N>       */
block|{
literal|"ocbp"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_A
block|,
name|HEX_3
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0000nnnn10110011 ocbwb @<REG_N>      */
block|{
literal|"ocbwb"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_B
block|,
name|HEX_3
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 11001011i8*1.... or #<imm>,R0        */
block|{
literal|"or"
block|,
block|{
name|A_IMM
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_B
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1011 or<REG_M>,<REG_N>  */
block|{
literal|"or"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001111i8*1.... or.b #<imm>,@(R0,GBR)*/
block|{
literal|"or.b"
block|,
block|{
name|A_IMM
block|,
name|A_R0_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_F
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn10000011 pref @<REG_N>       */
block|{
literal|"pref"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_8
block|,
name|HEX_3
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0100nnnn00100100 rotcl<REG_N>       */
block|{
literal|"rotcl"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00100101 rotcr<REG_N>       */
block|{
literal|"rotcr"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_5
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00000100 rotl<REG_N>        */
block|{
literal|"rotl"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_4
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00000101 rotr<REG_N>        */
block|{
literal|"rotr"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_5
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000101011 rte                 */
block|{
literal|"rte"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_2
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000001011 rts                 */
block|{
literal|"rts"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000001011000 sets                */
block|{
literal|"sets"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_5
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000011000 sett                */
block|{
literal|"sett"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_1
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010100 setrc<REG_N>       */
block|{
literal|"setrc"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_4
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10000010i8*1.... setrc #<imm>        */
block|{
literal|"setrc"
block|,
block|{
name|A_IMM
block|}
block|,
block|{
name|HEX_8
block|,
name|HEX_2
block|,
name|IMM0_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* repeat start end<REG_N>       	*/
block|{
literal|"repeat"
block|,
block|{
name|A_DISP_PC
block|,
name|A_DISP_PC
block|,
name|A_REG_N
block|}
block|,
block|{
name|REPEAT
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_4
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* repeat start end #<imm>        	*/
block|{
literal|"repeat"
block|,
block|{
name|A_DISP_PC
block|,
name|A_DISP_PC
block|,
name|A_IMM
block|}
block|,
block|{
name|REPEAT
block|,
name|HEX_2
block|,
name|IMM0_8
block|,
name|HEX_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnnmmmm1100 shad<REG_M>,<REG_N>*/
block|{
literal|"shad"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnnmmmm1101 shld<REG_M>,<REG_N>*/
block|{
literal|"shld"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_D
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn00100000 shal<REG_N>        */
block|{
literal|"shal"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_0
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00100001 shar<REG_N>        */
block|{
literal|"shar"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_1
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00000000 shll<REG_N>        */
block|{
literal|"shll"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_0
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00101000 shll16<REG_N>      */
block|{
literal|"shll16"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00001000 shll2<REG_N>       */
block|{
literal|"shll2"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00011000 shll8<REG_N>       */
block|{
literal|"shll8"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00000001 shlr<REG_N>        */
block|{
literal|"shlr"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_1
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00101001 shlr16<REG_N>      */
block|{
literal|"shlr16"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00001001 shlr2<REG_N>       */
block|{
literal|"shlr2"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00011001 shlr8<REG_N>       */
block|{
literal|"shlr8"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000000000011011 sleep               */
block|{
literal|"sleep"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_0
block|,
name|HEX_0
block|,
name|HEX_1
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn00000010 stc SR,<REG_N>      */
block|{
literal|"stc"
block|,
block|{
name|A_SR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn00010010 stc GBR,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_GBR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn00100010 stc VBR,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_VBR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn01010010 stc MOD,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_MOD
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn01110010 stc RE,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_RE
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn01100010 stc RS,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_RS
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn00110010 stc SSR,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_SSR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_2
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0000nnnn01000010 stc SPC,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_SPC
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_4
block|,
name|HEX_2
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0000nnnn00111010 stc SGR,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_SGR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_A
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0000nnnn11111010 stc DBR,<REG_N>     */
block|{
literal|"stc"
block|,
block|{
name|A_DBR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_F
block|,
name|HEX_A
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0000nnnn1xxx0010 stc Rn_BANK,<REG_N> */
block|{
literal|"stc"
block|,
block|{
name|A_REG_B
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_B
block|,
name|HEX_2
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn00000011 stc.l SR,@-<REG_N>  */
block|{
literal|"stc.l"
block|,
block|{
name|A_SR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_3
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00100011 stc.l VBR,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_VBR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_3
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn01010011 stc.l MOD,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_MOD
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_3
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01110011 stc.l RE,@-<REG_N>  */
block|{
literal|"stc.l"
block|,
block|{
name|A_RE
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_3
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01100011 stc.l RS,@-<REG_N>  */
block|{
literal|"stc.l"
block|,
block|{
name|A_RS
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_3
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn00110011 stc.l SSR,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_SSR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_3
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn01000011 stc.l SPC,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_SPC
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_4
block|,
name|HEX_3
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0100nnnn00010011 stc.l GBR,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_GBR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_3
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00110010 stc.l SGR,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_SGR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_2
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0100nnnn11110010 stc.l DBR,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_DBR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_F
block|,
name|HEX_2
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 0100nnnn1xxx0011 stc.l Rn_BANK,@-<REG_N> */
block|{
literal|"stc.l"
block|,
block|{
name|A_REG_B
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|REG_B
block|,
name|HEX_3
block|}
block|,
name|arch_sh3_up
block|}
block|,
comment|/* 0000nnnn00001010 sts MACH,<REG_N>    */
block|{
literal|"sts"
block|,
block|{
name|A_MACH
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn00011010 sts MACL,<REG_N>    */
block|{
literal|"sts"
block|,
block|{
name|A_MACL
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn00101010 sts PR,<REG_N>      */
block|{
literal|"sts"
block|,
block|{
name|A_PR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnn01101010 sts DSR,<REG_N>	*/
block|{
literal|"sts"
block|,
block|{
name|A_DSR
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn01111010 sts A0,<REG_N>	*/
block|{
literal|"sts"
block|,
block|{
name|A_A0
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn10001010 sts X0,<REG_N>	*/
block|{
literal|"sts"
block|,
block|{
name|A_X0
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_8
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn10011010 sts X1,<REG_N>	*/
block|{
literal|"sts"
block|,
block|{
name|A_X1
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_9
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn10101010 sts Y0,<REG_N>	*/
block|{
literal|"sts"
block|,
block|{
name|A_Y0
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_A
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn10111010 sts Y1,<REG_N>	*/
block|{
literal|"sts"
block|,
block|{
name|A_Y1
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_B
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0000nnnn01011010 sts FPUL,<REG_N>    */
block|{
literal|"sts"
block|,
block|{
name|FPUL_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_A
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0000nnnn01101010 sts FPSCR,<REG_N>   */
block|{
literal|"sts"
block|,
block|{
name|FPSCR_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_A
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0100nnnn00000010 sts.l MACH,@-<REG_N>*/
block|{
literal|"sts.l"
block|,
block|{
name|A_MACH
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010010 sts.l MACL,@-<REG_N>*/
block|{
literal|"sts.l"
block|,
block|{
name|A_MACL
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00100010 sts.l PR,@-<REG_N>  */
block|{
literal|"sts.l"
block|,
block|{
name|A_PR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_2
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn01100110 sts.l DSR,@-<REG_N>	*/
block|{
literal|"sts.l"
block|,
block|{
name|A_DSR
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01110110 sts.l A0,@-<REG_N>	*/
block|{
literal|"sts.l"
block|,
block|{
name|A_A0
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_7
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10000110 sts.l X0,@-<REG_N>	*/
block|{
literal|"sts.l"
block|,
block|{
name|A_X0
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_8
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10010110 sts.l X1,@-<REG_N>	*/
block|{
literal|"sts.l"
block|,
block|{
name|A_X1
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_9
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10100110 sts.l Y0,@-<REG_N>	*/
block|{
literal|"sts.l"
block|,
block|{
name|A_Y0
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_A
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn10110110 sts.l Y1,@-<REG_N>	*/
block|{
literal|"sts.l"
block|,
block|{
name|A_Y1
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_B
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0100nnnn01010010 sts.l FPUL,@-<REG_N>*/
block|{
literal|"sts.l"
block|,
block|{
name|FPUL_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_2
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0100nnnn01100010 sts.l FPSCR,@-<REG_N>*/
block|{
literal|"sts.l"
block|,
block|{
name|FPSCR_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_2
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 0011nnnnmmmm1000 sub<REG_M>,<REG_N> */
block|{
literal|"sub"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm1010 subc<REG_M>,<REG_N>*/
block|{
literal|"subc"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0011nnnnmmmm1011 subv<REG_M>,<REG_N>*/
block|{
literal|"subv"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1000 swap.b<REG_M>,<REG_N>*/
block|{
literal|"swap.b"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0110nnnnmmmm1001 swap.w<REG_M>,<REG_N>*/
block|{
literal|"swap.w"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_6
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00011011 tas.b @<REG_N>      */
block|{
literal|"tas.b"
block|,
block|{
name|A_IND_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_B
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11000011i8*1.... trapa #<imm>        */
block|{
literal|"trapa"
block|,
block|{
name|A_IMM
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_3
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001000i8*1.... tst #<imm>,R0       */
block|{
literal|"tst"
block|,
block|{
name|A_IMM
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_8
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1000 tst<REG_M>,<REG_N> */
block|{
literal|"tst"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001100i8*1.... tst.b #<imm>,@(R0,GBR)*/
block|{
literal|"tst.b"
block|,
block|{
name|A_IMM
block|,
name|A_R0_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_C
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001010i8*1.... xor #<imm>,R0       */
block|{
literal|"xor"
block|,
block|{
name|A_IMM
block|,
name|A_R0
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_A
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1010 xor<REG_M>,<REG_N> */
block|{
literal|"xor"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 11001110i8*1.... xor.b #<imm>,@(R0,GBR)*/
block|{
literal|"xor.b"
block|,
block|{
name|A_IMM
block|,
name|A_R0_GBR
block|}
block|,
block|{
name|HEX_C
block|,
name|HEX_E
block|,
name|IMM0_8
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0010nnnnmmmm1101 xtrct<REG_M>,<REG_N>*/
block|{
literal|"xtrct"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_2
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_D
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0000nnnnmmmm0111 mul.l<REG_M>,<REG_N>*/
block|{
literal|"mul.l"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh1_up
block|}
block|,
comment|/* 0100nnnn00010000 dt<REG_N>          */
block|{
literal|"dt"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_4
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_0
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0011nnnnmmmm1101 dmuls.l<REG_M>,<REG_N>*/
block|{
literal|"dmuls.l"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_D
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0011nnnnmmmm0101 dmulu.l<REG_M>,<REG_N>*/
block|{
literal|"dmulu.l"
block|,
block|{
name|A_REG_M
block|,
name|A_REG_N
block|}
block|,
block|{
name|HEX_3
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0000nnnnmmmm1111 mac.l @<REG_M>+,@<REG_N>+*/
block|{
literal|"mac.l"
block|,
block|{
name|A_INC_M
block|,
name|A_INC_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0000nnnn00100011 braf<REG_N>       */
block|{
literal|"braf"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_3
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 0000nnnn00000011 bsrf<REG_N>       */
block|{
literal|"bsrf"
block|,
block|{
name|A_REG_N
block|}
block|,
block|{
name|HEX_0
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_3
block|}
block|,
name|arch_sh2_up
block|}
block|,
comment|/* 111101nnmmmm0000 movs.w @-<REG_N>,<DSP_REG_M> */
block|{
literal|"movs.w"
block|,
block|{
name|A_DEC_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_0
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0001 movs.w @<REG_N>,<DSP_REG_M> */
block|{
literal|"movs.w"
block|,
block|{
name|A_IND_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0010 movs.w @<REG_N>+,<DSP_REG_M> */
block|{
literal|"movs.w"
block|,
block|{
name|A_INC_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0011 movs.w @<REG_N>+r8,<DSP_REG_M> */
block|{
literal|"movs.w"
block|,
block|{
name|A_PMOD_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0100 movs.w<DSP_REG_M>,@-<REG_N> */
block|{
literal|"movs.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0101 movs.w<DSP_REG_M>,@<REG_N> */
block|{
literal|"movs.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0110 movs.w<DSP_REG_M>,@<REG_N>+ */
block|{
literal|"movs.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_INC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm0111 movs.w<DSP_REG_M>,@<REG_N>+r8 */
block|{
literal|"movs.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_PMOD_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1000 movs.l @-<REG_N>,<DSP_REG_M> */
block|{
literal|"movs.l"
block|,
block|{
name|A_DEC_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1001 movs.l @<REG_N>,<DSP_REG_M> */
block|{
literal|"movs.l"
block|,
block|{
name|A_IND_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1010 movs.l @<REG_N>+,<DSP_REG_M> */
block|{
literal|"movs.l"
block|,
block|{
name|A_INC_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1011 movs.l @<REG_N>+r8,<DSP_REG_M> */
block|{
literal|"movs.l"
block|,
block|{
name|A_PMOD_N
block|,
name|DSP_REG_M
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1100 movs.l<DSP_REG_M>,@-<REG_N> */
block|{
literal|"movs.l"
block|,
block|{
name|DSP_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_3
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1101 movs.l<DSP_REG_M>,@<REG_N> */
block|{
literal|"movs.l"
block|,
block|{
name|DSP_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1110 movs.l<DSP_REG_M>,@<REG_N>+ */
block|{
literal|"movs.l"
block|,
block|{
name|DSP_REG_M
block|,
name|A_INC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 111101nnmmmm1111 movs.l<DSP_REG_M>,@<REG_N>+r8 */
block|{
literal|"movs.l"
block|,
block|{
name|DSP_REG_M
block|,
name|A_PMOD_N
block|}
block|,
block|{
name|HEX_F
block|,
name|SDT_REG_N
block|,
name|REG_M
block|,
name|HEX_F
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 0*0*0*00** nopx */
block|{
literal|"nopx"
block|,
block|{
literal|0
block|}
block|,
block|{
name|PPI
block|,
name|NOPX
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *0*0*0**00 nopy */
block|{
literal|"nopy"
block|,
block|{
literal|0
block|}
block|,
block|{
name|PPI
block|,
name|NOPY
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* n*m*0*01** movx.w @<REG_N>,<DSP_REG_X> */
block|{
literal|"movx.w"
block|,
block|{
name|A_IND_N
block|,
name|DSP_REG_X
block|}
block|,
block|{
name|PPI
block|,
name|MOVX
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* n*m*0*10** movx.w @<REG_N>+,<DSP_REG_X> */
block|{
literal|"movx.w"
block|,
block|{
name|A_INC_N
block|,
name|DSP_REG_X
block|}
block|,
block|{
name|PPI
block|,
name|MOVX
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* n*m*0*11** movx.w @<REG_N>+r8,<DSP_REG_X> */
block|{
literal|"movx.w"
block|,
block|{
name|A_PMOD_N
block|,
name|DSP_REG_X
block|}
block|,
block|{
name|PPI
block|,
name|MOVX
block|,
name|HEX_3
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* n*m*1*01** movx.w<DSP_REG_M>,@<REG_N> */
block|{
literal|"movx.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|PPI
block|,
name|MOVX
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* n*m*1*10** movx.w<DSP_REG_M>,@<REG_N>+ */
block|{
literal|"movx.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_INC_N
block|}
block|,
block|{
name|PPI
block|,
name|MOVX
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* n*m*1*11** movx.w<DSP_REG_M>,@<REG_N>+r8 */
block|{
literal|"movx.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_PMOD_N
block|}
block|,
block|{
name|PPI
block|,
name|MOVX
block|,
name|HEX_B
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *n*m*0**01 movy.w @<REG_N>,<DSP_REG_Y> */
block|{
literal|"movy.w"
block|,
block|{
name|A_IND_N
block|,
name|DSP_REG_Y
block|}
block|,
block|{
name|PPI
block|,
name|MOVY
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *n*m*0**10 movy.w @<REG_N>+,<DSP_REG_Y> */
block|{
literal|"movy.w"
block|,
block|{
name|A_INC_N
block|,
name|DSP_REG_Y
block|}
block|,
block|{
name|PPI
block|,
name|MOVY
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *n*m*0**11 movy.w @<REG_N>+r9,<DSP_REG_Y> */
block|{
literal|"movy.w"
block|,
block|{
name|A_PMODY_N
block|,
name|DSP_REG_Y
block|}
block|,
block|{
name|PPI
block|,
name|MOVY
block|,
name|HEX_3
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *n*m*1**01 movy.w<DSP_REG_M>,@<REG_N> */
block|{
literal|"movy.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|PPI
block|,
name|MOVY
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *n*m*1**10 movy.w<DSP_REG_M>,@<REG_N>+ */
block|{
literal|"movy.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_INC_N
block|}
block|,
block|{
name|PPI
block|,
name|MOVY
block|,
name|HEX_A
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* *n*m*1**11 movy.w<DSP_REG_M>,@<REG_N>+r9 */
block|{
literal|"movy.w"
block|,
block|{
name|DSP_REG_M
block|,
name|A_PMODY_N
block|}
block|,
block|{
name|PPI
block|,
name|MOVY
block|,
name|HEX_B
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 01aaeeffxxyyggnn pmuls Se,Sf,Dg */
block|{
literal|"pmuls"
block|,
block|{
name|DSP_REG_E
block|,
name|DSP_REG_F
block|,
name|DSP_REG_G
block|}
block|,
block|{
name|PPI
block|,
name|PMUL
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10100000xxyynnnn psubc<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"psubc"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_A
block|,
name|HEX_0
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10110000xxyynnnn paddc<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"paddc"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_B
block|,
name|HEX_0
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10000100xxyynnnn pcmp<DSP_REG_X>,<DSP_REG_Y> */
block|{
literal|"pcmp"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_8
block|,
name|HEX_4
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10100100xxyynnnn pwsb<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pwsb"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_A
block|,
name|HEX_4
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10110100xxyynnnn pwad<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pwad"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_B
block|,
name|HEX_4
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10001000xxyynnnn pabs<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"pabs"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_8
block|,
name|HEX_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10101000xxyynnnn pabs<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pabs"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_A
block|,
name|HEX_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10011000xxyynnnn prnd<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"prnd"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_9
block|,
name|HEX_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10111000xxyynnnn prnd<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"prnd"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPI3
block|,
name|HEX_B
block|,
name|HEX_8
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
block|{
literal|"dct"
block|,
block|{
literal|0
block|}
block|,
block|{
name|PPI
block|,
name|PDC
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
block|{
literal|"dcf"
block|,
block|{
literal|0
block|}
block|,
block|{
name|PPI
block|,
name|PDC
block|,
name|HEX_2
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10000001xxyynnnn pshl<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pshl"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_8
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 00000iiiiiiinnnn pshl #<imm>,<DSP_REG_N> */
block|{
literal|"pshl"
block|,
block|{
name|A_IMM
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PSH
block|,
name|HEX_0
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10010001xxyynnnn psha<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"psha"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_9
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 00010iiiiiiinnnn psha #<imm>,<DSP_REG_N> */
block|{
literal|"psha"
block|,
block|{
name|A_IMM
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PSH
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10100001xxyynnnn psub<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"psub"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_A
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10110001xxyynnnn padd<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"padd"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_B
block|,
name|HEX_1
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10010101xxyynnnn pand<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pand"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_9
block|,
name|HEX_5
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10100101xxyynnnn pxor<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pxor"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_A
block|,
name|HEX_5
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10110101xxyynnnn por<DSP_REG_X>,<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"por"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_B
block|,
name|HEX_5
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10001001xxyynnnn pdec<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"pdec"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_8
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10101001xxyynnnn pdec<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pdec"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_A
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10011001xxyynnnn pinc<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"pinc"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_9
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10111001xxyynnnn pinc<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pinc"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_B
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10001101xxyynnnn pclr<DSP_REG_N> */
block|{
literal|"pclr"
block|,
block|{
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_8
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10011101xxyynnnn pdmsb<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"pdmsb"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_9
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 10111101xxyynnnn pdmsb<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pdmsb"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_B
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11001001xxyynnnn pneg<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"pneg"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_C
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11101001xxyynnnn pneg<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pneg"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_E
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11011001xxyynnnn pcopy<DSP_REG_X>,<DSP_REG_N> */
block|{
literal|"pcopy"
block|,
block|{
name|DSP_REG_X
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_D
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11111001xxyynnnn pcopy<DSP_REG_Y>,<DSP_REG_N> */
block|{
literal|"pcopy"
block|,
block|{
name|DSP_REG_Y
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_F
block|,
name|HEX_9
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11001101xxyynnnn psts MACH,<DSP_REG_N> */
block|{
literal|"psts"
block|,
block|{
name|A_MACH
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_C
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11011101xxyynnnn psts MACL,<DSP_REG_N> */
block|{
literal|"psts"
block|,
block|{
name|A_MACL
block|,
name|DSP_REG_N
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_D
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11101101xxyynnnn plds<DSP_REG_N>,MACH */
block|{
literal|"plds"
block|,
block|{
name|DSP_REG_N
block|,
name|A_MACH
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_E
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 11111101xxyynnnn plds<DSP_REG_N>,MACL */
block|{
literal|"plds"
block|,
block|{
name|DSP_REG_N
block|,
name|A_MACL
block|}
block|,
block|{
name|PPI
block|,
name|PPIC
block|,
name|HEX_F
block|,
name|HEX_D
block|}
block|,
name|arch_sh_dsp_up
block|}
block|,
comment|/* 1111nnnn01011101 fabs<F_REG_N>     */
block|{
literal|"fabs"
block|,
block|{
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn01011101 fabs<D_REG_N>     */
block|{
literal|"fabs"
block|,
block|{
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_5
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0000 fadd<F_REG_M>,<F_REG_N>*/
block|{
literal|"fadd"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_0
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnn0mmm00000 fadd<D_REG_M>,<D_REG_N>*/
block|{
literal|"fadd"
block|,
block|{
name|D_REG_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_0
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0100 fcmp/eq<F_REG_M>,<F_REG_N>*/
block|{
literal|"fcmp/eq"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnn0mmm00100 fcmp/eq<D_REG_M>,<D_REG_N>*/
block|{
literal|"fcmp/eq"
block|,
block|{
name|D_REG_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_4
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0101 fcmp/gt<F_REG_M>,<F_REG_N>*/
block|{
literal|"fcmp/gt"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnn0mmm00101 fcmp/gt<D_REG_M>,<D_REG_N>*/
block|{
literal|"fcmp/gt"
block|,
block|{
name|D_REG_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_5
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnn010111101 fcnvds<D_REG_N>,FPUL*/
block|{
literal|"fcnvds"
block|,
block|{
name|D_REG_N
block|,
name|FPUL_M
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_B
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnn010101101 fcnvsd FPUL,<D_REG_N>*/
block|{
literal|"fcnvsd"
block|,
block|{
name|FPUL_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_A
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0011 fdiv<F_REG_M>,<F_REG_N>*/
block|{
literal|"fdiv"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_3
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnn0mmm00011 fdiv<D_REG_M>,<D_REG_N>*/
block|{
literal|"fdiv"
block|,
block|{
name|D_REG_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_3
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnmm11101101 fipr<V_REG_M>,<V_REG_N>*/
block|{
literal|"fipr"
block|,
block|{
name|V_REG_M
block|,
name|V_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_NM
block|,
name|HEX_E
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnn10001101 fldi0<F_REG_N>    */
block|{
literal|"fldi0"
block|,
block|{
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_8
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn10011101 fldi1<F_REG_N>    */
block|{
literal|"fldi1"
block|,
block|{
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_9
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn00011101 flds<F_REG_N>,FPUL*/
block|{
literal|"flds"
block|,
block|{
name|F_REG_N
block|,
name|FPUL_M
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_1
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn00101101 float FPUL,<F_REG_N>*/
block|{
literal|"float"
block|,
block|{
name|FPUL_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn00101101 float FPUL,<D_REG_N>*/
block|{
literal|"float"
block|,
block|{
name|FPUL_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_2
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1110 fmac FR0,<F_REG_M>,<F_REG_N>*/
block|{
literal|"fmac"
block|,
block|{
name|F_FR0
block|,
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_E
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1100 fmov<F_REG_M>,<F_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1100 fmov<DX_REG_M>,<DX_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|DX_REG_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_C
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1000 fmov @<REG_M>,<F_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|A_IND_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1000 fmov @<REG_M>,<DX_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|A_IND_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1010 fmov<F_REG_M>,@<REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|F_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1010 fmov<DX_REG_M>,@<REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|DX_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1001 fmov @<REG_M>+,<F_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|A_INC_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1001 fmov @<REG_M>+,<DX_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|A_INC_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1011 fmov<F_REG_M>,@-<REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|F_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1011 fmov<DX_REG_M>,@-<REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|DX_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0110 fmov @(R0,<REG_M>),<F_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm0110 fmov @(R0,<REG_M>),<DX_REG_N>*/
block|{
literal|"fmov"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0111 fmov<F_REG_M>,@(R0,<REG_N>)*/
block|{
literal|"fmov"
block|,
block|{
name|F_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm0111 fmov<DX_REG_M>,@(R0,<REG_N>)*/
block|{
literal|"fmov"
block|,
block|{
name|DX_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1000 fmov.d @<REG_M>,<DX_REG_N>*/
block|{
literal|"fmov.d"
block|,
block|{
name|A_IND_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1010 fmov.d<DX_REG_M>,@<REG_N>*/
block|{
literal|"fmov.d"
block|,
block|{
name|DX_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1001 fmov.d @<REG_M>+,<DX_REG_N>*/
block|{
literal|"fmov.d"
block|,
block|{
name|A_INC_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1011 fmov.d<DX_REG_M>,@-<REG_N>*/
block|{
literal|"fmov.d"
block|,
block|{
name|DX_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0110 fmov.d @(R0,<REG_M>),<DX_REG_N>*/
block|{
literal|"fmov.d"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|DX_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm0111 fmov.d<DX_REG_M>,@(R0,<REG_N>)*/
block|{
literal|"fmov.d"
block|,
block|{
name|DX_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnnmmmm1000 fmov.s @<REG_M>,<F_REG_N>*/
block|{
literal|"fmov.s"
block|,
block|{
name|A_IND_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_8
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1010 fmov.s<F_REG_M>,@<REG_N>*/
block|{
literal|"fmov.s"
block|,
block|{
name|F_REG_M
block|,
name|A_IND_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_A
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1001 fmov.s @<REG_M>+,<F_REG_N>*/
block|{
literal|"fmov.s"
block|,
block|{
name|A_INC_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_9
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm1011 fmov.s<F_REG_M>,@-<REG_N>*/
block|{
literal|"fmov.s"
block|,
block|{
name|F_REG_M
block|,
name|A_DEC_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_B
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm0110 fmov.s @(R0,<REG_M>),<F_REG_N>*/
block|{
literal|"fmov.s"
block|,
block|{
name|A_IND_R0_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_6
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm0111 fmov.s<F_REG_M>,@(R0,<REG_N>)*/
block|{
literal|"fmov.s"
block|,
block|{
name|F_REG_M
block|,
name|A_IND_R0_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_7
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm0010 fmul<F_REG_M>,<F_REG_N>*/
block|{
literal|"fmul"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_2
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnn0mmm00010 fmul<D_REG_M>,<D_REG_N>*/
block|{
literal|"fmul"
block|,
block|{
name|D_REG_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_2
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnn01001101 fneg<F_REG_N>     */
block|{
literal|"fneg"
block|,
block|{
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_4
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn01001101 fneg<D_REG_N>     */
block|{
literal|"fneg"
block|,
block|{
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_4
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111101111111101 frchg               */
block|{
literal|"frchg"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_F
block|,
name|HEX_B
block|,
name|HEX_F
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111001111111101 fschg               */
block|{
literal|"fschg"
block|,
block|{
literal|0
block|}
block|,
block|{
name|HEX_F
block|,
name|HEX_3
block|,
name|HEX_F
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnn01101101 fsqrt<F_REG_N>    */
block|{
literal|"fsqrt"
block|,
block|{
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn01101101 fsqrt<D_REG_N>    */
block|{
literal|"fsqrt"
block|,
block|{
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_6
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnn00001101 fsts FPUL,<F_REG_N>*/
block|{
literal|"fsts"
block|,
block|{
name|FPUL_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_0
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnnmmmm0001 fsub<F_REG_M>,<F_REG_N>*/
block|{
literal|"fsub"
block|,
block|{
name|F_REG_M
block|,
name|F_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_1
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnn0mmm00001 fsub<D_REG_M>,<D_REG_N>*/
block|{
literal|"fsub"
block|,
block|{
name|D_REG_M
block|,
name|D_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|REG_M
block|,
name|HEX_1
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nnnn00111101 ftrc<F_REG_N>,FPUL*/
block|{
literal|"ftrc"
block|,
block|{
name|F_REG_N
block|,
name|FPUL_M
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_D
block|}
block|,
name|arch_sh3e_up
block|}
block|,
comment|/* 1111nnnn00111101 ftrc<D_REG_N>,FPUL*/
block|{
literal|"ftrc"
block|,
block|{
name|D_REG_N
block|,
name|FPUL_M
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_N
block|,
name|HEX_3
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
comment|/* 1111nn0111111101 ftrv XMTRX_M4,<V_REG_n>*/
block|{
literal|"ftrv"
block|,
block|{
name|XMTRX_M4
block|,
name|V_REG_N
block|}
block|,
block|{
name|HEX_F
block|,
name|REG_NM
block|,
name|HEX_F
block|,
name|HEX_D
block|}
block|,
name|arch_sh4_up
block|}
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|,
block|{
literal|0
block|}
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

