info x 111 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 eighttoonebusmux
term mark 18 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 5 0 36 8 8 0 0 ainstd_logic_vector
var add 2 5 0 36 8 10 0 0 binstd_logic_vector
var add 3 5 0 36 8 12 0 0 cinstd_logic_vector
var add 4 5 0 36 8 14 0 0 dinstd_logic_vector
var add 5 5 0 36 8 16 0 0 einstd_logic_vector
var add 6 5 0 36 8 18 0 0 finstd_logic_vector
var add 7 5 0 36 8 20 0 0 ginstd_logic_vector
var add 8 5 0 36 8 22 0 0 hinstd_logic_vector
var add 13 5 0 36 11 8 0 0 ooutstd_logic_vector
var add 9 31 0 34 9 13 0 0 enableinstd_logic
var add 10 31 0 34 10 9 0 0 S2instd_logic
var add 11 31 0 34 10 12 0 0 S1instd_logic
var add 12 31 0 34 10 15 0 0 S0instd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 73 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000000
cell fill 1 2 0 0 0 0 0 0 000001
cell fill 1 4 0 0 0 0 0 0 000010
cell fill 1 6 0 0 0 0 0 0 000011
cell fill 1 8 0 0 0 0 0 0 000100
cell fill 1 10 0 0 0 0 0 0 000101
cell fill 1 12 0 0 0 0 0 0 000110
cell fill 1 14 0 0 0 0 0 0 000111
cell fill 2 0 0 0 0 0 0 0 000001
cell fill 2 2 0 0 0 0 0 0 000010
cell fill 2 4 0 0 0 0 0 0 000011
cell fill 2 6 0 0 0 0 0 0 000100
cell fill 2 8 0 0 0 0 0 0 000101
cell fill 2 10 0 0 0 0 0 0 000110
cell fill 2 12 0 0 0 0 0 0 000111
cell fill 2 14 0 0 0 0 0 0 000000
cell fill 3 0 0 0 0 0 0 0 000010
cell fill 3 2 0 0 0 0 0 0 000011
cell fill 3 4 0 0 0 0 0 0 000100
cell fill 3 6 0 0 0 0 0 0 000101
cell fill 3 8 0 0 0 0 0 0 000110
cell fill 3 10 0 0 0 0 0 0 000111
cell fill 3 12 0 0 0 0 0 0 000000
cell fill 3 14 0 0 0 0 0 0 000001
cell fill 4 0 0 0 0 0 0 0 000011
cell fill 4 2 0 0 0 0 0 0 000100
cell fill 4 4 0 0 0 0 0 0 000101
cell fill 4 6 0 0 0 0 0 0 000110
cell fill 4 8 0 0 0 0 0 0 000111
cell fill 4 10 0 0 0 0 0 0 000000
cell fill 4 12 0 0 0 0 0 0 000001
cell fill 4 14 0 0 0 0 0 0 000010
cell fill 5 0 0 0 0 0 0 0 000100
cell fill 5 2 0 0 0 0 0 0 000101
cell fill 5 4 0 0 0 0 0 0 000110
cell fill 5 6 0 0 0 0 0 0 000111
cell fill 5 8 0 0 0 0 0 0 000000
cell fill 5 10 0 0 0 0 0 0 000001
cell fill 5 12 0 0 0 0 0 0 000010
cell fill 5 14 0 0 0 0 0 0 000011
cell fill 6 0 0 0 0 0 0 0 000101
cell fill 6 2 0 0 0 0 0 0 000110
cell fill 6 4 0 0 0 0 0 0 000111
cell fill 6 6 0 0 0 0 0 0 000000
cell fill 6 8 0 0 0 0 0 0 000001
cell fill 6 10 0 0 0 0 0 0 000010
cell fill 6 12 0 0 0 0 0 0 000011
cell fill 6 14 0 0 0 0 0 0 000100
cell fill 7 0 0 0 0 0 0 0 000110
cell fill 7 2 0 0 0 0 0 0 000111
cell fill 7 4 0 0 0 0 0 0 000000
cell fill 7 6 0 0 0 0 0 0 000001
cell fill 7 8 0 0 0 0 0 0 000010
cell fill 7 10 0 0 0 0 0 0 000011
cell fill 7 12 0 0 0 0 0 0 000100
cell fill 7 14 0 0 0 0 0 0 000101
cell fill 8 0 0 0 0 0 0 0 000111
cell fill 8 2 0 0 0 0 0 0 000000
cell fill 8 4 0 0 0 0 0 0 000001
cell fill 8 6 0 0 0 0 0 0 000010
cell fill 8 8 0 0 0 0 0 0 000011
cell fill 8 10 0 0 0 0 0 0 000100
cell fill 8 12 0 0 0 0 0 0 000101
cell fill 8 14 0 0 0 0 0 0 000110
cell fill 10 0 0 0 0 0 0 0 0
cell fill 10 2 0 0 0 0 0 0 1
cell fill 11 0 0 0 0 0 0 0 0
cell fill 11 10 0 0 0 0 0 0 1
cell fill 12 0 0 0 0 0 0 0 0
cell fill 12 6 0 0 0 0 0 0 1
cell fill 12 10 0 0 0 0 0 0 0
cell fill 12 14 0 0 0 0 0 0 1
cell fill 13 0 0 0 0 0 0 0 0
cell fill 13 4 0 0 0 0 0 0 1
cell fill 13 6 0 0 0 0 0 0 0
cell fill 13 8 0 0 0 0 0 0 1
cell fill 13 10 0 0 0 0 0 0 0
cell fill 13 12 0 0 0 0 0 0 1
cell fill 13 14 0 0 0 0 0 0 0
cell fill 13 16 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 2482263276 29714869 6 0 0 0 0 eighttoonebusmux.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 2 43 214 22 -9 -80 0 Waveform created by
HDL Bencher 4.1i
Source = 3to8BusMux.vhd
Sat May 21 23:51:28 2005
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
