Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Feb 17 14:39:58 2019
| Host         : zhatianyics-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_spi_top_wrapper_control_sets_placed.rpt
| Design       : axi_spi_top_wrapper
| Device       : xc7k325t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   825 |
| Unused register locations in slices containing registers |  2088 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           25 |
|      2 |           13 |
|      3 |            8 |
|      4 |          141 |
|      5 |           16 |
|      6 |           37 |
|      7 |           26 |
|      8 |           42 |
|      9 |           15 |
|     10 |           33 |
|     11 |            7 |
|     12 |           21 |
|     13 |            4 |
|     14 |            4 |
|     15 |           10 |
|    16+ |          423 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12388 |         4026 |
| No           | No                    | Yes                    |             166 |           53 |
| No           | Yes                   | No                     |            3064 |         1076 |
| Yes          | No                    | No                     |           10269 |         2550 |
| Yes          | No                    | Yes                    |             129 |           33 |
| Yes          | Yes                   | No                     |            2792 |          825 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                               Clock Signal                                                                               |                                                                                                                   Enable Signal                                                                                                                   |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                               | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                               | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                 | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                 | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              1 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                               | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                           |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                 | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                               | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                               | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                         |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                 | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                               | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                               | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                               | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                               | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                               | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                 | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              2 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                  | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              2 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                      |                                                                                                                                                                                                                                                 |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                2 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                        |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[41].g_sym_cntrl.g_reg.address_reg_n_0_[41][3]              |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_pipe_reg[6][3]                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_pipe_reg[6][0]                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[49].g_sym_cntrl.g_reg.address_reg_n_0_[49][3]              |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                          |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                   |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_pipe_reg[6][5]                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/E[0]                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                                                 | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__0_n_0                                                                                                   |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/E[0]                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                              |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                                 |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr_dly                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/rst01_out                                                                                                                     |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/deb_stat0                                                                                                                             |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SS[0]                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/rst0                                                                                                                          |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/deb_stat0                                                                                                                             |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[2]_i_1_n_0                                                                                                            |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[1]_i_1_n_0                                                                                                            |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                     |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__0_n_0                                                                                                         |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SS[0]                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__0_n_0                                                                                                         |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__0_n_0                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                      | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/phase_cnt[3]_i_1_n_0        |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                4 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                      | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/phase_cnt[3]_i_1_n_0        |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                         |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[47].g_sym_cntrl.g_reg.address_reg_n_0_[47][3]               |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                  |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[46].g_sym_cntrl.g_reg.address_reg_n_0_[46][3]               |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[41].g_sym_cntrl.g_reg.address_reg_n_0_[41][3]               |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[43].g_sym_cntrl.g_reg.address_reg_n_0_[43][3]               |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[49].g_sym_cntrl.g_reg.address_reg_n_0_[49][3]               |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in                                                                          | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.phase_cnt[3]_i_1_n_0                                               |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[15].g_sym_cntrl.g_reg.address_reg_n_0_[15][3]               |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                     |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in                                                                          | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.gen_coef_addr[3]_i_1_n_0                                           |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.address_reg_n_0_[17][3]               |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                       |                2 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                4 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                4 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/p_0_out[0]                                                                                                                                                  | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/p_0_out[0]                                                                                                                                                  | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/eomf_int_reg[3][0]                                                                                                                                        |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[24].g_sym_cntrl.g_reg.address_reg_n_0_[24][3]               |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[25].g_sym_cntrl.g_reg.address_reg_n_0_[25][3]               |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[31].g_sym_cntrl.g_reg.address_reg_n_0_[31][3]               |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                        | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in                                                                           | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.gen_coef_addr[3]_i_1_n_0                                            |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in                                                                           | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.phase_cnt[3]_i_1_n_0                                                |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                   |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                      | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/phase_cnt[3]_i_1_n_0       |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                        | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sync_data_valid/E[0]                                                                                                      | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                                  |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_sysref_delay_reg[0][0]                                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                    |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[1]                                                                                                                                                    | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                                                 | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1_n_0                                                                                                      |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sync_qplllock/E[0]                                                                                                        | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                  |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/phase_cnt[3]_i_1_n_0       |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[17].g_sym_cntrl.g_reg.address_reg_n_0_[17][3]              |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[15].g_sym_cntrl.g_reg.address_reg_n_0_[15][3]              |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                     |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[24].g_sym_cntrl.g_reg.address_reg_n_0_[24][3]              |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[31].g_sym_cntrl.g_reg.address_reg_n_0_[31][3]              |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[25].g_sym_cntrl.g_reg.address_reg_n_0_[25][3]              |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_pipe_reg[6][4]                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_pipe_reg[6][2]                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                3 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[47].g_sym_cntrl.g_reg.address_reg_n_0_[47][3]              |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[46].g_sym_cntrl.g_reg.address_reg_n_0_[46][3]              |                3 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |                1 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_qid_reg[3][0]                                                                                                                                                    | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_pipe_reg[6][1]                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                3 |              4 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                2 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[43].g_sym_cntrl.g_reg.address_reg_n_0_[43][3]              |                1 |              4 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/rx_core_rst_i                                                                                                                                                |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[4]_i_1_n_0                                                                                          |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                                  | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[3].g_sym_cntrl.g_reg.address_reg_n_0_[3][3]                 |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.address_reg_n_0_[38][3]              |                2 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[18].g_sym_cntrl.g_reg.address_reg_n_0_[18][3]               |                1 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_frames_per_multi_reg[0][0]                                                                                                                       | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                3 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_test_modes_reg[0][0]                                                                                                                             | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[18].g_sym_cntrl.g_reg.address_reg_n_0_[18][3]              |                3 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[5]_i_1_n_0                                                                                                                                               |                2 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[38].g_sym_cntrl.g_reg.address_reg_n_0_[38][3]               |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                             | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |              5 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_2                                                                                                                                                                                  | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                1 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[3].g_sym_cntrl.g_reg.address_reg_n_0_[3][3]                |                1 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_1_n_0                                                                                                                                               |                2 |              5 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                1 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                3 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/buf_add[1]_i_2_n_0                                                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/somf_int_reg[0][0]                                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                    |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/sta_ds_reg[0]                                                                                                                                             |                5 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/SR[0]                                                                                                                                                     |                6 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                              |                4 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[50].g_sym_cntrl.g_reg.address_reg_n_0_[50][3]              |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                      |                3 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[29].g_sym_cntrl.g_reg.address_reg_n_0_[29][3]               |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                2 |              6 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                      |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[34].g_sym_cntrl.g_reg.address_reg_n_0_[34][3]               |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | axi_spi_top_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[50].g_sym_cntrl.g_reg.address_reg_n_0_[50][3]               |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[44].g_sym_cntrl.g_reg.address_reg_n_0_[44][3]              |                3 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                      | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                    |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                              |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[34].g_sym_cntrl.g_reg.address_reg_n_0_[34][3]              |                3 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[29].g_sym_cntrl.g_reg.address_reg_n_0_[29][3]              |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[44].g_sym_cntrl.g_reg.address_reg_n_0_[44][3]               |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                  |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                4 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                4 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                3 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                      | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                2 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/stat[5]_i_1_n_0                                                                                                                                                  |                1 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |              6 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_2ff                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                3 |              6 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out_reg[6]                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[35].g_sym_cntrl.g_reg.address_reg_n_0_[35][3]               |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[26].g_sym_cntrl.g_reg.address_reg_n_0_[26][3]               |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                     |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                4 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                4 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[48].g_sym_cntrl.g_reg.address_reg_n_0_[48][3]              |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[48].g_sym_cntrl.g_reg.address_reg_n_0_[48][3]               |                3 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                         | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                         | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[35].g_sym_cntrl.g_reg.address_reg_n_0_[35][3]              |                1 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                         | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                1 |              7 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                               | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                   |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                               | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                   |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                 |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                         | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[26].g_sym_cntrl.g_reg.address_reg_n_0_[26][3]              |                2 |              7 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                   |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                              |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[27].g_sym_cntrl.g_reg.address_reg_n_0_[27][3]              |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                            |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                1 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[42].g_sym_cntrl.g_reg.address_reg_n_0_[42][3]              |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[40].g_sym_cntrl.g_reg.address_reg_n_0_[40][3]              |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                                  |                7 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                 | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                1 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[7]                                                                                                  |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/b_complete_ff                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/p_0_out0                                                                                                                                                           | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                  |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count                                                                                                           | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                                  |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                             | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_buffer_delay_reg[0]                                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_octets_per_frame_reg[0][0]                                                                                                                       | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |                5 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                |                                                                                                                                                                                                                                                 |                1 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                |                                                                                                                                                                                                                                                 |                1 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count                                                                                                           | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                                  |                2 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                          |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/sof_int_reg[3][0]                                                                                                               |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.address_reg_n_0_[10][3]               |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[27].g_sym_cntrl.g_reg.address_reg_n_0_[27][3]               |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/wcnt[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rd_addr[7]_i_1__0_n_0                                                                                                           |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rd_addr[7]_i_1_n_0                                                                                                              |                4 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SR[0]                                                                                                                         |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/fil_lvl_reg[7][0]                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                                               |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/rxstatus2_read                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                4 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/fil_lvl_reg[7][0]                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                                               |                3 |              8 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[40].g_sym_cntrl.g_reg.address_reg_n_0_[40][3]               |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SR[0]                                                                                                                         |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[10].g_sym_cntrl.g_reg.address_reg_n_0_[10][3]              |                3 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[42].g_sym_cntrl.g_reg.address_reg_n_0_[42][3]               |                2 |              8 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                     | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                         | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                3 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                     | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                                  |                8 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |                3 |              9 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                4 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[22].g_sym_cntrl.g_reg.address_reg_n_0_[22][3]               |                3 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/cpll_railing0_i/refclk_buf_n_0 |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[11].g_sym_cntrl.g_reg.address_reg_n_0_[11][3]               |                4 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                     | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                3 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/rxstatus_read                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[22].g_sym_cntrl.g_reg.address_reg_n_0_[22][3]              |                3 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                     | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[11].g_sym_cntrl.g_reg.address_reg_n_0_[11][3]              |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                   |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[16].g_sym_cntrl.g_reg.address_reg_n_0_[16][3]              |                5 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[16].g_sym_cntrl.g_reg.address_reg_n_0_[16][3]               |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[14].g_sym_cntrl.g_reg.address_reg_n_0_[14][3]               |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[30].g_sym_cntrl.g_reg.address_reg_n_0_[30][3]              |                4 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/emcnt_reg[9][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                           | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                           | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/emcnt_reg[9][0]                                                                                                                 |                                                                                                                                                                                                                                                 |                5 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                5 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                4 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                5 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                6 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[6].g_sym_cntrl.g_reg.address_reg_n_0_[6][3]                 |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/resync_cnt[9]_i_1_n_0                                                                                                                                       | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                  |                4 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[6].g_sym_cntrl.g_reg.address_reg_n_0_[6][3]                |                3 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status[9]_i_1_n_0                                                                                                                                      | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                     |                4 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                           | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                           | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[30].g_sym_cntrl.g_reg.address_reg_n_0_[30][3]               |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                5 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                4 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                           | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                3 |             10 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/Q[0]                                                                                                                                                         |                2 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                           | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[14].g_sym_cntrl.g_reg.address_reg_n_0_[14][3]              |                3 |             10 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[4].g_sym_cntrl.g_reg.address_reg_n_0_[4][3]                |                4 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                4 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[4].g_sym_cntrl.g_reg.address_reg_n_0_[4][3]                 |                4 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[12].g_sym_cntrl.g_reg.address_reg_n_0_[12][3]               |                4 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[12].g_sym_cntrl.g_reg.address_reg_n_0_[12][3]              |                2 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                              |                7 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                5 |             11 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                3 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                6 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                 |                6 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                             |                                                                                                                                                                                                                                                 |                3 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[28].g_sym_cntrl.g_reg.address_reg_n_0_[28][3]               |                4 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                  | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                              |                3 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[28].g_sym_cntrl.g_reg.address_reg_n_0_[28][3]              |                3 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                 |                2 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                5 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/p_20_out_0                                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/p_20_out_1                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.address_reg_n_0_[20][3]              |                4 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.address_reg_n_0_[20][3]               |                5 |             12 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                 |                7 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                        | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/eomf_d_reg[1][0]                                                                                                                                          |                7 |             12 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                                               |                8 |             13 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                           | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                         |                4 |             13 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                                               |                7 |             13 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                5 |             13 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem           | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/SR[0]          |                3 |             14 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem          | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/SR[0]         |                3 |             14 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[8].g_sym_cntrl.g_reg.address_reg_n_0_[8][3]                 |                4 |             14 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[8].g_sym_cntrl.g_reg.address_reg_n_0_[8][3]                |                3 |             14 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                 |                8 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem           | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_mem_allign/SR[0]          |                4 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem          | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_mem_allign/SR[0]         |                3 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                    |                                                                                                                                                                                                                                                 |                4 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                 |                3 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                 |                9 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                 |                7 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                 |                7 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[2].g_sym_cntrl.g_reg.address_reg_n_0_[2][3]                 |                3 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[2].g_sym_cntrl.g_reg.address_reg_n_0_[2][3]                |                5 |             15 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                  |                                                                                                                                                                                                                                                 |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[15]                                                                                                                |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]               |                                                                                                                                                                                                                                                 |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                 |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                  |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                 |                                                                                                                                                                                                                                                 |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                 |               12 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                      |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |               11 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                      |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |               11 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                        | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                      |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/cfg_res2_reg[0][0]                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                  |                                                                                                                                                                                                                                                 |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/cfg_res2_reg[0][0]                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |                9 |             16 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[15]                                                                                                                  | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[15]                                                                                                              |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                      |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                    |                                                                                                                                                                                                                                                 |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sel                                                                                                                       | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt0                                                                                                          |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |               11 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/lmfc_c/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |               10 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                               | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                |                4 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                  |                                                                                                                                                                                                                                                 |                5 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                3 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                  | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                6 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                          |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                 |                7 |             16 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                      | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                  |                                                                                                                                                                                                                                                 |                3 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                      |                                                                                                                                                                                                                                                 |                8 |             16 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                 |                7 |             17 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                7 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             17 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             17 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                              | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/clear                                                                                                                   |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |             18 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                3 |             18 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                4 |             18 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter                                                                                                          | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/reset_time_out                                                                                                          |                5 |             18 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                5 |             18 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/time_out_counter                                                                                                          | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                  |                5 |             18 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/sync_c/sysr_r1_reg[0]                                                                                                                                            |                4 |             19 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/rst_wd_cnt[0]_i_1_n_0                                                                                                                                        |                5 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/init_delay_1/inst/cnt[0]_i_2_n_0                                                                                                                                                                                                    | axi_spi_top_i/init_delay_1/inst/cnt[0]_i_1_n_0                                                                                                                                                                                                  |                5 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |                7 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/init_delay_0/inst/cnt[0]_i_2_n_0                                                                                                                                                                                                    | axi_spi_top_i/init_delay_0/inst/cnt[0]_i_1_n_0                                                                                                                                                                                                  |                5 |             20 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/smcnt_reg[9][0]                                                                                                                 |                                                                                                                                                                                                                                                 |               12 |             20 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                9 |             21 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/inv_0/O                                                                                                                                                                                                                           |                5 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         |                                                                                                                                                                                                                                                 |                3 |             24 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             24 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |               11 |             24 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                             |                                                                                                                                                                                                                                                 |                9 |             24 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                          |                                                                                                                                                                                                                                                 |                8 |             24 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/p_20_out                                                                                                                                                                               |                                                                                                                                                                                                                                                 |                4 |             24 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/p_20_out                                                                                                                                                      |                                                                                                                                                                                                                                                 |                4 |             24 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               13 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               13 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               12 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               10 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               12 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               15 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               10 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               10 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                9 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               11 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               11 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               13 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                9 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                9 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                9 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             25 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                 |               10 |             26 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem           |                                                                                                                                                                                                                                                 |                4 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem          |                                                                                                                                                                                                                                                 |                4 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                7 |             28 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |               11 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/desc_c/scram_r_reg[0]_0                                                                                                               |               15 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/cfg_cs_reg[0][0]                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               12 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/cfg_cs_reg[0][0]                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               11 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                4 |             28 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                9 |             28 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/E[0]                                                                                                                        | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               12 |             29 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/E[0]                                                                                                                        | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               15 |             29 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/cfg_subcv_reg[0][0]                                                                                                         | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               13 |             30 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |               10 |             30 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/cfg_subcv_reg[0][0]                                                                                                         | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                    |               12 |             30 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem          |                                                                                                                                                                                                                                                 |                4 |             30 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[2].g_symmetric.i_data_wrap_buff/i_mem_allign/re_mem           |                                                                                                                                                                                                                                                 |                4 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                          |               10 |             31 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                          | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |               10 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                               | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                6 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt[31]_i_1__0_n_0                                                                                                           | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                        | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               13 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |                7 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                     | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                            |               13 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/err_cnt[31]_i_2__0_n_0                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_ds[31]_i_1__2_n_0                                                                                                      |                                                                                                                                                                                                                                                 |               11 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/count_link0_errors/sel                                                                                                                                                                               | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/error_count_reg[31]                                                                                                                                          |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |                9 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                          | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                               | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                6 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                        | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/count_link1_errors/error_count[0]_i_2_n_0                                                                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0_reset_block/error_count_reg[31]                                                                                                                                          |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                      |                                                                                                                                                                                                                                                 |               12 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt[31]_i_1_n_0                                                                                                              | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/ila_cnt[31]_i_1_n_0                                                                                                             | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_ds[31]_i_1__1_n_0                                                                                                      |                                                                                                                                                                                                                                                 |               11 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/err_cnt[31]_i_2_n_0                                                                                                             | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/ila_cnt[31]_i_1__0_n_0                                                                                                          | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt_reg[0]_0                                                                                                               |                8 |             32 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                 |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                9 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                5 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                         | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                7 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                        | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                               | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                6 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                          | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |                8 |             32 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               10 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |               10 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                     |               31 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |               13 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/gt0_rx_cdrlocked_reg[0]                                                                                                 |               15 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/SR[0]                                                                                                                   |               11 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                9 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               13 |             33 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               10 |             33 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                 |                9 |             34 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                        |                                                                                                                                                                                                                                                 |               19 |             34 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                        |                                                                                                                                                                                                                                                 |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |               10 |             34 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                        |                                                                                                                                                                                                                                                 |               16 |             34 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                 |               11 |             35 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                 |               15 |             35 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                 |               11 |             35 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                        |                                                                                                                                                                                                                                                 |               14 |             36 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               12 |             38 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |               12 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_data_out_reg[0][0]                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |                8 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                |                                                                                                                                                                                                                                                 |               10 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                |                                                                                                                                                                                                                                                 |               12 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                             |                                                                                                                                                                                                                                                 |               13 |             40 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                        |                                                                                                                                                                                                                                                 |               15 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                           |                                                                                                                                                                                                                                                 |               10 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |               13 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                |               11 |             40 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                        | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |               13 |             40 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               16 |             42 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               18 |             44 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                             | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |               13 |             44 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                             | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |               10 |             44 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_1                                                                                                  |                                                                                                                                                                                                                                                 |               11 |             44 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]                                                                                                    |                                                                                                                                                                                                                                                 |               11 |             44 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_2                                                                                                  |                                                                                                                                                                                                                                                 |               11 |             44 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_0                                                                                                  |                                                                                                                                                                                                                                                 |               11 |             44 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg_reg_0                                                                                                                                          |               14 |             44 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               16 |             45 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               14 |             47 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__0_n_0                                                                                       |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__0_n_0                                                                                         |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0]                                                                                           |                                                                                                                                                                                                                                                 |               16 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4_n_0                                                                                            |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__0_n_0                                                                                      |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                 |               12 |             48 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               12 |             49 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               15 |             49 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               11 |             49 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |               12 |             49 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               22 |             52 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/align_out_c/data_d[63]_i_1_n_0                                                                                                                                   |               19 |             54 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                     |               14 |             54 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_spi_top_jesd204_0_0/rx_32_c/align_out_c/rxdatavalid                                                                                                                                            |                                                                                                                                                                                                                                                 |               19 |             56 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[10]_7[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[16]_11[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[24]_19[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[14]_9[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[20]_15[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[13]_8[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[21]_16[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[17]_12[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[11]_102[6]                                                                |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[31]_26[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[43]_38[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[29]_24[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[41]_36[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[42]_37[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[43]_38[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[33]_28[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[35]_30[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[34]_29[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[28]_23[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[44]_39[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[26]_21[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[2]_97[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[36]_31[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[25]_20[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[38]_33[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[30]_25[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[37]_32[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[32]_27[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[39]_34[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[27]_22[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[31]_26[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[3]_0[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[40]_35[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[45]_40[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[48]_43[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[49]_44[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[6]_3[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[4]_1[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[8]_5[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[7]_4[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[5]_2[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[47]_42[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[46]_41[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[9]_6[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[34]_29[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[25]_20[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[28]_23[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[32]_27[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[35]_30[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[37]_32[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[38]_33[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[41]_36[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[26]_21[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[27]_22[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[18]_13[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[2]_97[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[30]_25[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[29]_24[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[33]_28[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[36]_31[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[46]_41[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[49]_44[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[48]_43[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[6]_3[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[7]_4[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[47]_42[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[9]_6[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[45]_40[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[8]_5[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[4]_1[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[5]_2[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[44]_39[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[50].g_sym_cntrl.g_reg.cntrl_reg_n_0_[50][6]                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[23]_18[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[22]_17[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[19]_14[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[11]_102[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[14]_9[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[10]_7[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[17]_12[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[12]_103[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_96[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[16]_11[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[18]_13[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[24]_19[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[15]_10[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[21]_16[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[20]_15[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[13]_8[6]                                                                   |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[3]_0[6]                                                                    |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[40]_35[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[50].g_sym_cntrl.g_reg.cntrl_reg_n_0_[50][6]                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[42]_37[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[39]_34[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_96[6]                                                                  |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[15]_10[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[22]_17[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[23]_18[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[19]_14[6]                                                                 |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[12]_103[6]                                                                |                                                                                                                                                                                                                                                 |                8 |             58 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/p_0_out                              |                                                                                                                                                                                                                                                 |               17 |             62 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/p_0_out                             |                                                                                                                                                                                                                                                 |               12 |             62 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               16 |             64 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               20 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |               12 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                         | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               15 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                      | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                             |               17 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                          |                                                                                                                                                                                                                                                 |               11 |             64 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                          | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               22 |             64 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                        |               13 |             68 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_2/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               26 |             70 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                  |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               30 |             71 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               26 |             72 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/ATG_SYSINIT_NXT_PTR.nxt_rom_ptr_reg[0]_0                                                                                                             |               20 |             72 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |               18 |             75 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             81 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             81 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                 |               14 |             81 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               40 |             88 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |               24 |             92 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |               26 |            103 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |               29 |            103 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |               29 |            103 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |               26 |            103 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_4/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |               31 |            103 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |               33 |            108 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/ce_10_net                                                                                           |                                                                                                                                                                                                                                                 |               34 |            124 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   | axi_spi_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |               31 |            142 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                        |                                                                                                                                                                                                                                                 |              183 |            252 |
|  axi_spi_top_i/clk_wiz_1/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |              137 |            650 |
|  axi_spi_top_i/clk_wiz_0/inst/clk_out1                                                                                                                                   |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |              378 |           1512 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter1/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/WE                                                       |                                                                                                                                                                                                                                                 |              424 |           3074 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            | axi_spi_top_i/ddc_spec_0/inst/ddc_spec_struct/digital_fir_filter/ddc_spec_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/WE                                                        |                                                                                                                                                                                                                                                 |              424 |           3074 |
|  axi_spi_top_i/jesd204_0/inst/i_shared_clocks/rx_core_clk_out                                                                                                            |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |             4992 |          15073 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


