============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Wed Jul 20 22:08:37 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../../../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1348)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1349)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1351)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1352)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1353)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1354)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1355)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1356)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1357)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1358)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/sample_down.v
HDL-5007 WARNING: literal value 'd10 truncated to fit in 3 bits in ../../../rtl/sample_down.v(16)
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdr_as_ram.enc.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file '../../../rtl/sdram/sdr_as_ram.enc.v' in ../../../rtl/sdram/sdr_as_ram.enc.v(142)
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdr_init_ref.enc.v
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in encrypted_text(0)
HDL-1007 : back to file '../../../rtl/sdram/sdr_init_ref.enc.v' in ../../../rtl/sdram/sdr_init_ref.enc.v(153)
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in encrypted_text(0)
HDL-1007 : back to file '../../../rtl/sdram/sdr_wrrd.enc.v' in ../../../rtl/sdram/sdr_wrrd.enc.v(245)
RUN-1001 : Project manager successfully analyzed 81 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  2.530271s wall, 2.375000s user + 0.140625s system = 2.515625s CPU (99.4%)

RUN-1004 : used memory is 351 MB, reserved memory is 331 MB, peak memory is 358 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
SYN-5055 WARNING: The kept net differentiator/filter/FIR_OUT_b30[19] will be merged to another kept net u2_ram/SDRAM_CLK
SYN-5055 WARNING: The kept net u2_ram/SDRAM_CLK will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[31]
SYN-5055 WARNING: The kept net u2_ram/Sdr_rd_dout[31] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[31]
SYN-5055 WARNING: The kept net u2_ram/u2_wrrd/Sdr_rd_dout[31] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[30]
SYN-5055 WARNING: The kept net u2_ram/Sdr_rd_dout[30] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[30]
SYN-5055 WARNING: The kept net u2_ram/u2_wrrd/Sdr_rd_dout[30] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[29]
SYN-5055 WARNING: The kept net u2_ram/Sdr_rd_dout[29] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[29]
SYN-5055 WARNING: The kept net u2_ram/u2_wrrd/Sdr_rd_dout[29] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[28]
SYN-5055 WARNING: The kept net u2_ram/Sdr_rd_dout[28] will be merged to another kept net u2_ram/u2_wrrd/Sdr_rd_dout[28]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "ledwater/light_clk" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net ledwater/light_clk as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 493 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net ledwater/light_clk to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13636 instances
RUN-0007 : 8696 luts, 3550 seqs, 793 mslices, 416 lslices, 122 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16290 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9719 nets have 2 pins
RUN-1001 : 5039 nets have [3 - 5] pins
RUN-1001 : 858 nets have [6 - 10] pins
RUN-1001 : 333 nets have [11 - 20] pins
RUN-1001 : 321 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     432     
RUN-1001 :   No   |  No   |  Yes  |     997     
RUN-1001 :   No   |  Yes  |  No   |     98      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1069     
RUN-1001 :   Yes  |  Yes  |  No   |     151     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  90   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 110
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13634 instances, 8696 luts, 3550 seqs, 1209 slices, 209 macros(1209 instances: 793 mslices 416 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1552 pins
PHY-0007 : Cell area utilization is 56%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67222, tnet num: 15991, tinst num: 13634, tnode num: 79522, tedge num: 111294.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.494903s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (100.3%)

RUN-1004 : used memory is 506 MB, reserved memory is 491 MB, peak memory is 506 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.199727s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.64421e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13634.
PHY-3001 : Level 1 #clusters 1953.
PHY-3001 : End clustering;  0.134209s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.3813e+06, overlap = 497.969
PHY-3002 : Step(2): len = 1.21548e+06, overlap = 507.656
PHY-3002 : Step(3): len = 887051, overlap = 629.156
PHY-3002 : Step(4): len = 771806, overlap = 688.375
PHY-3002 : Step(5): len = 623010, overlap = 799.625
PHY-3002 : Step(6): len = 540326, overlap = 866.531
PHY-3002 : Step(7): len = 443163, overlap = 946.469
PHY-3002 : Step(8): len = 388343, overlap = 981.344
PHY-3002 : Step(9): len = 335346, overlap = 1051.19
PHY-3002 : Step(10): len = 293399, overlap = 1090.88
PHY-3002 : Step(11): len = 264351, overlap = 1129.69
PHY-3002 : Step(12): len = 233605, overlap = 1149.12
PHY-3002 : Step(13): len = 209222, overlap = 1164.59
PHY-3002 : Step(14): len = 188688, overlap = 1195.84
PHY-3002 : Step(15): len = 172980, overlap = 1249
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43298e-06
PHY-3002 : Step(16): len = 174448, overlap = 1230.16
PHY-3002 : Step(17): len = 210226, overlap = 1195.94
PHY-3002 : Step(18): len = 216238, overlap = 1152.88
PHY-3002 : Step(19): len = 220366, overlap = 1124.62
PHY-3002 : Step(20): len = 218386, overlap = 1127.62
PHY-3002 : Step(21): len = 216098, overlap = 1120.59
PHY-3002 : Step(22): len = 210357, overlap = 1123.94
PHY-3002 : Step(23): len = 209877, overlap = 1130.72
PHY-3002 : Step(24): len = 209035, overlap = 1135.12
PHY-3002 : Step(25): len = 208317, overlap = 1134.41
PHY-3002 : Step(26): len = 206647, overlap = 1127.47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.86596e-06
PHY-3002 : Step(27): len = 222364, overlap = 1114.03
PHY-3002 : Step(28): len = 244764, overlap = 1057.12
PHY-3002 : Step(29): len = 250734, overlap = 1030.78
PHY-3002 : Step(30): len = 253176, overlap = 1001.59
PHY-3002 : Step(31): len = 252181, overlap = 987.031
PHY-3002 : Step(32): len = 252042, overlap = 987.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.73192e-06
PHY-3002 : Step(33): len = 270287, overlap = 957.719
PHY-3002 : Step(34): len = 290282, overlap = 902.625
PHY-3002 : Step(35): len = 300456, overlap = 847.375
PHY-3002 : Step(36): len = 303895, overlap = 819.031
PHY-3002 : Step(37): len = 302002, overlap = 820.625
PHY-3002 : Step(38): len = 300845, overlap = 838.125
PHY-3002 : Step(39): len = 299984, overlap = 841.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.14638e-05
PHY-3002 : Step(40): len = 321814, overlap = 808.312
PHY-3002 : Step(41): len = 347946, overlap = 767.25
PHY-3002 : Step(42): len = 361635, overlap = 735.062
PHY-3002 : Step(43): len = 365678, overlap = 726.281
PHY-3002 : Step(44): len = 364690, overlap = 747.719
PHY-3002 : Step(45): len = 363085, overlap = 759.781
PHY-3002 : Step(46): len = 360742, overlap = 745.312
PHY-3002 : Step(47): len = 360573, overlap = 735.656
PHY-3002 : Step(48): len = 359088, overlap = 738.156
PHY-3002 : Step(49): len = 359769, overlap = 728.438
PHY-3002 : Step(50): len = 359258, overlap = 726.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.29277e-05
PHY-3002 : Step(51): len = 387316, overlap = 665.844
PHY-3002 : Step(52): len = 415369, overlap = 572.312
PHY-3002 : Step(53): len = 427475, overlap = 544.438
PHY-3002 : Step(54): len = 431563, overlap = 543.906
PHY-3002 : Step(55): len = 431680, overlap = 546.781
PHY-3002 : Step(56): len = 430875, overlap = 536.062
PHY-3002 : Step(57): len = 427506, overlap = 544.719
PHY-3002 : Step(58): len = 425803, overlap = 562.25
PHY-3002 : Step(59): len = 425589, overlap = 538.312
PHY-3002 : Step(60): len = 425816, overlap = 519.875
PHY-3002 : Step(61): len = 425489, overlap = 512.688
PHY-3002 : Step(62): len = 424332, overlap = 503.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.58553e-05
PHY-3002 : Step(63): len = 451815, overlap = 441.688
PHY-3002 : Step(64): len = 467850, overlap = 394.75
PHY-3002 : Step(65): len = 471939, overlap = 384.219
PHY-3002 : Step(66): len = 475575, overlap = 369.812
PHY-3002 : Step(67): len = 477908, overlap = 374.656
PHY-3002 : Step(68): len = 478581, overlap = 371.438
PHY-3002 : Step(69): len = 477587, overlap = 379.625
PHY-3002 : Step(70): len = 476454, overlap = 383.156
PHY-3002 : Step(71): len = 475274, overlap = 387.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.17107e-05
PHY-3002 : Step(72): len = 498925, overlap = 338.5
PHY-3002 : Step(73): len = 512689, overlap = 332.062
PHY-3002 : Step(74): len = 515247, overlap = 310.906
PHY-3002 : Step(75): len = 517062, overlap = 293.219
PHY-3002 : Step(76): len = 521365, overlap = 272.188
PHY-3002 : Step(77): len = 526681, overlap = 268.594
PHY-3002 : Step(78): len = 526534, overlap = 282.094
PHY-3002 : Step(79): len = 525965, overlap = 279.375
PHY-3002 : Step(80): len = 526377, overlap = 294.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000183421
PHY-3002 : Step(81): len = 542626, overlap = 269.062
PHY-3002 : Step(82): len = 556386, overlap = 241.469
PHY-3002 : Step(83): len = 560611, overlap = 245.719
PHY-3002 : Step(84): len = 563257, overlap = 241.75
PHY-3002 : Step(85): len = 566204, overlap = 236.938
PHY-3002 : Step(86): len = 567637, overlap = 224.969
PHY-3002 : Step(87): len = 565730, overlap = 234.406
PHY-3002 : Step(88): len = 565969, overlap = 230.531
PHY-3002 : Step(89): len = 567446, overlap = 244.312
PHY-3002 : Step(90): len = 568731, overlap = 246.938
PHY-3002 : Step(91): len = 567393, overlap = 250.531
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000341678
PHY-3002 : Step(92): len = 576481, overlap = 237.094
PHY-3002 : Step(93): len = 583251, overlap = 221
PHY-3002 : Step(94): len = 585600, overlap = 231.25
PHY-3002 : Step(95): len = 587320, overlap = 234.188
PHY-3002 : Step(96): len = 590559, overlap = 224.875
PHY-3002 : Step(97): len = 593568, overlap = 223.062
PHY-3002 : Step(98): len = 593667, overlap = 219.25
PHY-3002 : Step(99): len = 594658, overlap = 216.812
PHY-3002 : Step(100): len = 596553, overlap = 213.469
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000683356
PHY-3002 : Step(101): len = 601904, overlap = 211.406
PHY-3002 : Step(102): len = 608023, overlap = 209.094
PHY-3002 : Step(103): len = 610802, overlap = 202.312
PHY-3002 : Step(104): len = 611965, overlap = 206.938
PHY-3002 : Step(105): len = 613354, overlap = 209.156
PHY-3002 : Step(106): len = 614919, overlap = 211.156
PHY-3002 : Step(107): len = 615981, overlap = 216.375
PHY-3002 : Step(108): len = 617319, overlap = 217.25
PHY-3002 : Step(109): len = 618892, overlap = 216.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0013078
PHY-3002 : Step(110): len = 621823, overlap = 219.344
PHY-3002 : Step(111): len = 624845, overlap = 215.062
PHY-3002 : Step(112): len = 627035, overlap = 215.719
PHY-3002 : Step(113): len = 628825, overlap = 215.75
PHY-3002 : Step(114): len = 630128, overlap = 215.969
PHY-3002 : Step(115): len = 630796, overlap = 219.25
PHY-3002 : Step(116): len = 630734, overlap = 223.812
PHY-3002 : Step(117): len = 631677, overlap = 221.375
PHY-3002 : Step(118): len = 634363, overlap = 212.688
PHY-3002 : Step(119): len = 636121, overlap = 204.312
PHY-3002 : Step(120): len = 636103, overlap = 204.594
PHY-3002 : Step(121): len = 636061, overlap = 201.906
PHY-3002 : Step(122): len = 636522, overlap = 203.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00230167
PHY-3002 : Step(123): len = 638516, overlap = 203.125
PHY-3002 : Step(124): len = 640821, overlap = 200.438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043005s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (109.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/16290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 901704, over cnt = 2143(6%), over = 11738, worst = 82
PHY-1001 : End global iterations;  0.911827s wall, 1.343750s user + 0.125000s system = 1.468750s CPU (161.1%)

PHY-1001 : Congestion index: top1 = 111.72, top5 = 82.82, top10 = 69.93, top15 = 61.86.
PHY-3001 : End congestion estimation;  1.221005s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (144.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.885968s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000275589
PHY-3002 : Step(125): len = 779148, overlap = 106.156
PHY-3002 : Step(126): len = 776432, overlap = 87.5625
PHY-3002 : Step(127): len = 772021, overlap = 89.6562
PHY-3002 : Step(128): len = 771442, overlap = 77.8438
PHY-3002 : Step(129): len = 776787, overlap = 70.125
PHY-3002 : Step(130): len = 775947, overlap = 63.2812
PHY-3002 : Step(131): len = 771632, overlap = 62.4375
PHY-3002 : Step(132): len = 767070, overlap = 68.4688
PHY-3002 : Step(133): len = 764670, overlap = 64.5312
PHY-3002 : Step(134): len = 761570, overlap = 54.7188
PHY-3002 : Step(135): len = 760197, overlap = 44.875
PHY-3002 : Step(136): len = 759441, overlap = 48.8438
PHY-3002 : Step(137): len = 756645, overlap = 45.3438
PHY-3002 : Step(138): len = 753004, overlap = 44.5
PHY-3002 : Step(139): len = 750309, overlap = 39.1875
PHY-3002 : Step(140): len = 747970, overlap = 34.9375
PHY-3002 : Step(141): len = 746827, overlap = 35.7812
PHY-3002 : Step(142): len = 744990, overlap = 34.5625
PHY-3002 : Step(143): len = 743258, overlap = 40.2812
PHY-3002 : Step(144): len = 743136, overlap = 41.6875
PHY-3002 : Step(145): len = 741429, overlap = 43.0312
PHY-3002 : Step(146): len = 740533, overlap = 44.4375
PHY-3002 : Step(147): len = 739232, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000551178
PHY-3002 : Step(148): len = 746866, overlap = 43.4688
PHY-3002 : Step(149): len = 750083, overlap = 43.3125
PHY-3002 : Step(150): len = 754169, overlap = 40.9062
PHY-3002 : Step(151): len = 757591, overlap = 40.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110236
PHY-3002 : Step(152): len = 761937, overlap = 38.5625
PHY-3002 : Step(153): len = 764057, overlap = 38.9688
PHY-3002 : Step(154): len = 770324, overlap = 37.1562
PHY-3002 : Step(155): len = 773236, overlap = 41.8125
PHY-3002 : Step(156): len = 772762, overlap = 37.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 99/16290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 904600, over cnt = 3134(8%), over = 13453, worst = 37
PHY-1001 : End global iterations;  1.258594s wall, 1.984375s user + 0.078125s system = 2.062500s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 100.71, top5 = 76.02, top10 = 66.43, top15 = 60.69.
PHY-3001 : End congestion estimation;  1.545283s wall, 2.250000s user + 0.093750s system = 2.343750s CPU (151.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.977018s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000260603
PHY-3002 : Step(157): len = 769799, overlap = 153.906
PHY-3002 : Step(158): len = 758994, overlap = 136.062
PHY-3002 : Step(159): len = 746453, overlap = 128.156
PHY-3002 : Step(160): len = 734714, overlap = 121.125
PHY-3002 : Step(161): len = 727829, overlap = 126.469
PHY-3002 : Step(162): len = 721842, overlap = 112.688
PHY-3002 : Step(163): len = 716419, overlap = 119.031
PHY-3002 : Step(164): len = 711644, overlap = 109.625
PHY-3002 : Step(165): len = 707744, overlap = 108.281
PHY-3002 : Step(166): len = 703457, overlap = 114.281
PHY-3002 : Step(167): len = 699418, overlap = 109.969
PHY-3002 : Step(168): len = 695323, overlap = 109.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000521206
PHY-3002 : Step(169): len = 703372, overlap = 106.188
PHY-3002 : Step(170): len = 706967, overlap = 98.0938
PHY-3002 : Step(171): len = 710163, overlap = 97.5938
PHY-3002 : Step(172): len = 712177, overlap = 97.5625
PHY-3002 : Step(173): len = 714559, overlap = 100.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104241
PHY-3002 : Step(174): len = 720211, overlap = 93.4375
PHY-3002 : Step(175): len = 723349, overlap = 85.8125
PHY-3002 : Step(176): len = 728386, overlap = 85.75
PHY-3002 : Step(177): len = 732932, overlap = 83.5938
PHY-3002 : Step(178): len = 736214, overlap = 74.25
PHY-3002 : Step(179): len = 738212, overlap = 81.9688
PHY-3002 : Step(180): len = 739501, overlap = 81.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67222, tnet num: 15991, tinst num: 13634, tnode num: 79522, tedge num: 111294.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.800980s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.8%)

RUN-1004 : used memory is 555 MB, reserved memory is 546 MB, peak memory is 654 MB
OPT-1001 : Total overflow 394.12 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 561/16290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 881656, over cnt = 3324(9%), over = 12188, worst = 27
PHY-1001 : End global iterations;  1.379018s wall, 2.093750s user + 0.046875s system = 2.140625s CPU (155.2%)

PHY-1001 : Congestion index: top1 = 92.87, top5 = 71.01, top10 = 62.06, top15 = 56.82.
PHY-1001 : End incremental global routing;  1.662098s wall, 2.375000s user + 0.046875s system = 2.421875s CPU (145.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.846406s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (99.7%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 122 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13473 has valid locations, 189 needs to be replaced
PHY-3001 : design contains 13798 instances, 8708 luts, 3702 seqs, 1209 slices, 209 macros(1209 instances: 793 mslices 416 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 755144
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13921/16454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 890272, over cnt = 3356(9%), over = 12065, worst = 27
PHY-1001 : End global iterations;  0.231839s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (215.7%)

PHY-1001 : Congestion index: top1 = 93.34, top5 = 71.40, top10 = 62.32, top15 = 57.04.
PHY-3001 : End congestion estimation;  0.563452s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (147.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 67820, tnet num: 16155, tinst num: 13798, tnode num: 80512, tedge num: 112162.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.906915s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (100.0%)

RUN-1004 : used memory is 598 MB, reserved memory is 598 MB, peak memory is 663 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.810205s wall, 2.781250s user + 0.031250s system = 2.812500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 754598, overlap = 0.3125
PHY-3002 : Step(182): len = 754237, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 14041/16454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 889784, over cnt = 3360(9%), over = 12142, worst = 27
PHY-1001 : End global iterations;  0.188473s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (140.9%)

PHY-1001 : Congestion index: top1 = 93.23, top5 = 71.36, top10 = 62.42, top15 = 57.11.
PHY-3001 : End congestion estimation;  0.507831s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (116.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.893928s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000941991
PHY-3002 : Step(183): len = 754016, overlap = 82.3438
PHY-3002 : Step(184): len = 754099, overlap = 82.6875
PHY-3001 : Final: Len = 754099, Over = 82.6875
PHY-3001 : End incremental placement;  5.440541s wall, 5.765625s user + 0.312500s system = 6.078125s CPU (111.7%)

OPT-1001 : Total overflow 396.72 peak overflow 3.22
OPT-1001 : End high-fanout net optimization;  8.521586s wall, 9.703125s user + 0.390625s system = 10.093750s CPU (118.4%)

OPT-1001 : Current memory(MB): used = 663, reserve = 658, peak = 677.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14020/16454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 891184, over cnt = 3341(9%), over = 11562, worst = 27
PHY-1002 : len = 957632, over cnt = 2334(6%), over = 5549, worst = 27
PHY-1002 : len = 991824, over cnt = 1192(3%), over = 2563, worst = 17
PHY-1002 : len = 1.02543e+06, over cnt = 136(0%), over = 236, worst = 9
PHY-1002 : len = 1.02922e+06, over cnt = 16(0%), over = 25, worst = 4
PHY-1001 : End global iterations;  2.249002s wall, 3.171875s user + 0.234375s system = 3.406250s CPU (151.5%)

PHY-1001 : Congestion index: top1 = 68.86, top5 = 60.77, top10 = 56.44, top15 = 53.51.
OPT-1001 : End congestion update;  2.564222s wall, 3.484375s user + 0.234375s system = 3.718750s CPU (145.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16155 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.709106s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.2%)

OPT-0007 : Start: WNS -28335 TNS -328023 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 664, reserve = 658, peak = 677.
OPT-1001 : End physical optimization;  13.895559s wall, 15.984375s user + 0.671875s system = 16.656250s CPU (119.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8708 LUT to BLE ...
SYN-4008 : Packed 8708 LUT and 1480 SEQ to BLE.
SYN-4003 : Packing 2222 remaining SEQ's ...
SYN-4005 : Packed 1978 SEQ with LUT/SLICE
SYN-4006 : 5311 single LUT's are left
SYN-4006 : 244 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8952/10352 primitive instances ...
PHY-3001 : End packing;  1.182806s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.1%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6392 instances
RUN-1001 : 3105 mslices, 3106 lslices, 122 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15233 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7997 nets have 2 pins
RUN-1001 : 5335 nets have [3 - 5] pins
RUN-1001 : 1050 nets have [6 - 10] pins
RUN-1001 : 392 nets have [11 - 20] pins
RUN-1001 : 453 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6390 instances, 6211 slices, 209 macros(1209 instances: 793 mslices 416 lslices)
PHY-3001 : Cell area utilization is 69%
PHY-3001 : After packing: Len = 778308, Over = 200
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8791/15233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0061e+06, over cnt = 2206(6%), over = 3438, worst = 6
PHY-1002 : len = 1.01148e+06, over cnt = 1516(4%), over = 2105, worst = 6
PHY-1002 : len = 1.03055e+06, over cnt = 423(1%), over = 513, worst = 4
PHY-1002 : len = 1.03571e+06, over cnt = 169(0%), over = 191, worst = 3
PHY-1002 : len = 1.0411e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  2.117646s wall, 2.890625s user + 0.031250s system = 2.921875s CPU (138.0%)

PHY-1001 : Congestion index: top1 = 69.42, top5 = 61.24, top10 = 56.92, top15 = 54.06.
PHY-3001 : End congestion estimation;  2.531846s wall, 3.281250s user + 0.046875s system = 3.328125s CPU (131.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65568, tnet num: 14934, tinst num: 6390, tnode num: 75891, tedge num: 112341.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.077304s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (100.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 610 MB, peak memory is 677 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.944399s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.10983e-05
PHY-3002 : Step(185): len = 759893, overlap = 204.5
PHY-3002 : Step(186): len = 749004, overlap = 218
PHY-3002 : Step(187): len = 741804, overlap = 219.5
PHY-3002 : Step(188): len = 735319, overlap = 231.25
PHY-3002 : Step(189): len = 731136, overlap = 239.25
PHY-3002 : Step(190): len = 728074, overlap = 239.5
PHY-3002 : Step(191): len = 726081, overlap = 233.75
PHY-3002 : Step(192): len = 724317, overlap = 233.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000142197
PHY-3002 : Step(193): len = 739961, overlap = 209.25
PHY-3002 : Step(194): len = 749205, overlap = 189.5
PHY-3002 : Step(195): len = 752157, overlap = 186.5
PHY-3002 : Step(196): len = 751488, overlap = 189.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284393
PHY-3002 : Step(197): len = 766705, overlap = 166.5
PHY-3002 : Step(198): len = 777469, overlap = 155
PHY-3002 : Step(199): len = 785625, overlap = 141.5
PHY-3002 : Step(200): len = 786655, overlap = 145.25
PHY-3002 : Step(201): len = 786444, overlap = 146.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.209091s wall, 0.906250s user + 2.281250s system = 3.187500s CPU (263.6%)

PHY-3001 : Trial Legalized: Len = 866003
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 610/15233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.03822e+06, over cnt = 3176(9%), over = 5906, worst = 11
PHY-1002 : len = 1.06483e+06, over cnt = 1998(5%), over = 3136, worst = 11
PHY-1002 : len = 1.09123e+06, over cnt = 914(2%), over = 1395, worst = 9
PHY-1002 : len = 1.11098e+06, over cnt = 244(0%), over = 347, worst = 8
PHY-1002 : len = 1.11743e+06, over cnt = 54(0%), over = 69, worst = 5
PHY-1001 : End global iterations;  3.029438s wall, 4.718750s user + 0.125000s system = 4.843750s CPU (159.9%)

PHY-1001 : Congestion index: top1 = 71.27, top5 = 64.27, top10 = 59.65, top15 = 56.47.
PHY-3001 : End congestion estimation;  3.474657s wall, 5.156250s user + 0.125000s system = 5.281250s CPU (152.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.903500s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000239491
PHY-3002 : Step(202): len = 823115, overlap = 58.25
PHY-3002 : Step(203): len = 811202, overlap = 66.5
PHY-3002 : Step(204): len = 803170, overlap = 80.75
PHY-3002 : Step(205): len = 798564, overlap = 97
PHY-3002 : Step(206): len = 796090, overlap = 102
PHY-3002 : Step(207): len = 794365, overlap = 110
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000478982
PHY-3002 : Step(208): len = 804216, overlap = 101
PHY-3002 : Step(209): len = 808347, overlap = 98.5
PHY-3002 : Step(210): len = 814628, overlap = 92.25
PHY-3002 : Step(211): len = 818519, overlap = 92.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041350s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.6%)

PHY-3001 : Legalized: Len = 837848, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.064630s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.7%)

PHY-3001 : 53 instances has been re-located, deltaX = 9, deltaY = 36, maxDist = 1.
PHY-3001 : Final: Len = 838670, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65568, tnet num: 14934, tinst num: 6390, tnode num: 75891, tedge num: 112341.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.311237s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (100.1%)

RUN-1004 : used memory is 613 MB, reserved memory is 610 MB, peak memory is 702 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4750/15233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0352e+06, over cnt = 2804(7%), over = 4578, worst = 7
PHY-1002 : len = 1.0497e+06, over cnt = 1818(5%), over = 2592, worst = 7
PHY-1002 : len = 1.07494e+06, over cnt = 466(1%), over = 616, worst = 6
PHY-1002 : len = 1.0801e+06, over cnt = 206(0%), over = 280, worst = 5
PHY-1002 : len = 1.08486e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.714387s wall, 3.984375s user + 0.125000s system = 4.109375s CPU (151.4%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 59.74, top10 = 56.10, top15 = 53.59.
PHY-1001 : End incremental global routing;  3.101409s wall, 4.375000s user + 0.125000s system = 4.500000s CPU (145.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.887520s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (100.3%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 122 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6252 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 6396 instances, 6217 slices, 209 macros(1209 instances: 793 mslices 416 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 840498
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13870/15238.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08658e+06, over cnt = 46(0%), over = 59, worst = 5
PHY-1002 : len = 1.08634e+06, over cnt = 43(0%), over = 44, worst = 2
PHY-1002 : len = 1.08662e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.08679e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.08689e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.976507s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (102.4%)

PHY-1001 : Congestion index: top1 = 66.49, top5 = 59.81, top10 = 56.18, top15 = 53.64.
PHY-3001 : End congestion estimation;  1.370974s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (101.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65630, tnet num: 14939, tinst num: 6396, tnode num: 75962, tedge num: 112434.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.315412s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (99.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 649 MB, peak memory is 709 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.216019s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(212): len = 839680, overlap = 0
PHY-3002 : Step(213): len = 839474, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13865/15238.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08556e+06, over cnt = 41(0%), over = 47, worst = 5
PHY-1002 : len = 1.08566e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 1.08578e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.08594e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.08598e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.066242s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (95.3%)

PHY-1001 : Congestion index: top1 = 65.97, top5 = 59.70, top10 = 56.16, top15 = 53.66.
PHY-3001 : End congestion estimation;  1.456253s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (96.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.900961s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000322255
PHY-3002 : Step(214): len = 839562, overlap = 1
PHY-3002 : Step(215): len = 839535, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 839505, Over = 0
PHY-3001 : End spreading;  0.056498s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.0%)

PHY-3001 : Final: Len = 839505, Over = 0
PHY-3001 : End incremental placement;  7.504444s wall, 7.609375s user + 0.203125s system = 7.812500s CPU (104.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  12.107732s wall, 13.468750s user + 0.343750s system = 13.812500s CPU (114.1%)

OPT-1001 : Current memory(MB): used = 718, reserve = 722, peak = 721.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13868/15238.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08616e+06, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 1.08617e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.08619e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.08622e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.756083s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 65.97, top5 = 59.68, top10 = 56.12, top15 = 53.62.
OPT-1001 : End congestion update;  1.142277s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.700181s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.4%)

OPT-0007 : Start: WNS -25595 TNS -298403 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.844277s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 718, reserve = 722, peak = 721.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.699204s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13875/15238.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08622e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158674s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.5%)

PHY-1001 : Congestion index: top1 = 65.97, top5 = 59.68, top10 = 56.12, top15 = 53.62.
PHY-1001 : End incremental global routing;  0.546702s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.863031s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (99.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13875/15238.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08622e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164378s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.1%)

PHY-1001 : Congestion index: top1 = 65.97, top5 = 59.68, top10 = 56.12, top15 = 53.62.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.703978s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -25595 TNS -298403 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 65.586207
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -25595ps with too many logic level 62 
RUN-1001 :       #2 path slack -25545ps with too many logic level 62 
RUN-1001 :       #3 path slack -25495ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 15238 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 15238 nets
OPT-1001 : End physical optimization;  20.039464s wall, 21.343750s user + 0.406250s system = 21.750000s CPU (108.5%)

RUN-1003 : finish command "place" in  66.079428s wall, 109.843750s user + 16.375000s system = 126.218750s CPU (191.0%)

RUN-1004 : used memory is 597 MB, reserved memory is 591 MB, peak memory is 721 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.976953s wall, 3.375000s user + 0.000000s system = 3.375000s CPU (170.7%)

RUN-1004 : used memory is 603 MB, reserved memory is 598 MB, peak memory is 721 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6398 instances
RUN-1001 : 3108 mslices, 3109 lslices, 122 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15238 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7995 nets have 2 pins
RUN-1001 : 5332 nets have [3 - 5] pins
RUN-1001 : 1057 nets have [6 - 10] pins
RUN-1001 : 393 nets have [11 - 20] pins
RUN-1001 : 455 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65630, tnet num: 14939, tinst num: 6396, tnode num: 75962, tedge num: 112434.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.054442s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (100.4%)

RUN-1004 : used memory is 622 MB, reserved memory is 629 MB, peak memory is 721 MB
PHY-1001 : 3108 mslices, 3109 lslices, 122 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 995680, over cnt = 3003(8%), over = 5632, worst = 11
PHY-1002 : len = 1.0217e+06, over cnt = 1930(5%), over = 3006, worst = 9
PHY-1002 : len = 1.04574e+06, over cnt = 793(2%), over = 1307, worst = 9
PHY-1002 : len = 1.06543e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 1.06643e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.611981s wall, 4.203125s user + 0.171875s system = 4.375000s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 66.57, top5 = 59.57, top10 = 55.76, top15 = 53.25.
PHY-1001 : End global routing;  3.008125s wall, 4.609375s user + 0.171875s system = 4.781250s CPU (158.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 706, reserve = 714, peak = 721.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-5010 WARNING: Net u2_ram/u2_wrrd/Sdr_ref_req is skipped due to 0 input or output
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-5010 WARNING: Net u2_ram/u2_wrrd/Sdr_ref_req is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 972, reserve = 980, peak = 972.
PHY-1001 : End build detailed router design. 4.853336s wall, 4.718750s user + 0.109375s system = 4.828125s CPU (99.5%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 148824, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 8.512785s wall, 8.500000s user + 0.015625s system = 8.515625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1008, reserve = 1016, peak = 1008.
PHY-1001 : End phase 1; 8.521172s wall, 8.500000s user + 0.015625s system = 8.515625s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7951 net; 32.151861s wall, 32.093750s user + 0.015625s system = 32.109375s CPU (99.9%)

PHY-1022 : len = 2.02027e+06, over cnt = 704(0%), over = 704, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1019, reserve = 1025, peak = 1019.
PHY-1001 : End initial routed; 78.542490s wall, 109.484375s user + 0.203125s system = 109.687500s CPU (139.7%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3141/13914(22%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -43.762  |  -1541.896  |  654  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.739740s wall, 3.734375s user + 0.000000s system = 3.734375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1027, reserve = 1033, peak = 1027.
PHY-1001 : End phase 2; 82.282635s wall, 113.218750s user + 0.203125s system = 113.421875s CPU (137.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1552 nets with SWNS -42.244ns STNS -1140.302ns FEP 520.
PHY-1001 : End OPT Iter 1; 1.234277s wall, 7.734375s user + 0.031250s system = 7.765625s CPU (629.2%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1057 nets with SWNS -39.635ns STNS -637.582ns FEP 187.
PHY-1001 : End OPT Iter 2; 3.432083s wall, 7.343750s user + 0.000000s system = 7.343750s CPU (214.0%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 82 pins with SWNS -37.059ns STNS -611.143ns FEP 187.
PHY-1001 : End OPT Iter 3; 0.584139s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.0%)

PHY-1022 : len = 2.05711e+06, over cnt = 3801(0%), over = 3856, worst = 3, crit = 0
PHY-1001 : End optimize timing; 5.534610s wall, 15.953125s user + 0.031250s system = 15.984375s CPU (288.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01082e+06, over cnt = 463(0%), over = 464, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 19.747109s wall, 21.140625s user + 0.046875s system = 21.187500s CPU (107.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01098e+06, over cnt = 55(0%), over = 59, worst = 3, crit = 0
PHY-1001 : End DR Iter 2; 8.709812s wall, 8.812500s user + 0.000000s system = 8.812500s CPU (101.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.01185e+06, over cnt = 32(0%), over = 34, worst = 3, crit = 0
PHY-1001 : End DR Iter 3; 11.697272s wall, 11.656250s user + 0.000000s system = 11.656250s CPU (99.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.01218e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 14.656634s wall, 14.546875s user + 0.000000s system = 14.546875s CPU (99.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.0123e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 22.851229s wall, 22.781250s user + 0.000000s system = 22.781250s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.01258e+06, over cnt = 23(0%), over = 25, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 21.858217s wall, 21.734375s user + 0.000000s system = 21.734375s CPU (99.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.012e+06, over cnt = 24(0%), over = 27, worst = 2, crit = 0
PHY-1001 : End DR Iter 7; 23.711822s wall, 23.718750s user + 0.000000s system = 23.718750s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.01188e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 30.767238s wall, 30.750000s user + 0.000000s system = 30.750000s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.01193e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 23.572035s wall, 23.515625s user + 0.000000s system = 23.515625s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.01218e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 25.810668s wall, 25.781250s user + 0.000000s system = 25.781250s CPU (99.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.01223e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 15.881149s wall, 15.859375s user + 0.000000s system = 15.859375s CPU (99.9%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.01225e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 7.843060s wall, 7.828125s user + 0.000000s system = 7.828125s CPU (99.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.0125e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 6.144295s wall, 6.125000s user + 0.000000s system = 6.125000s CPU (99.7%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.01251e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 6.598219s wall, 6.562500s user + 0.000000s system = 6.562500s CPU (99.5%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.01254e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.224822s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.3%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.01244e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.281842s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.8%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.01239e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.320043s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.6%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.01242e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.394425s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (103.0%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.01243e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.712604s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (98.7%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.01246e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.200737s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (109.0%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.01246e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.312230s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (120.1%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.01247e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.343818s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.0%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.01248e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.475392s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.6%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.01245e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.721526s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.6%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.0125e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.769006s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.6%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.01256e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.190471s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.6%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.01262e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.244099s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.4%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.01264e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 28; 0.193411s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (105.0%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1956/13914(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.683  |  -703.594  |  277  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.815675s wall, 3.765625s user + 0.015625s system = 3.781250s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1237 feed throughs used by 832 nets
PHY-1001 : End commit to database; 2.589614s wall, 2.578125s user + 0.015625s system = 2.593750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1119, reserve = 1128, peak = 1119.
PHY-1001 : End phase 3; 257.592485s wall, 268.921875s user + 0.203125s system = 269.125000s CPU (104.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 106 pins with SWNS -36.967ns STNS -674.764ns FEP 277.
PHY-1001 : End OPT Iter 1; 0.763338s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.3%)

PHY-1022 : len = 2.01289e+06, over cnt = 53(0%), over = 53, worst = 1, crit = 1
PHY-1001 : End optimize timing; 1.025854s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-36.967ns, -674.764ns, 277}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01213e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.433601s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01206e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.222266s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.01175e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.184854s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.4%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1956/13914(14%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -37.939  |  -685.456  |  277  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.789364s wall, 3.781250s user + 0.000000s system = 3.781250s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 1242 feed throughs used by 837 nets
PHY-1001 : End commit to database; 2.610284s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1127, reserve = 1136, peak = 1127.
PHY-1001 : End phase 4; 8.328860s wall, 8.328125s user + 0.000000s system = 8.328125s CPU (100.0%)

PHY-1003 : Routed, final wirelength = 2.01175e+06
PHY-1001 : Current memory(MB): used = 1128, reserve = 1138, peak = 1128.
PHY-1001 : End export database. 0.081497s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (115.0%)

PHY-1001 : End detail routing;  362.172326s wall, 404.265625s user + 0.562500s system = 404.828125s CPU (111.8%)

RUN-1003 : finish command "route" in  368.417166s wall, 412.078125s user + 0.765625s system = 412.843750s CPU (112.1%)

RUN-1004 : used memory is 1121 MB, reserved memory is 1132 MB, peak memory is 1128 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        84
  #input                   19
  #output                  62
  #inout                    3

Utilization Statistics
#lut                    11838   out of  19600   60.40%
#reg                     3915   out of  19600   19.97%
#le                     12082
  #lut only              8167   out of  12082   67.60%
  #reg only               244   out of  12082    2.02%
  #lut&reg               3671   out of  12082   30.38%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       84   out of    186   45.16%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      14   out of     16   87.50%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2351
#2        differentiator/filter/CLK                  GCLK               lslice             RSSI_reader/reg2_syn_49.q0                                317
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            71
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        63
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_13.q1                      17
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        16
#7        ledwater/light_clk                         GCLK               lslice             ledwater/light_clk_reg_syn_9.q0                           11
#8        ethernet/u1/gmii_rx_clk_in                 GCLK               lslice             ethernet/u1/gmii_rx_clk_in_syn_7.f0                       8
#9        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                 7
#10       u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_179.q0    4
#11       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                       2
#12       i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_75.f0                            2
#13       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#14       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#15       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   LED_Out[7]      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
   LED_Out[6]      OUTPUT        E16        LVCMOS33           8            NONE       NONE    
   LED_Out[5]      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
   LED_Out[4]      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
   LED_Out[3]      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
   LED_Out[2]      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   LED_Out[1]      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   LED_Out[0]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8          PULLDOWN     NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8          PULLDOWN     NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        J12        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |12082  |10710   |1128    |3921    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |4      |4       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |99     |89      |10      |66      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    SSeg                                |SSeg                            |18     |18      |0       |5       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |105    |90      |15      |63      |0       |0       |
|    KeyToCol                            |KeyToCol                        |90     |75      |15      |48      |0       |0       |
|  Buzzer                                |Buzzer                          |594    |535     |44      |293     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |59     |57      |0       |48      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |61     |53      |8       |31      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |62     |54      |8       |29      |0       |0       |
|    BDMA_BGM                            |BDMA                            |29     |29      |0       |27      |0       |0       |
|    BDMA_Sound                          |BDMA                            |32     |32      |0       |29      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |65     |56      |8       |28      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |60     |51      |8       |30      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |9      |9       |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |7      |7       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |90     |84      |6       |24      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |104    |98      |6       |24      |0       |0       |
|  Interface_9341                        |Interface_9341                  |6      |6       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |139    |133     |6       |43      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |120    |112     |8       |12      |0       |0       |
|  Printer                               |Printer                         |332    |300     |26      |133     |0       |0       |
|    LCD_ini                             |LCD_ini                         |74     |59      |9       |21      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |58     |58      |0       |25      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |71     |71      |0       |27      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |47     |47      |0       |18      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |3      |3       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |8      |8       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |10      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |171    |169     |0       |93      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |24     |24      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |14      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |19     |19      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |18     |18      |0       |18      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |10     |10      |0       |4       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |6      |6       |0       |2       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |1      |1       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |1      |1       |0       |1       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |47     |47      |0       |15      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |45     |45      |0       |13      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |2      |2       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |2      |2       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |12     |12      |0       |4       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |10     |10      |0       |3       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |20     |20      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |20     |20      |0       |2       |0       |0       |
|  SNR_reader                            |SNR_reader                      |542    |355     |187     |42      |0       |0       |
|  Timer                                 |Timer                           |44     |26      |10      |28      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |178    |166     |12      |116     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |92     |92      |0       |25      |0       |0       |
|  apb_ledwater                          |apb_ledwater                    |10     |10      |0       |3       |0       |0       |
|  differentiator                        |differentiator                  |1138   |515     |425     |466     |0       |26      |
|    filter                              |filter                          |1107   |500     |419     |447     |0       |24      |
|  ethernet                              |ethernet                        |298    |260     |38      |88      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |279    |241     |38      |71      |0       |0       |
|    counter_fifo                        |counter_fifo                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |17     |17      |0       |15      |0       |0       |
|  i2c                                   |i2c                             |417    |323     |92      |84      |0       |0       |
|    DUT_APB                             |apb                             |12     |10      |0       |12      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |61     |61      |0       |17      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |344    |252     |92      |55      |0       |0       |
|  ledwater                              |ledwater                        |61     |54      |6       |37      |0       |0       |
|  pwm_dac                               |pwm                             |487    |355     |132     |43      |0       |0       |
|  sample_down                           |sample_down                     |10     |9       |0       |9       |0       |0       |
|  u2_ram                                |sdr_as_ram                      |86     |73      |13      |66      |0       |0       |
|    u1_init_ref                         |sdr_init_ref                    |86     |73      |13      |66      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5960   |5899    |59      |1560    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |993    |948     |41      |564     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |124    |123     |0       |122     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |8      |8       |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |554    |513     |41      |169     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |71     |66      |5       |20      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |74     |56      |18      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |382    |364     |18      |114     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |307    |304     |0       |266     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7915  
    #2         2       3109  
    #3         3       1477  
    #4         4       742   
    #5        5-10     1119  
    #6       11-50     757   
    #7       51-100     22   
    #8        >500      1    
  Average     3.18           

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.459497s wall, 4.281250s user + 0.000000s system = 4.281250s CPU (174.1%)

RUN-1004 : used memory is 1122 MB, reserved memory is 1132 MB, peak memory is 1163 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 47, tpin num: 65630, tnet num: 14939, tinst num: 6396, tnode num: 75962, tedge num: 112434.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.109809s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (100.0%)

RUN-1004 : used memory is 1121 MB, reserved memory is 1131 MB, peak memory is 1163 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14939 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 15 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.523784s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (99.5%)

RUN-1004 : used memory is 1116 MB, reserved memory is 1125 MB, peak memory is 1163 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6396
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 15238, pip num: 165147
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1242
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3188 valid insts, and 455683 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  15.316361s wall, 197.843750s user + 2.093750s system = 199.937500s CPU (1305.4%)

RUN-1004 : used memory is 1145 MB, reserved memory is 1157 MB, peak memory is 1333 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220720_220837.log"
