# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.89.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-12-12 15:40:44 EST
# hostname  : cadpc04.(none)
# pid       : 1001656
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35903' '-style' 'windows' '-data' 'AAAAkHicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSkAaOBh0GdIYChjKgGwZBjeGAIYwhniGRIYKhkwgWcCQxKDHUMKQzJAD1gEAwXENkA==' '-proj' '/homes/user/stud/fall25/vg2651/axi2apb/FPV/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall25/vg2651/axi2apb/FPV/jgproject/.tmp/.initCmds.tcl' 'FPV_axiapb.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall25/vg2651/axi2apb/FPV/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall25/vg2651/.config/cadence/jasper.conf".
% # ----------------------------------------
% #  Copyright (c) 2017 Cadence Design Systems, Inc. All Rights
% #  Reserved.  Unpublished -- rights reserved under the copyright 
% #  laws of the United States.
% # ----------------------------------------
% 
% # Analyze design under verification files
% set ROOT_PATH ../designs
../designs
% set RTL_PATH ${ROOT_PATH}
../designs
% set SV_PATH ${ROOT_PATH}
../designs
% 
% # Mode selection via environment variable JG_MODE
% #   all|safety|liveness|misc
% set mode "all"
all
% if {[info exists ::env(JG_MODE)]} {
  set mode $::env(JG_MODE)
}
liveness
% 
% set SVA_FILES {}
% switch -- $mode {
  "safety" {
    set SVA_FILES [list \
      ${SV_PATH}/bridge_props_pkg.sv \
      ${SV_PATH}/bridge_env_safety.sva \
      ${SV_PATH}/bindings_safety.sva]
  }
  "liveness" {
    set SVA_FILES [list \
      ${SV_PATH}/bridge_props_pkg.sv \
      ${SV_PATH}/bridge_liveness.sva \
      ${SV_PATH}/bindings_liveness.sva]
  }
  "misc" {
    set SVA_FILES [list \
      ${SV_PATH}/bridge_props_pkg.sv \
      ${SV_PATH}/bridge_misc.sva \
      ${SV_PATH}/bindings_misc.sva]
  }
  default {
    set SVA_FILES [list \
      ${SV_PATH}/bridge_props_pkg.sv \
      ${SV_PATH}/bridge_env_safety.sva \
      ${SV_PATH}/bridge_liveness.sva \
      ${SV_PATH}/bridge_misc.sva \
      ${SV_PATH}/bindings.sva]
  }
}
../designs/bridge_props_pkg.sv ../designs/bridge_liveness.sva ../designs/bindings_liveness.sva
% 
% analyze -sv \
  ${RTL_PATH}/bridge.v
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../designs/bridge.v'
% 
% analyze -sva \
  {*}$SVA_FILES
[-- (VERI-1482)] Analyzing Verilog file '../designs/bridge_props_pkg.sv'
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(3): parameter 'IDLE' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(4): parameter 'SETUP_M' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(5): parameter 'SETUP_S' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(6): parameter 'ACCESS_S' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(7): parameter 'PREACCESS_M' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(8): parameter 'ACCESS_M' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(9): parameter 'WSETUP_M' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(10): parameter 'WPREACCESS_M' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(11): parameter 'WACCESS_M' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(12): parameter 'WTERMINATE' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(13): parameter 'WSETUP_S' declared inside package 'bridge_props_pkg' shall be treated as localparam
[WARN (VERI-2418)] ../designs/bridge_props_pkg.sv(14): parameter 'WACCESS_S' declared inside package 'bridge_props_pkg' shall be treated as localparam
[-- (VERI-1482)] Analyzing Verilog file '../designs/bridge_liveness.sva'
[-- (VERI-1482)] Analyzing Verilog file '../designs/bindings_liveness.sva'
% 
% # Elaborate design and properties
% elaborate -top bridge
INFO (ISW003): Top module name is "bridge".
[INFO (HIER-8002)] ../designs/bridge_props_pkg.sv(15): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../designs/bridge_liveness.sva(2): compiling module 'bridge_liveness_checker'
[INFO (VERI-1018)] ../designs/bridge.v(5): compiling module 'bridge'
[WARN (VERI-1221)] ../designs/bridge.v(159): 'awaddr' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(160): 'awburst' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(161): 'awlen' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(161): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../designs/bridge.v(162): 'awlen' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(162): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../designs/bridge.v(190): 'lenM' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(193): 'wlast' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(199): 'wdata' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(199): 'i' should be on the sensitivity list
[WARN (VERI-9005)] ../designs/bridge.v(199): 32-bit index expression 'i' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1221)] ../designs/bridge.v(202): 'burst' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(203): 'i' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(204): 'i' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(205): 'i' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(209): 'lenM' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(209): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../designs/bridge.v(224): 'bready' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(252): 'lenS' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(255): 'lenS' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(262): 'i' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(265): 'DADDR' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(265): expression size 32 truncated to fit in target size 3
[WARN (VERI-1221)] ../designs/bridge.v(268): 'DDATA' should be on the sensitivity list
[WARN (VERI-9005)] ../designs/bridge.v(268): 32-bit index expression 'i' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1221)] ../designs/bridge.v(271): 'lenS' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(271): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../designs/bridge.v(289): 'araddr' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(290): 'arburst' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(295): 'arlen' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(296): 'arlen' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(296): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../designs/bridge.v(318): 'PRDATA' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(318): 'i' should be on the sensitivity list
[WARN (VERI-9005)] ../designs/bridge.v(318): 32-bit index expression 'i' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1221)] ../designs/bridge.v(335): 'lenS' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(338): 'burst' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(339): 'DADDR' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(340): 'DADDR' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(340): expression size 32 truncated to fit in target size 3
[WARN (VERI-1221)] ../designs/bridge.v(341): 'DADDR' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(344): 'lenS' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(344): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../designs/bridge.v(345): 'i' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(374): 'lenM' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(376): 'lenM' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(386): 'DDATA' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(386): 'i' should be on the sensitivity list
[WARN (VERI-9005)] ../designs/bridge.v(386): 32-bit index expression 'i' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-1221)] ../designs/bridge.v(389): 'i' should be on the sensitivity list
[WARN (VERI-1221)] ../designs/bridge.v(392): 'lenM' should be on the sensitivity list
[WARN (VERI-1209)] ../designs/bridge.v(392): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] ../designs/bridge.v(414): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../designs/bridge.v(415): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../designs/bridge.v(416): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../designs/bridge.v(417): expression size 32 truncated to fit in target size 1
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          4 (2 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (4 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
bridge
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset ~res_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "res_n".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "bridge"]
--------------------------
# Flops:         1 (566) (562 property flop bits)
# Latches:       27 (356)
# Gates:         4272 (8226)
# Nets:          4352
# Ports:         34
# RTL Lines:     505
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  8
# Embedded Covers:      8
922
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 4 of 4 design flops, 67 of 356 design latches, 578 of 578 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 6, declared: 1, looping: 0, posedge: 6, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "bridge.i_bridge_liveness.a_l_ack_request_from_idle:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bridge.i_bridge_liveness.a_l_ack_aw_from_idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.N: Proof Simplification Iteration 3	[0.18 s]
0.0.N: Proof Simplification Iteration 4	[0.18 s]
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 14
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1001755@cadpc04(local) jg_1001656_cadpc04_1
0.0.N: Proofgrid shell started at 1001754@cadpc04(local) jg_1001656_cadpc04_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "bridge.i_bridge_liveness.a_l_read_complete_bounded"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "bridge.i_bridge_liveness.a_l_read_complete_bounded:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "bridge.i_bridge_liveness.a_l_fsm_returns_idle:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "bridge.i_bridge_liveness.a_l_burst_len_drains:precondition1" was covered in 2 cycles in 0.01 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "bridge.i_bridge_liveness.a_l_write_resp_bounded:precondition1" was covered in 2 cycles in 0.02 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "bridge.i_bridge_liveness.a_l_apb_transfer_bounded:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF051): 0.0.Hp: The cover property "bridge.i_bridge_liveness.a_l_buffered_read_drains:precondition1" was proven unreachable in 0.06 s.
0.0.Hp: Trace Attempt  5	[0.06 s]
0.0.Ht: Proofgrid shell started at 1001786@cadpc04(local) jg_1001656_cadpc04_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Proofgrid shell started at 1001790@cadpc04(local) jg_1001656_cadpc04_1
0.0.Mpcustom4: Proofgrid shell started at 1001788@cadpc04(local) jg_1001656_cadpc04_1
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Bm: Proofgrid shell started at 1001787@cadpc04(local) jg_1001656_cadpc04_1
0.0.Ht: Trace Attempt  7	[0.00 s]
0.0.Ht: A trace with 7 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "bridge.i_bridge_liveness.a_l_ack_aw_from_idle" in 0.00 s.
0.0.Ht: Trace Attempt  8	[0.00 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 1001791@cadpc04(local) jg_1001656_cadpc04_1
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  2	[0.00 s]
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.AM: Proofgrid shell started at 1001792@cadpc04(local) jg_1001656_cadpc04_1
0.0.Ht: Trace Attempt 24	[0.01 s]
0.0.Ht: A trace with 24 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 24 cycles was found for the property "bridge.i_bridge_liveness.a_l_apb_transfer_bounded" in 0.03 s.
0.0.Ht: Trace Attempt 25	[0.01 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "bridge.i_bridge_liveness.a_l_read_complete_bounded"	[0.00 s].
0.0.L: Using states from traces to { bridge.i_bridge_liveness.a_l_fsm_returns_idle:precondition1 (2) }
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.L: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.Oh: Proofgrid shell started at 1001789@cadpc04(local) jg_1001656_cadpc04_1
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { bridge.i_bridge_liveness.a_l_write_resp_bounded:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.L: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  6	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "bridge.i_bridge_liveness.a_l_ack_request_from_idle" was proven in 0.13 s.
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  5	[0.01 s]
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "bridge.i_bridge_liveness.a_l_read_complete_bounded"	[0.00 s].
0.0.L: Using states from traces to { bridge.i_bridge_liveness.a_l_read_complete_bounded:precondition1 (6) }
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.L: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Using states from traces to { bridge.i_bridge_liveness.a_l_apb_transfer_bounded:precondition1 (7) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Trace Attempt  4	[0.01 s]
0.0.L: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: Trace Attempt  4	[0.02 s]
0.0.Oh: bwd trail(1): 1 0.0119754s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.Mpcustom4: Trace Attempt  4	[0.03 s]
0.0.Oh: Exited with Success (@ 0.12 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 5
0.0.Mpcustom4: Trace Attempt  5	[0.03 s]
0.0.Mpcustom4: Trace Attempt  5	[0.03 s]
0.0.L: Using states from traces to { bridge.i_bridge_liveness.a_l_apb_transfer_bounded <28> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 103	[0.03 s]
0.0.Ht: A trace with 103 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 103 cycles was found for the property "bridge.i_bridge_liveness.a_l_read_complete_bounded" in 0.11 s.
0.0.N: Trace Attempt 65	[0.20 s]
0.0.N: Stopped processing property "bridge.i_bridge_liveness.a_l_read_complete_bounded"	[0.23 s].
0.0.N: Starting proof for property "bridge.i_bridge_liveness.a_l_write_resp_bounded"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: A trace with 103 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 103 cycles was found for the property "bridge.i_bridge_liveness.a_l_write_resp_bounded" in 0.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 103 cycles was found for the property "bridge.i_bridge_liveness.a_l_fsm_returns_idle" in 0.14 s.
0.0.N: Trace Attempt 13	[0.01 s]
0.0.N: Stopped processing property "bridge.i_bridge_liveness.a_l_write_resp_bounded"	[0.08 s].
0.0.N: Starting proof for property "bridge.i_bridge_liveness.a_l_burst_len_drains"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 62	[0.10 s]
0.0.B: Stopped processing property "bridge.i_bridge_liveness.a_l_read_complete_bounded"	[0.18 s].
0.0.B: Starting proof for property "bridge.i_bridge_liveness.a_l_burst_len_drains"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt 79	[0.09 s]
0.0.AM: Stopped processing property "bridge.i_bridge_liveness.a_l_read_complete_bounded"	[0.18 s].
0.0.AM: Starting proof for property "bridge.i_bridge_liveness.a_l_burst_len_drains"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Ht: A trace with 103 cycles was found. [0.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 103 cycles was found for the property "bridge.i_bridge_liveness.a_l_burst_len_drains" in 0.23 s.
0.0.Ht: Trace Attempt 104	[0.15 s]
0.0.B: Trace Attempt 19	[0.02 s]
0.0.B: Stopped processing property "bridge.i_bridge_liveness.a_l_burst_len_drains"	[0.08 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "bridge.i_bridge_liveness.a_l_buffered_read_drains"	[0.00 s].
0.0.N: Trace Attempt 27	[0.03 s]
0.0.N: Stopped processing property "bridge.i_bridge_liveness.a_l_burst_len_drains"	[0.08 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "bridge.i_bridge_liveness.a_l_buffered_read_drains"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt 39	[0.02 s]
0.0.AM: Stopped processing property "bridge.i_bridge_liveness.a_l_burst_len_drains"	[0.08 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "bridge.i_bridge_liveness.a_l_buffered_read_drains"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.L: Using states from traces to { bridge.i_bridge_liveness.a_l_read_complete_bounded <107> }
0.0.L: Trace Attempt  3	[0.24 s]
0.0.L: Trace Attempt  4	[0.24 s]
0.0.L: Trace Attempt  5	[0.24 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.43 s]
0.0.Hp: A proof was found: No trace exists. [0.42 s]
INFO (IPF057): 0.0.Hp: The property "bridge.i_bridge_liveness.a_l_buffered_read_drains" was proven in 0.42 s.
0.0.Hp: All properties determined. [0.42 s]
0.0.B: Trace Attempt 117	[0.18 s]
0.0.B: Stopped processing property "bridge.i_bridge_liveness.a_l_buffered_read_drains"	[0.03 s].
0.0.B: All properties determined. [0.18 s]
0.0.B: Exited with Success (@ 0.43 s)
0: ProofGrid usable level: 0
0.0.L: Trace Attempt 60	[0.33 s]
0.0.L: All properties determined. [0.34 s]
0.0.N: Trace Attempt 52	[0.18 s]
0.0.N: Stopped processing property "bridge.i_bridge_liveness.a_l_buffered_read_drains"	[0.03 s].
0.0.N: All properties determined. [0.18 s]
0.0.L: Exited with Success (@ 0.44 s)
0.0.N: Exited with Success (@ 0.44 s)
0.0.Mpcustom4: Trace Attempt 51	[0.33 s]
0.0.Mpcustom4: All properties determined. [0.34 s]
0.0.Bm: Trace Attempt 127	[0.33 s]
0.0.Bm: All properties determined. [0.34 s]
0.0.Bm: Exited with Success (@ 0.44 s)
0.0.Mpcustom4: Exited with Success (@ 0.44 s)
0.0.Hp: Exited with Success (@ 0.44 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 120	[0.18 s]
0.0.Ht: All properties determined. [0.35 s]
0.0.AM: Trace Attempt 101	[0.18 s]
0.0.AM: Stopped processing property "bridge.i_bridge_liveness.a_l_buffered_read_drains"	[0.04 s].
0.0.AM: All properties determined. [0.19 s]
0.0.AM: Exited with Success (@ 0.45 s)
0.0.Ht: Exited with Success (@ 0.45 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 76.69 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.42        0.00       80.85 %
     Hp        0.09        0.42        0.00       82.54 %
     Ht        0.09        0.33        0.00       77.86 %
     Bm        0.10        0.33        0.00       77.02 %
    Mpcustom4        0.09        0.33        0.00       77.78 %
     Oh        0.10        0.01        0.00       12.25 %
      L        0.09        0.33        0.00       78.39 %
      B        0.09        0.32        0.00       77.69 %
     AM        0.10        0.32        0.00       76.91 %
    all        0.10        0.31        0.00       76.69 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.86        2.83        0.00

    Data read    : 216.67 kiB
    Data written : 20.15 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 8
                  - proven                    : 2 (25%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 6 (75%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 1 (12.5%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (87.5%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.06p002 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: cadpc04.ee.columbia.edu
    User Name: vg2651
    Printed on: Friday, Dec12, 2025 03:40:49 PM EST
    Working Directory: /homes/user/stud/fall25/vg2651/axi2apb/FPV


==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------------------------------
       Name                                                                 |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------------------------------
[1]   bridge.i_bridge_liveness.a_l_read_complete_bounded                         cex             Ht          103    0.109 s      
[2]   bridge.i_bridge_liveness.a_l_read_complete_bounded:precondition1           covered         Hp            2    0.005 s      
[3]   bridge.i_bridge_liveness.a_l_write_resp_bounded                            cex             Ht          103    0.142 s      
[4]   bridge.i_bridge_liveness.a_l_write_resp_bounded:precondition1              covered         Hp            2    0.020 s      
[5]   bridge.i_bridge_liveness.a_l_apb_transfer_bounded                          cex             Ht           24    0.027 s      
[6]   bridge.i_bridge_liveness.a_l_apb_transfer_bounded:precondition1            covered         Hp            3    0.037 s      
[7]   bridge.i_bridge_liveness.a_l_fsm_returns_idle                              cex             Ht          103    0.142 s      
[8]   bridge.i_bridge_liveness.a_l_fsm_returns_idle:precondition1                covered         Hp            2    0.005 s      
[9]   bridge.i_bridge_liveness.a_l_ack_request_from_idle                         proven          Hp     Infinite    0.133 s      
[10]  bridge.i_bridge_liveness.a_l_ack_request_from_idle:precondition1           covered         PRE           1    0.000 s      
[11]  bridge.i_bridge_liveness.a_l_ack_aw_from_idle                              cex             Ht            7    0.003 s      
[12]  bridge.i_bridge_liveness.a_l_ack_aw_from_idle:precondition1                covered         PRE           1    0.000 s      
[13]  bridge.i_bridge_liveness.a_l_burst_len_drains                              cex             Ht          103    0.226 s      
[14]  bridge.i_bridge_liveness.a_l_burst_len_drains:precondition1                covered         Hp            2    0.005 s      
[15]  bridge.i_bridge_liveness.a_l_buffered_read_drains                          proven          Hp     Infinite    0.422 s      
[16]  bridge.i_bridge_liveness.a_l_buffered_read_drains:precondition1            unreachable     Hp     Infinite    0.060 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
