[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13218       tick       2895609       1246767       1196511       2895609 
      2  13218       tick       5398966       2463233       2438033       5398966 
      3  13218       tick       5236380       2386776       2370482       5236380 
      4  13218       tick       5232628       2386280       2360747       5232628 
      5  13218       tick       5232664       2386593       2368429       5232664 
      6  13218       tick       5233002       2386087       2370056       5233002 
      7  13218       tick       5239321       2389312       2372422       5239321 
      8  13218       tick       5234397       2387964       2367774       5234397 
      9  13218       tick       5238468       2388999       2373215       5238468 
     10  13218       tick       5244517       2389413       2373495       5244517 
     11  13218       tick       5243572       2389419       2372748       5243572 
     12  13218       tick       5238262       2388118       2368938       5238262 
     13  13218       tick       5244356       2387300       2369991       5244356 
     14  13218       tick       5238743       2389101       2362833       5238743 
     15  13218       tick       5236700       2385665       2366729       5236700 
     16  13218       tick       5232001       2387085       2367799       5232001 
     17  13218       tick       5243449       2389008       2372049       5243449 
     18  13218       tick       5240496       2386929       2368884       5240496 
     19  13218       tick       5237196       2387387       2369346       5237196 
     20  13218       exit       1737689        791295        784539       1737689 
