Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 01:35:48 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/ram/post_synth_timing_summary.rpt
| Design       : ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 156 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.129        0.000                      0                16512        0.894        0.000                      0                16512        4.500        0.000                       0                 16512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.129        0.000                      0                16512        0.894        0.000                      0                16512        4.500        0.000                       0                 16512  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 ram_reg[887][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[394][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 2.656ns (33.753%)  route 5.213ns (66.247%))
  Logic Levels:           18  (LUT3=4 LUT5=4 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16511, unset)        0.704     0.704    clk
                         FDRE                                         r  ram_reg[887][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  ram_reg[887][11]/Q
                         net (fo=9, unplaced)         0.736     1.833    ram_reg_n_0_[887][11]
                         LUT6 (Prop_lut6_I0_O)        0.199     2.032 r  q0[11]_i_239/O
                         net (fo=1, unplaced)         0.000     2.032    q0[11]_i_239_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.186     2.218 r  q0_reg[11]_i_102/O
                         net (fo=1, unplaced)         0.000     2.218    q0_reg[11]_i_102_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.075     2.293 r  q0_reg[11]_i_34/O
                         net (fo=1, unplaced)         0.486     2.779    q0_reg[11]_i_34_n_0
                         LUT6 (Prop_lut6_I0_O)        0.230     3.009 r  q0[11]_i_15/O
                         net (fo=1, unplaced)         0.000     3.009    q0[11]_i_15_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.186     3.195 r  q0_reg[11]_i_6/O
                         net (fo=1, unplaced)         0.000     3.195    q0_reg[11]_i_6_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.075     3.270 r  q0_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.486     3.756    q0_reg[11]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.230     3.986 r  q0[11]_i_1/O
                         net (fo=11, unplaced)        0.347     4.333    q0[11]_i_1_n_0
                         LUT3 (Prop_lut3_I2_O)        0.097     4.430 r  ram[254][11]_i_11/O
                         net (fo=119, unplaced)       0.405     4.835    ram[254][11]_i_11_n_0
                         LUT3 (Prop_lut3_I0_O)        0.102     4.937 r  ram[394][11]_i_10/O
                         net (fo=2, unplaced)         0.312     5.249    ram[6315]
                         LUT6 (Prop_lut6_I5_O)        0.097     5.346 r  ram[394][11]_i_9/O
                         net (fo=1, unplaced)         0.301     5.647    ram[394][11]_i_9_n_0
                         LUT3 (Prop_lut3_I0_O)        0.102     5.749 r  ram[394][11]_i_7/O
                         net (fo=2, unplaced)         0.312     6.061    ram[394][11]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097     6.158 r  ram[394][11]_i_8/O
                         net (fo=1, unplaced)         0.301     6.459    ram[394][11]_i_8_n_0
                         LUT5 (Prop_lut5_I3_O)        0.097     6.556 r  ram[394][11]_i_6/O
                         net (fo=1, unplaced)         0.301     6.857    ram[394][11]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     6.954 r  ram[394][11]_i_5/O
                         net (fo=2, unplaced)         0.312     7.266    ram[394][11]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     7.363 r  ram[394][11]_i_4/O
                         net (fo=1, unplaced)         0.301     7.664    ram[394][11]_i_4_n_0
                         LUT3 (Prop_lut3_I0_O)        0.102     7.766 r  ram[394][11]_i_2/O
                         net (fo=2, unplaced)         0.312     8.078    ram[394][11]_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097     8.175 r  ram[394][11]_i_3/O
                         net (fo=1, unplaced)         0.301     8.476    p_1_in[6315]
                         LUT5 (Prop_lut5_I3_O)        0.097     8.573 r  ram[394][11]_i_1/O
                         net (fo=1, unplaced)         0.000     8.573    ram[394][11]_i_1_n_0
                         FDRE                                         r  ram_reg[394][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=16511, unset)        0.669    10.669    clk
                         FDRE                                         r  ram_reg[394][11]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    ram_reg[394][11]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 ram_reg[136][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.650ns (62.763%)  route 0.386ns (37.237%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16511, unset)        0.411     0.411    clk
                         FDRE                                         r  ram_reg[136][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  ram_reg[136][0]/Q
                         net (fo=9, unplaced)         0.145     0.720    ram_reg_n_0_[136][0]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.818 r  q0[0]_i_460/O
                         net (fo=1, unplaced)         0.000     0.818    q0[0]_i_460_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     0.880 r  q0_reg[0]_i_213/O
                         net (fo=1, unplaced)         0.000     0.880    q0_reg[0]_i_213_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.019     0.899 r  q0_reg[0]_i_89/O
                         net (fo=1, unplaced)         0.120     1.019    q0_reg[0]_i_89_n_0
                         LUT6 (Prop_lut6_I5_O)        0.113     1.132 r  q0[0]_i_28/O
                         net (fo=1, unplaced)         0.000     1.132    q0[0]_i_28_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     1.194 r  q0_reg[0]_i_13/O
                         net (fo=1, unplaced)         0.000     1.194    q0_reg[0]_i_13_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.019     1.213 r  q0_reg[0]_i_5/O
                         net (fo=1, unplaced)         0.120     1.333    q0_reg[0]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.113     1.446 r  q0[0]_i_1/O
                         net (fo=11, unplaced)        0.000     1.446    q0[0]_i_1_n_0
                         FDRE                                         r  q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16511, unset)        0.432     0.432    clk
                         FDRE                                         r  q0_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.894    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ram_reg[398][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ram_reg[398][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ram_reg[398][6]/C



