
*** Running vivado
    with args -log Hex_Editor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Hex_Editor_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Hex_Editor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.707 ; gain = 0.000
Command: synth_design -top Hex_Editor_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_wrapper' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/hdl/Hex_Editor_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/synth/Hex_Editor.v:13]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_AsciiCharsMem_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_AsciiCharsMem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_AsciiCharsMem_0_0' (1#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_AsciiCharsMem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_Debounce_Switch_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_Debounce_Switch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_Debounce_Switch_0_0' (2#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_Debounce_Switch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_Debounce_Switch_1_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_Debounce_Switch_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_Debounce_Switch_1_0' (3#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_Debounce_Switch_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_Debounce_Switch_2_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_Debounce_Switch_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_Debounce_Switch_2_0' (4#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_Debounce_Switch_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_ScreenBufferMem_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_ScreenBufferMem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_ScreenBufferMem_0_0' (5#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_ScreenBufferMem_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'oDataB' of module 'Hex_Editor_ScreenBufferMem_0_0' is unconnected for instance 'ScreenBufferMem_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/synth/Hex_Editor.v:91]
WARNING: [Synth 8-7023] instance 'ScreenBufferMem_0' of module 'Hex_Editor_ScreenBufferMem_0_0' has 8 connections declared, but only 7 given [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/synth/Hex_Editor.v:91]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_VGA_pattern_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_VGA_pattern_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_VGA_pattern_0_0' (6#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_VGA_pattern_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_VGA_timings_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_VGA_timings_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_VGA_timings_0_0' (7#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_VGA_timings_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_clk_wiz_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_clk_wiz_0_0' (8#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Hex_Editor_num_capture_4bit_0_0' [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_num_capture_4bit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_num_capture_4bit_0_0' (9#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/.Xil/Vivado-1640-DESKTOP-QGPIJ3S/realtime/Hex_Editor_num_capture_4bit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor' (10#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/synth/Hex_Editor.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Hex_Editor_wrapper' (11#1) [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/hdl/Hex_Editor_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_0_0/Hex_Editor_Debounce_Switch_0_0/Hex_Editor_Debounce_Switch_0_0_in_context.xdc] for cell 'Hex_Editor_i/Debounce_Switch_0'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_0_0/Hex_Editor_Debounce_Switch_0_0/Hex_Editor_Debounce_Switch_0_0_in_context.xdc] for cell 'Hex_Editor_i/Debounce_Switch_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_1_0/Hex_Editor_Debounce_Switch_1_0/Hex_Editor_Debounce_Switch_1_0_in_context.xdc] for cell 'Hex_Editor_i/Debounce_Switch_1'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_1_0/Hex_Editor_Debounce_Switch_1_0/Hex_Editor_Debounce_Switch_1_0_in_context.xdc] for cell 'Hex_Editor_i/Debounce_Switch_1'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_in_context.xdc] for cell 'Hex_Editor_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_in_context.xdc] for cell 'Hex_Editor_i/clk_wiz_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_num_capture_4bit_0_0/Hex_Editor_num_capture_4bit_0_0/Hex_Editor_num_capture_4bit_0_0_in_context.xdc] for cell 'Hex_Editor_i/num_capture_4bit_0'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_num_capture_4bit_0_0/Hex_Editor_num_capture_4bit_0_0/Hex_Editor_num_capture_4bit_0_0_in_context.xdc] for cell 'Hex_Editor_i/num_capture_4bit_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_ScreenBufferMem_0_0/Hex_Editor_ScreenBufferMem_0_0/Hex_Editor_ScreenBufferMem_0_0_in_context.xdc] for cell 'Hex_Editor_i/ScreenBufferMem_0'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_ScreenBufferMem_0_0/Hex_Editor_ScreenBufferMem_0_0/Hex_Editor_ScreenBufferMem_0_0_in_context.xdc] for cell 'Hex_Editor_i/ScreenBufferMem_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_VGA_timings_0_0/Hex_Editor_VGA_timings_0_0/Hex_Editor_VGA_timings_0_0_in_context.xdc] for cell 'Hex_Editor_i/VGA_timings_0'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_VGA_timings_0_0/Hex_Editor_VGA_timings_0_0/Hex_Editor_VGA_timings_0_0_in_context.xdc] for cell 'Hex_Editor_i/VGA_timings_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_VGA_pattern_0_0/Hex_Editor_VGA_pattern_0_0/Hex_Editor_VGA_pattern_0_0_in_context.xdc] for cell 'Hex_Editor_i/VGA_pattern_0'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_VGA_pattern_0_0/Hex_Editor_VGA_pattern_0_0/Hex_Editor_VGA_pattern_0_0_in_context.xdc] for cell 'Hex_Editor_i/VGA_pattern_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_AsciiCharsMem_0_0/Hex_Editor_AsciiCharsMem_0_0/Hex_Editor_AsciiCharsMem_0_0_in_context.xdc] for cell 'Hex_Editor_i/AsciiCharsMem_0'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_AsciiCharsMem_0_0/Hex_Editor_AsciiCharsMem_0_0/Hex_Editor_AsciiCharsMem_0_0_in_context.xdc] for cell 'Hex_Editor_i/AsciiCharsMem_0'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_2_0/Hex_Editor_Debounce_Switch_2_0/Hex_Editor_Debounce_Switch_2_0_in_context.xdc] for cell 'Hex_Editor_i/Debounce_Switch_2'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_2_0/Hex_Editor_Debounce_Switch_2_0/Hex_Editor_Debounce_Switch_2_0_in_context.xdc] for cell 'Hex_Editor_i/Debounce_Switch_2'
Parsing XDC File [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/constrs_1/imports/Downloads/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/constrs_1/imports/Downloads/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/constrs_1/imports/Downloads/PYNQ-Z2 v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Hex_Editor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Hex_Editor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iClk. (constraint file  c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iClk. (constraint file  c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for Hex_Editor_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/Debounce_Switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/Debounce_Switch_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/num_capture_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/ScreenBufferMem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/VGA_timings_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/VGA_pattern_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/AsciiCharsMem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Hex_Editor_i/Debounce_Switch_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |Hex_Editor_AsciiCharsMem_0_0    |         1|
|2     |Hex_Editor_Debounce_Switch_0_0  |         1|
|3     |Hex_Editor_Debounce_Switch_1_0  |         1|
|4     |Hex_Editor_Debounce_Switch_2_0  |         1|
|5     |Hex_Editor_ScreenBufferMem_0_0  |         1|
|6     |Hex_Editor_VGA_pattern_0_0      |         1|
|7     |Hex_Editor_VGA_timings_0_0      |         1|
|8     |Hex_Editor_clk_wiz_0_0          |         1|
|9     |Hex_Editor_num_capture_4bit_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |Hex_Editor_AsciiCharsMem_0    |     1|
|2     |Hex_Editor_Debounce_Switch_0  |     1|
|3     |Hex_Editor_Debounce_Switch_1  |     1|
|4     |Hex_Editor_Debounce_Switch_2  |     1|
|5     |Hex_Editor_ScreenBufferMem_0  |     1|
|6     |Hex_Editor_VGA_pattern_0      |     1|
|7     |Hex_Editor_VGA_timings_0      |     1|
|8     |Hex_Editor_clk_wiz_0          |     1|
|9     |Hex_Editor_num_capture_4bit_0 |     1|
|10    |IBUF                          |     4|
|11    |OBUF                          |    18|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.707 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.707 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1019.559 ; gain = 6.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/synth_1/Hex_Editor_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Hex_Editor_wrapper_utilization_synth.rpt -pb Hex_Editor_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 22:10:13 2021...
