// k7800 (c) by Jamie Blanks
//
// Copyright (c) 2026 Jamie Blanks
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
// SOFTWARE.

//============================================================================
// The 6502's datapath control lines, as one bundle.
//
// These are the real lines the random control logic drives, under Hanson's
// names, with the visual6502 dpc* node in the comment where it helps. Keeping
// the silicon's names means the decode can be checked against the netlist line
// by line instead of by guessing what a made-up name meant.
//
// T-state naming, since the sources collide on it: this core uses the
// visual6502 "timing states" naming. T1 is the last cycle of an instruction
// and drives SYNC; T+ is Hanson's T1X. (The state machine page calls those
// T1F and T1 respectively.)
//============================================================================
package mos6502_pkg;

	typedef enum logic [4:0] {
		M_IMP, M_ACC, M_IMM, M_ZP,  M_ZPX, M_ZPY, M_ABS, M_ABX,
		M_ABY, M_IZX, M_IZY, M_REL, M_JAB, M_IND, M_JSR, M_BRK,
		M_RTS, M_RTI, M_PUSH, M_PULL, M_JAM
	} mode_e;

	typedef enum logic [1:0] { A_READ, A_WRITE, A_RMW, A_OTHER } access_e;

	typedef enum logic [2:0] {
		RMW_NONE, RMW_ASL, RMW_LSR, RMW_ROL, RMW_ROR, RMW_INC, RMW_DEC
	} rmwop_e;

	typedef enum logic [4:0] {
		D_NONE, D_ORA, D_AND, D_EOR, D_ADC, D_SBC, D_CMP, D_CPX, D_CPY,
		D_LDA,  D_LDX, D_LDY, D_LAX, D_BIT,
		D_ANC,  D_ALR, D_ARR, D_SBX, D_ANE, D_LXA, D_LAS
	} dataop_e;

	typedef enum logic [3:0] {
		ST_NONE, ST_A, ST_X, ST_Y, ST_AX, ST_SHA, ST_SHX, ST_SHY, ST_TAS
	} storesrc_e;

	typedef enum logic [4:0] {
		I_NOP, I_TAX, I_TAY, I_TXA, I_TYA, I_TSX, I_TXS,
		I_INX, I_INY, I_DEX, I_DEY,
		I_CLC, I_SEC, I_CLI, I_SEI, I_CLD, I_SED, I_CLV
	} impop_e;

	typedef struct packed {
		mode_e     mode;
		access_e   access;
		rmwop_e    rmw;
		dataop_e   data;
		storesrc_e store;
		impop_e    imp;
		logic      unstable;

	} decode_t;

	typedef struct packed {

		logic dl_db, dl_adl, dl_adh;
		logic dl0_db;
		logic pcl_db, pcl_adl;
		logic pch_db, pch_adh;
		logic s_sb, s_adl;
		logic x_sb, y_sb;
		logic ac_sb, ac_db;
		logic add_sb06;
		logic add_sb7;

		logic add_adl;
		logic p_db;

		logic zero_adl0, zero_adl1, zero_adl2;
		logic zero_adh0, zero_adh17;

		logic sb_db, sb_adh;

		logic sb_x, sb_y;
		logic sb_s, s_s;

		logic s_inc, s_dec;
		logic sb_ac;
		logic sb_add, zero_add;
		logic db_add, ndb_add, adl_add;
		logic adl_pcl, pcl_pcl;
		logic adh_pch, pch_pch;
		logic adl_abl, adh_abh;

		logic sums, ands, eors, ors, srs;
		logic alucin;
		logic daa, dsa;
		logic add_ff;
		logic arr_d;
		logic arr_daa;
		logic ipc;

		logic db0_c, ir5_c, acr_c;
		logic db7_n, dbz_z;
		logic ir5_i, ir5_d;
		logic db6_v, avr_v, one_v, zero_v;
		logic so_v;
		logic db7_c;
		logic arr_flags;

		logic one_i;

		logic alu_n, alu_z, alu_c, alu_v;
		logic db_p;

		logic b_out;

		logic wr;
	} ctl_t;

	localparam ctl_t CTL_IDLE = '0;

endpackage

