Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 11:00:28 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Test_timing_summary_routed.rpt -pb top_MAC_Test_timing_summary_routed.pb -rpx top_MAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      22          
TIMING-16  Warning   Large setup violation          256         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.134     -757.393                    451                  717        0.106        0.000                      0                  717       -0.337       -0.673                       2                   443  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.909}        1.818           550.055         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.134     -757.393                    451                  717        0.106        0.000                      0                  717       -0.337       -0.673                       2                   443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          451  Failing Endpoints,  Worst Slack       -4.134ns,  Total Violation     -757.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -0.337ns,  Total Violation       -0.673ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.134ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 3.311ns (55.705%)  route 2.633ns (44.295%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 6.760 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.843    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.957 r  add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.957    add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.180 r  add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.180    add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.519     6.760    add_inst/CLK
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.259     7.019    
                         clock uncertainty           -0.035     6.983    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.062     7.045    add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                 -4.134    

Slack (VIOLATED) :        -4.131ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.308ns (55.683%)  route 2.633ns (44.317%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 6.760 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.843    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.177 r  add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.177    add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.519     6.760    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.259     7.019    
                         clock uncertainty           -0.035     6.983    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.045    add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 -4.131    

Slack (VIOLATED) :        -4.110ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 3.287ns (55.525%)  route 2.633ns (44.475%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 6.760 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.843    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.156 r  add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.156    add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.519     6.760    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.259     7.019    
                         clock uncertainty           -0.035     6.983    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.045    add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 -4.110    

Slack (VIOLATED) :        -4.036ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 3.213ns (54.962%)  route 2.633ns (45.038%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 6.760 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.843    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.082 r  add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.082    add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.519     6.760    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.259     7.019    
                         clock uncertainty           -0.035     6.983    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.045    add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                 -4.036    

Slack (VIOLATED) :        -4.020ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 3.197ns (54.839%)  route 2.633ns (45.161%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 6.760 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.843    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.066 r  add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.066    add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.519     6.760    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.259     7.019    
                         clock uncertainty           -0.035     6.983    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.045    add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                 -4.020    

Slack (VIOLATED) :        -4.018ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 3.194ns (54.816%)  route 2.633ns (45.184%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.759 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.063 r  add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.063    add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.518     6.759    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.259     7.018    
                         clock uncertainty           -0.035     6.982    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.044    add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                 -4.018    

Slack (VIOLATED) :        -3.997ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 3.173ns (54.652%)  route 2.633ns (45.348%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.759 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.042 r  add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.042    add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.518     6.759    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.259     7.018    
                         clock uncertainty           -0.035     6.982    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.044    add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -3.997    

Slack (VIOLATED) :        -3.923ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 3.099ns (54.067%)  route 2.633ns (45.933%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.759 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.968 r  add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.968    add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.518     6.759    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.259     7.018    
                         clock uncertainty           -0.035     6.982    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.044    add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 -3.923    

Slack (VIOLATED) :        -3.907ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 3.083ns (53.938%)  route 2.633ns (46.062%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 6.759 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.729    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.952 r  add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.952    add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.518     6.759    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.259     7.018    
                         clock uncertainty           -0.035     6.982    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.044    add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                 -3.907    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 add_inst/aligned_y_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (sys_clk_pin rise@1.818ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 3.080ns (53.914%)  route 2.633ns (46.086%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 6.758 - 1.818 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.633     5.236    add_inst/CLK
    SLICE_X12Y79         FDCE                                         r  add_inst/aligned_y_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  add_inst/aligned_y_1_reg[11]/Q
                         net (fo=4, routed)           0.897     6.651    add_inst/aligned_y_1[11]
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  add_inst/r_mant_21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    add_inst/r_mant_21_carry__0_i_7_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.308 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.425 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.425    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.542 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.659 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.115     8.774    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.898 r  add_inst/r_mant_2[7]_i_5/O
                         net (fo=1, routed)           0.621     9.519    add_inst/r_mant_2[7]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.045 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.273    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.387 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.387    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.501    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.615    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.949 r  add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.949    add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X9Y83          FDCE                                         r  add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.818     1.818 r  
    E3                                                0.000     1.818 r  clk (IN)
                         net (fo=0)                   0.000     1.818    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.149    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.240 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.517     6.758    add_inst/CLK
    SLICE_X9Y83          FDCE                                         r  add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.259     7.017    
                         clock uncertainty           -0.035     6.981    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.062     7.043    add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 -3.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mult_inst/round_bit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/mantissa_ext_next_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.565     1.484    mult_inst/CLK
    SLICE_X11Y72         FDCE                                         r  mult_inst/round_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mult_inst/round_bit_reg/Q
                         net (fo=1, routed)           0.054     1.679    mult_inst/round_bit
    SLICE_X10Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.724 r  mult_inst/mantissa_ext_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    mult_inst/mantissa_ext_next[0]
    SLICE_X10Y72         FDCE                                         r  mult_inst/mantissa_ext_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     1.998    mult_inst/CLK
    SLICE_X10Y72         FDCE                                         r  mult_inst/mantissa_ext_next_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.121     1.618    mult_inst/mantissa_ext_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mult_inst/final_mant_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/mantissa_ext_next_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.565     1.484    mult_inst/CLK
    SLICE_X9Y72          FDCE                                         r  mult_inst/final_mant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mult_inst/final_mant_reg[2]/Q
                         net (fo=4, routed)           0.078     1.704    mult_inst/final_mant_reg_n_0_[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.045     1.749 r  mult_inst/mantissa_ext_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.749    mult_inst/mantissa_ext_next[4]
    SLICE_X8Y72          FDCE                                         r  mult_inst/mantissa_ext_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     1.998    mult_inst/CLK
    SLICE_X8Y72          FDCE                                         r  mult_inst/mantissa_ext_next_reg[4]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.121     1.618    mult_inst/mantissa_ext_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mult_inst/final_mant_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/mantissa_ext_next_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.565     1.484    mult_inst/CLK
    SLICE_X9Y72          FDCE                                         r  mult_inst/final_mant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mult_inst/final_mant_reg[1]/Q
                         net (fo=5, routed)           0.088     1.714    mult_inst/final_mant_reg_n_0_[1]
    SLICE_X8Y72          LUT3 (Prop_lut3_I2_O)        0.045     1.759 r  mult_inst/mantissa_ext_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    mult_inst/mantissa_ext_next[1]
    SLICE_X8Y72          FDCE                                         r  mult_inst/mantissa_ext_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     1.998    mult_inst/CLK
    SLICE_X8Y72          FDCE                                         r  mult_inst/mantissa_ext_next_reg[1]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.121     1.618    mult_inst/mantissa_ext_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 reg_in_a_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/exp_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X5Y69          FDCE                                         r  reg_in_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  reg_in_a_reg[12]/Q
                         net (fo=1, routed)           0.100     1.756    mult_inst/signe_x_reg_reg_0[12]
    SLICE_X6Y69          FDCE                                         r  mult_inst/exp_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.029    mult_inst/CLK
    SLICE_X6Y69          FDCE                                         r  mult_inst/exp_x_reg_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          FDCE (Hold_fdce_C_D)         0.076     1.604    mult_inst/exp_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mult_inst/final_mant_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/mantissa_ext_next_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.565     1.484    mult_inst/CLK
    SLICE_X11Y72         FDCE                                         r  mult_inst/final_mant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mult_inst/final_mant_reg[6]/Q
                         net (fo=5, routed)           0.099     1.725    mult_inst/final_mant_reg_n_0_[6]
    SLICE_X10Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.770 r  mult_inst/mantissa_ext_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.770    mult_inst/mantissa_ext_next[6]
    SLICE_X10Y72         FDCE                                         r  mult_inst/mantissa_ext_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.833     1.998    mult_inst/CLK
    SLICE_X10Y72         FDCE                                         r  mult_inst/mantissa_ext_next_reg[6]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.120     1.617    mult_inst/mantissa_ext_next_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 add_inst/add_result_internal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            reg_acc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.009%)  route 0.120ns (45.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.590     1.509    add_inst/CLK
    SLICE_X4Y75          FDCE                                         r  add_inst/add_result_internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  add_inst/add_result_internal_reg[9]/Q
                         net (fo=1, routed)           0.120     1.770    add_result[9]
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[9]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.066     1.612    reg_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult_inst/exp_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/exp_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.806%)  route 0.136ns (42.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X3Y70          FDCE                                         r  mult_inst/exp_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/exp_y_reg_reg[3]/Q
                         net (fo=4, routed)           0.136     1.791    mult_inst/exp_y_reg[3]
    SLICE_X6Y70          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  mult_inst/exp_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    mult_inst/exp_r0[2]
    SLICE_X6Y70          FDCE                                         r  mult_inst/exp_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.863     2.028    mult_inst/CLK
    SLICE_X6Y70          FDCE                                         r  mult_inst/exp_r_reg[2]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.121     1.669    mult_inst/exp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 add_inst/add_result_internal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            reg_acc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.511    add_inst/CLK
    SLICE_X3Y76          FDCE                                         r  add_inst/add_result_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  add_inst/add_result_internal_reg[0]/Q
                         net (fo=1, routed)           0.112     1.764    add_result[0]
    SLICE_X3Y77          FDCE                                         r  reg_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  reg_acc_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y77          FDCE (Hold_fdce_C_D)         0.070     1.596    reg_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            mult_inst/mult_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X7Y72          FDCE                                         r  mult_inst/rounded_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[0]/Q
                         net (fo=1, routed)           0.116     1.770    mult_inst/rounded_mant[0]
    SLICE_X6Y72          FDCE                                         r  mult_inst/mult_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.861     2.026    mult_inst/CLK
    SLICE_X6Y72          FDCE                                         r  mult_inst/mult_result_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.075     1.600    mult_inst/mult_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 reg_mult_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_inst/mant_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  reg_mult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  reg_mult_reg[5]/Q
                         net (fo=1, routed)           0.137     1.788    add_inst/Q[5]
    SLICE_X5Y75          FDCE                                         r  add_inst/mant_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.858     2.023    add_inst/CLK
    SLICE_X5Y75          FDCE                                         r  add_inst/mant_y_reg[5]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.070     1.613    add_inst/mant_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.909 }
Period(ns):         1.818
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1.818       -0.337     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.818       -0.336     DSP48_X0Y28     mult_inst/mant_r0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y69     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y72     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y69     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X4Y72     add_start_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X5Y72     done_add_prev_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X5Y68     index_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X5Y68     index_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.818       0.818      SLICE_X5Y68     index_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     add_start_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     add_start_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X5Y72     done_add_prev_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X5Y72     done_add_prev_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y69     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     add_start_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X4Y72     add_start_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X5Y72     done_add_prev_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         0.909       0.409      SLICE_X5Y72     done_add_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 5.394ns (55.103%)  route 4.395ns (44.897%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.326     3.811    stop_IBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.152     3.963 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.070     6.032    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757     9.790 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.790    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 5.387ns (55.142%)  route 4.382ns (44.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.465     3.950    stop_IBUF
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.146     4.096 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.918     6.013    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.756     9.769 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.769    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.723ns  (logic 5.161ns (53.076%)  route 4.563ns (46.924%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.465     3.950    stop_IBUF
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.124     4.074 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.098     6.172    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     9.723 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.723    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 5.358ns (55.328%)  route 4.326ns (44.672%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.445     2.930    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.150     3.080 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.881     5.961    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.683 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.683    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 5.414ns (56.632%)  route 4.146ns (43.368%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.868     3.353    stop_IBUF
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.152     3.505 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.278     5.783    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.777     9.560 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.560    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 5.399ns (56.594%)  route 4.141ns (43.406%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.326     3.811    stop_IBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.152     3.963 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.816     5.778    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.762     9.541 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.541    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.536ns  (logic 5.391ns (56.537%)  route 4.145ns (43.463%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.863     3.348    stop_IBUF
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.150     3.498 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.282     5.780    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.756     9.536 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.536    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 5.162ns (54.657%)  route 4.282ns (45.343%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.433     2.918    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.042 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.849     5.891    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.444 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.444    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 5.164ns (55.150%)  route 4.200ns (44.850%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.326     3.811    stop_IBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.935 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.874     5.809    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.364 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.364    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.199ns  (logic 5.157ns (56.058%)  route 4.042ns (43.942%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.326     3.811    stop_IBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.935 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.717     5.651    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.199 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.199    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.616ns (61.711%)  route 1.003ns (38.289%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.580     0.833    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.878 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.301    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     2.619 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.619    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.594ns (58.858%)  route 1.114ns (41.142%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.711     0.964    stop_IBUF
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.043     1.007 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.410    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.298     2.708 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.708    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.550ns (56.963%)  route 1.171ns (43.037%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.766     1.019    stop_IBUF
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.064 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.469    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.722 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.722    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.534ns (53.984%)  route 1.308ns (46.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.590     0.842    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.887 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.718     1.606    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.842 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.842    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.569ns (55.038%)  route 1.282ns (44.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.768     1.021    stop_IBUF
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.066 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.579    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.850 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.850    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.551ns (54.304%)  route 1.305ns (45.696%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.711     0.964    stop_IBUF
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.009 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.594     1.603    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.856 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.856    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.546ns (53.962%)  route 1.319ns (46.038%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.956     1.208    stop_IBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.253 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.617    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.865 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.865    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.554ns (53.127%)  route 1.371ns (46.873%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.950     1.203    stop_IBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.248 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.669    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.924 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.924    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.973ns  (logic 1.612ns (54.208%)  route 1.362ns (45.792%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.766     1.019    stop_IBUF
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.042     1.061 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.596     1.656    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.317     2.973 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.973    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.973ns  (logic 1.551ns (52.169%)  route 1.422ns (47.831%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.580     0.833    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.878 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.842     1.720    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.973 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.973    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.115ns (52.561%)  route 3.714ns (47.439%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[1]/Q
                         net (fo=2, routed)           1.131     6.898    reg_acc_reg_n_0_[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.583     9.605    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.140 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.140    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 4.362ns (57.236%)  route 3.259ns (42.764%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.977     6.744    reg_acc_reg_n_0_[13]
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.150     6.894 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.282     9.176    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.756    12.932 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.932    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 4.296ns (56.534%)  route 3.303ns (43.466%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.422     6.189    reg_acc_reg_n_0_[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.118     6.307 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.881     9.188    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    12.910 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.910    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.133ns (55.734%)  route 3.282ns (44.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.433     6.197    reg_acc_reg_n_0_[2]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.321 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.849     9.170    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.723 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.723    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.367ns (60.765%)  route 2.819ns (39.235%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.947     6.714    reg_acc_reg_n_0_[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.152     6.866 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.872     8.738    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759    12.497 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.497    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.363ns (61.199%)  route 2.766ns (38.801%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.697     6.462    reg_acc_reg_n_0_[7]
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.150     6.612 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.070     8.682    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757    12.439 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.439    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.150ns (58.642%)  route 2.927ns (41.358%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.829     6.599    reg_acc_reg_n_0_[14]
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.124     6.723 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.098     8.821    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.391 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.391    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 4.352ns (61.731%)  route 2.698ns (38.269%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.420     6.185    reg_acc_reg_n_0_[15]
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.304 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.278     8.583    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.777    12.360 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.360    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.337ns (61.764%)  route 2.685ns (38.236%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.817     6.586    reg_acc_reg_n_0_[11]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.146     6.732 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.868     8.601    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.735    12.336 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.336    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 4.132ns (60.369%)  route 2.713ns (39.631%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.432     6.201    reg_acc_reg_n_0_[10]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.124     6.325 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.281     8.606    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.159 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.159    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_inst/done_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            add_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.359ns (74.031%)  route 0.477ns (25.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.591     1.510    add_inst/CLK
    SLICE_X4Y73          FDCE                                         r  add_inst/done_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  add_inst/done_internal_reg/Q
                         net (fo=7, routed)           0.477     2.128    add_done_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.347 r  add_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    add_done
    N15                                                               r  add_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.434ns (73.498%)  route 0.517ns (26.502%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.154     1.806    reg_acc_reg_n_0_[8]
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.215    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.463 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.463    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.438ns (69.794%)  route 0.623ns (30.206%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.101     1.754    reg_acc_reg_n_0_[4]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.521     2.320    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.572 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.572    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.442ns (68.846%)  route 0.652ns (31.154%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.231     1.884    reg_acc_reg_n_0_[6]
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.350    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.605 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.605    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.505ns (71.778%)  route 0.592ns (28.222%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.152     1.805    reg_acc_reg_n_0_[5]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.046     1.851 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.290    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.318     3.609 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.609    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.438ns (67.843%)  route 0.682ns (32.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.276     1.931    reg_acc_reg_n_0_[12]
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.976 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.381    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.634 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.634    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.508ns (70.166%)  route 0.641ns (29.834%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.240     1.891    reg_acc_reg_n_0_[9]
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.936 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.337    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     3.659 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.659    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.483ns (68.058%)  route 0.696ns (31.942%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.293     1.947    reg_acc_reg_n_0_[11]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.044     1.991 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.394    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.298     3.693 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.693    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.439ns (65.685%)  route 0.752ns (34.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.158     1.812    reg_acc_reg_n_0_[10]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.451    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.704 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.704    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.501ns (67.540%)  route 0.721ns (32.460%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.231     1.883    reg_acc_reg_n_0_[7]
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.042     1.925 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.416    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.734 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.734    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           447 Endpoints
Min Delay           447 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.207ns  (logic 1.480ns (20.529%)  route 5.728ns (79.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         5.728     7.207    add_inst/rst_IBUF
    SLICE_X6Y76          FDCE                                         f  add_inst/exp_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.588     5.011    add_inst/CLK
    SLICE_X6Y76          FDCE                                         r  add_inst/exp_y_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.480ns (21.831%)  route 5.298ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         5.298     6.777    add_inst/rst_IBUF
    SLICE_X13Y75         FDCE                                         f  add_inst/aligned_y_1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.507     4.930    add_inst/CLK
    SLICE_X13Y75         FDCE                                         r  add_inst/aligned_y_1_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.705ns  (logic 1.852ns (27.615%)  route 4.853ns (72.385%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         2.520     4.000    add_inst/rst_IBUF
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.124 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.183     5.307    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.431 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.658     6.089    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.213 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.492     6.705    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.520     4.943    add_inst/CLK
    SLICE_X8Y87          FDRE                                         r  add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.705ns  (logic 1.852ns (27.615%)  route 4.853ns (72.385%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         2.520     4.000    add_inst/rst_IBUF
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.124 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.183     5.307    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.431 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.658     6.089    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.213 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.492     6.705    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.520     4.943    add_inst/CLK
    SLICE_X8Y87          FDRE                                         r  add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/mant_x_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.480ns (22.276%)  route 5.162ns (77.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         5.162     6.642    add_inst/rst_IBUF
    SLICE_X8Y74          FDCE                                         f  add_inst/mant_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.507     4.930    add_inst/CLK
    SLICE_X8Y74          FDCE                                         r  add_inst/mant_x_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/mant_x_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.480ns (22.276%)  route 5.162ns (77.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         5.162     6.642    add_inst/rst_IBUF
    SLICE_X8Y74          FDCE                                         f  add_inst/mant_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.507     4.930    add_inst/CLK
    SLICE_X8Y74          FDCE                                         r  add_inst/mant_x_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/mant_y_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.480ns (22.276%)  route 5.162ns (77.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         5.162     6.642    add_inst/rst_IBUF
    SLICE_X8Y74          FDCE                                         f  add_inst/mant_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.507     4.930    add_inst/CLK
    SLICE_X8Y74          FDCE                                         r  add_inst/mant_y_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/shift_count_computed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.623ns  (logic 1.852ns (27.955%)  route 4.772ns (72.045%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=435, routed)         2.520     4.000    add_inst/rst_IBUF
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.124 f  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.523     5.647    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.771 f  add_inst/shift_count_computed[2]_i_4/O
                         net (fo=3, routed)           0.729     6.499    add_inst/shift_count_computed[2]_i_4_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     6.623 r  add_inst/shift_count_computed[2]_i_1/O
                         net (fo=1, routed)           0.000     6.623    add_inst/shift_count_computed[2]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  add_inst/shift_count_computed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.597     5.020    add_inst/CLK
    SLICE_X4Y84          FDRE                                         r  add_inst/shift_count_computed_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.564ns  (logic 1.852ns (28.208%)  route 4.712ns (71.792%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         2.520     4.000    add_inst/rst_IBUF
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.124 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.183     5.307    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.431 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.658     6.089    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.213 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.351     6.564    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.522     4.945    add_inst/CLK
    SLICE_X8Y89          FDRE                                         r  add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.564ns  (logic 1.852ns (28.208%)  route 4.712ns (71.792%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=435, routed)         2.520     4.000    add_inst/rst_IBUF
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.124 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           1.183     5.307    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.431 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.658     6.089    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.213 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.351     6.564    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.522     4.945    add_inst/CLK
    SLICE_X8Y89          FDRE                                         r  add_inst/exp_common_3_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.247ns (27.126%)  route 0.665ns (72.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.665     0.912    add_inst/rst_IBUF
    SLICE_X10Y88         FDCE                                         f  add_inst/aligned_y_1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.844     2.009    add_inst/CLK
    SLICE_X10Y88         FDCE                                         r  add_inst/aligned_y_1_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.247ns (26.307%)  route 0.693ns (73.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.693     0.941    add_inst/rst_IBUF
    SLICE_X9Y87          FDCE                                         f  add_inst/aligned_y_1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.842     2.007    add_inst/CLK
    SLICE_X9Y87          FDCE                                         r  add_inst/aligned_y_1_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_x_1_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.891%)  route 0.747ns (75.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.747     0.994    add_inst/rst_IBUF
    SLICE_X10Y87         FDCE                                         f  add_inst/aligned_x_1_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.842     2.007    add_inst/CLK
    SLICE_X10Y87         FDCE                                         r  add_inst/aligned_x_1_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_x_1_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.891%)  route 0.747ns (75.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.747     0.994    add_inst/rst_IBUF
    SLICE_X11Y87         FDCE                                         f  add_inst/aligned_x_1_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.842     2.007    add_inst/CLK
    SLICE_X11Y87         FDCE                                         r  add_inst/aligned_x_1_reg[39]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.891%)  route 0.747ns (75.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.747     0.994    add_inst/rst_IBUF
    SLICE_X11Y87         FDCE                                         f  add_inst/aligned_y_1_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.842     2.007    add_inst/CLK
    SLICE_X11Y87         FDCE                                         r  add_inst/aligned_y_1_reg[39]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_x_1_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.247ns (23.375%)  route 0.811ns (76.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.811     1.058    add_inst/rst_IBUF
    SLICE_X11Y86         FDCE                                         f  add_inst/aligned_x_1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.841     2.006    add_inst/CLK
    SLICE_X11Y86         FDCE                                         r  add_inst/aligned_x_1_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.247ns (23.162%)  route 0.821ns (76.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.821     1.068    add_inst/rst_IBUF
    SLICE_X8Y86          FDCE                                         f  add_inst/aligned_y_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.841     2.006    add_inst/CLK
    SLICE_X8Y86          FDCE                                         r  add_inst/aligned_y_1_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.247ns (23.162%)  route 0.821ns (76.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.821     1.068    add_inst/rst_IBUF
    SLICE_X8Y86          FDCE                                         f  add_inst/aligned_y_1_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.841     2.006    add_inst/CLK
    SLICE_X8Y86          FDCE                                         r  add_inst/aligned_y_1_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_2_reg[40]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.247ns (23.162%)  route 0.821ns (76.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.821     1.068    add_inst/rst_IBUF
    SLICE_X9Y86          FDCE                                         f  add_inst/r_mant_2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.841     2.006    add_inst/CLK
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_x_1_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.247ns (22.874%)  route 0.834ns (77.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=435, routed)         0.834     1.082    add_inst/rst_IBUF
    SLICE_X8Y84          FDCE                                         f  add_inst/aligned_x_1_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.840     2.005    add_inst/CLK
    SLICE_X8Y84          FDCE                                         r  add_inst/aligned_x_1_reg[33]/C





