# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../traffic.srcs/sources_1/new/frq_div1000.v" \
"../../../../traffic.srcs/sources_1/new/frq_div125.v" \
"../../../../traffic.srcs/sources_1/new/motor_counter.v" \
"../../../../traffic.srcs/sources_1/new/sig_counter.v" \
"../../../../traffic.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
