{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4358, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.04293514043092728, "power__switching__total": 0.018990710377693176, "power__leakage__total": 1.1298993740638252e-06, "power__total": 0.06192697957158089, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.416663, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.416663, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.408866, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.016098, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 810, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.764652, "clock__skew__worst_setup": 0.764652, "timing__hold__ws": 0.030557, "timing__setup__ws": -3.109616, "timing__hold__tns": 0.0, "timing__setup__tns": -379.84083599999997, "timing__hold__wns": 0.0, "timing__setup__wns": -3.109616, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 363, "timing__setup_r2r_vio__count": 330, "design__die__bbox": "0.0 0.0 417.13 435.05", "design__core__bbox": "6.72 15.68 409.92 415.52", "design__io": 55, "design__die__area": 181472, "design__core__area": 161215, "design__instance__area": 70534, "design__instance__count__stdcell": 4358, "design__instance__area__stdcell": 70534, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.437514, "design__instance__utilization__stdcell": 0.437514, "floorplan__design__io": 53, "design__io__hpwl": 10680659, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 80680.5, "design__violations": 0, "design__instance__count__setup_buffer": 35, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 2241, "route__net__special": 2, "route__drc_errors__iter:1": 592, "route__wirelength__iter:1": 93029, "route__drc_errors__iter:2": 50, "route__wirelength__iter:2": 92277, "route__drc_errors__iter:3": 35, "route__wirelength__iter:3": 92179, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92148, "route__drc_errors": 0, "route__wirelength": 92148, "route__vias": 14296, "route__vias__singlecut": 14296, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 665.98, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.745508, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.745508, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.073668, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.992286, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -125.397751, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.992286, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 121, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 110, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.269204, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.269204, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.155163, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.06439, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.407173, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.407173, "timing__hold__ws__corner:min_tt_025C_5v00": 0.404397, "timing__setup__ws__corner:min_tt_025C_5v00": 2.088459, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.729382, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.729382, "timing__hold__ws__corner:min_ss_125C_4v50": 0.109907, "timing__setup__ws__corner:min_ss_125C_4v50": -2.893271, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -111.204529, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.893271, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 116, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 105, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.262812, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.262812, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.15198, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.090766, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.427923, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.427923, "timing__hold__ws__corner:max_tt_025C_5v00": 0.41411, "timing__setup__ws__corner:max_tt_025C_5v00": 1.929532, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.764652, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.764652, "timing__hold__ws__corner:max_ss_125C_4v50": 0.030557, "timing__setup__ws__corner:max_ss_125C_4v50": -3.109616, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -143.238556, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.109616, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 126, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 115, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.276789, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.276789, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.158889, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.032675, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 1, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99027, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00161186, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00972576, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00161, "ir__drop__worst": 0.00973, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}