$date
	Wed Dec 20 16:09:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 8 ! counter_data [7:0] $end
$var reg 1 " CLK $end
$var reg 1 # Reset $end
$var integer 32 $ i [31:0] $end
$scope module c $end
$var wire 1 " CLK $end
$var wire 1 # Reset $end
$var reg 8 % data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
1#
0"
b0 !
$end
#5
1"
#10
b0 $
0#
0"
#15
b1 !
b1 %
b1 $
1"
#20
0"
#25
b10 !
b10 %
b10 $
1"
#30
0"
#35
b11 !
b11 %
b11 $
1"
#40
0"
#45
b100 !
b100 %
b100 $
1"
#50
0"
#55
b101 !
b101 %
b101 $
1"
#60
0"
#65
b110 !
b110 %
b110 $
1"
#70
0"
#75
b111 !
b111 %
b111 $
1"
#80
0"
#85
b1000 !
b1000 %
b1000 $
1"
#90
0"
#95
b1001 !
b1001 %
b1001 $
1"
#100
0"
#105
b1010 !
b1010 %
b1010 $
1"
#110
0"
#115
b1011 $
1"
#120
0"
#125
b1100 $
1"
#130
0"
#135
b1101 $
1"
#140
0"
#145
b1110 $
1"
#150
0"
#155
b1111 $
1"
#160
0"
#165
b10000 $
1"
