Analysis & Synthesis report for part1_board
Fri Dec 06 16:57:58 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |part1_board|part1:U1|Tstep_Q
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom:r0|altsyncram:altsyncram_component|altsyncram_t0r3:auto_generated
 15. Parameter Settings for User Entity Instance: debounce:u0
 16. Parameter Settings for User Entity Instance: rom:r0|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: part1:U1|debounce:U1
 18. Parameter Settings for User Entity Instance: part1:U1|regn:reg_IR
 19. Parameter Settings for User Entity Instance: part1:U1|regn:reg_0
 20. Parameter Settings for User Entity Instance: part1:U1|regn:reg_1
 21. Parameter Settings for User Entity Instance: part1:U1|regn:reg_2
 22. Parameter Settings for User Entity Instance: part1:U1|regn:reg_3
 23. Parameter Settings for User Entity Instance: part1:U1|regn:reg_4
 24. Parameter Settings for User Entity Instance: part1:U1|regn:reg_5
 25. Parameter Settings for User Entity Instance: part1:U1|regn:reg_6
 26. Parameter Settings for User Entity Instance: part1:U1|regn:reg_7
 27. Parameter Settings for User Entity Instance: part1:U1|regn:reg_G
 28. Parameter Settings for User Entity Instance: part1:U1|regn:reg_A
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "part1:U1|dec3to8:decY"
 31. Port Connectivity Checks: "part1:U1|dec3to8:decX"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 06 16:57:58 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; part1_board                                 ;
; Top-level Entity Name              ; part1_board                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 287                                         ;
;     Total combinational functions  ; 201                                         ;
;     Dedicated logic registers      ; 152                                         ;
; Total registers                    ; 152                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 288                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; part1_board        ; part1_board        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+
; ../../debounce.vhd               ; yes             ; User VHDL File                         ; D:/School/Digital Lab/debounce.vhd                                                 ;         ;
; ../part1/regn.vhd                ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1/regn.vhd                                        ;         ;
; ../part1/part1.vhd               ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1/part1.vhd                                       ;         ;
; ../part1/mux.vhd                 ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1/mux.vhd                                         ;         ;
; ../part1/dec3to8.vhd             ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1/dec3to8.vhd                                     ;         ;
; ../part1/alu.vhd                 ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1/alu.vhd                                         ;         ;
; part1_board.vhd                  ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd                           ;         ;
; rom.vhd                          ; yes             ; User Wizard-Generated File             ; D:/School/Digital Lab/Lab 12/part1_board/rom.vhd                                   ;         ;
; output_files/counter.vhd         ; yes             ; User VHDL File                         ; D:/School/Digital Lab/Lab 12/part1_board/output_files/counter.vhd                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/applications/quartusprime/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_t0r3.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/School/Digital Lab/Lab 12/part1_board/db/altsyncram_t0r3.tdf                    ;         ;
; rom.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/School/Digital Lab/Lab 12/part1_board/rom.mif                                   ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 287                         ;
;                                             ;                             ;
; Total combinational functions               ; 201                         ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 111                         ;
;     -- 3 input functions                    ; 38                          ;
;     -- <=2 input functions                  ; 52                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 152                         ;
;     -- arithmetic mode                      ; 49                          ;
;                                             ;                             ;
; Total registers                             ; 152                         ;
;     -- Dedicated logic registers            ; 152                         ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 15                          ;
; Total memory bits                           ; 288                         ;
;                                             ;                             ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; part1:U1|debounce:U1|result ;
; Maximum fan-out                             ; 104                         ;
; Total fan-out                               ; 1226                        ;
; Average fan-out                             ; 3.13                        ;
+---------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+-----------------+--------------+
; |part1_board                              ; 201 (0)             ; 152 (0)                   ; 288         ; 0          ; 0            ; 0       ; 0         ; 15   ; 0            ; 0          ; |part1_board                                                                       ; part1_board     ; work         ;
;    |COUNTER:c1|                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|COUNTER:c1                                                            ; COUNTER         ; work         ;
;    |debounce:u0|                          ; 26 (26)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|debounce:u0                                                           ; debounce        ; work         ;
;    |part1:U1|                             ; 170 (36)            ; 125 (4)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1                                                              ; part1           ; work         ;
;       |alu:alu_unit|                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|alu:alu_unit                                                 ; alu             ; work         ;
;       |debounce:U1|                       ; 26 (26)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|debounce:U1                                                  ; debounce        ; work         ;
;       |mux:mux_unit|                      ; 89 (89)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|mux:mux_unit                                                 ; mux             ; work         ;
;       |regn:reg_0|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_0                                                   ; regn            ; work         ;
;       |regn:reg_1|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_1                                                   ; regn            ; work         ;
;       |regn:reg_2|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_2                                                   ; regn            ; work         ;
;       |regn:reg_3|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_3                                                   ; regn            ; work         ;
;       |regn:reg_4|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_4                                                   ; regn            ; work         ;
;       |regn:reg_5|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_5                                                   ; regn            ; work         ;
;       |regn:reg_6|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_6                                                   ; regn            ; work         ;
;       |regn:reg_7|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_7                                                   ; regn            ; work         ;
;       |regn:reg_A|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_A                                                   ; regn            ; work         ;
;       |regn:reg_G|                        ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_G                                                   ; regn            ; work         ;
;       |regn:reg_IR|                       ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|part1:U1|regn:reg_IR                                                  ; regn            ; work         ;
;    |rom:r0|                               ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|rom:r0                                                                ; rom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|rom:r0|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_t0r3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |part1_board|rom:r0|altsyncram:altsyncram_component|altsyncram_t0r3:auto_generated ; altsyncram_t0r3 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                               ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; rom:r0|altsyncram:altsyncram_component|altsyncram_t0r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 9            ; --           ; --           ; 288  ; ../rom.mif ;
+----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |part1_board|rom:r0 ; rom.vhd         ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |part1_board|part1:U1|Tstep_Q                  ;
+------------+------------+------------+------------+------------+
; Name       ; Tstep_Q.T3 ; Tstep_Q.T2 ; Tstep_Q.T1 ; Tstep_Q.T0 ;
+------------+------------+------------+------------+------------+
; Tstep_Q.T0 ; 0          ; 0          ; 0          ; 0          ;
; Tstep_Q.T1 ; 0          ; 0          ; 1          ; 1          ;
; Tstep_Q.T2 ; 0          ; 1          ; 0          ; 1          ;
; Tstep_Q.T3 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; part1:U1|mux:mux_unit|Q[0]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[1]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[2]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[3]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[4]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[5]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[6]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[7]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; part1:U1|mux:mux_unit|Q[8]                         ; part1:U1|mux:mux_unit|Q[8] ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 152   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 137   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |part1_board|part1:U1|debounce:U1|count[18] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |part1_board|debounce:u0|count[13]          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |part1_board|part1:U1|Mux8                  ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |part1_board|part1:U1|mux:mux_unit|Q[2]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom:r0|altsyncram:altsyncram_component|altsyncram_t0r3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:u0 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; clk_freq       ; 50000000 ; Signed Integer               ;
; stable_time    ; 10       ; Signed Integer               ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:r0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Signed Integer          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ../rom.mif           ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_t0r3      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|debounce:U1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                        ;
; stable_time    ; 10       ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_IR ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_6 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_7 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_G ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:U1|regn:reg_A ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; rom:r0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 9                                      ;
;     -- NUMWORDS_A                         ; 32                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "part1:U1|dec3to8:decY" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; en   ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "part1:U1|dec3to8:decX" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; en   ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 152                         ;
;     CLR               ; 4                           ;
;     ENA               ; 99                          ;
;     ENA SCLR          ; 38                          ;
;     SCLR              ; 5                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 202                         ;
;     arith             ; 49                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 9                           ;
;     normal            ; 153                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 111                         ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 5.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 06 16:57:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1_board -c part1_board
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /school/digital lab/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: D:/School/Digital Lab/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: D:/School/Digital Lab/debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /school/digital lab/lab 12/part1/regn.vhd
    Info (12022): Found design unit 1: regn-Behavior File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 9
    Info (12023): Found entity 1: regn File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /school/digital lab/lab 12/part1/part1.vhd
    Info (12022): Found design unit 1: part1-Behavior File: D:/School/Digital Lab/Lab 12/part1/part1.vhd Line: 9
    Info (12023): Found entity 1: part1 File: D:/School/Digital Lab/Lab 12/part1/part1.vhd Line: 3
Warning (12090): Entity "mux" obtained from "../part1/mux.vhd" instead of from Quartus Prime megafunction library File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /school/digital lab/lab 12/part1/mux.vhd
    Info (12022): Found design unit 1: mux-Behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 9
    Info (12023): Found entity 1: mux File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /school/digital lab/lab 12/part1/dec3to8.vhd
    Info (12022): Found design unit 1: dec3to8-Behavior File: D:/School/Digital Lab/Lab 12/part1/dec3to8.vhd Line: 8
    Info (12023): Found entity 1: dec3to8 File: D:/School/Digital Lab/Lab 12/part1/dec3to8.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /school/digital lab/lab 12/part1/alu.vhd
    Info (12022): Found design unit 1: alu-Behavior File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 10
    Info (12023): Found entity 1: alu File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file part1_board.vhd
    Info (12022): Found design unit 1: part1_board-Behavior File: D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd Line: 9
    Info (12023): Found entity 1: part1_board File: D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: D:/School/Digital Lab/Lab 12/part1_board/rom.vhd Line: 52
    Info (12023): Found entity 1: rom File: D:/School/Digital Lab/Lab 12/part1_board/rom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file output_files/counter.vhd
    Info (12022): Found design unit 1: COUNTER-Behavior File: D:/School/Digital Lab/Lab 12/part1_board/output_files/counter.vhd Line: 12
    Info (12023): Found entity 1: COUNTER File: D:/School/Digital Lab/Lab 12/part1_board/output_files/counter.vhd Line: 5
Info (12127): Elaborating entity "part1_board" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:u0" File: D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd Line: 45
Info (12128): Elaborating entity "COUNTER" for hierarchy "COUNTER:c1" File: D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd Line: 46
Info (12128): Elaborating entity "rom" for hierarchy "rom:r0" File: D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:r0|altsyncram:altsyncram_component" File: D:/School/Digital Lab/Lab 12/part1_board/rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "rom:r0|altsyncram:altsyncram_component" File: D:/School/Digital Lab/Lab 12/part1_board/rom.vhd Line: 59
Info (12133): Instantiated megafunction "rom:r0|altsyncram:altsyncram_component" with the following parameter: File: D:/School/Digital Lab/Lab 12/part1_board/rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../rom.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0r3.tdf
    Info (12023): Found entity 1: altsyncram_t0r3 File: D:/School/Digital Lab/Lab 12/part1_board/db/altsyncram_t0r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t0r3" for hierarchy "rom:r0|altsyncram:altsyncram_component|altsyncram_t0r3:auto_generated" File: d:/applications/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "part1" for hierarchy "part1:U1" File: D:/School/Digital Lab/Lab 12/part1_board/part1_board.vhd Line: 48
Info (12128): Elaborating entity "regn" for hierarchy "part1:U1|regn:reg_IR" File: D:/School/Digital Lab/Lab 12/part1/part1.vhd Line: 56
Info (12128): Elaborating entity "dec3to8" for hierarchy "part1:U1|dec3to8:decX" File: D:/School/Digital Lab/Lab 12/part1/part1.vhd Line: 58
Info (12128): Elaborating entity "alu" for hierarchy "part1:U1|alu:alu_unit" File: D:/School/Digital Lab/Lab 12/part1/part1.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(18): object "C1" assigned a value but never read File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 18
Warning (10492): VHDL Process Statement warning at alu.vhd(30): signal "TOTAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 30
Warning (10492): VHDL Process Statement warning at alu.vhd(37): signal "TOTAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 37
Warning (10492): VHDL Process Statement warning at alu.vhd(37): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 37
Warning (10492): VHDL Process Statement warning at alu.vhd(38): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 38
Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal "TOTAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 50
Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 50
Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/alu.vhd Line: 51
Info (12128): Elaborating entity "mux" for hierarchy "part1:U1|mux:mux_unit" File: D:/School/Digital Lab/Lab 12/part1/part1.vhd Line: 164
Warning (10492): VHDL Process Statement warning at mux.vhd(34): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 34
Warning (10631): VHDL Process Statement warning at mux.vhd(11): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[0]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[1]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[2]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[3]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[4]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[5]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[6]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[7]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Info (10041): Inferred latch for "Q[8]" at mux.vhd(11) File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
Warning (13012): Latch part1:U1|mux:mux_unit|Q[0] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[1] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[2] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[3] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[4] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[5] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[6] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[7] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Warning (13012): Latch part1:U1|mux:mux_unit|Q[8] has unsafe behavior File: D:/School/Digital Lab/Lab 12/part1/mux.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal part1:U1|regn:reg_IR|Q[6] File: D:/School/Digital Lab/Lab 12/part1/regn.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "part1-board" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity "part1-board" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity "part1-board" -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "part4" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part4 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part4 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "part5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part5 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part5 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "part6" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part6 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part6 -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 296 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Fri Dec 06 16:57:58 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:17


