<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>core.c source code [linux-4.18.y/arch/x86/events/amd/core.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/arch/x86/events/amd/core.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>events</a>/<a href='./'>amd</a>/<a href='core.c.html'>core.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#include <a href="../../../../include/linux/perf_event.h.html">&lt;linux/perf_event.h&gt;</a></u></td></tr>
<tr><th id="2">2</th><td><u>#include <a href="../../../../include/linux/export.h.html">&lt;linux/export.h&gt;</a></u></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="../../../../include/linux/init.h.html">&lt;linux/init.h&gt;</a></u></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../../include/linux/slab.h.html">&lt;linux/slab.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../../include/asm/apicdef.h.html">&lt;asm/apicdef.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../perf_event.h.html">"../perf_event.h"</a></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><em>static</em> <a class="macro" href="../../../../include/linux/init.h.html#52" title="__attribute__ ((__section__(&quot;.init.rodata&quot;)))" data-ref="_M/__initconst">__initconst</a> <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="tu decl def" id="amd_hw_cache_event_ids" title='amd_hw_cache_event_ids' data-type='const u64 [7][3][2]' data-ref="amd_hw_cache_event_ids">amd_hw_cache_event_ids</dfn></td></tr>
<tr><th id="11">11</th><td>				[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_MAX" title='PERF_COUNT_HW_CACHE_MAX' data-ref="PERF_COUNT_HW_CACHE_MAX">PERF_COUNT_HW_CACHE_MAX</a>]</td></tr>
<tr><th id="12">12</th><td>				[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_OP_MAX" title='PERF_COUNT_HW_CACHE_OP_MAX' data-ref="PERF_COUNT_HW_CACHE_OP_MAX">PERF_COUNT_HW_CACHE_OP_MAX</a>]</td></tr>
<tr><th id="13">13</th><td>				[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_RESULT_MAX" title='PERF_COUNT_HW_CACHE_RESULT_MAX' data-ref="PERF_COUNT_HW_CACHE_RESULT_MAX">PERF_COUNT_HW_CACHE_RESULT_MAX</a>] =</td></tr>
<tr><th id="14">14</th><td>{</td></tr>
<tr><th id="15">15</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_L1D" data-ref="_M/C">C</a>(L1D) ] = {</td></tr>
<tr><th id="16">16</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="17">17</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0040</var>, <i>/* Data Cache Accesses        */</i></td></tr>
<tr><th id="18">18</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0141</var>, <i>/* Data Cache Misses          */</i></td></tr>
<tr><th id="19">19</th><td>	},</td></tr>
<tr><th id="20">20</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="21">21</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="22">22</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="23">23</th><td>	},</td></tr>
<tr><th id="24">24</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="25">25</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0267</var>, <i>/* Data Prefetcher :attempts  */</i></td></tr>
<tr><th id="26">26</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0167</var>, <i>/* Data Prefetcher :cancelled */</i></td></tr>
<tr><th id="27">27</th><td>	},</td></tr>
<tr><th id="28">28</th><td> },</td></tr>
<tr><th id="29">29</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_L1I" data-ref="_M/C">C</a>(L1I ) ] = {</td></tr>
<tr><th id="30">30</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="31">31</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0080</var>, <i>/* Instruction cache fetches  */</i></td></tr>
<tr><th id="32">32</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0081</var>, <i>/* Instruction cache misses   */</i></td></tr>
<tr><th id="33">33</th><td>	},</td></tr>
<tr><th id="34">34</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="35">35</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="36">36</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="37">37</th><td>	},</td></tr>
<tr><th id="38">38</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="39">39</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x014B</var>, <i>/* Prefetch Instructions :Load */</i></td></tr>
<tr><th id="40">40</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="41">41</th><td>	},</td></tr>
<tr><th id="42">42</th><td> },</td></tr>
<tr><th id="43">43</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_LL" data-ref="_M/C">C</a>(LL  ) ] = {</td></tr>
<tr><th id="44">44</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="45">45</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x037D</var>, <i>/* Requests to L2 Cache :IC+DC */</i></td></tr>
<tr><th id="46">46</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x037E</var>, <i>/* L2 Cache Misses : IC+DC     */</i></td></tr>
<tr><th id="47">47</th><td>	},</td></tr>
<tr><th id="48">48</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="49">49</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x017F</var>, <i>/* L2 Fill/Writeback           */</i></td></tr>
<tr><th id="50">50</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="51">51</th><td>	},</td></tr>
<tr><th id="52">52</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="53">53</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="54">54</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="55">55</th><td>	},</td></tr>
<tr><th id="56">56</th><td> },</td></tr>
<tr><th id="57">57</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_DTLB" data-ref="_M/C">C</a>(DTLB) ] = {</td></tr>
<tr><th id="58">58</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="59">59</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0040</var>, <i>/* Data Cache Accesses        */</i></td></tr>
<tr><th id="60">60</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0746</var>, <i>/* L1_DTLB_AND_L2_DLTB_MISS.ALL */</i></td></tr>
<tr><th id="61">61</th><td>	},</td></tr>
<tr><th id="62">62</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="63">63</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="64">64</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="65">65</th><td>	},</td></tr>
<tr><th id="66">66</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="67">67</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="68">68</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="69">69</th><td>	},</td></tr>
<tr><th id="70">70</th><td> },</td></tr>
<tr><th id="71">71</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_ITLB" data-ref="_M/C">C</a>(ITLB) ] = {</td></tr>
<tr><th id="72">72</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="73">73</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0080</var>, <i>/* Instruction fecthes        */</i></td></tr>
<tr><th id="74">74</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0385</var>, <i>/* L1_ITLB_AND_L2_ITLB_MISS.ALL */</i></td></tr>
<tr><th id="75">75</th><td>	},</td></tr>
<tr><th id="76">76</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="77">77</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="78">78</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="79">79</th><td>	},</td></tr>
<tr><th id="80">80</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="81">81</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="82">82</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="83">83</th><td>	},</td></tr>
<tr><th id="84">84</th><td> },</td></tr>
<tr><th id="85">85</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_BPU" data-ref="_M/C">C</a>(BPU ) ] = {</td></tr>
<tr><th id="86">86</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="87">87</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x00c2</var>, <i>/* Retired Branch Instr.      */</i></td></tr>
<tr><th id="88">88</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x00c3</var>, <i>/* Retired Mispredicted BI    */</i></td></tr>
<tr><th id="89">89</th><td>	},</td></tr>
<tr><th id="90">90</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="91">91</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="92">92</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="93">93</th><td>	},</td></tr>
<tr><th id="94">94</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="95">95</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="96">96</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="97">97</th><td>	},</td></tr>
<tr><th id="98">98</th><td> },</td></tr>
<tr><th id="99">99</th><td> [ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_NODE" data-ref="_M/C">C</a>(NODE) ] = {</td></tr>
<tr><th id="100">100</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="101">101</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0xb8e9</var>, <i>/* CPU Request to Memory, l+r */</i></td></tr>
<tr><th id="102">102</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x98e9</var>, <i>/* CPU Request to Memory, r   */</i></td></tr>
<tr><th id="103">103</th><td>	},</td></tr>
<tr><th id="104">104</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="105">105</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="106">106</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="107">107</th><td>	},</td></tr>
<tr><th id="108">108</th><td>	[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="109">109</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="110">110</th><td>		[ <a class="macro" href="../perf_event.h.html#717" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="111">111</th><td>	},</td></tr>
<tr><th id="112">112</th><td> },</td></tr>
<tr><th id="113">113</th><td>};</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i  data-doc="amd_perfmon_event_map">/*</i></td></tr>
<tr><th id="116">116</th><td><i  data-doc="amd_perfmon_event_map"> * AMD Performance Monitor K7 and later.</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="amd_perfmon_event_map"> */</i></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="tu decl def" id="amd_perfmon_event_map" title='amd_perfmon_event_map' data-type='const u64 [10]' data-ref="amd_perfmon_event_map">amd_perfmon_event_map</dfn>[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_MAX" title='PERF_COUNT_HW_MAX' data-ref="PERF_COUNT_HW_MAX">PERF_COUNT_HW_MAX</a>] =</td></tr>
<tr><th id="119">119</th><td>{</td></tr>
<tr><th id="120">120</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CPU_CYCLES" title='PERF_COUNT_HW_CPU_CYCLES' data-ref="PERF_COUNT_HW_CPU_CYCLES">PERF_COUNT_HW_CPU_CYCLES</a>]			= <var>0x0076</var>,</td></tr>
<tr><th id="121">121</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_INSTRUCTIONS" title='PERF_COUNT_HW_INSTRUCTIONS' data-ref="PERF_COUNT_HW_INSTRUCTIONS">PERF_COUNT_HW_INSTRUCTIONS</a>]			= <var>0x00c0</var>,</td></tr>
<tr><th id="122">122</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_REFERENCES" title='PERF_COUNT_HW_CACHE_REFERENCES' data-ref="PERF_COUNT_HW_CACHE_REFERENCES">PERF_COUNT_HW_CACHE_REFERENCES</a>]		= <var>0x077d</var>,</td></tr>
<tr><th id="123">123</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_MISSES" title='PERF_COUNT_HW_CACHE_MISSES' data-ref="PERF_COUNT_HW_CACHE_MISSES">PERF_COUNT_HW_CACHE_MISSES</a>]			= <var>0x077e</var>,</td></tr>
<tr><th id="124">124</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_BRANCH_INSTRUCTIONS" title='PERF_COUNT_HW_BRANCH_INSTRUCTIONS' data-ref="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</a>]		= <var>0x00c2</var>,</td></tr>
<tr><th id="125">125</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_BRANCH_MISSES" title='PERF_COUNT_HW_BRANCH_MISSES' data-ref="PERF_COUNT_HW_BRANCH_MISSES">PERF_COUNT_HW_BRANCH_MISSES</a>]			= <var>0x00c3</var>,</td></tr>
<tr><th id="126">126</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_STALLED_CYCLES_FRONTEND" title='PERF_COUNT_HW_STALLED_CYCLES_FRONTEND' data-ref="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</a>]	= <var>0x00d0</var>, <i>/* "Decoder empty" event */</i></td></tr>
<tr><th id="127">127</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_STALLED_CYCLES_BACKEND" title='PERF_COUNT_HW_STALLED_CYCLES_BACKEND' data-ref="PERF_COUNT_HW_STALLED_CYCLES_BACKEND">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</a>]	= <var>0x00d1</var>, <i>/* "Dispatch stalls" event */</i></td></tr>
<tr><th id="128">128</th><td>};</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="tu decl def fn" id="amd_pmu_event_map" title='amd_pmu_event_map' data-type='u64 amd_pmu_event_map(int hw_event)' data-ref="amd_pmu_event_map">amd_pmu_event_map</dfn>(<em>int</em> <dfn class="local col3 decl" id="103hw_event" title='hw_event' data-type='int' data-ref="103hw_event">hw_event</dfn>)</td></tr>
<tr><th id="131">131</th><td>{</td></tr>
<tr><th id="132">132</th><td>	<b>return</b> <a class="tu ref" href="#amd_perfmon_event_map" title='amd_perfmon_event_map' data-use='r' data-ref="amd_perfmon_event_map">amd_perfmon_event_map</a>[<a class="local col3 ref" href="#103hw_event" title='hw_event' data-ref="103hw_event">hw_event</a>];</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i  data-doc="event_offsets">/*</i></td></tr>
<tr><th id="136">136</th><td><i  data-doc="event_offsets"> * Previously calculated offsets</i></td></tr>
<tr><th id="137">137</th><td><i  data-doc="event_offsets"> */</i></td></tr>
<tr><th id="138">138</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def" id="event_offsets" title='event_offsets' data-type='unsigned int [64]' data-ref="event_offsets">event_offsets</dfn>[<a class="macro" href="../../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>] <a class="macro" href="../../include/asm/cache.h.html#11" title="__attribute__((__section__(&quot;.data..read_mostly&quot;)))" data-ref="_M/__read_mostly">__read_mostly</a>;</td></tr>
<tr><th id="139">139</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def" id="count_offsets" title='count_offsets' data-type='unsigned int [64]' data-ref="count_offsets">count_offsets</dfn>[<a class="macro" href="../../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>] <a class="macro" href="../../include/asm/cache.h.html#11" title="__attribute__((__section__(&quot;.data..read_mostly&quot;)))" data-ref="_M/__read_mostly">__read_mostly</a>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i  data-doc="amd_pmu_addr_offset">/*</i></td></tr>
<tr><th id="142">142</th><td><i  data-doc="amd_pmu_addr_offset"> * Legacy CPUs:</i></td></tr>
<tr><th id="143">143</th><td><i  data-doc="amd_pmu_addr_offset"> *   4 counters starting at 0xc0010000 each offset by 1</i></td></tr>
<tr><th id="144">144</th><td><i  data-doc="amd_pmu_addr_offset"> *</i></td></tr>
<tr><th id="145">145</th><td><i  data-doc="amd_pmu_addr_offset"> * CPUs with core performance counter extensions:</i></td></tr>
<tr><th id="146">146</th><td><i  data-doc="amd_pmu_addr_offset"> *   6 counters starting at 0xc0010200 each offset by 2</i></td></tr>
<tr><th id="147">147</th><td><i  data-doc="amd_pmu_addr_offset"> */</i></td></tr>
<tr><th id="148">148</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="tu decl def fn" id="amd_pmu_addr_offset" title='amd_pmu_addr_offset' data-type='int amd_pmu_addr_offset(int index, bool eventsel)' data-ref="amd_pmu_addr_offset">amd_pmu_addr_offset</dfn>(<em>int</em> <dfn class="local col4 decl" id="104index" title='index' data-type='int' data-ref="104index">index</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col5 decl" id="105eventsel" title='eventsel' data-type='bool' data-ref="105eventsel">eventsel</dfn>)</td></tr>
<tr><th id="149">149</th><td>{</td></tr>
<tr><th id="150">150</th><td>	<em>int</em> <dfn class="local col6 decl" id="106offset" title='offset' data-type='int' data-ref="106offset">offset</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>	<b>if</b> (!<a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>)</td></tr>
<tr><th id="153">153</th><td>		<b>return</b> <a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>	<b>if</b> (<a class="local col5 ref" href="#105eventsel" title='eventsel' data-ref="105eventsel">eventsel</a>)</td></tr>
<tr><th id="156">156</th><td>		<a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a> = <a class="tu ref" href="#event_offsets" title='event_offsets' data-use='r' data-ref="event_offsets">event_offsets</a>[<a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>];</td></tr>
<tr><th id="157">157</th><td>	<b>else</b></td></tr>
<tr><th id="158">158</th><td>		<a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a> = <a class="tu ref" href="#count_offsets" title='count_offsets' data-use='r' data-ref="count_offsets">count_offsets</a>[<a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>];</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>	<b>if</b> (<a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a>)</td></tr>
<tr><th id="161">161</th><td>		<b>return</b> <a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>	<b>if</b> (!<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 6*32+23)) &amp;&amp; ( (((( 6*32+23))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 6*32+23))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 6*32+23))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 6*32+23))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; (0) )) || (((( 6*32+23))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 6*32+23))) ? constant_test_bit((( 6*32+23)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 6*32+23)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#180" title="( 6*32+23)" data-ref="_M/X86_FEATURE_PERFCTR_CORE">X86_FEATURE_PERFCTR_CORE</a>))</td></tr>
<tr><th id="164">164</th><td>		<a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a> = <a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>;</td></tr>
<tr><th id="165">165</th><td>	<b>else</b></td></tr>
<tr><th id="166">166</th><td>		<a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a> = <a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>	<b>if</b> (<a class="local col5 ref" href="#105eventsel" title='eventsel' data-ref="105eventsel">eventsel</a>)</td></tr>
<tr><th id="169">169</th><td>		<a class="tu ref" href="#event_offsets" title='event_offsets' data-use='w' data-ref="event_offsets">event_offsets</a>[<a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>] = <a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a>;</td></tr>
<tr><th id="170">170</th><td>	<b>else</b></td></tr>
<tr><th id="171">171</th><td>		<a class="tu ref" href="#count_offsets" title='count_offsets' data-use='w' data-ref="count_offsets">count_offsets</a>[<a class="local col4 ref" href="#104index" title='index' data-ref="104index">index</a>] = <a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>	<b>return</b> <a class="local col6 ref" href="#106offset" title='offset' data-ref="106offset">offset</a>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="amd_core_hw_config" title='amd_core_hw_config' data-type='int amd_core_hw_config(struct perf_event * event)' data-ref="amd_core_hw_config">amd_core_hw_config</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col7 decl" id="107event" title='event' data-type='struct perf_event *' data-ref="107event">event</dfn>)</td></tr>
<tr><th id="177">177</th><td>{</td></tr>
<tr><th id="178">178</th><td>	<b>if</b> (<a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::exclude_host" title='perf_event_attr::exclude_host' data-ref="perf_event_attr::exclude_host">exclude_host</a> &amp;&amp; <a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::exclude_guest" title='perf_event_attr::exclude_guest' data-ref="perf_event_attr::exclude_guest">exclude_guest</a>)</td></tr>
<tr><th id="179">179</th><td>		<i>/*</i></td></tr>
<tr><th id="180">180</th><td><i>		 * When HO == GO == 1 the hardware treats that as GO == HO == 0</i></td></tr>
<tr><th id="181">181</th><td><i>		 * and will count in both modes. We don't want to count in that</i></td></tr>
<tr><th id="182">182</th><td><i>		 * case so we emulate no-counting by setting US = OS = 0.</i></td></tr>
<tr><th id="183">183</th><td><i>		 */</i></td></tr>
<tr><th id="184">184</th><td>		<a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp;= ~(<a class="macro" href="../../include/asm/perf_event.h.html#23" title="(1ULL &lt;&lt; 16)" data-ref="_M/ARCH_PERFMON_EVENTSEL_USR">ARCH_PERFMON_EVENTSEL_USR</a> |</td></tr>
<tr><th id="185">185</th><td>				      <a class="macro" href="../../include/asm/perf_event.h.html#24" title="(1ULL &lt;&lt; 17)" data-ref="_M/ARCH_PERFMON_EVENTSEL_OS">ARCH_PERFMON_EVENTSEL_OS</a>);</td></tr>
<tr><th id="186">186</th><td>	<b>else</b> <b>if</b> (<a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::exclude_host" title='perf_event_attr::exclude_host' data-ref="perf_event_attr::exclude_host">exclude_host</a>)</td></tr>
<tr><th id="187">187</th><td>		<a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> |= <a class="macro" href="../../include/asm/perf_event.h.html#37" title="(1ULL &lt;&lt; 40)" data-ref="_M/AMD64_EVENTSEL_GUESTONLY">AMD64_EVENTSEL_GUESTONLY</a>;</td></tr>
<tr><th id="188">188</th><td>	<b>else</b> <b>if</b> (<a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::exclude_guest" title='perf_event_attr::exclude_guest' data-ref="perf_event_attr::exclude_guest">exclude_guest</a>)</td></tr>
<tr><th id="189">189</th><td>		<a class="local col7 ref" href="#107event" title='event' data-ref="107event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> |= <a class="macro" href="../../include/asm/perf_event.h.html#38" title="(1ULL &lt;&lt; 41)" data-ref="_M/AMD64_EVENTSEL_HOSTONLY">AMD64_EVENTSEL_HOSTONLY</a>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i  data-doc="amd_get_event_code">/*</i></td></tr>
<tr><th id="195">195</th><td><i  data-doc="amd_get_event_code"> * AMD64 events are detected based on their event codes.</i></td></tr>
<tr><th id="196">196</th><td><i  data-doc="amd_get_event_code"> */</i></td></tr>
<tr><th id="197">197</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="amd_get_event_code" title='amd_get_event_code' data-type='unsigned int amd_get_event_code(struct hw_perf_event * hwc)' data-ref="amd_get_event_code">amd_get_event_code</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col8 decl" id="108hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="108hwc">hwc</dfn>)</td></tr>
<tr><th id="198">198</th><td>{</td></tr>
<tr><th id="199">199</th><td>	<b>return</b> ((<a class="local col8 ref" href="#108hwc" title='hwc' data-ref="108hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &gt;&gt; <var>24</var>) &amp; <var>0x0f00</var>) | (<a class="local col8 ref" href="#108hwc" title='hwc' data-ref="108hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp; <var>0x00ff</var>);</td></tr>
<tr><th id="200">200</th><td>}</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="tu decl def fn" id="amd_is_nb_event" title='amd_is_nb_event' data-type='int amd_is_nb_event(struct hw_perf_event * hwc)' data-ref="amd_is_nb_event">amd_is_nb_event</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col9 decl" id="109hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="109hwc">hwc</dfn>)</td></tr>
<tr><th id="203">203</th><td>{</td></tr>
<tr><th id="204">204</th><td>	<b>return</b> (<a class="local col9 ref" href="#109hwc" title='hwc' data-ref="109hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp; <var>0xe0</var>) == <var>0xe0</var>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="tu decl def fn" id="amd_has_nb" title='amd_has_nb' data-type='int amd_has_nb(struct cpu_hw_events * cpuc)' data-ref="amd_has_nb">amd_has_nb</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col0 decl" id="110cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="110cpuc">cpuc</dfn>)</td></tr>
<tr><th id="208">208</th><td>{</td></tr>
<tr><th id="209">209</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="local col1 decl" id="111nb" title='nb' data-type='struct amd_nb *' data-ref="111nb">nb</dfn> = <a class="local col0 ref" href="#110cpuc" title='cpuc' data-ref="110cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>	<b>return</b> <a class="local col1 ref" href="#111nb" title='nb' data-ref="111nb">nb</a> &amp;&amp; <a class="local col1 ref" href="#111nb" title='nb' data-ref="111nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::nb_id" title='amd_nb::nb_id' data-ref="amd_nb::nb_id">nb_id</a> != -<var>1</var>;</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="amd_pmu_hw_config" title='amd_pmu_hw_config' data-type='int amd_pmu_hw_config(struct perf_event * event)' data-ref="amd_pmu_hw_config">amd_pmu_hw_config</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col2 decl" id="112event" title='event' data-type='struct perf_event *' data-ref="112event">event</dfn>)</td></tr>
<tr><th id="215">215</th><td>{</td></tr>
<tr><th id="216">216</th><td>	<em>int</em> <dfn class="local col3 decl" id="113ret" title='ret' data-type='int' data-ref="113ret">ret</dfn>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>	<i>/* pass precise event sampling to ibs: */</i></td></tr>
<tr><th id="219">219</th><td>	<b>if</b> (<a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::precise_ip" title='perf_event_attr::precise_ip' data-ref="perf_event_attr::precise_ip">precise_ip</a> &amp;&amp; <a class="ref fn" href="../../include/asm/perf_event.h.html#get_ibs_caps" title='get_ibs_caps' data-ref="get_ibs_caps">get_ibs_caps</a>())</td></tr>
<tr><th id="220">220</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#6" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>	<b>if</b> (<a class="ref fn" href="../../../../include/linux/perf_event.h.html#has_branch_stack" title='has_branch_stack' data-ref="has_branch_stack">has_branch_stack</a>(<a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>))</td></tr>
<tr><th id="223">223</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno.h.html#78" title="95" data-ref="_M/EOPNOTSUPP">EOPNOTSUPP</a>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>	<a class="local col3 ref" href="#113ret" title='ret' data-ref="113ret">ret</a> = <a class="ref fn" href="../perf_event.h.html#x86_pmu_hw_config" title='x86_pmu_hw_config' data-ref="x86_pmu_hw_config">x86_pmu_hw_config</a>(<a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>);</td></tr>
<tr><th id="226">226</th><td>	<b>if</b> (<a class="local col3 ref" href="#113ret" title='ret' data-ref="113ret">ret</a>)</td></tr>
<tr><th id="227">227</th><td>		<b>return</b> <a class="local col3 ref" href="#113ret" title='ret' data-ref="113ret">ret</a>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>	<b>if</b> (<a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::type" title='perf_event_attr::type' data-ref="perf_event_attr::type">type</a> == <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_TYPE_RAW" title='PERF_TYPE_RAW' data-ref="PERF_TYPE_RAW">PERF_TYPE_RAW</a>)</td></tr>
<tr><th id="230">230</th><td>		<a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> |= <a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::config" title='perf_event_attr::config' data-ref="perf_event_attr::config">config</a> &amp; <a class="macro" href="../../include/asm/perf_event.h.html#63" title="((0x000000FFULL | 0x0000FF00ULL | (1ULL &lt;&lt; 18) | (1ULL &lt;&lt; 23) | 0xFF000000ULL) | (0x000000FFULL | (0x0FULL &lt;&lt; 32)))" data-ref="_M/AMD64_RAW_EVENT_MASK">AMD64_RAW_EVENT_MASK</a>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	<b>return</b> <a class="tu ref fn" href="#amd_core_hw_config" title='amd_core_hw_config' data-use='c' data-ref="amd_core_hw_config">amd_core_hw_config</a>(<a class="local col2 ref" href="#112event" title='event' data-ref="112event">event</a>);</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__amd_put_nb_event_constraints" title='__amd_put_nb_event_constraints' data-type='void __amd_put_nb_event_constraints(struct cpu_hw_events * cpuc, struct perf_event * event)' data-ref="__amd_put_nb_event_constraints">__amd_put_nb_event_constraints</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col4 decl" id="114cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="114cpuc">cpuc</dfn>,</td></tr>
<tr><th id="236">236</th><td>					   <b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col5 decl" id="115event" title='event' data-type='struct perf_event *' data-ref="115event">event</dfn>)</td></tr>
<tr><th id="237">237</th><td>{</td></tr>
<tr><th id="238">238</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="local col6 decl" id="116nb" title='nb' data-type='struct amd_nb *' data-ref="116nb">nb</dfn> = <a class="local col4 ref" href="#114cpuc" title='cpuc' data-ref="114cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>;</td></tr>
<tr><th id="239">239</th><td>	<em>int</em> <dfn class="local col7 decl" id="117i" title='i' data-type='int' data-ref="117i">i</dfn>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>	<i>/*</i></td></tr>
<tr><th id="242">242</th><td><i>	 * need to scan whole list because event may not have</i></td></tr>
<tr><th id="243">243</th><td><i>	 * been assigned during scheduling</i></td></tr>
<tr><th id="244">244</th><td><i>	 *</i></td></tr>
<tr><th id="245">245</th><td><i>	 * no race condition possible because event can only</i></td></tr>
<tr><th id="246">246</th><td><i>	 * be removed on one CPU at a time AND PMU is disabled</i></td></tr>
<tr><th id="247">247</th><td><i>	 * when we come here</i></td></tr>
<tr><th id="248">248</th><td><i>	 */</i></td></tr>
<tr><th id="249">249</th><td>	<b>for</b> (<a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a> = <var>0</var>; <a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a> &lt; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</a>; <a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>++) {</td></tr>
<tr><th id="250">250</th><td>		<b>if</b> (<a class="macro" href="../../../../include/asm-generic/atomic-instrumented.h.html#371" title="({ ((__typeof__(*(nb-&gt;owners + i)))cmpxchg_size((nb-&gt;owners + i), (unsigned long)(event), (unsigned long)(((void *)0)), sizeof(*(nb-&gt;owners + i)))); })" data-ref="_M/cmpxchg">cmpxchg</a>(<a class="local col6 ref" href="#116nb" title='nb' data-ref="116nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::owners" title='amd_nb::owners' data-ref="amd_nb::owners">owners</a> + <a class="local col7 ref" href="#117i" title='i' data-ref="117i">i</a>, <a class="local col5 ref" href="#115event" title='event' data-ref="115event">event</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>) == <a class="local col5 ref" href="#115event" title='event' data-ref="115event">event</a>)</td></tr>
<tr><th id="251">251</th><td>			<b>break</b>;</td></tr>
<tr><th id="252">252</th><td>	}</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td> <i  data-doc="__amd_get_nb_event_constraints">/*</i></td></tr>
<tr><th id="256">256</th><td><i  data-doc="__amd_get_nb_event_constraints">  * AMD64 NorthBridge events need special treatment because</i></td></tr>
<tr><th id="257">257</th><td><i  data-doc="__amd_get_nb_event_constraints">  * counter access needs to be synchronized across all cores</i></td></tr>
<tr><th id="258">258</th><td><i  data-doc="__amd_get_nb_event_constraints">  * of a package. Refer to BKDG section 3.12</i></td></tr>
<tr><th id="259">259</th><td><i  data-doc="__amd_get_nb_event_constraints">  *</i></td></tr>
<tr><th id="260">260</th><td><i  data-doc="__amd_get_nb_event_constraints">  * NB events are events measuring L3 cache, Hypertransport</i></td></tr>
<tr><th id="261">261</th><td><i  data-doc="__amd_get_nb_event_constraints">  * traffic. They are identified by an event code &gt;= 0xe00.</i></td></tr>
<tr><th id="262">262</th><td><i  data-doc="__amd_get_nb_event_constraints">  * They measure events on the NorthBride which is shared</i></td></tr>
<tr><th id="263">263</th><td><i  data-doc="__amd_get_nb_event_constraints">  * by all cores on a package. NB events are counted on a</i></td></tr>
<tr><th id="264">264</th><td><i  data-doc="__amd_get_nb_event_constraints">  * shared set of counters. When a NB event is programmed</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="__amd_get_nb_event_constraints">  * in a counter, the data actually comes from a shared</i></td></tr>
<tr><th id="266">266</th><td><i  data-doc="__amd_get_nb_event_constraints">  * counter. Thus, access to those counters needs to be</i></td></tr>
<tr><th id="267">267</th><td><i  data-doc="__amd_get_nb_event_constraints">  * synchronized.</i></td></tr>
<tr><th id="268">268</th><td><i  data-doc="__amd_get_nb_event_constraints">  *</i></td></tr>
<tr><th id="269">269</th><td><i  data-doc="__amd_get_nb_event_constraints">  * We implement the synchronization such that no two cores</i></td></tr>
<tr><th id="270">270</th><td><i  data-doc="__amd_get_nb_event_constraints">  * can be measuring NB events using the same counters. Thus,</i></td></tr>
<tr><th id="271">271</th><td><i  data-doc="__amd_get_nb_event_constraints">  * we maintain a per-NB allocation table. The available slot</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="__amd_get_nb_event_constraints">  * is propagated using the event_constraint structure.</i></td></tr>
<tr><th id="273">273</th><td><i  data-doc="__amd_get_nb_event_constraints">  *</i></td></tr>
<tr><th id="274">274</th><td><i  data-doc="__amd_get_nb_event_constraints">  * We provide only one choice for each NB event based on</i></td></tr>
<tr><th id="275">275</th><td><i  data-doc="__amd_get_nb_event_constraints">  * the fact that only NB events have restrictions. Consequently,</i></td></tr>
<tr><th id="276">276</th><td><i  data-doc="__amd_get_nb_event_constraints">  * if a counter is available, there is a guarantee the NB event</i></td></tr>
<tr><th id="277">277</th><td><i  data-doc="__amd_get_nb_event_constraints">  * will be assigned to it. If no slot is available, an empty</i></td></tr>
<tr><th id="278">278</th><td><i  data-doc="__amd_get_nb_event_constraints">  * constraint is returned and scheduling will eventually fail</i></td></tr>
<tr><th id="279">279</th><td><i  data-doc="__amd_get_nb_event_constraints">  * for this event.</i></td></tr>
<tr><th id="280">280</th><td><i  data-doc="__amd_get_nb_event_constraints">  *</i></td></tr>
<tr><th id="281">281</th><td><i  data-doc="__amd_get_nb_event_constraints">  * Note that all cores attached the same NB compete for the same</i></td></tr>
<tr><th id="282">282</th><td><i  data-doc="__amd_get_nb_event_constraints">  * counters to host NB events, this is why we use atomic ops. Some</i></td></tr>
<tr><th id="283">283</th><td><i  data-doc="__amd_get_nb_event_constraints">  * multi-chip CPUs may have more than one NB.</i></td></tr>
<tr><th id="284">284</th><td><i  data-doc="__amd_get_nb_event_constraints">  *</i></td></tr>
<tr><th id="285">285</th><td><i  data-doc="__amd_get_nb_event_constraints">  * Given that resources are allocated (cmpxchg), they must be</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="__amd_get_nb_event_constraints">  * eventually freed for others to use. This is accomplished by</i></td></tr>
<tr><th id="287">287</th><td><i  data-doc="__amd_get_nb_event_constraints">  * calling __amd_put_nb_event_constraints()</i></td></tr>
<tr><th id="288">288</th><td><i  data-doc="__amd_get_nb_event_constraints">  *</i></td></tr>
<tr><th id="289">289</th><td><i  data-doc="__amd_get_nb_event_constraints">  * Non NB events are not impacted by this restriction.</i></td></tr>
<tr><th id="290">290</th><td><i  data-doc="__amd_get_nb_event_constraints">  */</i></td></tr>
<tr><th id="291">291</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *</td></tr>
<tr><th id="292">292</th><td><dfn class="tu decl def fn" id="__amd_get_nb_event_constraints" title='__amd_get_nb_event_constraints' data-type='struct event_constraint * __amd_get_nb_event_constraints(struct cpu_hw_events * cpuc, struct perf_event * event, struct event_constraint * c)' data-ref="__amd_get_nb_event_constraints">__amd_get_nb_event_constraints</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col8 decl" id="118cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="118cpuc">cpuc</dfn>, <b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col9 decl" id="119event" title='event' data-type='struct perf_event *' data-ref="119event">event</dfn>,</td></tr>
<tr><th id="293">293</th><td>			       <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *<dfn class="local col0 decl" id="120c" title='c' data-type='struct event_constraint *' data-ref="120c">c</dfn>)</td></tr>
<tr><th id="294">294</th><td>{</td></tr>
<tr><th id="295">295</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col1 decl" id="121hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="121hwc">hwc</dfn> = &amp;<a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>;</td></tr>
<tr><th id="296">296</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="local col2 decl" id="122nb" title='nb' data-type='struct amd_nb *' data-ref="122nb">nb</dfn> = <a class="local col8 ref" href="#118cpuc" title='cpuc' data-ref="118cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>;</td></tr>
<tr><th id="297">297</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col3 decl" id="123old" title='old' data-type='struct perf_event *' data-ref="123old">old</dfn>;</td></tr>
<tr><th id="298">298</th><td>	<em>int</em> <dfn class="local col4 decl" id="124idx" title='idx' data-type='int' data-ref="124idx">idx</dfn>, <dfn class="local col5 decl" id="125new" title='new' data-type='int' data-ref="125new">new</dfn> = -<var>1</var>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>	<b>if</b> (!<a class="local col0 ref" href="#120c" title='c' data-ref="120c">c</a>)</td></tr>
<tr><th id="301">301</th><td>		<a class="local col0 ref" href="#120c" title='c' data-ref="120c">c</a> = &amp;<a class="ref" href="../perf_event.h.html#unconstrained" title='unconstrained' data-ref="unconstrained">unconstrained</a>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>	<b>if</b> (<a class="local col8 ref" href="#118cpuc" title='cpuc' data-ref="118cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::is_fake" title='cpu_hw_events::is_fake' data-ref="cpu_hw_events::is_fake">is_fake</a>)</td></tr>
<tr><th id="304">304</th><td>		<b>return</b> <a class="local col0 ref" href="#120c" title='c' data-ref="120c">c</a>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>	<i>/*</i></td></tr>
<tr><th id="307">307</th><td><i>	 * detect if already present, if so reuse</i></td></tr>
<tr><th id="308">308</th><td><i>	 *</i></td></tr>
<tr><th id="309">309</th><td><i>	 * cannot merge with actual allocation</i></td></tr>
<tr><th id="310">310</th><td><i>	 * because of possible holes</i></td></tr>
<tr><th id="311">311</th><td><i>	 *</i></td></tr>
<tr><th id="312">312</th><td><i>	 * event can already be present yet not assigned (in hwc-&gt;idx)</i></td></tr>
<tr><th id="313">313</th><td><i>	 * because of successive calls to x86_schedule_events() from</i></td></tr>
<tr><th id="314">314</th><td><i>	 * hw_perf_group_sched_in() without hw_perf_enable()</i></td></tr>
<tr><th id="315">315</th><td><i>	 */</i></td></tr>
<tr><th id="316">316</th><td>	<a class="macro" href="../../../../include/linux/bitops.h.html#40" title="for ((idx) = find_first_bit((c-&gt;idxmsk), (x86_pmu.num_counters)); (idx) &lt; (x86_pmu.num_counters); (idx) = find_next_bit((c-&gt;idxmsk), (x86_pmu.num_counters), (idx) + 1))" data-ref="_M/for_each_set_bit">for_each_set_bit</a>(<a class="local col4 ref" href="#124idx" title='idx' data-ref="124idx">idx</a>, <a class="local col0 ref" href="#120c" title='c' data-ref="120c">c</a>-&gt;<a class="ref field" href="../perf_event.h.html#event_constraint::(anonymous)::idxmsk" title='event_constraint::(anonymous union)::idxmsk' data-ref="event_constraint::(anonymous)::idxmsk">idxmsk</a>, <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</a>) {</td></tr>
<tr><th id="317">317</th><td>		<b>if</b> (<a class="local col5 ref" href="#125new" title='new' data-ref="125new">new</a> == -<var>1</var> || <a class="local col1 ref" href="#121hwc" title='hwc' data-ref="121hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::idx" title='hw_perf_event::(anonymous union)::(anonymous struct)::idx' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::idx">idx</a> == <a class="local col4 ref" href="#124idx" title='idx' data-ref="124idx">idx</a>)</td></tr>
<tr><th id="318">318</th><td>			<i>/* assign free slot, prefer hwc-&gt;idx */</i></td></tr>
<tr><th id="319">319</th><td>			<a class="local col3 ref" href="#123old" title='old' data-ref="123old">old</a> = <a class="macro" href="../../../../include/asm-generic/atomic-instrumented.h.html#371" title="({ ((__typeof__(*(nb-&gt;owners + idx)))cmpxchg_size((nb-&gt;owners + idx), (unsigned long)(((void *)0)), (unsigned long)(event), sizeof(*(nb-&gt;owners + idx)))); })" data-ref="_M/cmpxchg">cmpxchg</a>(<a class="local col2 ref" href="#122nb" title='nb' data-ref="122nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::owners" title='amd_nb::owners' data-ref="amd_nb::owners">owners</a> + <a class="local col4 ref" href="#124idx" title='idx' data-ref="124idx">idx</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>, <a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>);</td></tr>
<tr><th id="320">320</th><td>		<b>else</b> <b>if</b> (<a class="local col2 ref" href="#122nb" title='nb' data-ref="122nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::owners" title='amd_nb::owners' data-ref="amd_nb::owners">owners</a>[<a class="local col4 ref" href="#124idx" title='idx' data-ref="124idx">idx</a>] == <a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>)</td></tr>
<tr><th id="321">321</th><td>			<i>/* event already present */</i></td></tr>
<tr><th id="322">322</th><td>			<a class="local col3 ref" href="#123old" title='old' data-ref="123old">old</a> = <a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>;</td></tr>
<tr><th id="323">323</th><td>		<b>else</b></td></tr>
<tr><th id="324">324</th><td>			<b>continue</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>		<b>if</b> (<a class="local col3 ref" href="#123old" title='old' data-ref="123old">old</a> &amp;&amp; <a class="local col3 ref" href="#123old" title='old' data-ref="123old">old</a> != <a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>)</td></tr>
<tr><th id="327">327</th><td>			<b>continue</b>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>		<i>/* reassign to this slot */</i></td></tr>
<tr><th id="330">330</th><td>		<b>if</b> (<a class="local col5 ref" href="#125new" title='new' data-ref="125new">new</a> != -<var>1</var>)</td></tr>
<tr><th id="331">331</th><td>			<a class="macro" href="../../../../include/asm-generic/atomic-instrumented.h.html#371" title="({ ((__typeof__(*(nb-&gt;owners + new)))cmpxchg_size((nb-&gt;owners + new), (unsigned long)(event), (unsigned long)(((void *)0)), sizeof(*(nb-&gt;owners + new)))); })" data-ref="_M/cmpxchg">cmpxchg</a>(<a class="local col2 ref" href="#122nb" title='nb' data-ref="122nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::owners" title='amd_nb::owners' data-ref="amd_nb::owners">owners</a> + <a class="local col5 ref" href="#125new" title='new' data-ref="125new">new</a>, <a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="332">332</th><td>		<a class="local col5 ref" href="#125new" title='new' data-ref="125new">new</a> = <a class="local col4 ref" href="#124idx" title='idx' data-ref="124idx">idx</a>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>		<i>/* already present, reuse */</i></td></tr>
<tr><th id="335">335</th><td>		<b>if</b> (<a class="local col3 ref" href="#123old" title='old' data-ref="123old">old</a> == <a class="local col9 ref" href="#119event" title='event' data-ref="119event">event</a>)</td></tr>
<tr><th id="336">336</th><td>			<b>break</b>;</td></tr>
<tr><th id="337">337</th><td>	}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>	<b>if</b> (<a class="local col5 ref" href="#125new" title='new' data-ref="125new">new</a> == -<var>1</var>)</td></tr>
<tr><th id="340">340</th><td>		<b>return</b> &amp;<a class="ref" href="../perf_event.h.html#emptyconstraint" title='emptyconstraint' data-ref="emptyconstraint">emptyconstraint</a>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>	<b>return</b> &amp;<a class="local col2 ref" href="#122nb" title='nb' data-ref="122nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::event_constraints" title='amd_nb::event_constraints' data-ref="amd_nb::event_constraints">event_constraints</a>[<a class="local col5 ref" href="#125new" title='new' data-ref="125new">new</a>];</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="tu decl def fn" id="amd_alloc_nb" title='amd_alloc_nb' data-type='struct amd_nb * amd_alloc_nb(int cpu)' data-ref="amd_alloc_nb">amd_alloc_nb</dfn>(<em>int</em> <dfn class="local col6 decl" id="126cpu" title='cpu' data-type='int' data-ref="126cpu">cpu</dfn>)</td></tr>
<tr><th id="346">346</th><td>{</td></tr>
<tr><th id="347">347</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="local col7 decl" id="127nb" title='nb' data-type='struct amd_nb *' data-ref="127nb">nb</dfn>;</td></tr>
<tr><th id="348">348</th><td>	<em>int</em> <dfn class="local col8 decl" id="128i" title='i' data-type='int' data-ref="128i">i</dfn>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>	<a class="local col7 ref" href="#127nb" title='nb' data-ref="127nb">nb</a> = <a class="ref fn" href="../../../../include/linux/slab.h.html#kzalloc_node" title='kzalloc_node' data-ref="kzalloc_node">kzalloc_node</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a>), <a class="macro" href="../../../../include/linux/gfp.h.html#273" title="((( gfp_t)(0x200000u|0x400000u)) | (( gfp_t)0x40u) | (( gfp_t)0x80u))" data-ref="_M/GFP_KERNEL">GFP_KERNEL</a>, <a class="macro" href="../../../../include/asm-generic/topology.h.html#35" title="((void)(cpu),0)" data-ref="_M/cpu_to_node">cpu_to_node</a>(<a class="local col6 ref" href="#126cpu" title='cpu' data-ref="126cpu">cpu</a>));</td></tr>
<tr><th id="351">351</th><td>	<b>if</b> (!<a class="local col7 ref" href="#127nb" title='nb' data-ref="127nb">nb</a>)</td></tr>
<tr><th id="352">352</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>	<a class="local col7 ref" href="#127nb" title='nb' data-ref="127nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::nb_id" title='amd_nb::nb_id' data-ref="amd_nb::nb_id">nb_id</a> = -<var>1</var>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>	<i>/*</i></td></tr>
<tr><th id="357">357</th><td><i>	 * initialize all possible NB constraints</i></td></tr>
<tr><th id="358">358</th><td><i>	 */</i></td></tr>
<tr><th id="359">359</th><td>	<b>for</b> (<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> = <var>0</var>; <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> &lt; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</a>; <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>++) {</td></tr>
<tr><th id="360">360</th><td>		<a class="ref fn" href="../../include/asm/bitops.h.html#__set_bit" title='__set_bit' data-ref="__set_bit">__set_bit</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>, <a class="local col7 ref" href="#127nb" title='nb' data-ref="127nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::event_constraints" title='amd_nb::event_constraints' data-ref="amd_nb::event_constraints">event_constraints</a>[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>].<a class="ref field" href="../perf_event.h.html#event_constraint::(anonymous)::idxmsk" title='event_constraint::(anonymous union)::idxmsk' data-ref="event_constraint::(anonymous)::idxmsk">idxmsk</a>);</td></tr>
<tr><th id="361">361</th><td>		<a class="local col7 ref" href="#127nb" title='nb' data-ref="127nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::event_constraints" title='amd_nb::event_constraints' data-ref="amd_nb::event_constraints">event_constraints</a>[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>].<a class="ref field" href="../perf_event.h.html#event_constraint::weight" title='event_constraint::weight' data-ref="event_constraint::weight">weight</a> = <var>1</var>;</td></tr>
<tr><th id="362">362</th><td>	}</td></tr>
<tr><th id="363">363</th><td>	<b>return</b> <a class="local col7 ref" href="#127nb" title='nb' data-ref="127nb">nb</a>;</td></tr>
<tr><th id="364">364</th><td>}</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="amd_pmu_cpu_prepare" title='amd_pmu_cpu_prepare' data-type='int amd_pmu_cpu_prepare(int cpu)' data-ref="amd_pmu_cpu_prepare">amd_pmu_cpu_prepare</dfn>(<em>int</em> <dfn class="local col9 decl" id="129cpu" title='cpu' data-type='int' data-ref="129cpu">cpu</dfn>)</td></tr>
<tr><th id="367">367</th><td>{</td></tr>
<tr><th id="368">368</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col0 decl" id="130cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="130cpuc">cpuc</dfn> = &amp;<a class="macro" href="../../../../include/linux/percpu-defs.h.html#271" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_hw_events)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))); (typeof((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../perf_event.h.html#705" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>, <a class="local col9 ref" href="#129cpu" title='cpu' data-ref="129cpu">cpu</a>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>	<a class="macro" href="../../../../include/asm-generic/bug.h.html#68" title="({ int __ret_warn_on = !!(cpuc-&gt;amd_nb); if (__builtin_expect(!!(__ret_warn_on), 0)) do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/tempdban/kernel/stable/arch/x86/events/amd/core.c&quot;), &quot;i&quot; (370), &quot;i&quot; ((1 &lt;&lt; 0)|((1 &lt;&lt; 1)|((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (48)); }); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(<a class="local col0 ref" href="#130cpuc" title='cpuc' data-ref="130cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</a>)</td></tr>
<tr><th id="373">373</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>	<a class="local col0 ref" href="#130cpuc" title='cpuc' data-ref="130cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a> = <a class="tu ref fn" href="#amd_alloc_nb" title='amd_alloc_nb' data-use='c' data-ref="amd_alloc_nb">amd_alloc_nb</a>(<a class="local col9 ref" href="#129cpu" title='cpu' data-ref="129cpu">cpu</a>);</td></tr>
<tr><th id="376">376</th><td>	<b>if</b> (!<a class="local col0 ref" href="#130cpuc" title='cpuc' data-ref="130cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>)</td></tr>
<tr><th id="377">377</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#16" title="12" data-ref="_M/ENOMEM">ENOMEM</a>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="380">380</th><td>}</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="amd_pmu_cpu_starting" title='amd_pmu_cpu_starting' data-type='void amd_pmu_cpu_starting(int cpu)' data-ref="amd_pmu_cpu_starting">amd_pmu_cpu_starting</dfn>(<em>int</em> <dfn class="local col1 decl" id="131cpu" title='cpu' data-type='int' data-ref="131cpu">cpu</dfn>)</td></tr>
<tr><th id="383">383</th><td>{</td></tr>
<tr><th id="384">384</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col2 decl" id="132cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="132cpuc">cpuc</dfn> = &amp;<a class="macro" href="../../../../include/linux/percpu-defs.h.html#271" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_hw_events)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))); (typeof((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../perf_event.h.html#705" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>, <a class="local col1 ref" href="#131cpu" title='cpu' data-ref="131cpu">cpu</a>);</td></tr>
<tr><th id="385">385</th><td>	<em>void</em> **<dfn class="local col3 decl" id="133onln" title='onln' data-type='void **' data-ref="133onln">onln</dfn> = &amp;<a class="local col2 ref" href="#132cpuc" title='cpuc' data-ref="132cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::kfree_on_online" title='cpu_hw_events::kfree_on_online' data-ref="cpu_hw_events::kfree_on_online">kfree_on_online</a>[<a class="enum" href="../perf_event.h.html#X86_PERF_KFREE_SHARED" title='X86_PERF_KFREE_SHARED' data-ref="X86_PERF_KFREE_SHARED">X86_PERF_KFREE_SHARED</a>];</td></tr>
<tr><th id="386">386</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="local col4 decl" id="134nb" title='nb' data-type='struct amd_nb *' data-ref="134nb">nb</dfn>;</td></tr>
<tr><th id="387">387</th><td>	<em>int</em> <dfn class="local col5 decl" id="135i" title='i' data-type='int' data-ref="135i">i</dfn>, <dfn class="local col6 decl" id="136nb_id" title='nb_id' data-type='int' data-ref="136nb_id">nb_id</dfn>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>	<a class="local col2 ref" href="#132cpuc" title='cpuc' data-ref="132cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::perf_ctr_virt_mask" title='cpu_hw_events::perf_ctr_virt_mask' data-ref="cpu_hw_events::perf_ctr_virt_mask">perf_ctr_virt_mask</a> = <a class="macro" href="../../include/asm/perf_event.h.html#38" title="(1ULL &lt;&lt; 41)" data-ref="_M/AMD64_EVENTSEL_HOSTONLY">AMD64_EVENTSEL_HOSTONLY</a>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</a>)</td></tr>
<tr><th id="392">392</th><td>		<b>return</b>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>	<a class="local col6 ref" href="#136nb_id" title='nb_id' data-ref="136nb_id">nb_id</a> = <a class="ref fn" href="../../include/asm/processor.h.html#amd_get_nb_id" title='amd_get_nb_id' data-ref="amd_get_nb_id">amd_get_nb_id</a>(<a class="local col1 ref" href="#131cpu" title='cpu' data-ref="131cpu">cpu</a>);</td></tr>
<tr><th id="395">395</th><td>	<a class="macro" href="../../../../include/asm-generic/bug.h.html#68" title="({ int __ret_warn_on = !!(nb_id == 0xFFFFu); if (__builtin_expect(!!(__ret_warn_on), 0)) do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/tempdban/kernel/stable/arch/x86/events/amd/core.c&quot;), &quot;i&quot; (395), &quot;i&quot; ((1 &lt;&lt; 0)|((1 &lt;&lt; 1)|((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (50)); }); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(<a class="local col6 ref" href="#136nb_id" title='nb_id' data-ref="136nb_id">nb_id</a> == <a class="macro" href="../../include/asm/apicdef.h.html#432" title="0xFFFFu" data-ref="_M/BAD_APICID">BAD_APICID</a>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>	<a class="macro" href="../../../../include/linux/cpumask.h.html#766" title="for (((i)) = -1; ((i)) = cpumask_next(((i)), (((const struct cpumask *)&amp;__cpu_online_mask))), ((i)) &lt; nr_cpu_ids;)" data-ref="_M/for_each_online_cpu">for_each_online_cpu</a>(<a class="local col5 ref" href="#135i" title='i' data-ref="135i">i</a>) {</td></tr>
<tr><th id="398">398</th><td>		<a class="local col4 ref" href="#134nb" title='nb' data-ref="134nb">nb</a> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#271" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_hw_events)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))); (typeof((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))) (__ptr + (((__per_cpu_offset[(i)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../perf_event.h.html#705" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>, <a class="local col5 ref" href="#135i" title='i' data-ref="135i">i</a>).<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>;</td></tr>
<tr><th id="399">399</th><td>		<b>if</b> (<a class="macro" href="../../../../include/asm-generic/bug.h.html#68" title="({ int __ret_warn_on = !!(!nb); if (__builtin_expect(!!(__ret_warn_on), 0)) do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/tempdban/kernel/stable/arch/x86/events/amd/core.c&quot;), &quot;i&quot; (399), &quot;i&quot; ((1 &lt;&lt; 0)|((1 &lt;&lt; 1)|((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (52)); }); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(!<a class="local col4 ref" href="#134nb" title='nb' data-ref="134nb">nb</a>))</td></tr>
<tr><th id="400">400</th><td>			<b>continue</b>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>		<b>if</b> (<a class="local col4 ref" href="#134nb" title='nb' data-ref="134nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::nb_id" title='amd_nb::nb_id' data-ref="amd_nb::nb_id">nb_id</a> == <a class="local col6 ref" href="#136nb_id" title='nb_id' data-ref="136nb_id">nb_id</a>) {</td></tr>
<tr><th id="403">403</th><td>			*<a class="local col3 ref" href="#133onln" title='onln' data-ref="133onln">onln</a> = <a class="local col2 ref" href="#132cpuc" title='cpuc' data-ref="132cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>;</td></tr>
<tr><th id="404">404</th><td>			<a class="local col2 ref" href="#132cpuc" title='cpuc' data-ref="132cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a> = <a class="local col4 ref" href="#134nb" title='nb' data-ref="134nb">nb</a>;</td></tr>
<tr><th id="405">405</th><td>			<b>break</b>;</td></tr>
<tr><th id="406">406</th><td>		}</td></tr>
<tr><th id="407">407</th><td>	}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>	<a class="local col2 ref" href="#132cpuc" title='cpuc' data-ref="132cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::nb_id" title='amd_nb::nb_id' data-ref="amd_nb::nb_id">nb_id</a> = <a class="local col6 ref" href="#136nb_id" title='nb_id' data-ref="136nb_id">nb_id</a>;</td></tr>
<tr><th id="410">410</th><td>	<a class="local col2 ref" href="#132cpuc" title='cpuc' data-ref="132cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::refcnt" title='amd_nb::refcnt' data-ref="amd_nb::refcnt">refcnt</a>++;</td></tr>
<tr><th id="411">411</th><td>}</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="amd_pmu_cpu_dead" title='amd_pmu_cpu_dead' data-type='void amd_pmu_cpu_dead(int cpu)' data-ref="amd_pmu_cpu_dead">amd_pmu_cpu_dead</dfn>(<em>int</em> <dfn class="local col7 decl" id="137cpu" title='cpu' data-type='int' data-ref="137cpu">cpu</dfn>)</td></tr>
<tr><th id="414">414</th><td>{</td></tr>
<tr><th id="415">415</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col8 decl" id="138cpuhw" title='cpuhw' data-type='struct cpu_hw_events *' data-ref="138cpuhw">cpuhw</dfn>;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</a>)</td></tr>
<tr><th id="418">418</th><td>		<b>return</b>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>	<a class="local col8 ref" href="#138cpuhw" title='cpuhw' data-ref="138cpuhw">cpuhw</a> = &amp;<a class="macro" href="../../../../include/linux/percpu-defs.h.html#271" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_hw_events)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))); (typeof((typeof(*((&amp;(cpu_hw_events)))) *)((&amp;(cpu_hw_events))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../perf_event.h.html#705" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>, <a class="local col7 ref" href="#137cpu" title='cpu' data-ref="137cpu">cpu</a>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>	<b>if</b> (<a class="local col8 ref" href="#138cpuhw" title='cpuhw' data-ref="138cpuhw">cpuhw</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>) {</td></tr>
<tr><th id="423">423</th><td>		<b>struct</b> <a class="type" href="../perf_event.h.html#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a> *<dfn class="local col9 decl" id="139nb" title='nb' data-type='struct amd_nb *' data-ref="139nb">nb</dfn> = <a class="local col8 ref" href="#138cpuhw" title='cpuhw' data-ref="138cpuhw">cpuhw</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>		<b>if</b> (<a class="local col9 ref" href="#139nb" title='nb' data-ref="139nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::nb_id" title='amd_nb::nb_id' data-ref="amd_nb::nb_id">nb_id</a> == -<var>1</var> || --<a class="local col9 ref" href="#139nb" title='nb' data-ref="139nb">nb</a>-&gt;<a class="ref field" href="../perf_event.h.html#amd_nb::refcnt" title='amd_nb::refcnt' data-ref="amd_nb::refcnt">refcnt</a> == <var>0</var>)</td></tr>
<tr><th id="426">426</th><td>			<a class="ref fn" href="../../../../include/linux/slab.h.html#kfree" title='kfree' data-ref="kfree">kfree</a>(<a class="local col9 ref" href="#139nb" title='nb' data-ref="139nb">nb</a>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>		<a class="local col8 ref" href="#138cpuhw" title='cpuhw' data-ref="138cpuhw">cpuhw</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</a> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="429">429</th><td>	}</td></tr>
<tr><th id="430">430</th><td>}</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *</td></tr>
<tr><th id="433">433</th><td><dfn class="tu decl def fn" id="amd_get_event_constraints" title='amd_get_event_constraints' data-type='struct event_constraint * amd_get_event_constraints(struct cpu_hw_events * cpuc, int idx, struct perf_event * event)' data-ref="amd_get_event_constraints">amd_get_event_constraints</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col0 decl" id="140cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="140cpuc">cpuc</dfn>, <em>int</em> <dfn class="local col1 decl" id="141idx" title='idx' data-type='int' data-ref="141idx">idx</dfn>,</td></tr>
<tr><th id="434">434</th><td>			  <b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col2 decl" id="142event" title='event' data-type='struct perf_event *' data-ref="142event">event</dfn>)</td></tr>
<tr><th id="435">435</th><td>{</td></tr>
<tr><th id="436">436</th><td>	<i>/*</i></td></tr>
<tr><th id="437">437</th><td><i>	 * if not NB event or no NB, then no constraints</i></td></tr>
<tr><th id="438">438</th><td><i>	 */</i></td></tr>
<tr><th id="439">439</th><td>	<b>if</b> (!(<a class="tu ref fn" href="#amd_has_nb" title='amd_has_nb' data-use='c' data-ref="amd_has_nb">amd_has_nb</a>(<a class="local col0 ref" href="#140cpuc" title='cpuc' data-ref="140cpuc">cpuc</a>) &amp;&amp; <a class="tu ref fn" href="#amd_is_nb_event" title='amd_is_nb_event' data-use='c' data-ref="amd_is_nb_event">amd_is_nb_event</a>(&amp;<a class="local col2 ref" href="#142event" title='event' data-ref="142event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>)))</td></tr>
<tr><th id="440">440</th><td>		<b>return</b> &amp;<a class="ref" href="../perf_event.h.html#unconstrained" title='unconstrained' data-ref="unconstrained">unconstrained</a>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>	<b>return</b> <a class="tu ref fn" href="#__amd_get_nb_event_constraints" title='__amd_get_nb_event_constraints' data-use='c' data-ref="__amd_get_nb_event_constraints">__amd_get_nb_event_constraints</a>(<a class="local col0 ref" href="#140cpuc" title='cpuc' data-ref="140cpuc">cpuc</a>, <a class="local col2 ref" href="#142event" title='event' data-ref="142event">event</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="443">443</th><td>}</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="amd_put_event_constraints" title='amd_put_event_constraints' data-type='void amd_put_event_constraints(struct cpu_hw_events * cpuc, struct perf_event * event)' data-ref="amd_put_event_constraints">amd_put_event_constraints</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col3 decl" id="143cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="143cpuc">cpuc</dfn>,</td></tr>
<tr><th id="446">446</th><td>				      <b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col4 decl" id="144event" title='event' data-type='struct perf_event *' data-ref="144event">event</dfn>)</td></tr>
<tr><th id="447">447</th><td>{</td></tr>
<tr><th id="448">448</th><td>	<b>if</b> (<a class="tu ref fn" href="#amd_has_nb" title='amd_has_nb' data-use='c' data-ref="amd_has_nb">amd_has_nb</a>(<a class="local col3 ref" href="#143cpuc" title='cpuc' data-ref="143cpuc">cpuc</a>) &amp;&amp; <a class="tu ref fn" href="#amd_is_nb_event" title='amd_is_nb_event' data-use='c' data-ref="amd_is_nb_event">amd_is_nb_event</a>(&amp;<a class="local col4 ref" href="#144event" title='event' data-ref="144event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>))</td></tr>
<tr><th id="449">449</th><td>		<a class="tu ref fn" href="#__amd_put_nb_event_constraints" title='__amd_put_nb_event_constraints' data-use='c' data-ref="__amd_put_nb_event_constraints">__amd_put_nb_event_constraints</a>(<a class="local col3 ref" href="#143cpuc" title='cpuc' data-ref="143cpuc">cpuc</a>, <a class="local col4 ref" href="#144event" title='event' data-ref="144event">event</a>);</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1393" title="static ssize_t event_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:0-7,32-35&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_452(void) ; if (__cond) __compiletime_assert_452(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:0-7,32-35&quot; &quot;\n&quot;); } static struct device_attribute format_attr_event = { .attr = { .name = &quot;event&quot;, .mode = 0444 }, .show = event_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(event,	<q>"config:0-7,32-35"</q>);</td></tr>
<tr><th id="453">453</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1393" title="static ssize_t umask_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:8-15&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_453(void) ; if (__cond) __compiletime_assert_453(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:8-15&quot; &quot;\n&quot;); } static struct device_attribute format_attr_umask = { .attr = { .name = &quot;umask&quot;, .mode = 0444 }, .show = umask_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(umask,	<q>"config:8-15"</q>	);</td></tr>
<tr><th id="454">454</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1393" title="static ssize_t edge_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:18&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_454(void) ; if (__cond) __compiletime_assert_454(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:18&quot; &quot;\n&quot;); } static struct device_attribute format_attr_edge = { .attr = { .name = &quot;edge&quot;, .mode = 0444 }, .show = edge_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(edge,	<q>"config:18"</q>	);</td></tr>
<tr><th id="455">455</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1393" title="static ssize_t inv_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:23&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_455(void) ; if (__cond) __compiletime_assert_455(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:23&quot; &quot;\n&quot;); } static struct device_attribute format_attr_inv = { .attr = { .name = &quot;inv&quot;, .mode = 0444 }, .show = inv_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(inv,	<q>"config:23"</q>	);</td></tr>
<tr><th id="456">456</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1393" title="static ssize_t cmask_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:24-31&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_456(void) ; if (__cond) __compiletime_assert_456(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:24-31&quot; &quot;\n&quot;); } static struct device_attribute format_attr_cmask = { .attr = { .name = &quot;cmask&quot;, .mode = 0444 }, .show = cmask_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(cmask,	<q>"config:24-31"</q>	);</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>static</em> <b>struct</b> <a class="type" href="../../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> *<dfn class="tu decl def" id="amd_format_attr" title='amd_format_attr' data-type='struct attribute *[6]' data-ref="amd_format_attr">amd_format_attr</dfn>[] = {</td></tr>
<tr><th id="459">459</th><td>	&amp;<a class="ref" href="#452" title='format_attr_event' data-ref="format_attr_event">format_attr_event</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="460">460</th><td>	&amp;<a class="ref" href="#453" title='format_attr_umask' data-ref="format_attr_umask">format_attr_umask</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="461">461</th><td>	&amp;<a class="ref" href="#454" title='format_attr_edge' data-ref="format_attr_edge">format_attr_edge</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="462">462</th><td>	&amp;<a class="ref" href="#455" title='format_attr_inv' data-ref="format_attr_inv">format_attr_inv</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="463">463</th><td>	&amp;<a class="ref" href="#456" title='format_attr_cmask' data-ref="format_attr_cmask">format_attr_cmask</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="464">464</th><td>	<a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>,</td></tr>
<tr><th id="465">465</th><td>};</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/* AMD Family 15h */</i></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_TYPE_MASK" data-ref="_M/AMD_EVENT_TYPE_MASK">AMD_EVENT_TYPE_MASK</dfn>	0x000000F0ULL</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_FP" data-ref="_M/AMD_EVENT_FP">AMD_EVENT_FP</dfn>		0x00000000ULL ... 0x00000010ULL</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_LS" data-ref="_M/AMD_EVENT_LS">AMD_EVENT_LS</dfn>		0x00000020ULL ... 0x00000030ULL</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_DC" data-ref="_M/AMD_EVENT_DC">AMD_EVENT_DC</dfn>		0x00000040ULL ... 0x00000050ULL</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_CU" data-ref="_M/AMD_EVENT_CU">AMD_EVENT_CU</dfn>		0x00000060ULL ... 0x00000070ULL</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_IC_DE" data-ref="_M/AMD_EVENT_IC_DE">AMD_EVENT_IC_DE</dfn>		0x00000080ULL ... 0x00000090ULL</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_EX_LS" data-ref="_M/AMD_EVENT_EX_LS">AMD_EVENT_EX_LS</dfn>		0x000000C0ULL</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_DE" data-ref="_M/AMD_EVENT_DE">AMD_EVENT_DE</dfn>		0x000000D0ULL</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/AMD_EVENT_NB" data-ref="_M/AMD_EVENT_NB">AMD_EVENT_NB</dfn>		0x000000E0ULL ... 0x000000F0ULL</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i  data-doc="amd_f15_PMC0">/*</i></td></tr>
<tr><th id="481">481</th><td><i  data-doc="amd_f15_PMC0"> * AMD family 15h event code/PMC mappings:</i></td></tr>
<tr><th id="482">482</th><td><i  data-doc="amd_f15_PMC0"> *</i></td></tr>
<tr><th id="483">483</th><td><i  data-doc="amd_f15_PMC0"> * type = event_code &amp; 0x0F0:</i></td></tr>
<tr><th id="484">484</th><td><i  data-doc="amd_f15_PMC0"> *</i></td></tr>
<tr><th id="485">485</th><td><i  data-doc="amd_f15_PMC0"> * 0x000	FP	PERF_CTL[5:3]</i></td></tr>
<tr><th id="486">486</th><td><i  data-doc="amd_f15_PMC0"> * 0x010	FP	PERF_CTL[5:3]</i></td></tr>
<tr><th id="487">487</th><td><i  data-doc="amd_f15_PMC0"> * 0x020	LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="488">488</th><td><i  data-doc="amd_f15_PMC0"> * 0x030	LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="489">489</th><td><i  data-doc="amd_f15_PMC0"> * 0x040	DC	PERF_CTL[5:0]</i></td></tr>
<tr><th id="490">490</th><td><i  data-doc="amd_f15_PMC0"> * 0x050	DC	PERF_CTL[5:0]</i></td></tr>
<tr><th id="491">491</th><td><i  data-doc="amd_f15_PMC0"> * 0x060	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="492">492</th><td><i  data-doc="amd_f15_PMC0"> * 0x070	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="493">493</th><td><i  data-doc="amd_f15_PMC0"> * 0x080	IC/DE	PERF_CTL[2:0]</i></td></tr>
<tr><th id="494">494</th><td><i  data-doc="amd_f15_PMC0"> * 0x090	IC/DE	PERF_CTL[2:0]</i></td></tr>
<tr><th id="495">495</th><td><i  data-doc="amd_f15_PMC0"> * 0x0A0	---</i></td></tr>
<tr><th id="496">496</th><td><i  data-doc="amd_f15_PMC0"> * 0x0B0	---</i></td></tr>
<tr><th id="497">497</th><td><i  data-doc="amd_f15_PMC0"> * 0x0C0	EX/LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="498">498</th><td><i  data-doc="amd_f15_PMC0"> * 0x0D0	DE	PERF_CTL[2:0]</i></td></tr>
<tr><th id="499">499</th><td><i  data-doc="amd_f15_PMC0"> * 0x0E0	NB	NB_PERF_CTL[3:0]</i></td></tr>
<tr><th id="500">500</th><td><i  data-doc="amd_f15_PMC0"> * 0x0F0	NB	NB_PERF_CTL[3:0]</i></td></tr>
<tr><th id="501">501</th><td><i  data-doc="amd_f15_PMC0"> *</i></td></tr>
<tr><th id="502">502</th><td><i  data-doc="amd_f15_PMC0"> * Exceptions:</i></td></tr>
<tr><th id="503">503</th><td><i  data-doc="amd_f15_PMC0"> *</i></td></tr>
<tr><th id="504">504</th><td><i  data-doc="amd_f15_PMC0"> * 0x000	FP	PERF_CTL[3], PERF_CTL[5:3] (*)</i></td></tr>
<tr><th id="505">505</th><td><i  data-doc="amd_f15_PMC0"> * 0x003	FP	PERF_CTL[3]</i></td></tr>
<tr><th id="506">506</th><td><i  data-doc="amd_f15_PMC0"> * 0x004	FP	PERF_CTL[3], PERF_CTL[5:3] (*)</i></td></tr>
<tr><th id="507">507</th><td><i  data-doc="amd_f15_PMC0"> * 0x00B	FP	PERF_CTL[3]</i></td></tr>
<tr><th id="508">508</th><td><i  data-doc="amd_f15_PMC0"> * 0x00D	FP	PERF_CTL[3]</i></td></tr>
<tr><th id="509">509</th><td><i  data-doc="amd_f15_PMC0"> * 0x023	DE	PERF_CTL[2:0]</i></td></tr>
<tr><th id="510">510</th><td><i  data-doc="amd_f15_PMC0"> * 0x02D	LS	PERF_CTL[3]</i></td></tr>
<tr><th id="511">511</th><td><i  data-doc="amd_f15_PMC0"> * 0x02E	LS	PERF_CTL[3,0]</i></td></tr>
<tr><th id="512">512</th><td><i  data-doc="amd_f15_PMC0"> * 0x031	LS	PERF_CTL[2:0] (**)</i></td></tr>
<tr><th id="513">513</th><td><i  data-doc="amd_f15_PMC0"> * 0x043	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="514">514</th><td><i  data-doc="amd_f15_PMC0"> * 0x045	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="515">515</th><td><i  data-doc="amd_f15_PMC0"> * 0x046	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="516">516</th><td><i  data-doc="amd_f15_PMC0"> * 0x054	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="517">517</th><td><i  data-doc="amd_f15_PMC0"> * 0x055	CU	PERF_CTL[2:0]</i></td></tr>
<tr><th id="518">518</th><td><i  data-doc="amd_f15_PMC0"> * 0x08F	IC	PERF_CTL[0]</i></td></tr>
<tr><th id="519">519</th><td><i  data-doc="amd_f15_PMC0"> * 0x187	DE	PERF_CTL[0]</i></td></tr>
<tr><th id="520">520</th><td><i  data-doc="amd_f15_PMC0"> * 0x188	DE	PERF_CTL[0]</i></td></tr>
<tr><th id="521">521</th><td><i  data-doc="amd_f15_PMC0"> * 0x0DB	EX	PERF_CTL[5:0]</i></td></tr>
<tr><th id="522">522</th><td><i  data-doc="amd_f15_PMC0"> * 0x0DC	LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="523">523</th><td><i  data-doc="amd_f15_PMC0"> * 0x0DD	LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="524">524</th><td><i  data-doc="amd_f15_PMC0"> * 0x0DE	LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="525">525</th><td><i  data-doc="amd_f15_PMC0"> * 0x0DF	LS	PERF_CTL[5:0]</i></td></tr>
<tr><th id="526">526</th><td><i  data-doc="amd_f15_PMC0"> * 0x1C0	EX	PERF_CTL[5:3]</i></td></tr>
<tr><th id="527">527</th><td><i  data-doc="amd_f15_PMC0"> * 0x1D6	EX	PERF_CTL[5:0]</i></td></tr>
<tr><th id="528">528</th><td><i  data-doc="amd_f15_PMC0"> * 0x1D8	EX	PERF_CTL[5:0]</i></td></tr>
<tr><th id="529">529</th><td><i  data-doc="amd_f15_PMC0"> *</i></td></tr>
<tr><th id="530">530</th><td><i  data-doc="amd_f15_PMC0"> * (*)  depending on the umask all FPU counters may be used</i></td></tr>
<tr><th id="531">531</th><td><i  data-doc="amd_f15_PMC0"> * (**) only one unitmask enabled at a time</i></td></tr>
<tr><th id="532">532</th><td><i  data-doc="amd_f15_PMC0"> */</i></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="amd_f15_PMC0" title='amd_f15_PMC0' data-type='struct event_constraint' data-ref="amd_f15_PMC0">amd_f15_PMC0</dfn>  = <a class="macro" href="../perf_event.h.html#261" title="{ { .idxmsk64 = (0x01) }, .code = (0), .cmask = (0), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x01))); })) + (((((unsigned int) ((!!(((u64)0x01) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x01) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x01) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x01) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x01) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x01) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x01) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/EVENT_CONSTRAINT">EVENT_CONSTRAINT</a>(<var>0</var>, <var>0x01</var>, <var>0</var>);</td></tr>
<tr><th id="535">535</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="amd_f15_PMC20" title='amd_f15_PMC20' data-type='struct event_constraint' data-ref="amd_f15_PMC20">amd_f15_PMC20</dfn> = <a class="macro" href="../perf_event.h.html#261" title="{ { .idxmsk64 = (0x07) }, .code = (0), .cmask = (0), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x07))); })) + (((((unsigned int) ((!!(((u64)0x07) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x07) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x07) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x07) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x07) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x07) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x07) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/EVENT_CONSTRAINT">EVENT_CONSTRAINT</a>(<var>0</var>, <var>0x07</var>, <var>0</var>);</td></tr>
<tr><th id="536">536</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="amd_f15_PMC3" title='amd_f15_PMC3' data-type='struct event_constraint' data-ref="amd_f15_PMC3">amd_f15_PMC3</dfn>  = <a class="macro" href="../perf_event.h.html#261" title="{ { .idxmsk64 = (0x08) }, .code = (0), .cmask = (0), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x08))); })) + (((((unsigned int) ((!!(((u64)0x08) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x08) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x08) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x08) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x08) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x08) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x08) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/EVENT_CONSTRAINT">EVENT_CONSTRAINT</a>(<var>0</var>, <var>0x08</var>, <var>0</var>);</td></tr>
<tr><th id="537">537</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="amd_f15_PMC30" title='amd_f15_PMC30' data-type='struct event_constraint' data-ref="amd_f15_PMC30">amd_f15_PMC30</dfn> = <a class="macro" href="../perf_event.h.html#289" title="{ { .idxmsk64 = (0x09) }, .code = (0), .cmask = (0), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x09))); })) + (((((unsigned int) ((!!(((u64)0x09) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x09) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x09) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x09) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x09) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x09) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x09) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (1), .flags = 0, }" data-ref="_M/EVENT_CONSTRAINT_OVERLAP">EVENT_CONSTRAINT_OVERLAP</a>(<var>0</var>, <var>0x09</var>, <var>0</var>);</td></tr>
<tr><th id="538">538</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="amd_f15_PMC50" title='amd_f15_PMC50' data-type='struct event_constraint' data-ref="amd_f15_PMC50">amd_f15_PMC50</dfn> = <a class="macro" href="../perf_event.h.html#261" title="{ { .idxmsk64 = (0x3F) }, .code = (0), .cmask = (0), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x3F))); })) + (((((unsigned int) ((!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x3F) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x3F) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x3F) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x3F) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x3F) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x3F) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/EVENT_CONSTRAINT">EVENT_CONSTRAINT</a>(<var>0</var>, <var>0x3F</var>, <var>0</var>);</td></tr>
<tr><th id="539">539</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="amd_f15_PMC53" title='amd_f15_PMC53' data-type='struct event_constraint' data-ref="amd_f15_PMC53">amd_f15_PMC53</dfn> = <a class="macro" href="../perf_event.h.html#261" title="{ { .idxmsk64 = (0x38) }, .code = (0), .cmask = (0), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x38))); })) + (((((unsigned int) ((!!(((u64)0x38) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x38) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x38) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x38) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x38) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x38) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x38) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/EVENT_CONSTRAINT">EVENT_CONSTRAINT</a>(<var>0</var>, <var>0x38</var>, <var>0</var>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *</td></tr>
<tr><th id="542">542</th><td><dfn class="tu decl def fn" id="amd_get_event_constraints_f15h" title='amd_get_event_constraints_f15h' data-type='struct event_constraint * amd_get_event_constraints_f15h(struct cpu_hw_events * cpuc, int idx, struct perf_event * event)' data-ref="amd_get_event_constraints_f15h">amd_get_event_constraints_f15h</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col5 decl" id="145cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="145cpuc">cpuc</dfn>, <em>int</em> <dfn class="local col6 decl" id="146idx" title='idx' data-type='int' data-ref="146idx">idx</dfn>,</td></tr>
<tr><th id="543">543</th><td>			       <b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col7 decl" id="147event" title='event' data-type='struct perf_event *' data-ref="147event">event</dfn>)</td></tr>
<tr><th id="544">544</th><td>{</td></tr>
<tr><th id="545">545</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col8 decl" id="148hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="148hwc">hwc</dfn> = &amp;<a class="local col7 ref" href="#147event" title='event' data-ref="147event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>;</td></tr>
<tr><th id="546">546</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="149event_code" title='event_code' data-type='unsigned int' data-ref="149event_code">event_code</dfn> = <a class="tu ref fn" href="#amd_get_event_code" title='amd_get_event_code' data-use='c' data-ref="amd_get_event_code">amd_get_event_code</a>(<a class="local col8 ref" href="#148hwc" title='hwc' data-ref="148hwc">hwc</a>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>	<b>switch</b> (<a class="local col9 ref" href="#149event_code" title='event_code' data-ref="149event_code">event_code</a> &amp; <a class="macro" href="#469" title="0x000000F0ULL" data-ref="_M/AMD_EVENT_TYPE_MASK">AMD_EVENT_TYPE_MASK</a>) {</td></tr>
<tr><th id="549">549</th><td>	<b>case</b> <a class="macro" href="#471" title="0x00000000ULL ... 0x00000010ULL" data-ref="_M/AMD_EVENT_FP">AMD_EVENT_FP</a>:</td></tr>
<tr><th id="550">550</th><td>		<b>switch</b> (<a class="local col9 ref" href="#149event_code" title='event_code' data-ref="149event_code">event_code</a>) {</td></tr>
<tr><th id="551">551</th><td>		<b>case</b> <var>0x000</var>:</td></tr>
<tr><th id="552">552</th><td>			<b>if</b> (!(<a class="local col8 ref" href="#148hwc" title='hwc' data-ref="148hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp; <var>0x0000F000ULL</var>))</td></tr>
<tr><th id="553">553</th><td>				<b>break</b>;</td></tr>
<tr><th id="554">554</th><td>			<b>if</b> (!(<a class="local col8 ref" href="#148hwc" title='hwc' data-ref="148hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp; <var>0x00000F00ULL</var>))</td></tr>
<tr><th id="555">555</th><td>				<b>break</b>;</td></tr>
<tr><th id="556">556</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC3" title='amd_f15_PMC3' data-use='a' data-ref="amd_f15_PMC3">amd_f15_PMC3</a>;</td></tr>
<tr><th id="557">557</th><td>		<b>case</b> <var>0x004</var>:</td></tr>
<tr><th id="558">558</th><td>			<b>if</b> (<a class="ref fn" href="../../../../include/linux/bitops.h.html#hweight_long" title='hweight_long' data-ref="hweight_long">hweight_long</a>(<a class="local col8 ref" href="#148hwc" title='hwc' data-ref="148hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp; <a class="macro" href="../../include/asm/perf_event.h.html#22" title="0x0000FF00ULL" data-ref="_M/ARCH_PERFMON_EVENTSEL_UMASK">ARCH_PERFMON_EVENTSEL_UMASK</a>) &lt;= <var>1</var>)</td></tr>
<tr><th id="559">559</th><td>				<b>break</b>;</td></tr>
<tr><th id="560">560</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC3" title='amd_f15_PMC3' data-use='a' data-ref="amd_f15_PMC3">amd_f15_PMC3</a>;</td></tr>
<tr><th id="561">561</th><td>		<b>case</b> <var>0x003</var>:</td></tr>
<tr><th id="562">562</th><td>		<b>case</b> <var>0x00B</var>:</td></tr>
<tr><th id="563">563</th><td>		<b>case</b> <var>0x00D</var>:</td></tr>
<tr><th id="564">564</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC3" title='amd_f15_PMC3' data-use='a' data-ref="amd_f15_PMC3">amd_f15_PMC3</a>;</td></tr>
<tr><th id="565">565</th><td>		}</td></tr>
<tr><th id="566">566</th><td>		<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC53" title='amd_f15_PMC53' data-use='a' data-ref="amd_f15_PMC53">amd_f15_PMC53</a>;</td></tr>
<tr><th id="567">567</th><td>	<b>case</b> <a class="macro" href="#472" title="0x00000020ULL ... 0x00000030ULL" data-ref="_M/AMD_EVENT_LS">AMD_EVENT_LS</a>:</td></tr>
<tr><th id="568">568</th><td>	<b>case</b> <a class="macro" href="#473" title="0x00000040ULL ... 0x00000050ULL" data-ref="_M/AMD_EVENT_DC">AMD_EVENT_DC</a>:</td></tr>
<tr><th id="569">569</th><td>	<b>case</b> <a class="macro" href="#476" title="0x000000C0ULL" data-ref="_M/AMD_EVENT_EX_LS">AMD_EVENT_EX_LS</a>:</td></tr>
<tr><th id="570">570</th><td>		<b>switch</b> (<a class="local col9 ref" href="#149event_code" title='event_code' data-ref="149event_code">event_code</a>) {</td></tr>
<tr><th id="571">571</th><td>		<b>case</b> <var>0x023</var>:</td></tr>
<tr><th id="572">572</th><td>		<b>case</b> <var>0x043</var>:</td></tr>
<tr><th id="573">573</th><td>		<b>case</b> <var>0x045</var>:</td></tr>
<tr><th id="574">574</th><td>		<b>case</b> <var>0x046</var>:</td></tr>
<tr><th id="575">575</th><td>		<b>case</b> <var>0x054</var>:</td></tr>
<tr><th id="576">576</th><td>		<b>case</b> <var>0x055</var>:</td></tr>
<tr><th id="577">577</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC20" title='amd_f15_PMC20' data-use='a' data-ref="amd_f15_PMC20">amd_f15_PMC20</a>;</td></tr>
<tr><th id="578">578</th><td>		<b>case</b> <var>0x02D</var>:</td></tr>
<tr><th id="579">579</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC3" title='amd_f15_PMC3' data-use='a' data-ref="amd_f15_PMC3">amd_f15_PMC3</a>;</td></tr>
<tr><th id="580">580</th><td>		<b>case</b> <var>0x02E</var>:</td></tr>
<tr><th id="581">581</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC30" title='amd_f15_PMC30' data-use='a' data-ref="amd_f15_PMC30">amd_f15_PMC30</a>;</td></tr>
<tr><th id="582">582</th><td>		<b>case</b> <var>0x031</var>:</td></tr>
<tr><th id="583">583</th><td>			<b>if</b> (<a class="ref fn" href="../../../../include/linux/bitops.h.html#hweight_long" title='hweight_long' data-ref="hweight_long">hweight_long</a>(<a class="local col8 ref" href="#148hwc" title='hwc' data-ref="148hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> &amp; <a class="macro" href="../../include/asm/perf_event.h.html#22" title="0x0000FF00ULL" data-ref="_M/ARCH_PERFMON_EVENTSEL_UMASK">ARCH_PERFMON_EVENTSEL_UMASK</a>) &lt;= <var>1</var>)</td></tr>
<tr><th id="584">584</th><td>				<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC20" title='amd_f15_PMC20' data-use='a' data-ref="amd_f15_PMC20">amd_f15_PMC20</a>;</td></tr>
<tr><th id="585">585</th><td>			<b>return</b> &amp;<a class="ref" href="../perf_event.h.html#emptyconstraint" title='emptyconstraint' data-ref="emptyconstraint">emptyconstraint</a>;</td></tr>
<tr><th id="586">586</th><td>		<b>case</b> <var>0x1C0</var>:</td></tr>
<tr><th id="587">587</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC53" title='amd_f15_PMC53' data-use='a' data-ref="amd_f15_PMC53">amd_f15_PMC53</a>;</td></tr>
<tr><th id="588">588</th><td>		<b>default</b>:</td></tr>
<tr><th id="589">589</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC50" title='amd_f15_PMC50' data-use='a' data-ref="amd_f15_PMC50">amd_f15_PMC50</a>;</td></tr>
<tr><th id="590">590</th><td>		}</td></tr>
<tr><th id="591">591</th><td>	<b>case</b> <a class="macro" href="#474" title="0x00000060ULL ... 0x00000070ULL" data-ref="_M/AMD_EVENT_CU">AMD_EVENT_CU</a>:</td></tr>
<tr><th id="592">592</th><td>	<b>case</b> <a class="macro" href="#475" title="0x00000080ULL ... 0x00000090ULL" data-ref="_M/AMD_EVENT_IC_DE">AMD_EVENT_IC_DE</a>:</td></tr>
<tr><th id="593">593</th><td>	<b>case</b> <a class="macro" href="#477" title="0x000000D0ULL" data-ref="_M/AMD_EVENT_DE">AMD_EVENT_DE</a>:</td></tr>
<tr><th id="594">594</th><td>		<b>switch</b> (<a class="local col9 ref" href="#149event_code" title='event_code' data-ref="149event_code">event_code</a>) {</td></tr>
<tr><th id="595">595</th><td>		<b>case</b> <var>0x08F</var>:</td></tr>
<tr><th id="596">596</th><td>		<b>case</b> <var>0x187</var>:</td></tr>
<tr><th id="597">597</th><td>		<b>case</b> <var>0x188</var>:</td></tr>
<tr><th id="598">598</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC0" title='amd_f15_PMC0' data-use='a' data-ref="amd_f15_PMC0">amd_f15_PMC0</a>;</td></tr>
<tr><th id="599">599</th><td>		<b>case</b> <var>0x0DB</var> ... <var>0x0DF</var>:</td></tr>
<tr><th id="600">600</th><td>		<b>case</b> <var>0x1D6</var>:</td></tr>
<tr><th id="601">601</th><td>		<b>case</b> <var>0x1D8</var>:</td></tr>
<tr><th id="602">602</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC50" title='amd_f15_PMC50' data-use='a' data-ref="amd_f15_PMC50">amd_f15_PMC50</a>;</td></tr>
<tr><th id="603">603</th><td>		<b>default</b>:</td></tr>
<tr><th id="604">604</th><td>			<b>return</b> &amp;<a class="tu ref" href="#amd_f15_PMC20" title='amd_f15_PMC20' data-use='a' data-ref="amd_f15_PMC20">amd_f15_PMC20</a>;</td></tr>
<tr><th id="605">605</th><td>		}</td></tr>
<tr><th id="606">606</th><td>	<b>case</b> <a class="macro" href="#478" title="0x000000E0ULL ... 0x000000F0ULL" data-ref="_M/AMD_EVENT_NB">AMD_EVENT_NB</a>:</td></tr>
<tr><th id="607">607</th><td>		<i>/* moved to uncore.c */</i></td></tr>
<tr><th id="608">608</th><td>		<b>return</b> &amp;<a class="ref" href="../perf_event.h.html#emptyconstraint" title='emptyconstraint' data-ref="emptyconstraint">emptyconstraint</a>;</td></tr>
<tr><th id="609">609</th><td>	<b>default</b>:</td></tr>
<tr><th id="610">610</th><td>		<b>return</b> &amp;<a class="ref" href="../perf_event.h.html#emptyconstraint" title='emptyconstraint' data-ref="emptyconstraint">emptyconstraint</a>;</td></tr>
<tr><th id="611">611</th><td>	}</td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="tu decl def fn" id="amd_event_sysfs_show" title='amd_event_sysfs_show' data-type='ssize_t amd_event_sysfs_show(char * page, u64 config)' data-ref="amd_event_sysfs_show">amd_event_sysfs_show</dfn>(<em>char</em> *<dfn class="local col0 decl" id="150page" title='page' data-type='char *' data-ref="150page">page</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col1 decl" id="151config" title='config' data-type='u64' data-ref="151config">config</dfn>)</td></tr>
<tr><th id="615">615</th><td>{</td></tr>
<tr><th id="616">616</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64">u64</a> <dfn class="local col2 decl" id="152event" title='event' data-type='u64' data-ref="152event">event</dfn> = (<a class="local col1 ref" href="#151config" title='config' data-ref="151config">config</a> &amp; <a class="macro" href="../../include/asm/perf_event.h.html#21" title="0x000000FFULL" data-ref="_M/ARCH_PERFMON_EVENTSEL_EVENT">ARCH_PERFMON_EVENTSEL_EVENT</a>) |</td></tr>
<tr><th id="617">617</th><td>		    (<a class="local col1 ref" href="#151config" title='config' data-ref="151config">config</a> &amp; <a class="macro" href="../../include/asm/perf_event.h.html#44" title="(0x000000FFULL | (0x0FULL &lt;&lt; 32))" data-ref="_M/AMD64_EVENTSEL_EVENT">AMD64_EVENTSEL_EVENT</a>) &gt;&gt; <var>24</var>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>	<b>return</b> <a class="ref fn" href="../perf_event.h.html#x86_event_sysfs_show" title='x86_event_sysfs_show' data-ref="x86_event_sysfs_show">x86_event_sysfs_show</a>(<a class="local col0 ref" href="#150page" title='page' data-ref="150page">page</a>, <a class="local col1 ref" href="#151config" title='config' data-ref="151config">config</a>, <a class="local col2 ref" href="#152event" title='event' data-ref="152event">event</a>);</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><em>static</em> <a class="macro" href="../../../../include/linux/init.h.html#52" title="__attribute__ ((__section__(&quot;.init.rodata&quot;)))" data-ref="_M/__initconst">__initconst</a> <em>const</em> <b>struct</b> <a class="type" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a> <dfn class="tu decl def" id="amd_pmu" title='amd_pmu' data-type='const struct x86_pmu' data-ref="amd_pmu">amd_pmu</dfn> = {</td></tr>
<tr><th id="623">623</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::name" title='x86_pmu::name' data-ref="x86_pmu::name">name</a>			= <q>"AMD"</q>,</td></tr>
<tr><th id="624">624</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::handle_irq" title='x86_pmu::handle_irq' data-ref="x86_pmu::handle_irq">handle_irq</a>		= <a class="ref fn" href="../perf_event.h.html#x86_pmu_handle_irq" title='x86_pmu_handle_irq' data-ref="x86_pmu_handle_irq">x86_pmu_handle_irq</a>,</td></tr>
<tr><th id="625">625</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::disable_all" title='x86_pmu::disable_all' data-ref="x86_pmu::disable_all">disable_all</a>		= <a class="ref fn" href="../perf_event.h.html#x86_pmu_disable_all" title='x86_pmu_disable_all' data-ref="x86_pmu_disable_all">x86_pmu_disable_all</a>,</td></tr>
<tr><th id="626">626</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::enable_all" title='x86_pmu::enable_all' data-ref="x86_pmu::enable_all">enable_all</a>		= <a class="ref fn" href="../perf_event.h.html#x86_pmu_enable_all" title='x86_pmu_enable_all' data-ref="x86_pmu_enable_all">x86_pmu_enable_all</a>,</td></tr>
<tr><th id="627">627</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::enable" title='x86_pmu::enable' data-ref="x86_pmu::enable">enable</a>			= <a class="ref fn" href="../perf_event.h.html#x86_pmu_enable_event" title='x86_pmu_enable_event' data-ref="x86_pmu_enable_event">x86_pmu_enable_event</a>,</td></tr>
<tr><th id="628">628</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::disable" title='x86_pmu::disable' data-ref="x86_pmu::disable">disable</a>		= <a class="ref fn" href="../perf_event.h.html#x86_pmu_disable_event" title='x86_pmu_disable_event' data-ref="x86_pmu_disable_event">x86_pmu_disable_event</a>,</td></tr>
<tr><th id="629">629</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::hw_config" title='x86_pmu::hw_config' data-ref="x86_pmu::hw_config">hw_config</a>		= <a class="tu ref fn" href="#amd_pmu_hw_config" title='amd_pmu_hw_config' data-ref="amd_pmu_hw_config">amd_pmu_hw_config</a>,</td></tr>
<tr><th id="630">630</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::schedule_events" title='x86_pmu::schedule_events' data-ref="x86_pmu::schedule_events">schedule_events</a>	= <a class="ref fn" href="../perf_event.h.html#x86_schedule_events" title='x86_schedule_events' data-ref="x86_schedule_events">x86_schedule_events</a>,</td></tr>
<tr><th id="631">631</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::eventsel" title='x86_pmu::eventsel' data-ref="x86_pmu::eventsel">eventsel</a>		= <a class="macro" href="../../include/asm/msr-index.h.html#420" title="0xc0010000" data-ref="_M/MSR_K7_EVNTSEL0">MSR_K7_EVNTSEL0</a>,</td></tr>
<tr><th id="632">632</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::perfctr" title='x86_pmu::perfctr' data-ref="x86_pmu::perfctr">perfctr</a>		= <a class="macro" href="../../include/asm/msr-index.h.html#421" title="0xc0010004" data-ref="_M/MSR_K7_PERFCTR0">MSR_K7_PERFCTR0</a>,</td></tr>
<tr><th id="633">633</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::addr_offset" title='x86_pmu::addr_offset' data-ref="x86_pmu::addr_offset">addr_offset</a>            = <a class="tu ref fn" href="#amd_pmu_addr_offset" title='amd_pmu_addr_offset' data-ref="amd_pmu_addr_offset">amd_pmu_addr_offset</a>,</td></tr>
<tr><th id="634">634</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::event_map" title='x86_pmu::event_map' data-ref="x86_pmu::event_map">event_map</a>		= <a class="tu ref fn" href="#amd_pmu_event_map" title='amd_pmu_event_map' data-ref="amd_pmu_event_map">amd_pmu_event_map</a>,</td></tr>
<tr><th id="635">635</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::max_events" title='x86_pmu::max_events' data-ref="x86_pmu::max_events">max_events</a>		= <a class="macro" href="../../../../include/linux/kernel.h.html#72" title="(sizeof(amd_perfmon_event_map) / sizeof((amd_perfmon_event_map)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((amd_perfmon_event_map)), typeof(&amp;(amd_perfmon_event_map)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="tu ref" href="#amd_perfmon_event_map" title='amd_perfmon_event_map' data-use='r' data-ref="amd_perfmon_event_map"><a class="tu ref" href="#amd_perfmon_event_map" title='amd_perfmon_event_map' data-use='a' data-ref="amd_perfmon_event_map">amd_perfmon_event_map</a></a>),</td></tr>
<tr><th id="636">636</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</a>		= <a class="macro" href="../../include/asm/perf_event.h.html#69" title="4" data-ref="_M/AMD64_NUM_COUNTERS">AMD64_NUM_COUNTERS</a>,</td></tr>
<tr><th id="637">637</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cntval_bits" title='x86_pmu::cntval_bits' data-ref="x86_pmu::cntval_bits">cntval_bits</a>		= <var>48</var>,</td></tr>
<tr><th id="638">638</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cntval_mask" title='x86_pmu::cntval_mask' data-ref="x86_pmu::cntval_mask">cntval_mask</a>		= (<var>1ULL</var> &lt;&lt; <var>48</var>) - <var>1</var>,</td></tr>
<tr><th id="639">639</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::apic" title='x86_pmu::apic' data-ref="x86_pmu::apic">apic</a>			= <var>1</var>,</td></tr>
<tr><th id="640">640</th><td>	<i>/* use highest bit to detect overflow */</i></td></tr>
<tr><th id="641">641</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::max_period" title='x86_pmu::max_period' data-ref="x86_pmu::max_period">max_period</a>		= (<var>1ULL</var> &lt;&lt; <var>47</var>) - <var>1</var>,</td></tr>
<tr><th id="642">642</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::get_event_constraints" title='x86_pmu::get_event_constraints' data-ref="x86_pmu::get_event_constraints">get_event_constraints</a>	= <a class="tu ref fn" href="#amd_get_event_constraints" title='amd_get_event_constraints' data-ref="amd_get_event_constraints">amd_get_event_constraints</a>,</td></tr>
<tr><th id="643">643</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::put_event_constraints" title='x86_pmu::put_event_constraints' data-ref="x86_pmu::put_event_constraints">put_event_constraints</a>	= <a class="tu ref fn" href="#amd_put_event_constraints" title='amd_put_event_constraints' data-ref="amd_put_event_constraints">amd_put_event_constraints</a>,</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::format_attrs" title='x86_pmu::format_attrs' data-ref="x86_pmu::format_attrs">format_attrs</a>		= <a class="tu ref" href="#amd_format_attr" title='amd_format_attr' data-ref="amd_format_attr">amd_format_attr</a>,</td></tr>
<tr><th id="646">646</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::events_sysfs_show" title='x86_pmu::events_sysfs_show' data-ref="x86_pmu::events_sysfs_show">events_sysfs_show</a>	= <a class="tu ref fn" href="#amd_event_sysfs_show" title='amd_event_sysfs_show' data-ref="amd_event_sysfs_show">amd_event_sysfs_show</a>,</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cpu_prepare" title='x86_pmu::cpu_prepare' data-ref="x86_pmu::cpu_prepare">cpu_prepare</a>		= <a class="tu ref fn" href="#amd_pmu_cpu_prepare" title='amd_pmu_cpu_prepare' data-ref="amd_pmu_cpu_prepare">amd_pmu_cpu_prepare</a>,</td></tr>
<tr><th id="649">649</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cpu_starting" title='x86_pmu::cpu_starting' data-ref="x86_pmu::cpu_starting">cpu_starting</a>		= <a class="tu ref fn" href="#amd_pmu_cpu_starting" title='amd_pmu_cpu_starting' data-ref="amd_pmu_cpu_starting">amd_pmu_cpu_starting</a>,</td></tr>
<tr><th id="650">650</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cpu_dead" title='x86_pmu::cpu_dead' data-ref="x86_pmu::cpu_dead">cpu_dead</a>		= <a class="tu ref fn" href="#amd_pmu_cpu_dead" title='amd_pmu_cpu_dead' data-ref="amd_pmu_cpu_dead">amd_pmu_cpu_dead</a>,</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</a>	= <var>1</var>,</td></tr>
<tr><th id="653">653</th><td>};</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><em>static</em> <em>int</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="tu decl def fn" id="amd_core_pmu_init" title='amd_core_pmu_init' data-type='int amd_core_pmu_init()' data-ref="amd_core_pmu_init">amd_core_pmu_init</dfn>(<em>void</em>)</td></tr>
<tr><th id="656">656</th><td>{</td></tr>
<tr><th id="657">657</th><td>	<b>if</b> (!<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 6*32+23)) &amp;&amp; ( (((( 6*32+23))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 6*32+23))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 6*32+23))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 6*32+23))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; (0) )) || (((( 6*32+23))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (((( 6*32+23))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 6*32+23))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 6*32+23))) ? constant_test_bit((( 6*32+23)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 6*32+23)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#180" title="( 6*32+23)" data-ref="_M/X86_FEATURE_PERFCTR_CORE">X86_FEATURE_PERFCTR_CORE</a>))</td></tr>
<tr><th id="658">658</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>	<b>switch</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a>) {</td></tr>
<tr><th id="661">661</th><td>	<b>case</b> <var>0x15</var>:</td></tr>
<tr><th id="662">662</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#321" title="printk(&quot;\001&quot; &quot;c&quot; &quot;Fam15h &quot;)" data-ref="_M/pr_cont">pr_cont</a>(<q>"Fam15h "</q>);</td></tr>
<tr><th id="663">663</th><td>		<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::get_event_constraints" title='x86_pmu::get_event_constraints' data-ref="x86_pmu::get_event_constraints">get_event_constraints</a> = <a class="tu ref fn" href="#amd_get_event_constraints_f15h" title='amd_get_event_constraints_f15h' data-use='r' data-ref="amd_get_event_constraints_f15h">amd_get_event_constraints_f15h</a>;</td></tr>
<tr><th id="664">664</th><td>		<b>break</b>;</td></tr>
<tr><th id="665">665</th><td>	<b>case</b> <var>0x17</var>:</td></tr>
<tr><th id="666">666</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#321" title="printk(&quot;\001&quot; &quot;c&quot; &quot;Fam17h &quot;)" data-ref="_M/pr_cont">pr_cont</a>(<q>"Fam17h "</q>);</td></tr>
<tr><th id="667">667</th><td>		<i>/*</i></td></tr>
<tr><th id="668">668</th><td><i>		 * In family 17h, there are no event constraints in the PMC hardware.</i></td></tr>
<tr><th id="669">669</th><td><i>		 * We fallback to using default amd_get_event_constraints.</i></td></tr>
<tr><th id="670">670</th><td><i>		 */</i></td></tr>
<tr><th id="671">671</th><td>		<b>break</b>;</td></tr>
<tr><th id="672">672</th><td>	<b>default</b>:</td></tr>
<tr><th id="673">673</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#307" title="printk(&quot;\001&quot; &quot;3&quot; &quot;core perfctr but no constraints; unknown hardware!\n&quot;)" data-ref="_M/pr_err">pr_err</a>(<q>"core perfctr but no constraints; unknown hardware!\n"</q>);</td></tr>
<tr><th id="674">674</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#23" title="19" data-ref="_M/ENODEV">ENODEV</a>;</td></tr>
<tr><th id="675">675</th><td>	}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>	<i>/*</i></td></tr>
<tr><th id="678">678</th><td><i>	 * If core performance counter extensions exists, we must use</i></td></tr>
<tr><th id="679">679</th><td><i>	 * MSR_F15H_PERF_CTL/MSR_F15H_PERF_CTR msrs. See also</i></td></tr>
<tr><th id="680">680</th><td><i>	 * amd_pmu_addr_offset().</i></td></tr>
<tr><th id="681">681</th><td><i>	 */</i></td></tr>
<tr><th id="682">682</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::eventsel" title='x86_pmu::eventsel' data-ref="x86_pmu::eventsel">eventsel</a>	= <a class="macro" href="../../include/asm/msr-index.h.html#371" title="0xc0010200" data-ref="_M/MSR_F15H_PERF_CTL">MSR_F15H_PERF_CTL</a>;</td></tr>
<tr><th id="683">683</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::perfctr" title='x86_pmu::perfctr' data-ref="x86_pmu::perfctr">perfctr</a>		= <a class="macro" href="../../include/asm/msr-index.h.html#379" title="0xc0010201" data-ref="_M/MSR_F15H_PERF_CTR">MSR_F15H_PERF_CTR</a>;</td></tr>
<tr><th id="684">684</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</a>	= <a class="macro" href="../../include/asm/perf_event.h.html#70" title="6" data-ref="_M/AMD64_NUM_COUNTERS_CORE">AMD64_NUM_COUNTERS_CORE</a>;</td></tr>
<tr><th id="685">685</th><td>	<i>/*</i></td></tr>
<tr><th id="686">686</th><td><i>	 * AMD Core perfctr has separate MSRs for the NB events, see</i></td></tr>
<tr><th id="687">687</th><td><i>	 * the amd/uncore.c driver.</i></td></tr>
<tr><th id="688">688</th><td><i>	 */</i></td></tr>
<tr><th id="689">689</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</a> = <var>0</var>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>	<a class="macro" href="../../../../include/linux/printk.h.html#321" title="printk(&quot;\001&quot; &quot;c&quot; &quot;core perfctr, &quot;)" data-ref="_M/pr_cont">pr_cont</a>(<q>"core perfctr, "</q>);</td></tr>
<tr><th id="692">692</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="693">693</th><td>}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <em>int</em> <dfn class="decl def fn" id="amd_pmu_init" title='amd_pmu_init' data-ref="amd_pmu_init">amd_pmu_init</dfn>(<em>void</em>)</td></tr>
<tr><th id="696">696</th><td>{</td></tr>
<tr><th id="697">697</th><td>	<em>int</em> <dfn class="local col3 decl" id="153ret" title='ret' data-type='int' data-ref="153ret">ret</dfn>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>	<i>/* Performance-monitoring supported from K7 and later: */</i></td></tr>
<tr><th id="700">700</th><td>	<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> &lt; <var>6</var>)</td></tr>
<tr><th id="701">701</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#23" title="19" data-ref="_M/ENODEV">ENODEV</a>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a> = <a class="tu ref" href="#amd_pmu" title='amd_pmu' data-use='r' data-ref="amd_pmu">amd_pmu</a>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>	<a class="local col3 ref" href="#153ret" title='ret' data-ref="153ret">ret</a> = <a class="tu ref fn" href="#amd_core_pmu_init" title='amd_core_pmu_init' data-use='c' data-ref="amd_core_pmu_init">amd_core_pmu_init</a>();</td></tr>
<tr><th id="706">706</th><td>	<b>if</b> (<a class="local col3 ref" href="#153ret" title='ret' data-ref="153ret">ret</a>)</td></tr>
<tr><th id="707">707</th><td>		<b>return</b> <a class="local col3 ref" href="#153ret" title='ret' data-ref="153ret">ret</a>;</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>	<b>if</b> (<a class="macro" href="../../../../include/linux/cpumask.h.html#100" title="cpumask_weight(((const struct cpumask *)&amp;__cpu_possible_mask))" data-ref="_M/num_possible_cpus">num_possible_cpus</a>() == <var>1</var>) {</td></tr>
<tr><th id="710">710</th><td>		<i>/*</i></td></tr>
<tr><th id="711">711</th><td><i>		 * No point in allocating data structures to serialize</i></td></tr>
<tr><th id="712">712</th><td><i>		 * against other CPUs, when there is only the one CPU.</i></td></tr>
<tr><th id="713">713</th><td><i>		 */</i></td></tr>
<tr><th id="714">714</th><td>		<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</a> = <var>0</var>;</td></tr>
<tr><th id="715">715</th><td>	}</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>	<i>/* Events are common for all AMDs */</i></td></tr>
<tr><th id="718">718</th><td>	<a class="macro" href="../../include/asm/string_64.h.html#37" title="({ size_t __len = (sizeof(hw_cache_event_ids)); void *__ret; if (__builtin_constant_p(sizeof(hw_cache_event_ids)) &amp;&amp; __len &gt;= 64) __ret = __memcpy((hw_cache_event_ids), (amd_hw_cache_event_ids), __len); else __ret = __builtin_memcpy((hw_cache_event_ids), (amd_hw_cache_event_ids), __len); __ret; })" data-ref="_M/memcpy">memcpy</a>(<a class="ref" href="../perf_event.h.html#hw_cache_event_ids" title='hw_cache_event_ids' data-ref="hw_cache_event_ids">hw_cache_event_ids</a>, <a class="tu ref" href="#amd_hw_cache_event_ids" title='amd_hw_cache_event_ids' data-use='r' data-ref="amd_hw_cache_event_ids">amd_hw_cache_event_ids</a>,</td></tr>
<tr><th id="719">719</th><td>	       <b>sizeof</b>(<a class="ref" href="../perf_event.h.html#hw_cache_event_ids" title='hw_cache_event_ids' data-ref="hw_cache_event_ids">hw_cache_event_ids</a>));</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="722">722</th><td>}</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td><em>void</em> <dfn class="decl def fn" id="amd_pmu_enable_virt" title='amd_pmu_enable_virt' data-ref="amd_pmu_enable_virt">amd_pmu_enable_virt</dfn>(<em>void</em>)</td></tr>
<tr><th id="725">725</th><td>{</td></tr>
<tr><th id="726">726</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col4 decl" id="154cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="154cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#254" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#705" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>	<a class="local col4 ref" href="#154cpuc" title='cpuc' data-ref="154cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::perf_ctr_virt_mask" title='cpu_hw_events::perf_ctr_virt_mask' data-ref="cpu_hw_events::perf_ctr_virt_mask">perf_ctr_virt_mask</a> = <var>0</var>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>	<i>/* Reload all events */</i></td></tr>
<tr><th id="731">731</th><td>	<a class="ref fn" href="../perf_event.h.html#x86_pmu_disable_all" title='x86_pmu_disable_all' data-ref="x86_pmu_disable_all">x86_pmu_disable_all</a>();</td></tr>
<tr><th id="732">732</th><td>	<a class="ref fn" href="../perf_event.h.html#x86_pmu_enable_all" title='x86_pmu_enable_all' data-ref="x86_pmu_enable_all">x86_pmu_enable_all</a>(<var>0</var>);</td></tr>
<tr><th id="733">733</th><td>}</td></tr>
<tr><th id="734">734</th><td><a class="macro" href="../../../../include/linux/export.h.html#100" title="extern typeof(amd_pmu_enable_virt) amd_pmu_enable_virt; static const char __kstrtab_amd_pmu_enable_virt[] __attribute__((section(&quot;__ksymtab_strings&quot;), aligned(1))) = &quot;amd_pmu_enable_virt&quot;; static const struct kernel_symbol __ksymtab_amd_pmu_enable_virt __attribute__((__used__)) __attribute__((section(&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;amd_pmu_enable_virt&quot;), used)) = { (unsigned long)&amp;amd_pmu_enable_virt, __kstrtab_amd_pmu_enable_virt }" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#amd_pmu_enable_virt" title='amd_pmu_enable_virt' data-ref="amd_pmu_enable_virt"><a class="ref fn" href="#amd_pmu_enable_virt" title='amd_pmu_enable_virt' data-ref="amd_pmu_enable_virt"><a class="ref fn" href="#amd_pmu_enable_virt" title='amd_pmu_enable_virt' data-ref="amd_pmu_enable_virt"><a class="ref fn" href="#amd_pmu_enable_virt" title='amd_pmu_enable_virt' data-ref="amd_pmu_enable_virt">amd_pmu_enable_virt</a></a></a></a>);</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><em>void</em> <dfn class="decl def fn" id="amd_pmu_disable_virt" title='amd_pmu_disable_virt' data-ref="amd_pmu_disable_virt">amd_pmu_disable_virt</dfn>(<em>void</em>)</td></tr>
<tr><th id="737">737</th><td>{</td></tr>
<tr><th id="738">738</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col5 decl" id="155cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="155cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#254" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#705" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>	<i>/*</i></td></tr>
<tr><th id="741">741</th><td><i>	 * We only mask out the Host-only bit so that host-only counting works</i></td></tr>
<tr><th id="742">742</th><td><i>	 * when SVM is disabled. If someone sets up a guest-only counter when</i></td></tr>
<tr><th id="743">743</th><td><i>	 * SVM is disabled the Guest-only bits still gets set and the counter</i></td></tr>
<tr><th id="744">744</th><td><i>	 * will not count anything.</i></td></tr>
<tr><th id="745">745</th><td><i>	 */</i></td></tr>
<tr><th id="746">746</th><td>	<a class="local col5 ref" href="#155cpuc" title='cpuc' data-ref="155cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::perf_ctr_virt_mask" title='cpu_hw_events::perf_ctr_virt_mask' data-ref="cpu_hw_events::perf_ctr_virt_mask">perf_ctr_virt_mask</a> = <a class="macro" href="../../include/asm/perf_event.h.html#38" title="(1ULL &lt;&lt; 41)" data-ref="_M/AMD64_EVENTSEL_HOSTONLY">AMD64_EVENTSEL_HOSTONLY</a>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>	<i>/* Reload all events */</i></td></tr>
<tr><th id="749">749</th><td>	<a class="ref fn" href="../perf_event.h.html#x86_pmu_disable_all" title='x86_pmu_disable_all' data-ref="x86_pmu_disable_all">x86_pmu_disable_all</a>();</td></tr>
<tr><th id="750">750</th><td>	<a class="ref fn" href="../perf_event.h.html#x86_pmu_enable_all" title='x86_pmu_enable_all' data-ref="x86_pmu_enable_all">x86_pmu_enable_all</a>(<var>0</var>);</td></tr>
<tr><th id="751">751</th><td>}</td></tr>
<tr><th id="752">752</th><td><a class="macro" href="../../../../include/linux/export.h.html#100" title="extern typeof(amd_pmu_disable_virt) amd_pmu_disable_virt; static const char __kstrtab_amd_pmu_disable_virt[] __attribute__((section(&quot;__ksymtab_strings&quot;), aligned(1))) = &quot;amd_pmu_disable_virt&quot;; static const struct kernel_symbol __ksymtab_amd_pmu_disable_virt __attribute__((__used__)) __attribute__((section(&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;amd_pmu_disable_virt&quot;), used)) = { (unsigned long)&amp;amd_pmu_disable_virt, __kstrtab_amd_pmu_disable_virt }" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#amd_pmu_disable_virt" title='amd_pmu_disable_virt' data-ref="amd_pmu_disable_virt"><a class="ref fn" href="#amd_pmu_disable_virt" title='amd_pmu_disable_virt' data-ref="amd_pmu_disable_virt"><a class="ref fn" href="#amd_pmu_disable_virt" title='amd_pmu_disable_virt' data-ref="amd_pmu_disable_virt"><a class="ref fn" href="#amd_pmu_disable_virt" title='amd_pmu_disable_virt' data-ref="amd_pmu_disable_virt">amd_pmu_disable_virt</a></a></a></a>);</td></tr>
<tr><th id="753">753</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
