

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Mon Oct  3 15:58:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cordic
* Solution:       s_pipeline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordic_calculate_fu_62  |cordic_calculate  |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    138|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    552|   2368|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     39|    -|
|Register         |        -|   -|     42|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    594|   2545|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|     14|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+-----+------+-----+
    |          Instance          |      Module      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+------------------+---------+----+-----+------+-----+
    |grp_cordic_calculate_fu_62  |cordic_calculate  |        0|   0|  552|  2368|    0|
    +----------------------------+------------------+---------+----+-----+------+-----+
    |Total                       |                  |        0|   0|  552|  2368|    0|
    +----------------------------+------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |alpha_V_1_fu_92_p2         |         -|   0|  0|  24|          17|          17|
    |alpha_V_fu_80_p2           |         -|   0|  0|  24|          16|          17|
    |grp_fu_68_p2               |         -|   0|  0|  23|           1|          16|
    |icmp_ln1494_fu_74_p2       |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln1495_fu_86_p2       |      icmp|   0|  0|  13|          17|          16|
    |or_ln1494_fu_122_p2        |        or|   0|  0|   2|           1|           1|
    |alpha_V_2_fu_106_p3        |    select|   0|  0|  17|           1|          17|
    |flag_V_fu_128_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln1494_1_fu_114_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln24_fu_98_p3       |    select|   0|  0|  17|           1|          17|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|          73|         121|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    |cos_out    |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  39|          8|   17|         53|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |alpha_V_2_reg_150                        |  17|   0|   17|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |flag_V_reg_155                           |   2|   0|    2|          0|
    |flag_delay_V_reg_165                     |   2|   0|    2|          0|
    |grp_cordic_calculate_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |mycos_V_reg_160                          |  16|   0|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  42|   0|   42|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|full_alpha      |   in|   17|     ap_none|    full_alpha|        scalar|
|sin_out         |  out|   16|      ap_vld|       sin_out|       pointer|
|sin_out_ap_vld  |  out|    1|      ap_vld|       sin_out|       pointer|
|cos_out         |  out|   16|      ap_vld|       cos_out|       pointer|
|cos_out_ap_vld  |  out|    1|      ap_vld|       cos_out|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

