// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _QuantAct_1_channel_HH_
#define _QuantAct_1_channel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "softmax_mul_32ns_bkb.h"

namespace ap_rtl {

struct QuantAct_1_channel : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > in_quant_iter_c_V_V_dout;
    sc_in< sc_logic > in_quant_iter_c_V_V_empty_n;
    sc_out< sc_logic > in_quant_iter_c_V_V_read;
    sc_in< sc_lv<32> > in_quant_iter_r_V_V_dout;
    sc_in< sc_logic > in_quant_iter_r_V_V_empty_n;
    sc_out< sc_logic > in_quant_iter_r_V_V_read;
    sc_out< sc_lv<32> > in_proc_2_iter_r_V_V_din;
    sc_in< sc_logic > in_proc_2_iter_r_V_V_full_n;
    sc_out< sc_logic > in_proc_2_iter_r_V_V_write;
    sc_out< sc_lv<32> > in_proc_2_iter_c_V_V_din;
    sc_in< sc_logic > in_proc_2_iter_c_V_V_full_n;
    sc_out< sc_logic > in_proc_2_iter_c_V_V_write;
    sc_out< sc_lv<32> > sum_V_V_din;
    sc_in< sc_logic > sum_V_V_full_n;
    sc_out< sc_logic > sum_V_V_write;
    sc_in< sc_lv<1024> > in_quant_V_V_dout;
    sc_in< sc_logic > in_quant_V_V_empty_n;
    sc_out< sc_logic > in_quant_V_V_read;
    sc_out< sc_lv<256> > in_proc_2_V_V_din;
    sc_in< sc_logic > in_proc_2_V_V_full_n;
    sc_out< sc_logic > in_proc_2_V_V_write;


    // Module declarations
    QuantAct_1_channel(sc_module_name name);
    SC_HAS_PROCESS(QuantAct_1_channel);

    ~QuantAct_1_channel();

    sc_trace_file* mVcdFile;

    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U24;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U25;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U26;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U27;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U28;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U29;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U30;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U31;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U32;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U33;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U34;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U35;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U36;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U37;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U38;
    softmax_mul_32ns_bkb<1,2,32,64,95>* softmax_mul_32ns_bkb_U39;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_quant_iter_c_V_V_blk_n;
    sc_signal< sc_logic > in_quant_iter_r_V_V_blk_n;
    sc_signal< sc_logic > in_proc_2_iter_r_V_V_blk_n;
    sc_signal< sc_logic > in_proc_2_iter_c_V_V_blk_n;
    sc_signal< sc_logic > sum_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_62_i_reg_1954;
    sc_signal< sc_lv<1> > tmp_62_i_reg_1954_pp0_iter5_reg;
    sc_signal< sc_logic > in_quant_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1925;
    sc_signal< sc_logic > in_proc_2_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1925_pp0_iter4_reg;
    sc_signal< sc_lv<64> > indvar_flatten_reg_248;
    sc_signal< sc_lv<32> > l_i_reg_259;
    sc_signal< sc_lv<32> > tmp_V_26_reg_1903;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > tmp_V_reg_1910;
    sc_signal< sc_lv<32> > tmp_i_fu_270_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_1915;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bound_fu_281_p2;
    sc_signal< sc_lv<64> > bound_reg_1920;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_287_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1925_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1925_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1925_pp0_iter3_reg;
    sc_signal< sc_lv<64> > indvar_flatten_next_fu_292_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_61_i_fu_311_p2;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1934;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1934_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1934_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1934_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_61_i_reg_1934_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_62_i_fu_317_p2;
    sc_signal< sc_lv<1> > tmp_62_i_reg_1954_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_62_i_reg_1954_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_62_i_reg_1954_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_62_i_reg_1954_pp0_iter4_reg;
    sc_signal< sc_lv<32> > l_fu_322_p2;
    sc_signal< sc_lv<64> > tmp_171_fu_328_p1;
    sc_signal< sc_lv<64> > tmp_171_reg_1963;
    sc_signal< sc_lv<64> > p_Result_29_1_i_reg_1968;
    sc_signal< sc_lv<64> > p_Result_29_2_i_reg_1973;
    sc_signal< sc_lv<64> > p_Result_29_3_i_reg_1978;
    sc_signal< sc_lv<64> > p_Result_29_4_i_reg_1983;
    sc_signal< sc_lv<64> > p_Result_29_5_i_reg_1988;
    sc_signal< sc_lv<64> > p_Result_29_6_i_reg_1993;
    sc_signal< sc_lv<64> > p_Result_29_7_i_reg_1998;
    sc_signal< sc_lv<64> > p_Result_29_8_i_reg_2003;
    sc_signal< sc_lv<64> > p_Result_29_9_i_reg_2008;
    sc_signal< sc_lv<64> > p_Result_29_i_reg_2013;
    sc_signal< sc_lv<64> > p_Result_29_10_i_reg_2018;
    sc_signal< sc_lv<64> > p_Result_29_11_i_reg_2023;
    sc_signal< sc_lv<64> > p_Result_29_12_i_reg_2028;
    sc_signal< sc_lv<64> > p_Result_29_13_i_reg_2033;
    sc_signal< sc_lv<64> > p_Result_29_14_i_reg_2038;
    sc_signal< sc_lv<1> > tmp_172_reg_2123;
    sc_signal< sc_lv<16> > read2_V_i_reg_2128;
    sc_signal< sc_lv<1> > tmp_173_reg_2134;
    sc_signal< sc_lv<16> > read2_V_i_403_reg_2139;
    sc_signal< sc_lv<1> > tmp_174_reg_2145;
    sc_signal< sc_lv<16> > read2_V_2_i_reg_2150;
    sc_signal< sc_lv<1> > tmp_175_reg_2156;
    sc_signal< sc_lv<16> > read2_V_3_i_reg_2161;
    sc_signal< sc_lv<1> > tmp_176_reg_2167;
    sc_signal< sc_lv<16> > read2_V_4_i_reg_2172;
    sc_signal< sc_lv<1> > tmp_177_reg_2178;
    sc_signal< sc_lv<16> > read2_V_5_i_reg_2183;
    sc_signal< sc_lv<1> > tmp_178_reg_2189;
    sc_signal< sc_lv<16> > read2_V_6_i_reg_2194;
    sc_signal< sc_lv<1> > tmp_179_reg_2200;
    sc_signal< sc_lv<16> > read2_V_7_i_reg_2205;
    sc_signal< sc_lv<1> > tmp_180_reg_2211;
    sc_signal< sc_lv<16> > read2_V_8_i_reg_2216;
    sc_signal< sc_lv<1> > tmp_181_reg_2222;
    sc_signal< sc_lv<16> > read2_V_9_i_reg_2227;
    sc_signal< sc_lv<1> > tmp_182_reg_2233;
    sc_signal< sc_lv<16> > read2_V_10_i_reg_2238;
    sc_signal< sc_lv<1> > tmp_183_reg_2244;
    sc_signal< sc_lv<16> > read2_V_11_i_reg_2249;
    sc_signal< sc_lv<1> > tmp_184_reg_2255;
    sc_signal< sc_lv<16> > read2_V_12_i_reg_2260;
    sc_signal< sc_lv<1> > tmp_185_reg_2266;
    sc_signal< sc_lv<16> > read2_V_13_i_reg_2271;
    sc_signal< sc_lv<1> > tmp_186_reg_2277;
    sc_signal< sc_lv<16> > read2_V_14_i_reg_2282;
    sc_signal< sc_lv<1> > tmp_187_reg_2288;
    sc_signal< sc_lv<16> > read2_V_15_i_reg_2293;
    sc_signal< sc_lv<16> > p_4_i_fu_919_p3;
    sc_signal< sc_lv<16> > p_4_i_reg_2299;
    sc_signal< sc_lv<16> > p_4_1_i_fu_930_p3;
    sc_signal< sc_lv<16> > p_4_1_i_reg_2305;
    sc_signal< sc_lv<16> > p_2_i_fu_953_p3;
    sc_signal< sc_lv<16> > p_2_i_reg_2311;
    sc_signal< sc_lv<16> > p_3_i_fu_978_p3;
    sc_signal< sc_lv<16> > p_3_i_reg_2317;
    sc_signal< sc_lv<16> > p_4_4_i_fu_991_p3;
    sc_signal< sc_lv<16> > p_4_4_i_reg_2323;
    sc_signal< sc_lv<16> > p_4_5_i_fu_1002_p3;
    sc_signal< sc_lv<16> > p_4_5_i_reg_2329;
    sc_signal< sc_lv<16> > p_6_i_fu_1025_p3;
    sc_signal< sc_lv<16> > p_6_i_reg_2335;
    sc_signal< sc_lv<16> > p_7_i_fu_1050_p3;
    sc_signal< sc_lv<16> > p_7_i_reg_2341;
    sc_signal< sc_lv<16> > p_8_i_fu_1075_p3;
    sc_signal< sc_lv<16> > p_8_i_reg_2347;
    sc_signal< sc_lv<16> > p_9_i_fu_1100_p3;
    sc_signal< sc_lv<16> > p_9_i_reg_2353;
    sc_signal< sc_lv<16> > p_i_409_fu_1125_p3;
    sc_signal< sc_lv<16> > p_i_409_reg_2359;
    sc_signal< sc_lv<16> > p_10_i_fu_1150_p3;
    sc_signal< sc_lv<16> > p_10_i_reg_2365;
    sc_signal< sc_lv<16> > p_11_i_fu_1175_p3;
    sc_signal< sc_lv<16> > p_11_i_reg_2371;
    sc_signal< sc_lv<16> > p_12_i_fu_1200_p3;
    sc_signal< sc_lv<16> > p_12_i_reg_2377;
    sc_signal< sc_lv<16> > p_13_i_fu_1225_p3;
    sc_signal< sc_lv<16> > p_13_i_reg_2383;
    sc_signal< sc_lv<16> > p_14_i_fu_1250_p3;
    sc_signal< sc_lv<16> > p_14_i_reg_2389;
    sc_signal< sc_lv<32> > tmp1_fu_1731_p2;
    sc_signal< sc_lv<32> > tmp1_reg_2395;
    sc_signal< sc_lv<32> > tmp4_fu_1749_p2;
    sc_signal< sc_lv<32> > tmp4_reg_2400;
    sc_signal< sc_lv<32> > tmp7_fu_1791_p2;
    sc_signal< sc_lv<32> > tmp7_reg_2405;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > sum_0_V_1_fu_136;
    sc_signal< sc_lv<32> > sum_0_V_fu_1328_p3;
    sc_signal< sc_lv<32> > sum_1_V_1_fu_140;
    sc_signal< sc_lv<32> > sum_1_V_fu_1357_p3;
    sc_signal< sc_lv<32> > sum_2_V_1_fu_144;
    sc_signal< sc_lv<32> > sum_2_V_fu_1373_p3;
    sc_signal< sc_lv<32> > sum_3_V_1_fu_148;
    sc_signal< sc_lv<32> > sum_3_V_fu_1389_p3;
    sc_signal< sc_lv<32> > sum_4_V_1_fu_152;
    sc_signal< sc_lv<32> > sum_4_V_fu_1418_p3;
    sc_signal< sc_lv<32> > sum_5_V_1_fu_156;
    sc_signal< sc_lv<32> > sum_5_V_fu_1447_p3;
    sc_signal< sc_lv<32> > sum_6_V_1_fu_160;
    sc_signal< sc_lv<32> > sum_6_V_fu_1463_p3;
    sc_signal< sc_lv<32> > sum_7_V_1_fu_164;
    sc_signal< sc_lv<32> > sum_7_V_fu_1479_p3;
    sc_signal< sc_lv<32> > sum_8_V_1_fu_168;
    sc_signal< sc_lv<32> > sum_8_V_fu_1495_p3;
    sc_signal< sc_lv<32> > sum_9_V_1_fu_172;
    sc_signal< sc_lv<32> > sum_9_V_fu_1511_p3;
    sc_signal< sc_lv<32> > sum_10_V_1_fu_176;
    sc_signal< sc_lv<32> > sum_10_V_fu_1527_p3;
    sc_signal< sc_lv<32> > sum_11_V_1_fu_180;
    sc_signal< sc_lv<32> > sum_11_V_fu_1543_p3;
    sc_signal< sc_lv<32> > sum_12_V_1_fu_184;
    sc_signal< sc_lv<32> > sum_12_V_fu_1559_p3;
    sc_signal< sc_lv<32> > sum_13_V_1_fu_188;
    sc_signal< sc_lv<32> > sum_13_V_fu_1575_p3;
    sc_signal< sc_lv<32> > sum_14_V_1_fu_192;
    sc_signal< sc_lv<32> > sum_14_V_fu_1591_p3;
    sc_signal< sc_lv<32> > sum_15_V_1_fu_196;
    sc_signal< sc_lv<32> > sum_15_V_fu_1607_p3;
    sc_signal< sc_lv<32> > bound_fu_281_p0;
    sc_signal< sc_lv<32> > bound_fu_281_p1;
    sc_signal< sc_lv<1> > exitcond_i2_fu_298_p2;
    sc_signal< sc_lv<32> > l_i_mid2_fu_303_p3;
    sc_signal< sc_lv<32> > grp_fu_485_p0;
    sc_signal< sc_lv<32> > grp_fu_494_p0;
    sc_signal< sc_lv<32> > grp_fu_503_p0;
    sc_signal< sc_lv<32> > grp_fu_512_p0;
    sc_signal< sc_lv<32> > grp_fu_521_p0;
    sc_signal< sc_lv<32> > grp_fu_530_p0;
    sc_signal< sc_lv<32> > grp_fu_539_p0;
    sc_signal< sc_lv<32> > grp_fu_548_p0;
    sc_signal< sc_lv<32> > grp_fu_557_p0;
    sc_signal< sc_lv<32> > grp_fu_566_p0;
    sc_signal< sc_lv<32> > grp_fu_575_p0;
    sc_signal< sc_lv<32> > grp_fu_584_p0;
    sc_signal< sc_lv<32> > grp_fu_593_p0;
    sc_signal< sc_lv<32> > grp_fu_602_p0;
    sc_signal< sc_lv<32> > grp_fu_611_p0;
    sc_signal< sc_lv<32> > grp_fu_620_p0;
    sc_signal< sc_lv<95> > grp_fu_485_p2;
    sc_signal< sc_lv<95> > grp_fu_494_p2;
    sc_signal< sc_lv<95> > grp_fu_503_p2;
    sc_signal< sc_lv<95> > grp_fu_512_p2;
    sc_signal< sc_lv<95> > grp_fu_521_p2;
    sc_signal< sc_lv<95> > grp_fu_530_p2;
    sc_signal< sc_lv<95> > grp_fu_539_p2;
    sc_signal< sc_lv<95> > grp_fu_548_p2;
    sc_signal< sc_lv<95> > grp_fu_557_p2;
    sc_signal< sc_lv<95> > grp_fu_566_p2;
    sc_signal< sc_lv<95> > grp_fu_575_p2;
    sc_signal< sc_lv<95> > grp_fu_584_p2;
    sc_signal< sc_lv<95> > grp_fu_593_p2;
    sc_signal< sc_lv<95> > grp_fu_602_p2;
    sc_signal< sc_lv<95> > grp_fu_611_p2;
    sc_signal< sc_lv<95> > grp_fu_620_p2;
    sc_signal< sc_lv<16> > read2_V_1_i_fu_914_p2;
    sc_signal< sc_lv<16> > read2_V_1_1_i_fu_925_p2;
    sc_signal< sc_lv<16> > read2_V_1_2_i_fu_936_p2;
    sc_signal< sc_lv<16> > p_4_2_i_fu_941_p3;
    sc_signal< sc_lv<1> > tmp_81_2_i_fu_947_p2;
    sc_signal< sc_lv<16> > read2_V_1_3_i_fu_961_p2;
    sc_signal< sc_lv<16> > p_4_3_i_fu_966_p3;
    sc_signal< sc_lv<1> > tmp_81_3_i_fu_972_p2;
    sc_signal< sc_lv<16> > read2_V_1_4_i_fu_986_p2;
    sc_signal< sc_lv<16> > read2_V_1_5_i_fu_997_p2;
    sc_signal< sc_lv<16> > read2_V_1_6_i_fu_1008_p2;
    sc_signal< sc_lv<16> > p_4_6_i_fu_1013_p3;
    sc_signal< sc_lv<1> > tmp_81_6_i_fu_1019_p2;
    sc_signal< sc_lv<16> > read2_V_1_7_i_fu_1033_p2;
    sc_signal< sc_lv<16> > p_4_7_i_fu_1038_p3;
    sc_signal< sc_lv<1> > tmp_81_7_i_fu_1044_p2;
    sc_signal< sc_lv<16> > read2_V_1_8_i_fu_1058_p2;
    sc_signal< sc_lv<16> > p_4_8_i_fu_1063_p3;
    sc_signal< sc_lv<1> > tmp_81_8_i_fu_1069_p2;
    sc_signal< sc_lv<16> > read2_V_1_9_i_fu_1083_p2;
    sc_signal< sc_lv<16> > p_4_9_i_fu_1088_p3;
    sc_signal< sc_lv<1> > tmp_81_9_i_fu_1094_p2;
    sc_signal< sc_lv<16> > read2_V_1_i_406_fu_1108_p2;
    sc_signal< sc_lv<16> > p_4_i_407_fu_1113_p3;
    sc_signal< sc_lv<1> > tmp_81_i_408_fu_1119_p2;
    sc_signal< sc_lv<16> > read2_V_1_10_i_fu_1133_p2;
    sc_signal< sc_lv<16> > p_4_10_i_fu_1138_p3;
    sc_signal< sc_lv<1> > tmp_81_10_i_fu_1144_p2;
    sc_signal< sc_lv<16> > read2_V_1_11_i_fu_1158_p2;
    sc_signal< sc_lv<16> > p_4_11_i_fu_1163_p3;
    sc_signal< sc_lv<1> > tmp_81_11_i_fu_1169_p2;
    sc_signal< sc_lv<16> > read2_V_1_12_i_fu_1183_p2;
    sc_signal< sc_lv<16> > p_4_12_i_fu_1188_p3;
    sc_signal< sc_lv<1> > tmp_81_12_i_fu_1194_p2;
    sc_signal< sc_lv<16> > read2_V_1_13_i_fu_1208_p2;
    sc_signal< sc_lv<16> > p_4_13_i_fu_1213_p3;
    sc_signal< sc_lv<1> > tmp_81_13_i_fu_1219_p2;
    sc_signal< sc_lv<16> > read2_V_1_14_i_fu_1233_p2;
    sc_signal< sc_lv<16> > p_4_14_i_fu_1238_p3;
    sc_signal< sc_lv<1> > tmp_81_14_i_fu_1244_p2;
    sc_signal< sc_lv<1> > tmp_81_i_fu_1306_p2;
    sc_signal< sc_lv<16> > p_i_fu_1311_p3;
    sc_signal< sc_lv<32> > p_5_i_fu_1318_p1;
    sc_signal< sc_lv<32> > tmp_86_i_fu_1322_p2;
    sc_signal< sc_lv<1> > tmp_81_1_i_fu_1335_p2;
    sc_signal< sc_lv<16> > p_1_i_fu_1340_p3;
    sc_signal< sc_lv<32> > p_5_1_i_fu_1347_p1;
    sc_signal< sc_lv<32> > tmp_86_1_i_fu_1351_p2;
    sc_signal< sc_lv<32> > p_5_2_i_fu_1364_p1;
    sc_signal< sc_lv<32> > tmp_86_2_i_fu_1367_p2;
    sc_signal< sc_lv<32> > p_5_3_i_fu_1380_p1;
    sc_signal< sc_lv<32> > tmp_86_3_i_fu_1383_p2;
    sc_signal< sc_lv<1> > tmp_81_4_i_fu_1396_p2;
    sc_signal< sc_lv<16> > p_4_i_404_fu_1401_p3;
    sc_signal< sc_lv<32> > p_5_4_i_fu_1408_p1;
    sc_signal< sc_lv<32> > tmp_86_4_i_fu_1412_p2;
    sc_signal< sc_lv<1> > tmp_81_5_i_fu_1425_p2;
    sc_signal< sc_lv<16> > p_5_i_405_fu_1430_p3;
    sc_signal< sc_lv<32> > p_5_5_i_fu_1437_p1;
    sc_signal< sc_lv<32> > tmp_86_5_i_fu_1441_p2;
    sc_signal< sc_lv<32> > p_5_6_i_fu_1454_p1;
    sc_signal< sc_lv<32> > tmp_86_6_i_fu_1457_p2;
    sc_signal< sc_lv<32> > p_5_7_i_fu_1470_p1;
    sc_signal< sc_lv<32> > tmp_86_7_i_fu_1473_p2;
    sc_signal< sc_lv<32> > p_5_8_i_fu_1486_p1;
    sc_signal< sc_lv<32> > tmp_86_8_i_fu_1489_p2;
    sc_signal< sc_lv<32> > p_5_9_i_fu_1502_p1;
    sc_signal< sc_lv<32> > tmp_86_9_i_fu_1505_p2;
    sc_signal< sc_lv<32> > p_5_i_410_fu_1518_p1;
    sc_signal< sc_lv<32> > tmp_86_i_411_fu_1521_p2;
    sc_signal< sc_lv<32> > p_5_10_i_fu_1534_p1;
    sc_signal< sc_lv<32> > tmp_86_10_i_fu_1537_p2;
    sc_signal< sc_lv<32> > p_5_11_i_fu_1550_p1;
    sc_signal< sc_lv<32> > tmp_86_11_i_fu_1553_p2;
    sc_signal< sc_lv<32> > p_5_12_i_fu_1566_p1;
    sc_signal< sc_lv<32> > tmp_86_12_i_fu_1569_p2;
    sc_signal< sc_lv<32> > p_5_13_i_fu_1582_p1;
    sc_signal< sc_lv<32> > tmp_86_13_i_fu_1585_p2;
    sc_signal< sc_lv<32> > p_5_14_i_fu_1598_p1;
    sc_signal< sc_lv<32> > tmp_86_14_i_fu_1601_p2;
    sc_signal< sc_lv<32> > tmp3_fu_1725_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1719_p2;
    sc_signal< sc_lv<32> > tmp6_fu_1743_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1737_p2;
    sc_signal< sc_lv<32> > tmp10_fu_1761_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1755_p2;
    sc_signal< sc_lv<32> > tmp13_fu_1779_p2;
    sc_signal< sc_lv<32> > tmp12_fu_1773_p2;
    sc_signal< sc_lv<32> > tmp11_fu_1785_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1767_p2;
    sc_signal< sc_lv<32> > tmp_fu_1797_p2;
    sc_signal< sc_logic > grp_fu_485_ce;
    sc_signal< sc_logic > grp_fu_494_ce;
    sc_signal< sc_logic > grp_fu_503_ce;
    sc_signal< sc_logic > grp_fu_512_ce;
    sc_signal< sc_logic > grp_fu_521_ce;
    sc_signal< sc_logic > grp_fu_530_ce;
    sc_signal< sc_logic > grp_fu_539_ce;
    sc_signal< sc_logic > grp_fu_548_ce;
    sc_signal< sc_logic > grp_fu_557_ce;
    sc_signal< sc_logic > grp_fu_566_ce;
    sc_signal< sc_logic > grp_fu_575_ce;
    sc_signal< sc_logic > grp_fu_584_ce;
    sc_signal< sc_logic > grp_fu_593_ce;
    sc_signal< sc_logic > grp_fu_602_ce;
    sc_signal< sc_logic > grp_fu_611_ce;
    sc_signal< sc_logic > grp_fu_620_ce;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<64> > bound_fu_281_p00;
    sc_signal< sc_lv<64> > bound_fu_281_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state10;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_23F;
    static const sc_lv<32> ap_const_lv32_240;
    static const sc_lv<32> ap_const_lv32_27F;
    static const sc_lv<32> ap_const_lv32_280;
    static const sc_lv<32> ap_const_lv32_2BF;
    static const sc_lv<32> ap_const_lv32_2C0;
    static const sc_lv<32> ap_const_lv32_2FF;
    static const sc_lv<32> ap_const_lv32_300;
    static const sc_lv<32> ap_const_lv32_33F;
    static const sc_lv<32> ap_const_lv32_340;
    static const sc_lv<32> ap_const_lv32_37F;
    static const sc_lv<32> ap_const_lv32_380;
    static const sc_lv<32> ap_const_lv32_3BF;
    static const sc_lv<32> ap_const_lv32_3C0;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<95> ap_const_lv95_604134FC;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bound_fu_281_p0();
    void thread_bound_fu_281_p00();
    void thread_bound_fu_281_p1();
    void thread_bound_fu_281_p10();
    void thread_bound_fu_281_p2();
    void thread_exitcond_flatten_fu_287_p2();
    void thread_exitcond_i2_fu_298_p2();
    void thread_grp_fu_485_ce();
    void thread_grp_fu_485_p0();
    void thread_grp_fu_494_ce();
    void thread_grp_fu_494_p0();
    void thread_grp_fu_503_ce();
    void thread_grp_fu_503_p0();
    void thread_grp_fu_512_ce();
    void thread_grp_fu_512_p0();
    void thread_grp_fu_521_ce();
    void thread_grp_fu_521_p0();
    void thread_grp_fu_530_ce();
    void thread_grp_fu_530_p0();
    void thread_grp_fu_539_ce();
    void thread_grp_fu_539_p0();
    void thread_grp_fu_548_ce();
    void thread_grp_fu_548_p0();
    void thread_grp_fu_557_ce();
    void thread_grp_fu_557_p0();
    void thread_grp_fu_566_ce();
    void thread_grp_fu_566_p0();
    void thread_grp_fu_575_ce();
    void thread_grp_fu_575_p0();
    void thread_grp_fu_584_ce();
    void thread_grp_fu_584_p0();
    void thread_grp_fu_593_ce();
    void thread_grp_fu_593_p0();
    void thread_grp_fu_602_ce();
    void thread_grp_fu_602_p0();
    void thread_grp_fu_611_ce();
    void thread_grp_fu_611_p0();
    void thread_grp_fu_620_ce();
    void thread_grp_fu_620_p0();
    void thread_in_proc_2_V_V_blk_n();
    void thread_in_proc_2_V_V_din();
    void thread_in_proc_2_V_V_write();
    void thread_in_proc_2_iter_c_V_V_blk_n();
    void thread_in_proc_2_iter_c_V_V_din();
    void thread_in_proc_2_iter_c_V_V_write();
    void thread_in_proc_2_iter_r_V_V_blk_n();
    void thread_in_proc_2_iter_r_V_V_din();
    void thread_in_proc_2_iter_r_V_V_write();
    void thread_in_quant_V_V_blk_n();
    void thread_in_quant_V_V_read();
    void thread_in_quant_iter_c_V_V_blk_n();
    void thread_in_quant_iter_c_V_V_read();
    void thread_in_quant_iter_r_V_V_blk_n();
    void thread_in_quant_iter_r_V_V_read();
    void thread_indvar_flatten_next_fu_292_p2();
    void thread_internal_ap_ready();
    void thread_l_fu_322_p2();
    void thread_l_i_mid2_fu_303_p3();
    void thread_p_10_i_fu_1150_p3();
    void thread_p_11_i_fu_1175_p3();
    void thread_p_12_i_fu_1200_p3();
    void thread_p_13_i_fu_1225_p3();
    void thread_p_14_i_fu_1250_p3();
    void thread_p_1_i_fu_1340_p3();
    void thread_p_2_i_fu_953_p3();
    void thread_p_3_i_fu_978_p3();
    void thread_p_4_10_i_fu_1138_p3();
    void thread_p_4_11_i_fu_1163_p3();
    void thread_p_4_12_i_fu_1188_p3();
    void thread_p_4_13_i_fu_1213_p3();
    void thread_p_4_14_i_fu_1238_p3();
    void thread_p_4_1_i_fu_930_p3();
    void thread_p_4_2_i_fu_941_p3();
    void thread_p_4_3_i_fu_966_p3();
    void thread_p_4_4_i_fu_991_p3();
    void thread_p_4_5_i_fu_1002_p3();
    void thread_p_4_6_i_fu_1013_p3();
    void thread_p_4_7_i_fu_1038_p3();
    void thread_p_4_8_i_fu_1063_p3();
    void thread_p_4_9_i_fu_1088_p3();
    void thread_p_4_i_404_fu_1401_p3();
    void thread_p_4_i_407_fu_1113_p3();
    void thread_p_4_i_fu_919_p3();
    void thread_p_5_10_i_fu_1534_p1();
    void thread_p_5_11_i_fu_1550_p1();
    void thread_p_5_12_i_fu_1566_p1();
    void thread_p_5_13_i_fu_1582_p1();
    void thread_p_5_14_i_fu_1598_p1();
    void thread_p_5_1_i_fu_1347_p1();
    void thread_p_5_2_i_fu_1364_p1();
    void thread_p_5_3_i_fu_1380_p1();
    void thread_p_5_4_i_fu_1408_p1();
    void thread_p_5_5_i_fu_1437_p1();
    void thread_p_5_6_i_fu_1454_p1();
    void thread_p_5_7_i_fu_1470_p1();
    void thread_p_5_8_i_fu_1486_p1();
    void thread_p_5_9_i_fu_1502_p1();
    void thread_p_5_i_405_fu_1430_p3();
    void thread_p_5_i_410_fu_1518_p1();
    void thread_p_5_i_fu_1318_p1();
    void thread_p_6_i_fu_1025_p3();
    void thread_p_7_i_fu_1050_p3();
    void thread_p_8_i_fu_1075_p3();
    void thread_p_9_i_fu_1100_p3();
    void thread_p_i_409_fu_1125_p3();
    void thread_p_i_fu_1311_p3();
    void thread_read2_V_1_10_i_fu_1133_p2();
    void thread_read2_V_1_11_i_fu_1158_p2();
    void thread_read2_V_1_12_i_fu_1183_p2();
    void thread_read2_V_1_13_i_fu_1208_p2();
    void thread_read2_V_1_14_i_fu_1233_p2();
    void thread_read2_V_1_1_i_fu_925_p2();
    void thread_read2_V_1_2_i_fu_936_p2();
    void thread_read2_V_1_3_i_fu_961_p2();
    void thread_read2_V_1_4_i_fu_986_p2();
    void thread_read2_V_1_5_i_fu_997_p2();
    void thread_read2_V_1_6_i_fu_1008_p2();
    void thread_read2_V_1_7_i_fu_1033_p2();
    void thread_read2_V_1_8_i_fu_1058_p2();
    void thread_read2_V_1_9_i_fu_1083_p2();
    void thread_read2_V_1_i_406_fu_1108_p2();
    void thread_read2_V_1_i_fu_914_p2();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_sum_0_V_fu_1328_p3();
    void thread_sum_10_V_fu_1527_p3();
    void thread_sum_11_V_fu_1543_p3();
    void thread_sum_12_V_fu_1559_p3();
    void thread_sum_13_V_fu_1575_p3();
    void thread_sum_14_V_fu_1591_p3();
    void thread_sum_15_V_fu_1607_p3();
    void thread_sum_1_V_fu_1357_p3();
    void thread_sum_2_V_fu_1373_p3();
    void thread_sum_3_V_fu_1389_p3();
    void thread_sum_4_V_fu_1418_p3();
    void thread_sum_5_V_fu_1447_p3();
    void thread_sum_6_V_fu_1463_p3();
    void thread_sum_7_V_fu_1479_p3();
    void thread_sum_8_V_fu_1495_p3();
    void thread_sum_9_V_fu_1511_p3();
    void thread_sum_V_V_blk_n();
    void thread_sum_V_V_din();
    void thread_sum_V_V_write();
    void thread_tmp10_fu_1761_p2();
    void thread_tmp11_fu_1785_p2();
    void thread_tmp12_fu_1773_p2();
    void thread_tmp13_fu_1779_p2();
    void thread_tmp1_fu_1731_p2();
    void thread_tmp2_fu_1719_p2();
    void thread_tmp3_fu_1725_p2();
    void thread_tmp4_fu_1749_p2();
    void thread_tmp5_fu_1737_p2();
    void thread_tmp6_fu_1743_p2();
    void thread_tmp7_fu_1791_p2();
    void thread_tmp8_fu_1767_p2();
    void thread_tmp9_fu_1755_p2();
    void thread_tmp_171_fu_328_p1();
    void thread_tmp_61_i_fu_311_p2();
    void thread_tmp_62_i_fu_317_p2();
    void thread_tmp_81_10_i_fu_1144_p2();
    void thread_tmp_81_11_i_fu_1169_p2();
    void thread_tmp_81_12_i_fu_1194_p2();
    void thread_tmp_81_13_i_fu_1219_p2();
    void thread_tmp_81_14_i_fu_1244_p2();
    void thread_tmp_81_1_i_fu_1335_p2();
    void thread_tmp_81_2_i_fu_947_p2();
    void thread_tmp_81_3_i_fu_972_p2();
    void thread_tmp_81_4_i_fu_1396_p2();
    void thread_tmp_81_5_i_fu_1425_p2();
    void thread_tmp_81_6_i_fu_1019_p2();
    void thread_tmp_81_7_i_fu_1044_p2();
    void thread_tmp_81_8_i_fu_1069_p2();
    void thread_tmp_81_9_i_fu_1094_p2();
    void thread_tmp_81_i_408_fu_1119_p2();
    void thread_tmp_81_i_fu_1306_p2();
    void thread_tmp_86_10_i_fu_1537_p2();
    void thread_tmp_86_11_i_fu_1553_p2();
    void thread_tmp_86_12_i_fu_1569_p2();
    void thread_tmp_86_13_i_fu_1585_p2();
    void thread_tmp_86_14_i_fu_1601_p2();
    void thread_tmp_86_1_i_fu_1351_p2();
    void thread_tmp_86_2_i_fu_1367_p2();
    void thread_tmp_86_3_i_fu_1383_p2();
    void thread_tmp_86_4_i_fu_1412_p2();
    void thread_tmp_86_5_i_fu_1441_p2();
    void thread_tmp_86_6_i_fu_1457_p2();
    void thread_tmp_86_7_i_fu_1473_p2();
    void thread_tmp_86_8_i_fu_1489_p2();
    void thread_tmp_86_9_i_fu_1505_p2();
    void thread_tmp_86_i_411_fu_1521_p2();
    void thread_tmp_86_i_fu_1322_p2();
    void thread_tmp_fu_1797_p2();
    void thread_tmp_i_fu_270_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
