#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Apr 19 15:54:58 2025
# Process ID         : 1212
# Current directory  : C:/Users/jason/FPGA-Tetris
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10484 C:\Users\jason\FPGA-Tetris\DY_Tetris.xpr
# Log file           : C:/Users/jason/FPGA-Tetris/vivado.log
# Journal file       : C:/Users/jason/FPGA-Tetris\vivado.jou
# Running On         : DESKTOP-K3P8UFT
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 18363
# Processor Detail   : Intel(R) Core(TM) i5-8250U CPU @ 1.60GHz
# CPU Frequency      : 1800 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8459 MB
# Swap memory        : 3096 MB
# Total Virtual      : 11556 MB
# Available Virtual  : 3429 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jason/FPGA-Tetris/DY_Tetris.xpr
file mkdir C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new
close [ open C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new/Testbench.vhd w ]
add_files C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new/Testbench.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sim_1/new/Testbench1.vhd w ]
add_files -fileset sim_1 C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sim_1/new/Testbench1.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sim_1/new/Testbench1.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sim_1/new/Testbench1.vhd
close [ open C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new/VGA_Test.vhd w ]
add_files C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new/VGA_Test.vhd
update_compile_order -fileset sources_1
launch_simulation
source Testbench.tcl
add_bp {C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new/Testbench.vhd} 50
remove_bps -file {C:/Users/jason/FPGA-Tetris/DY_Tetris.srcs/sources_1/new/Testbench.vhd} -line 50
close_sim
launch_simulation
launch_simulation
source Testbench.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Testbench.tcl
run all
