123. Printing statistics.

=== DigitalSine ===

   Number of wires:                196
   Number of wire bits:            228
   Number of public wires:          22
   Number of public wire bits:      54
   Number of ports:                  5
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                226
     $_ANDNOT_                      80
     $_AND_                          2
     $_MUX_                         45
     $_NAND_                        11
     $_NOR_                          7
     $_NOT_                         19
     $_ORNOT_                        3
     $_OR_                          36
     $_XNOR_                         7
     $_XOR_                          7
     sg13g2_dfrbpq_1                 9

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\DigitalSine': 440.899200
     of which used for sequential elements: 440.899200 (100.00%)

