INFO: [VRFC 10-163] Analyzing VHDL file "C:/training/dsgnVHDL/labs/genLoops/KCU105/VHDL/genLoops.srcs/sim_1/imports/VHDL/tb_uart_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_uart_driver
