
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/abhinit_singh/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/abhinit_singh/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'abhinit_singh' on host 'Abhinit123' (Linux_x86_64 version 6.5.0-26-generic) on Wed Apr 24 11:24:00 IST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/abhinit_singh/hls4ml_original/my-hls-test5'
INFO: [HLS 200-10] Creating and opening project '/home/abhinit_singh/hls4ml_original/my-hls-test5/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/abhinit_singh/hls4ml_original/my-hls-test5/myproject_prj/solution1'.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
ERROR: [HLS 200-101] 'config_schedule': Unknown option '-enable_dsp_full_reg=false'.

FORMAT
  config_schedule [OPTIONS]
    -effort ( high | *medium* | low )
    -relax_ii_for_timing
    -verbose

command 'config_schedule' returned error code
    while executing
"config_schedule -enable_dsp_full_reg=false"
    (file "build_prj.tcl" line 167)
    invoked from within
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [Common 17-206] Exiting vivado_hls at Wed Apr 24 11:24:01 2024...
