
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.40 seconds, memory usage 1379724kB, peak memory usage 1379724kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
/INPUTFILES/1
solution file add ./src/modExp.cpp
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file add ./src/modExp_tb.cpp -exclude true
c++11
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/modExp/src/modExp.cpp (CIN-69)
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/modExp/catapult.log"
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'modExp' (CIN-6)
go compile
/INPUTFILES/2

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'modExp.v1': elapsed time 1.45 seconds, memory usage 1379724kB, peak memory usage 1379724kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 13, Real ops = 7, Vars = 9 (SOL-21)
Optimizing block '/modExp' ... (CIN-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Synthesizing routine 'modExp' (CIN-13)
Found top design routine 'modExp' specified by directive (CIN-52)
Inlining routine 'operator><64, false>' (CIN-14)
Generating synthesis internal form... (CIN-3)
Inlining routine 'modExp' (CIN-14)
# Info: Starting transformation 'compile' on solution 'modExp.v1' (SOL-8)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/modExp/Catapult/modExp.v1/CDesignChecker/design_checker.sh'
Design 'modExp' was read (SOL-1)

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'modExp.v1': elapsed time 1.28 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 13, Real ops = 7, Vars = 9 (SOL-21)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'modExp.v1' (SOL-8)
go assembly
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Precision -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
directive set -CLOCKS {clk {-CLOCK_PERIOD 10}}
directive set DSP_EXTRACTION yes

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 13, Real ops = 7, Vars = 9 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'modExp.v1': elapsed time 0.06 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'modExp.v1' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 21, Real ops = 7, Vars = 13 (SOL-21)
# Info: Completed transformation 'loops' on solution 'modExp.v1': elapsed time 0.03 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Loop '/modExp/core/main' is left rolled. (LOOP-4)
Loop '/modExp/core/while' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'modExp.v1' (SOL-8)
directive set SCHED_USE_MULTICYCLE true
go memories
# Info: Design complexity at end of 'memories': Total ops = 23, Real ops = 7, Vars = 13 (SOL-21)
# Info: Completed transformation 'memories' on solution 'modExp.v1': elapsed time 0.07 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
I/O-Port Resource '/modExp/exp:rsc' (from var: exp) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/modExp/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Starting transformation 'memories' on solution 'modExp.v1' (SOL-8)
I/O-Port Resource '/modExp/result:rsc' (from var: result) mapped to 'mgc_ioport.mgc_inout_prereg_en' (size: 64). (MEM-2)
I/O-Port Resource '/modExp/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 23, Real ops = 7, Vars = 13 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'modExp.v1': elapsed time 0.04 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
/SCHED_USE_MULTICYCLE true
# Info: Starting transformation 'cluster' on solution 'modExp.v1' (SOL-8)
go extract
# Info: Design complexity at end of 'architect': Total ops = 34, Real ops = 10, Vars = 15 (SOL-21)
# Info: Completed transformation 'architect' on solution 'modExp.v1': elapsed time 0.17 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Design 'modExp' contains '10' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'modExp.v1' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 34, Real ops = 10, Vars = 15 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'modExp.v1': elapsed time 0.28 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Prescheduled LOOP '/modExp/core/while' (26 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/modExp/core' (total length 30 c-steps) (SCHD-8)
Prescheduled LOOP '/modExp/core/core:rlp' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/modExp/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'modExp.v1' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Netlist written to file 'schedule.gnt' (NET-4)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/modExp/core': Latency = 26, Area (Datapath, Register, Total) = 12385.82, 0.00, 12385.82 (CRAAS-11)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/modExp/core': Latency = 26, Area (Datapath, Register, Total) = 12385.82, 0.00, 12385.82 (CRAAS-12)
Prescheduled LOOP '/modExp/core/main' (3 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 498, Real ops = 9, Vars = 58 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'modExp.v1': elapsed time 2.18 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Global signal 'base:rsc.triosy.lz' added to design 'modExp' for component 'base:rsc.triosy:obj' (LIB-3)
Global signal 'result:rsc.zout' added to design 'modExp' for component 'result:rsci' (LIB-3)
Global signal 'm:rsc.triosy.lz' added to design 'modExp' for component 'm:rsc.triosy:obj' (LIB-3)
Global signal 'exp:rsc.triosy.lz' added to design 'modExp' for component 'exp:rsc.triosy:obj' (LIB-3)
Global signal 'm:rsc.dat' added to design 'modExp' for component 'm:rsci' (LIB-3)
Global signal 'exp:rsc.dat' added to design 'modExp' for component 'exp:rsci' (LIB-3)
Global signal 'result:rsc.lzout' added to design 'modExp' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.zin' added to design 'modExp' for component 'result:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'modExp.v1' (SOL-8)
Global signal 'base:rsc.dat' added to design 'modExp' for component 'base:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/modExp/core' (CRAAS-1)
Global signal 'result:rsc.triosy.lz' added to design 'modExp' for component 'result:rsc.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 164, Real ops = 46, Vars = 56 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'modExp.v1': elapsed time 0.52 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'modExp.v1' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 154, Real ops = 38, Vars = 108 (SOL-21)
# Info: Completed transformation 'instance' on solution 'modExp.v1': elapsed time 0.52 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'modExp.v1' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 150, Real ops = 39, Vars = 56 (SOL-21)
# Info: Completed transformation 'extract' on solution 'modExp.v1': elapsed time 6.64 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/modExp/Catapult/modExp.v1/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_inout_prereg_en_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/modExp/Catapult/modExp.v1/concat_rtl.v
Add dependent file: ./rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/modExp/Catapult/modExp.v1/concat_sim_rtl.v
Add dependent file: ./rtl.v
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
# Warning: No matching part found
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
# Warning: No matching part found
Synthesis script written to file 'rtl.v.psr'
Synthesis script written to file 'concat_rtl.v.psr'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Warning: No matching part found
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Warning: Precision does not support retiming for 'VIRTEX-uplus'
# Warning: No matching part found
Synthesis script written to file 'concat_rtl.vhdl.psr'
Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xcvuplus.ini'
Report written to file 'rtl.rpt'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Starting transformation 'extract' on solution 'modExp.v1' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_inout_prereg_en_v1.v
Netlist written to file 'rtl.v' (NET-4)
generate concat
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_inout_prereg_en_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_inout_prereg_en_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/modExp/Catapult/modExp.v1/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order_sim.txt
Generating SCVerify testbench files
