|CPU_TEST_Sim
cpuClk => cpu1:main_processor.clk
memClk => system_memory:main_memory.clock
memClk => cpu1:main_processor.mem_clk
rst => cpu1:main_processor.rst
outA[0] << cpu1:main_processor.dOutA[0]
outA[1] << cpu1:main_processor.dOutA[1]
outA[2] << cpu1:main_processor.dOutA[2]
outA[3] << cpu1:main_processor.dOutA[3]
outA[4] << cpu1:main_processor.dOutA[4]
outA[5] << cpu1:main_processor.dOutA[5]
outA[6] << cpu1:main_processor.dOutA[6]
outA[7] << cpu1:main_processor.dOutA[7]
outA[8] << cpu1:main_processor.dOutA[8]
outA[9] << cpu1:main_processor.dOutA[9]
outA[10] << cpu1:main_processor.dOutA[10]
outA[11] << cpu1:main_processor.dOutA[11]
outA[12] << cpu1:main_processor.dOutA[12]
outA[13] << cpu1:main_processor.dOutA[13]
outA[14] << cpu1:main_processor.dOutA[14]
outA[15] << cpu1:main_processor.dOutA[15]
outA[16] << cpu1:main_processor.dOutA[16]
outA[17] << cpu1:main_processor.dOutA[17]
outA[18] << cpu1:main_processor.dOutA[18]
outA[19] << cpu1:main_processor.dOutA[19]
outA[20] << cpu1:main_processor.dOutA[20]
outA[21] << cpu1:main_processor.dOutA[21]
outA[22] << cpu1:main_processor.dOutA[22]
outA[23] << cpu1:main_processor.dOutA[23]
outA[24] << cpu1:main_processor.dOutA[24]
outA[25] << cpu1:main_processor.dOutA[25]
outA[26] << cpu1:main_processor.dOutA[26]
outA[27] << cpu1:main_processor.dOutA[27]
outA[28] << cpu1:main_processor.dOutA[28]
outA[29] << cpu1:main_processor.dOutA[29]
outA[30] << cpu1:main_processor.dOutA[30]
outA[31] << cpu1:main_processor.dOutA[31]
outB[0] << cpu1:main_processor.dOutB[0]
outB[1] << cpu1:main_processor.dOutB[1]
outB[2] << cpu1:main_processor.dOutB[2]
outB[3] << cpu1:main_processor.dOutB[3]
outB[4] << cpu1:main_processor.dOutB[4]
outB[5] << cpu1:main_processor.dOutB[5]
outB[6] << cpu1:main_processor.dOutB[6]
outB[7] << cpu1:main_processor.dOutB[7]
outB[8] << cpu1:main_processor.dOutB[8]
outB[9] << cpu1:main_processor.dOutB[9]
outB[10] << cpu1:main_processor.dOutB[10]
outB[11] << cpu1:main_processor.dOutB[11]
outB[12] << cpu1:main_processor.dOutB[12]
outB[13] << cpu1:main_processor.dOutB[13]
outB[14] << cpu1:main_processor.dOutB[14]
outB[15] << cpu1:main_processor.dOutB[15]
outB[16] << cpu1:main_processor.dOutB[16]
outB[17] << cpu1:main_processor.dOutB[17]
outB[18] << cpu1:main_processor.dOutB[18]
outB[19] << cpu1:main_processor.dOutB[19]
outB[20] << cpu1:main_processor.dOutB[20]
outB[21] << cpu1:main_processor.dOutB[21]
outB[22] << cpu1:main_processor.dOutB[22]
outB[23] << cpu1:main_processor.dOutB[23]
outB[24] << cpu1:main_processor.dOutB[24]
outB[25] << cpu1:main_processor.dOutB[25]
outB[26] << cpu1:main_processor.dOutB[26]
outB[27] << cpu1:main_processor.dOutB[27]
outB[28] << cpu1:main_processor.dOutB[28]
outB[29] << cpu1:main_processor.dOutB[29]
outB[30] << cpu1:main_processor.dOutB[30]
outB[31] << cpu1:main_processor.dOutB[31]
outC << cpu1:main_processor.dOutC
outZ << cpu1:main_processor.dOutZ
outIR[0] << cpu1:main_processor.dOutIR[0]
outIR[1] << cpu1:main_processor.dOutIR[1]
outIR[2] << cpu1:main_processor.dOutIR[2]
outIR[3] << cpu1:main_processor.dOutIR[3]
outIR[4] << cpu1:main_processor.dOutIR[4]
outIR[5] << cpu1:main_processor.dOutIR[5]
outIR[6] << cpu1:main_processor.dOutIR[6]
outIR[7] << cpu1:main_processor.dOutIR[7]
outIR[8] << cpu1:main_processor.dOutIR[8]
outIR[9] << cpu1:main_processor.dOutIR[9]
outIR[10] << cpu1:main_processor.dOutIR[10]
outIR[11] << cpu1:main_processor.dOutIR[11]
outIR[12] << cpu1:main_processor.dOutIR[12]
outIR[13] << cpu1:main_processor.dOutIR[13]
outIR[14] << cpu1:main_processor.dOutIR[14]
outIR[15] << cpu1:main_processor.dOutIR[15]
outIR[16] << cpu1:main_processor.dOutIR[16]
outIR[17] << cpu1:main_processor.dOutIR[17]
outIR[18] << cpu1:main_processor.dOutIR[18]
outIR[19] << cpu1:main_processor.dOutIR[19]
outIR[20] << cpu1:main_processor.dOutIR[20]
outIR[21] << cpu1:main_processor.dOutIR[21]
outIR[22] << cpu1:main_processor.dOutIR[22]
outIR[23] << cpu1:main_processor.dOutIR[23]
outIR[24] << cpu1:main_processor.dOutIR[24]
outIR[25] << cpu1:main_processor.dOutIR[25]
outIR[26] << cpu1:main_processor.dOutIR[26]
outIR[27] << cpu1:main_processor.dOutIR[27]
outIR[28] << cpu1:main_processor.dOutIR[28]
outIR[29] << cpu1:main_processor.dOutIR[29]
outIR[30] << cpu1:main_processor.dOutIR[30]
outIR[31] << cpu1:main_processor.dOutIR[31]
outPC[0] << cpu1:main_processor.dOutPC[0]
outPC[1] << cpu1:main_processor.dOutPC[1]
outPC[2] << cpu1:main_processor.dOutPC[2]
outPC[3] << cpu1:main_processor.dOutPC[3]
outPC[4] << cpu1:main_processor.dOutPC[4]
outPC[5] << cpu1:main_processor.dOutPC[5]
outPC[6] << cpu1:main_processor.dOutPC[6]
outPC[7] << cpu1:main_processor.dOutPC[7]
outPC[8] << cpu1:main_processor.dOutPC[8]
outPC[9] << cpu1:main_processor.dOutPC[9]
outPC[10] << cpu1:main_processor.dOutPC[10]
outPC[11] << cpu1:main_processor.dOutPC[11]
outPC[12] << cpu1:main_processor.dOutPC[12]
outPC[13] << cpu1:main_processor.dOutPC[13]
outPC[14] << cpu1:main_processor.dOutPC[14]
outPC[15] << cpu1:main_processor.dOutPC[15]
outPC[16] << cpu1:main_processor.dOutPC[16]
outPC[17] << cpu1:main_processor.dOutPC[17]
outPC[18] << cpu1:main_processor.dOutPC[18]
outPC[19] << cpu1:main_processor.dOutPC[19]
outPC[20] << cpu1:main_processor.dOutPC[20]
outPC[21] << cpu1:main_processor.dOutPC[21]
outPC[22] << cpu1:main_processor.dOutPC[22]
outPC[23] << cpu1:main_processor.dOutPC[23]
outPC[24] << cpu1:main_processor.dOutPC[24]
outPC[25] << cpu1:main_processor.dOutPC[25]
outPC[26] << cpu1:main_processor.dOutPC[26]
outPC[27] << cpu1:main_processor.dOutPC[27]
outPC[28] << cpu1:main_processor.dOutPC[28]
outPC[29] << cpu1:main_processor.dOutPC[29]
outPC[30] << cpu1:main_processor.dOutPC[30]
outPC[31] << cpu1:main_processor.dOutPC[31]
addrOut[0] << cpu1:main_processor.addrOut[0]
addrOut[1] << cpu1:main_processor.addrOut[1]
addrOut[2] << cpu1:main_processor.addrOut[2]
addrOut[3] << cpu1:main_processor.addrOut[3]
addrOut[4] << cpu1:main_processor.addrOut[4]
addrOut[5] << cpu1:main_processor.addrOut[5]
wEn << cpu1:main_processor.wEn
memDataOut[0] << system_memory:main_memory.q[0]
memDataOut[1] << system_memory:main_memory.q[1]
memDataOut[2] << system_memory:main_memory.q[2]
memDataOut[3] << system_memory:main_memory.q[3]
memDataOut[4] << system_memory:main_memory.q[4]
memDataOut[5] << system_memory:main_memory.q[5]
memDataOut[6] << system_memory:main_memory.q[6]
memDataOut[7] << system_memory:main_memory.q[7]
memDataOut[8] << system_memory:main_memory.q[8]
memDataOut[9] << system_memory:main_memory.q[9]
memDataOut[10] << system_memory:main_memory.q[10]
memDataOut[11] << system_memory:main_memory.q[11]
memDataOut[12] << system_memory:main_memory.q[12]
memDataOut[13] << system_memory:main_memory.q[13]
memDataOut[14] << system_memory:main_memory.q[14]
memDataOut[15] << system_memory:main_memory.q[15]
memDataOut[16] << system_memory:main_memory.q[16]
memDataOut[17] << system_memory:main_memory.q[17]
memDataOut[18] << system_memory:main_memory.q[18]
memDataOut[19] << system_memory:main_memory.q[19]
memDataOut[20] << system_memory:main_memory.q[20]
memDataOut[21] << system_memory:main_memory.q[21]
memDataOut[22] << system_memory:main_memory.q[22]
memDataOut[23] << system_memory:main_memory.q[23]
memDataOut[24] << system_memory:main_memory.q[24]
memDataOut[25] << system_memory:main_memory.q[25]
memDataOut[26] << system_memory:main_memory.q[26]
memDataOut[27] << system_memory:main_memory.q[27]
memDataOut[28] << system_memory:main_memory.q[28]
memDataOut[29] << system_memory:main_memory.q[29]
memDataOut[30] << system_memory:main_memory.q[30]
memDataOut[31] << system_memory:main_memory.q[31]
memDataIn[0] << cpu1:main_processor.dataOut[0]
memDataIn[1] << cpu1:main_processor.dataOut[1]
memDataIn[2] << cpu1:main_processor.dataOut[2]
memDataIn[3] << cpu1:main_processor.dataOut[3]
memDataIn[4] << cpu1:main_processor.dataOut[4]
memDataIn[5] << cpu1:main_processor.dataOut[5]
memDataIn[6] << cpu1:main_processor.dataOut[6]
memDataIn[7] << cpu1:main_processor.dataOut[7]
memDataIn[8] << cpu1:main_processor.dataOut[8]
memDataIn[9] << cpu1:main_processor.dataOut[9]
memDataIn[10] << cpu1:main_processor.dataOut[10]
memDataIn[11] << cpu1:main_processor.dataOut[11]
memDataIn[12] << cpu1:main_processor.dataOut[12]
memDataIn[13] << cpu1:main_processor.dataOut[13]
memDataIn[14] << cpu1:main_processor.dataOut[14]
memDataIn[15] << cpu1:main_processor.dataOut[15]
memDataIn[16] << cpu1:main_processor.dataOut[16]
memDataIn[17] << cpu1:main_processor.dataOut[17]
memDataIn[18] << cpu1:main_processor.dataOut[18]
memDataIn[19] << cpu1:main_processor.dataOut[19]
memDataIn[20] << cpu1:main_processor.dataOut[20]
memDataIn[21] << cpu1:main_processor.dataOut[21]
memDataIn[22] << cpu1:main_processor.dataOut[22]
memDataIn[23] << cpu1:main_processor.dataOut[23]
memDataIn[24] << cpu1:main_processor.dataOut[24]
memDataIn[25] << cpu1:main_processor.dataOut[25]
memDataIn[26] << cpu1:main_processor.dataOut[26]
memDataIn[27] << cpu1:main_processor.dataOut[27]
memDataIn[28] << cpu1:main_processor.dataOut[28]
memDataIn[29] << cpu1:main_processor.dataOut[29]
memDataIn[30] << cpu1:main_processor.dataOut[30]
memDataIn[31] << cpu1:main_processor.dataOut[31]
T_Info[0] << cpu1:main_processor.outT[0]
T_Info[1] << cpu1:main_processor.outT[1]
T_Info[2] << cpu1:main_processor.outT[2]
wen_mem << cpu1:main_processor.wen_mem
en_mem << cpu1:main_processor.en_mem


|CPU_TEST_Sim|system_memory:main_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component
wren_a => altsyncram_7md1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7md1:auto_generated.data_a[0]
data_a[1] => altsyncram_7md1:auto_generated.data_a[1]
data_a[2] => altsyncram_7md1:auto_generated.data_a[2]
data_a[3] => altsyncram_7md1:auto_generated.data_a[3]
data_a[4] => altsyncram_7md1:auto_generated.data_a[4]
data_a[5] => altsyncram_7md1:auto_generated.data_a[5]
data_a[6] => altsyncram_7md1:auto_generated.data_a[6]
data_a[7] => altsyncram_7md1:auto_generated.data_a[7]
data_a[8] => altsyncram_7md1:auto_generated.data_a[8]
data_a[9] => altsyncram_7md1:auto_generated.data_a[9]
data_a[10] => altsyncram_7md1:auto_generated.data_a[10]
data_a[11] => altsyncram_7md1:auto_generated.data_a[11]
data_a[12] => altsyncram_7md1:auto_generated.data_a[12]
data_a[13] => altsyncram_7md1:auto_generated.data_a[13]
data_a[14] => altsyncram_7md1:auto_generated.data_a[14]
data_a[15] => altsyncram_7md1:auto_generated.data_a[15]
data_a[16] => altsyncram_7md1:auto_generated.data_a[16]
data_a[17] => altsyncram_7md1:auto_generated.data_a[17]
data_a[18] => altsyncram_7md1:auto_generated.data_a[18]
data_a[19] => altsyncram_7md1:auto_generated.data_a[19]
data_a[20] => altsyncram_7md1:auto_generated.data_a[20]
data_a[21] => altsyncram_7md1:auto_generated.data_a[21]
data_a[22] => altsyncram_7md1:auto_generated.data_a[22]
data_a[23] => altsyncram_7md1:auto_generated.data_a[23]
data_a[24] => altsyncram_7md1:auto_generated.data_a[24]
data_a[25] => altsyncram_7md1:auto_generated.data_a[25]
data_a[26] => altsyncram_7md1:auto_generated.data_a[26]
data_a[27] => altsyncram_7md1:auto_generated.data_a[27]
data_a[28] => altsyncram_7md1:auto_generated.data_a[28]
data_a[29] => altsyncram_7md1:auto_generated.data_a[29]
data_a[30] => altsyncram_7md1:auto_generated.data_a[30]
data_a[31] => altsyncram_7md1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7md1:auto_generated.address_a[0]
address_a[1] => altsyncram_7md1:auto_generated.address_a[1]
address_a[2] => altsyncram_7md1:auto_generated.address_a[2]
address_a[3] => altsyncram_7md1:auto_generated.address_a[3]
address_a[4] => altsyncram_7md1:auto_generated.address_a[4]
address_a[5] => altsyncram_7md1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7md1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7md1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7md1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7md1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7md1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7md1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7md1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7md1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7md1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7md1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7md1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7md1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7md1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7md1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7md1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7md1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7md1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7md1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7md1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7md1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7md1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7md1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7md1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7md1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7md1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7md1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7md1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7md1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7md1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7md1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7md1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7md1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7md1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_7md1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|CPU_TEST_Sim|cpu1:main_processor
clk => reset_circuit:reset.Clk
clk => Control_New:control_unit.Clk
clk => datapath:dp.Clk
Mem_Clk => Control_New:control_unit.mClk
Mem_Clk => datapath:dp.mClk
rst => reset_circuit:reset.Reset
DataIn[0] => datapath:dp.data_in[0]
DataIn[1] => datapath:dp.data_in[1]
DataIn[2] => datapath:dp.data_in[2]
DataIn[3] => datapath:dp.data_in[3]
DataIn[4] => datapath:dp.data_in[4]
DataIn[5] => datapath:dp.data_in[5]
DataIn[6] => datapath:dp.data_in[6]
DataIn[7] => datapath:dp.data_in[7]
DataIn[8] => datapath:dp.data_in[8]
DataIn[9] => datapath:dp.data_in[9]
DataIn[10] => datapath:dp.data_in[10]
DataIn[11] => datapath:dp.data_in[11]
DataIn[12] => datapath:dp.data_in[12]
DataIn[13] => datapath:dp.data_in[13]
DataIn[14] => datapath:dp.data_in[14]
DataIn[15] => datapath:dp.data_in[15]
DataIn[16] => datapath:dp.data_in[16]
DataIn[17] => datapath:dp.data_in[17]
DataIn[18] => datapath:dp.data_in[18]
DataIn[19] => datapath:dp.data_in[19]
DataIn[20] => datapath:dp.data_in[20]
DataIn[21] => datapath:dp.data_in[21]
DataIn[22] => datapath:dp.data_in[22]
DataIn[23] => datapath:dp.data_in[23]
DataIn[24] => datapath:dp.data_in[24]
DataIn[25] => datapath:dp.data_in[25]
DataIn[26] => datapath:dp.data_in[26]
DataIn[27] => datapath:dp.data_in[27]
DataIn[28] => datapath:dp.data_in[28]
DataIn[29] => datapath:dp.data_in[29]
DataIn[30] => datapath:dp.data_in[30]
DataIn[31] => datapath:dp.data_in[31]
dataOUT[0] <= datapath:dp.data_out[0]
dataOUT[1] <= datapath:dp.data_out[1]
dataOUT[2] <= datapath:dp.data_out[2]
dataOUT[3] <= datapath:dp.data_out[3]
dataOUT[4] <= datapath:dp.data_out[4]
dataOUT[5] <= datapath:dp.data_out[5]
dataOUT[6] <= datapath:dp.data_out[6]
dataOUT[7] <= datapath:dp.data_out[7]
dataOUT[8] <= datapath:dp.data_out[8]
dataOUT[9] <= datapath:dp.data_out[9]
dataOUT[10] <= datapath:dp.data_out[10]
dataOUT[11] <= datapath:dp.data_out[11]
dataOUT[12] <= datapath:dp.data_out[12]
dataOUT[13] <= datapath:dp.data_out[13]
dataOUT[14] <= datapath:dp.data_out[14]
dataOUT[15] <= datapath:dp.data_out[15]
dataOUT[16] <= datapath:dp.data_out[16]
dataOUT[17] <= datapath:dp.data_out[17]
dataOUT[18] <= datapath:dp.data_out[18]
dataOUT[19] <= datapath:dp.data_out[19]
dataOUT[20] <= datapath:dp.data_out[20]
dataOUT[21] <= datapath:dp.data_out[21]
dataOUT[22] <= datapath:dp.data_out[22]
dataOUT[23] <= datapath:dp.data_out[23]
dataOUT[24] <= datapath:dp.data_out[24]
dataOUT[25] <= datapath:dp.data_out[25]
dataOUT[26] <= datapath:dp.data_out[26]
dataOUT[27] <= datapath:dp.data_out[27]
dataOUT[28] <= datapath:dp.data_out[28]
dataOUT[29] <= datapath:dp.data_out[29]
dataOUT[30] <= datapath:dp.data_out[30]
dataOUT[31] <= datapath:dp.data_out[31]
addrOUT[0] <= datapath:dp.addr_out[0]
addrOUT[1] <= datapath:dp.addr_out[1]
addrOUT[2] <= datapath:dp.addr_out[2]
addrOUT[3] <= datapath:dp.addr_out[3]
addrOUT[4] <= datapath:dp.addr_out[4]
addrOUT[5] <= datapath:dp.addr_out[5]
addrOUT[6] <= datapath:dp.addr_out[6]
addrOUT[7] <= datapath:dp.addr_out[7]
addrOUT[8] <= datapath:dp.addr_out[8]
addrOUT[9] <= datapath:dp.addr_out[9]
addrOUT[10] <= datapath:dp.addr_out[10]
addrOUT[11] <= datapath:dp.addr_out[11]
addrOUT[12] <= datapath:dp.addr_out[12]
addrOUT[13] <= datapath:dp.addr_out[13]
addrOUT[14] <= datapath:dp.addr_out[14]
addrOUT[15] <= datapath:dp.addr_out[15]
addrOUT[16] <= datapath:dp.addr_out[16]
addrOUT[17] <= datapath:dp.addr_out[17]
addrOUT[18] <= datapath:dp.addr_out[18]
addrOUT[19] <= datapath:dp.addr_out[19]
addrOUT[20] <= datapath:dp.addr_out[20]
addrOUT[21] <= datapath:dp.addr_out[21]
addrOUT[22] <= datapath:dp.addr_out[22]
addrOUT[23] <= datapath:dp.addr_out[23]
addrOUT[24] <= datapath:dp.addr_out[24]
addrOUT[25] <= datapath:dp.addr_out[25]
addrOUT[26] <= datapath:dp.addr_out[26]
addrOUT[27] <= datapath:dp.addr_out[27]
addrOUT[28] <= datapath:dp.addr_out[28]
addrOUT[29] <= datapath:dp.addr_out[29]
addrOUT[30] <= datapath:dp.addr_out[30]
addrOUT[31] <= datapath:dp.addr_out[31]
Wen <= Wen.DB_MAX_OUTPUT_PORT_TYPE
Wen_Mem <= Wen_Mem.DB_MAX_OUTPUT_PORT_TYPE
en_Mem <= comb.DB_MAX_OUTPUT_PORT_TYPE
dOutA[0] <= datapath:dp.out_A[0]
dOutA[1] <= datapath:dp.out_A[1]
dOutA[2] <= datapath:dp.out_A[2]
dOutA[3] <= datapath:dp.out_A[3]
dOutA[4] <= datapath:dp.out_A[4]
dOutA[5] <= datapath:dp.out_A[5]
dOutA[6] <= datapath:dp.out_A[6]
dOutA[7] <= datapath:dp.out_A[7]
dOutA[8] <= datapath:dp.out_A[8]
dOutA[9] <= datapath:dp.out_A[9]
dOutA[10] <= datapath:dp.out_A[10]
dOutA[11] <= datapath:dp.out_A[11]
dOutA[12] <= datapath:dp.out_A[12]
dOutA[13] <= datapath:dp.out_A[13]
dOutA[14] <= datapath:dp.out_A[14]
dOutA[15] <= datapath:dp.out_A[15]
dOutA[16] <= datapath:dp.out_A[16]
dOutA[17] <= datapath:dp.out_A[17]
dOutA[18] <= datapath:dp.out_A[18]
dOutA[19] <= datapath:dp.out_A[19]
dOutA[20] <= datapath:dp.out_A[20]
dOutA[21] <= datapath:dp.out_A[21]
dOutA[22] <= datapath:dp.out_A[22]
dOutA[23] <= datapath:dp.out_A[23]
dOutA[24] <= datapath:dp.out_A[24]
dOutA[25] <= datapath:dp.out_A[25]
dOutA[26] <= datapath:dp.out_A[26]
dOutA[27] <= datapath:dp.out_A[27]
dOutA[28] <= datapath:dp.out_A[28]
dOutA[29] <= datapath:dp.out_A[29]
dOutA[30] <= datapath:dp.out_A[30]
dOutA[31] <= datapath:dp.out_A[31]
dOutB[0] <= datapath:dp.out_B[0]
dOutB[1] <= datapath:dp.out_B[1]
dOutB[2] <= datapath:dp.out_B[2]
dOutB[3] <= datapath:dp.out_B[3]
dOutB[4] <= datapath:dp.out_B[4]
dOutB[5] <= datapath:dp.out_B[5]
dOutB[6] <= datapath:dp.out_B[6]
dOutB[7] <= datapath:dp.out_B[7]
dOutB[8] <= datapath:dp.out_B[8]
dOutB[9] <= datapath:dp.out_B[9]
dOutB[10] <= datapath:dp.out_B[10]
dOutB[11] <= datapath:dp.out_B[11]
dOutB[12] <= datapath:dp.out_B[12]
dOutB[13] <= datapath:dp.out_B[13]
dOutB[14] <= datapath:dp.out_B[14]
dOutB[15] <= datapath:dp.out_B[15]
dOutB[16] <= datapath:dp.out_B[16]
dOutB[17] <= datapath:dp.out_B[17]
dOutB[18] <= datapath:dp.out_B[18]
dOutB[19] <= datapath:dp.out_B[19]
dOutB[20] <= datapath:dp.out_B[20]
dOutB[21] <= datapath:dp.out_B[21]
dOutB[22] <= datapath:dp.out_B[22]
dOutB[23] <= datapath:dp.out_B[23]
dOutB[24] <= datapath:dp.out_B[24]
dOutB[25] <= datapath:dp.out_B[25]
dOutB[26] <= datapath:dp.out_B[26]
dOutB[27] <= datapath:dp.out_B[27]
dOutB[28] <= datapath:dp.out_B[28]
dOutB[29] <= datapath:dp.out_B[29]
dOutB[30] <= datapath:dp.out_B[30]
dOutB[31] <= datapath:dp.out_B[31]
dOutIR[0] <= datapath:dp.out_IR[0]
dOutIR[1] <= datapath:dp.out_IR[1]
dOutIR[2] <= datapath:dp.out_IR[2]
dOutIR[3] <= datapath:dp.out_IR[3]
dOutIR[4] <= datapath:dp.out_IR[4]
dOutIR[5] <= datapath:dp.out_IR[5]
dOutIR[6] <= datapath:dp.out_IR[6]
dOutIR[7] <= datapath:dp.out_IR[7]
dOutIR[8] <= datapath:dp.out_IR[8]
dOutIR[9] <= datapath:dp.out_IR[9]
dOutIR[10] <= datapath:dp.out_IR[10]
dOutIR[11] <= datapath:dp.out_IR[11]
dOutIR[12] <= datapath:dp.out_IR[12]
dOutIR[13] <= datapath:dp.out_IR[13]
dOutIR[14] <= datapath:dp.out_IR[14]
dOutIR[15] <= datapath:dp.out_IR[15]
dOutIR[16] <= datapath:dp.out_IR[16]
dOutIR[17] <= datapath:dp.out_IR[17]
dOutIR[18] <= datapath:dp.out_IR[18]
dOutIR[19] <= datapath:dp.out_IR[19]
dOutIR[20] <= datapath:dp.out_IR[20]
dOutIR[21] <= datapath:dp.out_IR[21]
dOutIR[22] <= datapath:dp.out_IR[22]
dOutIR[23] <= datapath:dp.out_IR[23]
dOutIR[24] <= datapath:dp.out_IR[24]
dOutIR[25] <= datapath:dp.out_IR[25]
dOutIR[26] <= datapath:dp.out_IR[26]
dOutIR[27] <= datapath:dp.out_IR[27]
dOutIR[28] <= datapath:dp.out_IR[28]
dOutIR[29] <= datapath:dp.out_IR[29]
dOutIR[30] <= datapath:dp.out_IR[30]
dOutIR[31] <= datapath:dp.out_IR[31]
dOutPC[0] <= datapath:dp.out_PC[0]
dOutPC[1] <= datapath:dp.out_PC[1]
dOutPC[2] <= datapath:dp.out_PC[2]
dOutPC[3] <= datapath:dp.out_PC[3]
dOutPC[4] <= datapath:dp.out_PC[4]
dOutPC[5] <= datapath:dp.out_PC[5]
dOutPC[6] <= datapath:dp.out_PC[6]
dOutPC[7] <= datapath:dp.out_PC[7]
dOutPC[8] <= datapath:dp.out_PC[8]
dOutPC[9] <= datapath:dp.out_PC[9]
dOutPC[10] <= datapath:dp.out_PC[10]
dOutPC[11] <= datapath:dp.out_PC[11]
dOutPC[12] <= datapath:dp.out_PC[12]
dOutPC[13] <= datapath:dp.out_PC[13]
dOutPC[14] <= datapath:dp.out_PC[14]
dOutPC[15] <= datapath:dp.out_PC[15]
dOutPC[16] <= datapath:dp.out_PC[16]
dOutPC[17] <= datapath:dp.out_PC[17]
dOutPC[18] <= datapath:dp.out_PC[18]
dOutPC[19] <= datapath:dp.out_PC[19]
dOutPC[20] <= datapath:dp.out_PC[20]
dOutPC[21] <= datapath:dp.out_PC[21]
dOutPC[22] <= datapath:dp.out_PC[22]
dOutPC[23] <= datapath:dp.out_PC[23]
dOutPC[24] <= datapath:dp.out_PC[24]
dOutPC[25] <= datapath:dp.out_PC[25]
dOutPC[26] <= datapath:dp.out_PC[26]
dOutPC[27] <= datapath:dp.out_PC[27]
dOutPC[28] <= datapath:dp.out_PC[28]
dOutPC[29] <= datapath:dp.out_PC[29]
dOutPC[30] <= datapath:dp.out_PC[30]
dOutPC[31] <= datapath:dp.out_PC[31]
dOutC <= datapath:dp.out_C
dOutZ <= datapath:dp.out_Z
outT[0] <= Control_New:control_unit.T[0]
outT[1] <= Control_New:control_unit.T[1]
outT[2] <= Control_New:control_unit.T[2]


|CPU_TEST_Sim|cpu1:main_processor|reset_circuit:reset
Reset => en_PD.OUTPUTSELECT
Reset => present_Clk.OUTPUTSELECT
Reset => present_Clk.OUTPUTSELECT
Reset => present_Clk.OUTPUTSELECT
Reset => present_Clk.OUTPUTSELECT
Reset => Clr_PC.OUTPUTSELECT
Clk => Clr_PC~reg0.CLK
Clk => en_PD~reg0.CLK
Clk => present_Clk~1.DATAIN
en_PD <= en_PD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clr_PC <= Clr_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|Control_New:control_unit
Clk => present_state~1.DATAIN
mClk => ~NO_FANOUT~
Sen => IM_MUX2[1].IN1
Sen => IM_MUX1.IN1
Sen => B_MUX.IN1
Sen => A_MUX.IN1
Sen => Reg_MUX.IN1
Sen => en.IN1
Sen => inc_PC.IN1
Sen => Data_MUX[1].IN1
Sen => present_state~3.DATAIN
status_C => inc_PC.IN1
status_Z => inc_PC.DATAB
A_MUX <= A_MUX$latch.DB_MAX_OUTPUT_PORT_TYPE
B_MUX <= B_MUX$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX1 <= IM_MUX1$latch.DB_MAX_OUTPUT_PORT_TYPE
Reg_MUX <= Reg_MUX$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[0] <= IM_MUX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[1] <= IM_MUX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_MUX[0] <= Data_MUX[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_MUX[1] <= Data_MUX[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
INST[20] => ~NO_FANOUT~
INST[21] => ~NO_FANOUT~
INST[22] => ~NO_FANOUT~
INST[23] => ~NO_FANOUT~
INST[24] => Equal10.IN7
INST[24] => Equal11.IN1
INST[24] => Equal12.IN4
INST[24] => Equal13.IN3
INST[24] => Equal14.IN7
INST[24] => Equal15.IN7
INST[24] => Equal16.IN7
INST[24] => Equal17.IN7
INST[24] => Equal18.IN3
INST[24] => Equal19.IN7
INST[24] => Equal20.IN7
INST[24] => Equal21.IN2
INST[24] => Equal22.IN7
INST[24] => Equal23.IN3
INST[24] => Equal24.IN2
INST[24] => Equal25.IN2
INST[25] => Equal10.IN2
INST[25] => Equal11.IN7
INST[25] => Equal12.IN3
INST[25] => Equal13.IN7
INST[25] => Equal14.IN6
INST[25] => Equal15.IN6
INST[25] => Equal16.IN3
INST[25] => Equal17.IN1
INST[25] => Equal18.IN2
INST[25] => Equal19.IN6
INST[25] => Equal20.IN2
INST[25] => Equal21.IN7
INST[25] => Equal22.IN6
INST[25] => Equal23.IN2
INST[25] => Equal24.IN7
INST[25] => Equal25.IN1
INST[26] => Equal10.IN1
INST[26] => Equal11.IN6
INST[26] => Equal12.IN2
INST[26] => Equal13.IN2
INST[26] => Equal14.IN2
INST[26] => Equal15.IN1
INST[26] => Equal16.IN2
INST[26] => Equal17.IN6
INST[26] => Equal18.IN7
INST[26] => Equal19.IN5
INST[26] => Equal20.IN6
INST[26] => Equal21.IN6
INST[26] => Equal22.IN5
INST[26] => Equal23.IN1
INST[26] => Equal24.IN1
INST[26] => Equal25.IN7
INST[27] => Equal10.IN6
INST[27] => Equal11.IN5
INST[27] => Equal12.IN1
INST[27] => Equal13.IN1
INST[27] => Equal14.IN1
INST[27] => Equal15.IN5
INST[27] => Equal16.IN1
INST[27] => Equal17.IN5
INST[27] => Equal18.IN1
INST[27] => Equal19.IN4
INST[27] => Equal20.IN1
INST[27] => Equal21.IN1
INST[27] => Equal22.IN1
INST[27] => Equal23.IN7
INST[27] => Equal24.IN6
INST[27] => Equal25.IN6
INST[28] => Equal0.IN3
INST[28] => Equal1.IN3
INST[28] => Equal2.IN2
INST[28] => Equal3.IN1
INST[28] => Equal4.IN1
INST[28] => Equal5.IN2
INST[28] => Equal6.IN3
INST[28] => Equal7.IN3
INST[28] => Equal8.IN3
INST[28] => Equal9.IN2
INST[28] => Equal10.IN5
INST[28] => Equal11.IN4
INST[28] => Equal12.IN7
INST[28] => Equal13.IN6
INST[28] => Equal14.IN5
INST[28] => Equal15.IN4
INST[28] => Equal16.IN6
INST[28] => Equal17.IN4
INST[28] => Equal18.IN6
INST[28] => Equal19.IN3
INST[28] => Equal20.IN5
INST[28] => Equal21.IN5
INST[28] => Equal22.IN4
INST[28] => Equal23.IN6
INST[28] => Equal24.IN5
INST[28] => Equal25.IN5
INST[29] => Equal0.IN1
INST[29] => Equal1.IN1
INST[29] => Equal2.IN1
INST[29] => Equal3.IN3
INST[29] => Equal4.IN3
INST[29] => Equal5.IN3
INST[29] => Equal6.IN2
INST[29] => Equal7.IN2
INST[29] => Equal8.IN2
INST[29] => Equal9.IN1
INST[29] => Equal10.IN4
INST[29] => Equal11.IN3
INST[29] => Equal12.IN6
INST[29] => Equal13.IN5
INST[29] => Equal14.IN4
INST[29] => Equal15.IN3
INST[29] => Equal16.IN5
INST[29] => Equal17.IN3
INST[29] => Equal18.IN5
INST[29] => Equal19.IN2
INST[29] => Equal20.IN4
INST[29] => Equal21.IN4
INST[29] => Equal22.IN3
INST[29] => Equal23.IN5
INST[29] => Equal24.IN4
INST[29] => Equal25.IN4
INST[30] => Equal0.IN0
INST[30] => Equal1.IN2
INST[30] => Equal2.IN0
INST[30] => Equal3.IN2
INST[30] => Equal4.IN0
INST[30] => Equal5.IN1
INST[30] => Equal6.IN1
INST[30] => Equal7.IN1
INST[30] => Equal8.IN1
INST[30] => Equal9.IN3
INST[30] => Equal10.IN3
INST[30] => Equal11.IN2
INST[30] => Equal12.IN5
INST[30] => Equal13.IN4
INST[30] => Equal14.IN3
INST[30] => Equal15.IN2
INST[30] => Equal16.IN4
INST[30] => Equal17.IN2
INST[30] => Equal18.IN4
INST[30] => Equal19.IN1
INST[30] => Equal20.IN3
INST[30] => Equal21.IN3
INST[30] => Equal22.IN2
INST[30] => Equal23.IN4
INST[30] => Equal24.IN3
INST[30] => Equal25.IN3
INST[31] => Equal0.IN2
INST[31] => Equal1.IN0
INST[31] => Equal2.IN3
INST[31] => Equal3.IN0
INST[31] => Equal4.IN2
INST[31] => Equal5.IN0
INST[31] => Equal6.IN0
INST[31] => Equal7.IN0
INST[31] => Equal8.IN0
INST[31] => Equal9.IN0
INST[31] => Equal10.IN0
INST[31] => Equal11.IN0
INST[31] => Equal12.IN0
INST[31] => Equal13.IN0
INST[31] => Equal14.IN0
INST[31] => Equal15.IN0
INST[31] => Equal16.IN0
INST[31] => Equal17.IN0
INST[31] => Equal18.IN0
INST[31] => Equal19.IN0
INST[31] => Equal20.IN0
INST[31] => Equal21.IN0
INST[31] => Equal22.IN0
INST[31] => Equal23.IN0
INST[31] => Equal24.IN0
INST[31] => Equal25.IN0
ALU_Op[0] <= ALU_Op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= ALU_Op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= ALU_Op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_PC <= inc_PC$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_PC <= ld_PC$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_IR <= ld_IR$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_C <= ld_C$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_Z <= ld_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_A <= ld_A$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_B <= ld_B$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_IR <= <GND>
clr_A <= <GND>
clr_B <= clr_B$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_C <= clr_C$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_Z <= clr_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1].DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2].DB_MAX_OUTPUT_PORT_TYPE
en <= en$latch.DB_MAX_OUTPUT_PORT_TYPE
Wen <= Wen$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp
Clk => register32:IR.clk
Clk => register32:A.clk
Clk => register32:B.clk
Clk => PC:PC_IM.clk
mClk => data_mem:DATA_mem1.clk
en => data_mem:DATA_mem1.en
wen => data_mem:DATA_mem1.wen
clr_A => register32:A.clr
ld_A => register32:A.ld
clr_B => register32:B.clr
ld_B => register32:B.ld
clr_C => ~NO_FANOUT~
ld_C => ~NO_FANOUT~
clr_Z => ~NO_FANOUT~
ld_Z => ~NO_FANOUT~
clr_PC => PC:PC_IM.clr
ld_PC => PC:PC_IM.ld
clr_IR => register32:IR.clr
ld_IR => register32:IR.ld
out_A[0] <= register32:A.Q[0]
out_A[1] <= register32:A.Q[1]
out_A[2] <= register32:A.Q[2]
out_A[3] <= register32:A.Q[3]
out_A[4] <= register32:A.Q[4]
out_A[5] <= register32:A.Q[5]
out_A[6] <= register32:A.Q[6]
out_A[7] <= register32:A.Q[7]
out_A[8] <= register32:A.Q[8]
out_A[9] <= register32:A.Q[9]
out_A[10] <= register32:A.Q[10]
out_A[11] <= register32:A.Q[11]
out_A[12] <= register32:A.Q[12]
out_A[13] <= register32:A.Q[13]
out_A[14] <= register32:A.Q[14]
out_A[15] <= register32:A.Q[15]
out_A[16] <= register32:A.Q[16]
out_A[17] <= register32:A.Q[17]
out_A[18] <= register32:A.Q[18]
out_A[19] <= register32:A.Q[19]
out_A[20] <= register32:A.Q[20]
out_A[21] <= register32:A.Q[21]
out_A[22] <= register32:A.Q[22]
out_A[23] <= register32:A.Q[23]
out_A[24] <= register32:A.Q[24]
out_A[25] <= register32:A.Q[25]
out_A[26] <= register32:A.Q[26]
out_A[27] <= register32:A.Q[27]
out_A[28] <= register32:A.Q[28]
out_A[29] <= register32:A.Q[29]
out_A[30] <= register32:A.Q[30]
out_A[31] <= register32:A.Q[31]
out_B[0] <= register32:B.Q[0]
out_B[1] <= register32:B.Q[1]
out_B[2] <= register32:B.Q[2]
out_B[3] <= register32:B.Q[3]
out_B[4] <= register32:B.Q[4]
out_B[5] <= register32:B.Q[5]
out_B[6] <= register32:B.Q[6]
out_B[7] <= register32:B.Q[7]
out_B[8] <= register32:B.Q[8]
out_B[9] <= register32:B.Q[9]
out_B[10] <= register32:B.Q[10]
out_B[11] <= register32:B.Q[11]
out_B[12] <= register32:B.Q[12]
out_B[13] <= register32:B.Q[13]
out_B[14] <= register32:B.Q[14]
out_B[15] <= register32:B.Q[15]
out_B[16] <= register32:B.Q[16]
out_B[17] <= register32:B.Q[17]
out_B[18] <= register32:B.Q[18]
out_B[19] <= register32:B.Q[19]
out_B[20] <= register32:B.Q[20]
out_B[21] <= register32:B.Q[21]
out_B[22] <= register32:B.Q[22]
out_B[23] <= register32:B.Q[23]
out_B[24] <= register32:B.Q[24]
out_B[25] <= register32:B.Q[25]
out_B[26] <= register32:B.Q[26]
out_B[27] <= register32:B.Q[27]
out_B[28] <= register32:B.Q[28]
out_B[29] <= register32:B.Q[29]
out_B[30] <= register32:B.Q[30]
out_B[31] <= register32:B.Q[31]
out_C <= out_C.DB_MAX_OUTPUT_PORT_TYPE
out_Z <= comb.DB_MAX_OUTPUT_PORT_TYPE
out_PC[0] <= PC:PC_IM.q[0]
out_PC[1] <= PC:PC_IM.q[1]
out_PC[2] <= PC:PC_IM.q[2]
out_PC[3] <= PC:PC_IM.q[3]
out_PC[4] <= PC:PC_IM.q[4]
out_PC[5] <= PC:PC_IM.q[5]
out_PC[6] <= PC:PC_IM.q[6]
out_PC[7] <= PC:PC_IM.q[7]
out_PC[8] <= PC:PC_IM.q[8]
out_PC[9] <= PC:PC_IM.q[9]
out_PC[10] <= PC:PC_IM.q[10]
out_PC[11] <= PC:PC_IM.q[11]
out_PC[12] <= PC:PC_IM.q[12]
out_PC[13] <= PC:PC_IM.q[13]
out_PC[14] <= PC:PC_IM.q[14]
out_PC[15] <= PC:PC_IM.q[15]
out_PC[16] <= PC:PC_IM.q[16]
out_PC[17] <= PC:PC_IM.q[17]
out_PC[18] <= PC:PC_IM.q[18]
out_PC[19] <= PC:PC_IM.q[19]
out_PC[20] <= PC:PC_IM.q[20]
out_PC[21] <= PC:PC_IM.q[21]
out_PC[22] <= PC:PC_IM.q[22]
out_PC[23] <= PC:PC_IM.q[23]
out_PC[24] <= PC:PC_IM.q[24]
out_PC[25] <= PC:PC_IM.q[25]
out_PC[26] <= PC:PC_IM.q[26]
out_PC[27] <= PC:PC_IM.q[27]
out_PC[28] <= PC:PC_IM.q[28]
out_PC[29] <= PC:PC_IM.q[29]
out_PC[30] <= PC:PC_IM.q[30]
out_PC[31] <= PC:PC_IM.q[31]
out_IR[0] <= register32:IR.Q[0]
out_IR[1] <= register32:IR.Q[1]
out_IR[2] <= register32:IR.Q[2]
out_IR[3] <= register32:IR.Q[3]
out_IR[4] <= register32:IR.Q[4]
out_IR[5] <= register32:IR.Q[5]
out_IR[6] <= register32:IR.Q[6]
out_IR[7] <= register32:IR.Q[7]
out_IR[8] <= register32:IR.Q[8]
out_IR[9] <= register32:IR.Q[9]
out_IR[10] <= register32:IR.Q[10]
out_IR[11] <= register32:IR.Q[11]
out_IR[12] <= register32:IR.Q[12]
out_IR[13] <= register32:IR.Q[13]
out_IR[14] <= register32:IR.Q[14]
out_IR[15] <= register32:IR.Q[15]
out_IR[16] <= register32:IR.Q[16]
out_IR[17] <= register32:IR.Q[17]
out_IR[18] <= register32:IR.Q[18]
out_IR[19] <= register32:IR.Q[19]
out_IR[20] <= register32:IR.Q[20]
out_IR[21] <= register32:IR.Q[21]
out_IR[22] <= register32:IR.Q[22]
out_IR[23] <= register32:IR.Q[23]
out_IR[24] <= register32:IR.Q[24]
out_IR[25] <= register32:IR.Q[25]
out_IR[26] <= register32:IR.Q[26]
out_IR[27] <= register32:IR.Q[27]
out_IR[28] <= register32:IR.Q[28]
out_IR[29] <= register32:IR.Q[29]
out_IR[30] <= register32:IR.Q[30]
out_IR[31] <= register32:IR.Q[31]
inc_PC => PC:PC_IM.inc
data_in[0] => mux4to1:DATA_MUX_2.w0[0]
data_in[1] => mux4to1:DATA_MUX_2.w0[1]
data_in[2] => mux4to1:DATA_MUX_2.w0[2]
data_in[3] => mux4to1:DATA_MUX_2.w0[3]
data_in[4] => mux4to1:DATA_MUX_2.w0[4]
data_in[5] => mux4to1:DATA_MUX_2.w0[5]
data_in[6] => mux4to1:DATA_MUX_2.w0[6]
data_in[7] => mux4to1:DATA_MUX_2.w0[7]
data_in[8] => mux4to1:DATA_MUX_2.w0[8]
data_in[9] => mux4to1:DATA_MUX_2.w0[9]
data_in[10] => mux4to1:DATA_MUX_2.w0[10]
data_in[11] => mux4to1:DATA_MUX_2.w0[11]
data_in[12] => mux4to1:DATA_MUX_2.w0[12]
data_in[13] => mux4to1:DATA_MUX_2.w0[13]
data_in[14] => mux4to1:DATA_MUX_2.w0[14]
data_in[15] => mux4to1:DATA_MUX_2.w0[15]
data_in[16] => mux4to1:DATA_MUX_2.w0[16]
data_in[17] => mux4to1:DATA_MUX_2.w0[17]
data_in[18] => mux4to1:DATA_MUX_2.w0[18]
data_in[19] => mux4to1:DATA_MUX_2.w0[19]
data_in[20] => mux4to1:DATA_MUX_2.w0[20]
data_in[21] => mux4to1:DATA_MUX_2.w0[21]
data_in[22] => mux4to1:DATA_MUX_2.w0[22]
data_in[23] => mux4to1:DATA_MUX_2.w0[23]
data_in[24] => mux4to1:DATA_MUX_2.w0[24]
data_in[25] => mux4to1:DATA_MUX_2.w0[25]
data_in[26] => mux4to1:DATA_MUX_2.w0[26]
data_in[27] => mux4to1:DATA_MUX_2.w0[27]
data_in[28] => mux4to1:DATA_MUX_2.w0[28]
data_in[29] => mux4to1:DATA_MUX_2.w0[29]
data_in[30] => mux4to1:DATA_MUX_2.w0[30]
data_in[31] => mux4to1:DATA_MUX_2.w0[31]
addr_out[0] <= PC:PC_IM.q[0]
addr_out[1] <= PC:PC_IM.q[1]
addr_out[2] <= PC:PC_IM.q[2]
addr_out[3] <= PC:PC_IM.q[3]
addr_out[4] <= PC:PC_IM.q[4]
addr_out[5] <= PC:PC_IM.q[5]
addr_out[6] <= PC:PC_IM.q[6]
addr_out[7] <= PC:PC_IM.q[7]
addr_out[8] <= PC:PC_IM.q[8]
addr_out[9] <= PC:PC_IM.q[9]
addr_out[10] <= PC:PC_IM.q[10]
addr_out[11] <= PC:PC_IM.q[11]
addr_out[12] <= PC:PC_IM.q[12]
addr_out[13] <= PC:PC_IM.q[13]
addr_out[14] <= PC:PC_IM.q[14]
addr_out[15] <= PC:PC_IM.q[15]
addr_out[16] <= PC:PC_IM.q[16]
addr_out[17] <= PC:PC_IM.q[17]
addr_out[18] <= PC:PC_IM.q[18]
addr_out[19] <= PC:PC_IM.q[19]
addr_out[20] <= PC:PC_IM.q[20]
addr_out[21] <= PC:PC_IM.q[21]
addr_out[22] <= PC:PC_IM.q[22]
addr_out[23] <= PC:PC_IM.q[23]
addr_out[24] <= PC:PC_IM.q[24]
addr_out[25] <= PC:PC_IM.q[25]
addr_out[26] <= PC:PC_IM.q[26]
addr_out[27] <= PC:PC_IM.q[27]
addr_out[28] <= PC:PC_IM.q[28]
addr_out[29] <= PC:PC_IM.q[29]
addr_out[30] <= PC:PC_IM.q[30]
addr_out[31] <= PC:PC_IM.q[31]
data_out[0] <= mux4to1:DATA_MUX_2.f[0]
data_out[1] <= mux4to1:DATA_MUX_2.f[1]
data_out[2] <= mux4to1:DATA_MUX_2.f[2]
data_out[3] <= mux4to1:DATA_MUX_2.f[3]
data_out[4] <= mux4to1:DATA_MUX_2.f[4]
data_out[5] <= mux4to1:DATA_MUX_2.f[5]
data_out[6] <= mux4to1:DATA_MUX_2.f[6]
data_out[7] <= mux4to1:DATA_MUX_2.f[7]
data_out[8] <= mux4to1:DATA_MUX_2.f[8]
data_out[9] <= mux4to1:DATA_MUX_2.f[9]
data_out[10] <= mux4to1:DATA_MUX_2.f[10]
data_out[11] <= mux4to1:DATA_MUX_2.f[11]
data_out[12] <= mux4to1:DATA_MUX_2.f[12]
data_out[13] <= mux4to1:DATA_MUX_2.f[13]
data_out[14] <= mux4to1:DATA_MUX_2.f[14]
data_out[15] <= mux4to1:DATA_MUX_2.f[15]
data_out[16] <= mux4to1:DATA_MUX_2.f[16]
data_out[17] <= mux4to1:DATA_MUX_2.f[17]
data_out[18] <= mux4to1:DATA_MUX_2.f[18]
data_out[19] <= mux4to1:DATA_MUX_2.f[19]
data_out[20] <= mux4to1:DATA_MUX_2.f[20]
data_out[21] <= mux4to1:DATA_MUX_2.f[21]
data_out[22] <= mux4to1:DATA_MUX_2.f[22]
data_out[23] <= mux4to1:DATA_MUX_2.f[23]
data_out[24] <= mux4to1:DATA_MUX_2.f[24]
data_out[25] <= mux4to1:DATA_MUX_2.f[25]
data_out[26] <= mux4to1:DATA_MUX_2.f[26]
data_out[27] <= mux4to1:DATA_MUX_2.f[27]
data_out[28] <= mux4to1:DATA_MUX_2.f[28]
data_out[29] <= mux4to1:DATA_MUX_2.f[29]
data_out[30] <= mux4to1:DATA_MUX_2.f[30]
data_out[31] <= mux4to1:DATA_MUX_2.f[31]
mem_out[0] <= data_mem:DATA_mem1.data_out[0]
mem_out[1] <= data_mem:DATA_mem1.data_out[1]
mem_out[2] <= data_mem:DATA_mem1.data_out[2]
mem_out[3] <= data_mem:DATA_mem1.data_out[3]
mem_out[4] <= data_mem:DATA_mem1.data_out[4]
mem_out[5] <= data_mem:DATA_mem1.data_out[5]
mem_out[6] <= data_mem:DATA_mem1.data_out[6]
mem_out[7] <= data_mem:DATA_mem1.data_out[7]
mem_out[8] <= data_mem:DATA_mem1.data_out[8]
mem_out[9] <= data_mem:DATA_mem1.data_out[9]
mem_out[10] <= data_mem:DATA_mem1.data_out[10]
mem_out[11] <= data_mem:DATA_mem1.data_out[11]
mem_out[12] <= data_mem:DATA_mem1.data_out[12]
mem_out[13] <= data_mem:DATA_mem1.data_out[13]
mem_out[14] <= data_mem:DATA_mem1.data_out[14]
mem_out[15] <= data_mem:DATA_mem1.data_out[15]
mem_out[16] <= data_mem:DATA_mem1.data_out[16]
mem_out[17] <= data_mem:DATA_mem1.data_out[17]
mem_out[18] <= data_mem:DATA_mem1.data_out[18]
mem_out[19] <= data_mem:DATA_mem1.data_out[19]
mem_out[20] <= data_mem:DATA_mem1.data_out[20]
mem_out[21] <= data_mem:DATA_mem1.data_out[21]
mem_out[22] <= data_mem:DATA_mem1.data_out[22]
mem_out[23] <= data_mem:DATA_mem1.data_out[23]
mem_out[24] <= data_mem:DATA_mem1.data_out[24]
mem_out[25] <= data_mem:DATA_mem1.data_out[25]
mem_out[26] <= data_mem:DATA_mem1.data_out[26]
mem_out[27] <= data_mem:DATA_mem1.data_out[27]
mem_out[28] <= data_mem:DATA_mem1.data_out[28]
mem_out[29] <= data_mem:DATA_mem1.data_out[29]
mem_out[30] <= data_mem:DATA_mem1.data_out[30]
mem_out[31] <= data_mem:DATA_mem1.data_out[31]
mem_in[0] <= mux2to1:Reg_MUX2.f[0]
mem_in[1] <= mux2to1:Reg_MUX2.f[1]
mem_in[2] <= mux2to1:Reg_MUX2.f[2]
mem_in[3] <= mux2to1:Reg_MUX2.f[3]
mem_in[4] <= mux2to1:Reg_MUX2.f[4]
mem_in[5] <= mux2to1:Reg_MUX2.f[5]
mem_in[6] <= mux2to1:Reg_MUX2.f[6]
mem_in[7] <= mux2to1:Reg_MUX2.f[7]
mem_in[8] <= mux2to1:Reg_MUX2.f[8]
mem_in[9] <= mux2to1:Reg_MUX2.f[9]
mem_in[10] <= mux2to1:Reg_MUX2.f[10]
mem_in[11] <= mux2to1:Reg_MUX2.f[11]
mem_in[12] <= mux2to1:Reg_MUX2.f[12]
mem_in[13] <= mux2to1:Reg_MUX2.f[13]
mem_in[14] <= mux2to1:Reg_MUX2.f[14]
mem_in[15] <= mux2to1:Reg_MUX2.f[15]
mem_in[16] <= mux2to1:Reg_MUX2.f[16]
mem_in[17] <= mux2to1:Reg_MUX2.f[17]
mem_in[18] <= mux2to1:Reg_MUX2.f[18]
mem_in[19] <= mux2to1:Reg_MUX2.f[19]
mem_in[20] <= mux2to1:Reg_MUX2.f[20]
mem_in[21] <= mux2to1:Reg_MUX2.f[21]
mem_in[22] <= mux2to1:Reg_MUX2.f[22]
mem_in[23] <= mux2to1:Reg_MUX2.f[23]
mem_in[24] <= mux2to1:Reg_MUX2.f[24]
mem_in[25] <= mux2to1:Reg_MUX2.f[25]
mem_in[26] <= mux2to1:Reg_MUX2.f[26]
mem_in[27] <= mux2to1:Reg_MUX2.f[27]
mem_in[28] <= mux2to1:Reg_MUX2.f[28]
mem_in[29] <= mux2to1:Reg_MUX2.f[29]
mem_in[30] <= mux2to1:Reg_MUX2.f[30]
mem_in[31] <= mux2to1:Reg_MUX2.f[31]
mem_addr[0] <= RED:RED_data_mem.data_out[0]
mem_addr[1] <= RED:RED_data_mem.data_out[1]
mem_addr[2] <= RED:RED_data_mem.data_out[2]
mem_addr[3] <= RED:RED_data_mem.data_out[3]
mem_addr[4] <= RED:RED_data_mem.data_out[4]
mem_addr[5] <= RED:RED_data_mem.data_out[5]
mem_addr[6] <= RED:RED_data_mem.data_out[6]
mem_addr[7] <= RED:RED_data_mem.data_out[7]
data_mux[0] => mux4to1:DATA_MUX_2.s[0]
data_mux[1] => mux4to1:DATA_MUX_2.s[1]
reg_mux => mux2to1:Reg_MUX2.s
A_mux => mux2to1:A_MUX2.s
B_mux => mux2to1:B_MUX2.s
IM_mux1 => mux2to1:IM_MUX_1.s
IM_mux2[0] => mux4to1:IM_MUX_2.s[0]
IM_mux2[1] => mux4to1:IM_MUX_2.s[1]
ALU_Op[0] => ALU:ALU_1.op[0]
ALU_Op[1] => ALU:ALU_1.op[1]
ALU_Op[2] => ALU:ALU_1.op[2]


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|register32:IR
d[0] => Q[0]~reg0.DATAIN
d[1] => Q[1]~reg0.DATAIN
d[2] => Q[2]~reg0.DATAIN
d[3] => Q[3]~reg0.DATAIN
d[4] => Q[4]~reg0.DATAIN
d[5] => Q[5]~reg0.DATAIN
d[6] => Q[6]~reg0.DATAIN
d[7] => Q[7]~reg0.DATAIN
d[8] => Q[8]~reg0.DATAIN
d[9] => Q[9]~reg0.DATAIN
d[10] => Q[10]~reg0.DATAIN
d[11] => Q[11]~reg0.DATAIN
d[12] => Q[12]~reg0.DATAIN
d[13] => Q[13]~reg0.DATAIN
d[14] => Q[14]~reg0.DATAIN
d[15] => Q[15]~reg0.DATAIN
d[16] => Q[16]~reg0.DATAIN
d[17] => Q[17]~reg0.DATAIN
d[18] => Q[18]~reg0.DATAIN
d[19] => Q[19]~reg0.DATAIN
d[20] => Q[20]~reg0.DATAIN
d[21] => Q[21]~reg0.DATAIN
d[22] => Q[22]~reg0.DATAIN
d[23] => Q[23]~reg0.DATAIN
d[24] => Q[24]~reg0.DATAIN
d[25] => Q[25]~reg0.DATAIN
d[26] => Q[26]~reg0.DATAIN
d[27] => Q[27]~reg0.DATAIN
d[28] => Q[28]~reg0.DATAIN
d[29] => Q[29]~reg0.DATAIN
d[30] => Q[30]~reg0.DATAIN
d[31] => Q[31]~reg0.DATAIN
ld => Q[0]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[7]~reg0.ENA
ld => Q[8]~reg0.ENA
ld => Q[9]~reg0.ENA
ld => Q[10]~reg0.ENA
ld => Q[11]~reg0.ENA
ld => Q[12]~reg0.ENA
ld => Q[13]~reg0.ENA
ld => Q[14]~reg0.ENA
ld => Q[15]~reg0.ENA
ld => Q[16]~reg0.ENA
ld => Q[17]~reg0.ENA
ld => Q[18]~reg0.ENA
ld => Q[19]~reg0.ENA
ld => Q[20]~reg0.ENA
ld => Q[21]~reg0.ENA
ld => Q[22]~reg0.ENA
ld => Q[23]~reg0.ENA
ld => Q[24]~reg0.ENA
ld => Q[25]~reg0.ENA
ld => Q[26]~reg0.ENA
ld => Q[27]~reg0.ENA
ld => Q[28]~reg0.ENA
ld => Q[29]~reg0.ENA
ld => Q[30]~reg0.ENA
ld => Q[31]~reg0.ENA
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR
clr => Q[15]~reg0.ACLR
clr => Q[16]~reg0.ACLR
clr => Q[17]~reg0.ACLR
clr => Q[18]~reg0.ACLR
clr => Q[19]~reg0.ACLR
clr => Q[20]~reg0.ACLR
clr => Q[21]~reg0.ACLR
clr => Q[22]~reg0.ACLR
clr => Q[23]~reg0.ACLR
clr => Q[24]~reg0.ACLR
clr => Q[25]~reg0.ACLR
clr => Q[26]~reg0.ACLR
clr => Q[27]~reg0.ACLR
clr => Q[28]~reg0.ACLR
clr => Q[29]~reg0.ACLR
clr => Q[30]~reg0.ACLR
clr => Q[31]~reg0.ACLR
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|register32:A
d[0] => Q[0]~reg0.DATAIN
d[1] => Q[1]~reg0.DATAIN
d[2] => Q[2]~reg0.DATAIN
d[3] => Q[3]~reg0.DATAIN
d[4] => Q[4]~reg0.DATAIN
d[5] => Q[5]~reg0.DATAIN
d[6] => Q[6]~reg0.DATAIN
d[7] => Q[7]~reg0.DATAIN
d[8] => Q[8]~reg0.DATAIN
d[9] => Q[9]~reg0.DATAIN
d[10] => Q[10]~reg0.DATAIN
d[11] => Q[11]~reg0.DATAIN
d[12] => Q[12]~reg0.DATAIN
d[13] => Q[13]~reg0.DATAIN
d[14] => Q[14]~reg0.DATAIN
d[15] => Q[15]~reg0.DATAIN
d[16] => Q[16]~reg0.DATAIN
d[17] => Q[17]~reg0.DATAIN
d[18] => Q[18]~reg0.DATAIN
d[19] => Q[19]~reg0.DATAIN
d[20] => Q[20]~reg0.DATAIN
d[21] => Q[21]~reg0.DATAIN
d[22] => Q[22]~reg0.DATAIN
d[23] => Q[23]~reg0.DATAIN
d[24] => Q[24]~reg0.DATAIN
d[25] => Q[25]~reg0.DATAIN
d[26] => Q[26]~reg0.DATAIN
d[27] => Q[27]~reg0.DATAIN
d[28] => Q[28]~reg0.DATAIN
d[29] => Q[29]~reg0.DATAIN
d[30] => Q[30]~reg0.DATAIN
d[31] => Q[31]~reg0.DATAIN
ld => Q[0]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[7]~reg0.ENA
ld => Q[8]~reg0.ENA
ld => Q[9]~reg0.ENA
ld => Q[10]~reg0.ENA
ld => Q[11]~reg0.ENA
ld => Q[12]~reg0.ENA
ld => Q[13]~reg0.ENA
ld => Q[14]~reg0.ENA
ld => Q[15]~reg0.ENA
ld => Q[16]~reg0.ENA
ld => Q[17]~reg0.ENA
ld => Q[18]~reg0.ENA
ld => Q[19]~reg0.ENA
ld => Q[20]~reg0.ENA
ld => Q[21]~reg0.ENA
ld => Q[22]~reg0.ENA
ld => Q[23]~reg0.ENA
ld => Q[24]~reg0.ENA
ld => Q[25]~reg0.ENA
ld => Q[26]~reg0.ENA
ld => Q[27]~reg0.ENA
ld => Q[28]~reg0.ENA
ld => Q[29]~reg0.ENA
ld => Q[30]~reg0.ENA
ld => Q[31]~reg0.ENA
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR
clr => Q[15]~reg0.ACLR
clr => Q[16]~reg0.ACLR
clr => Q[17]~reg0.ACLR
clr => Q[18]~reg0.ACLR
clr => Q[19]~reg0.ACLR
clr => Q[20]~reg0.ACLR
clr => Q[21]~reg0.ACLR
clr => Q[22]~reg0.ACLR
clr => Q[23]~reg0.ACLR
clr => Q[24]~reg0.ACLR
clr => Q[25]~reg0.ACLR
clr => Q[26]~reg0.ACLR
clr => Q[27]~reg0.ACLR
clr => Q[28]~reg0.ACLR
clr => Q[29]~reg0.ACLR
clr => Q[30]~reg0.ACLR
clr => Q[31]~reg0.ACLR
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|register32:B
d[0] => Q[0]~reg0.DATAIN
d[1] => Q[1]~reg0.DATAIN
d[2] => Q[2]~reg0.DATAIN
d[3] => Q[3]~reg0.DATAIN
d[4] => Q[4]~reg0.DATAIN
d[5] => Q[5]~reg0.DATAIN
d[6] => Q[6]~reg0.DATAIN
d[7] => Q[7]~reg0.DATAIN
d[8] => Q[8]~reg0.DATAIN
d[9] => Q[9]~reg0.DATAIN
d[10] => Q[10]~reg0.DATAIN
d[11] => Q[11]~reg0.DATAIN
d[12] => Q[12]~reg0.DATAIN
d[13] => Q[13]~reg0.DATAIN
d[14] => Q[14]~reg0.DATAIN
d[15] => Q[15]~reg0.DATAIN
d[16] => Q[16]~reg0.DATAIN
d[17] => Q[17]~reg0.DATAIN
d[18] => Q[18]~reg0.DATAIN
d[19] => Q[19]~reg0.DATAIN
d[20] => Q[20]~reg0.DATAIN
d[21] => Q[21]~reg0.DATAIN
d[22] => Q[22]~reg0.DATAIN
d[23] => Q[23]~reg0.DATAIN
d[24] => Q[24]~reg0.DATAIN
d[25] => Q[25]~reg0.DATAIN
d[26] => Q[26]~reg0.DATAIN
d[27] => Q[27]~reg0.DATAIN
d[28] => Q[28]~reg0.DATAIN
d[29] => Q[29]~reg0.DATAIN
d[30] => Q[30]~reg0.DATAIN
d[31] => Q[31]~reg0.DATAIN
ld => Q[0]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[7]~reg0.ENA
ld => Q[8]~reg0.ENA
ld => Q[9]~reg0.ENA
ld => Q[10]~reg0.ENA
ld => Q[11]~reg0.ENA
ld => Q[12]~reg0.ENA
ld => Q[13]~reg0.ENA
ld => Q[14]~reg0.ENA
ld => Q[15]~reg0.ENA
ld => Q[16]~reg0.ENA
ld => Q[17]~reg0.ENA
ld => Q[18]~reg0.ENA
ld => Q[19]~reg0.ENA
ld => Q[20]~reg0.ENA
ld => Q[21]~reg0.ENA
ld => Q[22]~reg0.ENA
ld => Q[23]~reg0.ENA
ld => Q[24]~reg0.ENA
ld => Q[25]~reg0.ENA
ld => Q[26]~reg0.ENA
ld => Q[27]~reg0.ENA
ld => Q[28]~reg0.ENA
ld => Q[29]~reg0.ENA
ld => Q[30]~reg0.ENA
ld => Q[31]~reg0.ENA
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR
clr => Q[15]~reg0.ACLR
clr => Q[16]~reg0.ACLR
clr => Q[17]~reg0.ACLR
clr => Q[18]~reg0.ACLR
clr => Q[19]~reg0.ACLR
clr => Q[20]~reg0.ACLR
clr => Q[21]~reg0.ACLR
clr => Q[22]~reg0.ACLR
clr => Q[23]~reg0.ACLR
clr => Q[24]~reg0.ACLR
clr => Q[25]~reg0.ACLR
clr => Q[26]~reg0.ACLR
clr => Q[27]~reg0.ACLR
clr => Q[28]~reg0.ACLR
clr => Q[29]~reg0.ACLR
clr => Q[30]~reg0.ACLR
clr => Q[31]~reg0.ACLR
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|LZE:LZE_A_MUX
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>
data_out[17] <= <GND>
data_out[18] <= <GND>
data_out[19] <= <GND>
data_out[20] <= <GND>
data_out[21] <= <GND>
data_out[22] <= <GND>
data_out[23] <= <GND>
data_out[24] <= <GND>
data_out[25] <= <GND>
data_out[26] <= <GND>
data_out[27] <= <GND>
data_out[28] <= <GND>
data_out[29] <= <GND>
data_out[30] <= <GND>
data_out[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|LZE:LZE_B_MUX
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>
data_out[17] <= <GND>
data_out[18] <= <GND>
data_out[19] <= <GND>
data_out[20] <= <GND>
data_out[21] <= <GND>
data_out[22] <= <GND>
data_out[23] <= <GND>
data_out[24] <= <GND>
data_out[25] <= <GND>
data_out[26] <= <GND>
data_out[27] <= <GND>
data_out[28] <= <GND>
data_out[29] <= <GND>
data_out[30] <= <GND>
data_out[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|LZE:LZE_PC
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>
data_out[17] <= <GND>
data_out[18] <= <GND>
data_out[19] <= <GND>
data_out[20] <= <GND>
data_out[21] <= <GND>
data_out[22] <= <GND>
data_out[23] <= <GND>
data_out[24] <= <GND>
data_out[25] <= <GND>
data_out[26] <= <GND>
data_out[27] <= <GND>
data_out[28] <= <GND>
data_out[29] <= <GND>
data_out[30] <= <GND>
data_out[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|LZE:LZE_IM_MUX2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>
data_out[17] <= <GND>
data_out[18] <= <GND>
data_out[19] <= <GND>
data_out[20] <= <GND>
data_out[21] <= <GND>
data_out[22] <= <GND>
data_out[23] <= <GND>
data_out[24] <= <GND>
data_out[25] <= <GND>
data_out[26] <= <GND>
data_out[27] <= <GND>
data_out[28] <= <GND>
data_out[29] <= <GND>
data_out[30] <= <GND>
data_out[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|UZE:UZE_IM_MUX1
data_in[0] => data_out[16].DATAIN
data_in[1] => data_out[17].DATAIN
data_in[2] => data_out[18].DATAIN
data_in[3] => data_out[19].DATAIN
data_in[4] => data_out[20].DATAIN
data_in[5] => data_out[21].DATAIN
data_in[6] => data_out[22].DATAIN
data_in[7] => data_out[23].DATAIN
data_in[8] => data_out[24].DATAIN
data_in[9] => data_out[25].DATAIN
data_in[10] => data_out[26].DATAIN
data_in[11] => data_out[27].DATAIN
data_in[12] => data_out[28].DATAIN
data_in[13] => data_out[29].DATAIN
data_in[14] => data_out[30].DATAIN
data_in[15] => data_out[31].DATAIN
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[1] <= <GND>
data_out[2] <= <GND>
data_out[3] <= <GND>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>
data_out[8] <= <GND>
data_out[9] <= <GND>
data_out[10] <= <GND>
data_out[11] <= <GND>
data_out[12] <= <GND>
data_out[13] <= <GND>
data_out[14] <= <GND>
data_out[15] <= <GND>
data_out[16] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|PC:PC_IM
clr => register32:reg0.clr
clk => register32:reg0.clk
ld => register32:reg0.ld
inc => mux2to1:mux0.s
d[0] => mux2to1:mux0.w0[0]
d[1] => mux2to1:mux0.w0[1]
d[2] => mux2to1:mux0.w0[2]
d[3] => mux2to1:mux0.w0[3]
d[4] => mux2to1:mux0.w0[4]
d[5] => mux2to1:mux0.w0[5]
d[6] => mux2to1:mux0.w0[6]
d[7] => mux2to1:mux0.w0[7]
d[8] => mux2to1:mux0.w0[8]
d[9] => mux2to1:mux0.w0[9]
d[10] => mux2to1:mux0.w0[10]
d[11] => mux2to1:mux0.w0[11]
d[12] => mux2to1:mux0.w0[12]
d[13] => mux2to1:mux0.w0[13]
d[14] => mux2to1:mux0.w0[14]
d[15] => mux2to1:mux0.w0[15]
d[16] => mux2to1:mux0.w0[16]
d[17] => mux2to1:mux0.w0[17]
d[18] => mux2to1:mux0.w0[18]
d[19] => mux2to1:mux0.w0[19]
d[20] => mux2to1:mux0.w0[20]
d[21] => mux2to1:mux0.w0[21]
d[22] => mux2to1:mux0.w0[22]
d[23] => mux2to1:mux0.w0[23]
d[24] => mux2to1:mux0.w0[24]
d[25] => mux2to1:mux0.w0[25]
d[26] => mux2to1:mux0.w0[26]
d[27] => mux2to1:mux0.w0[27]
d[28] => mux2to1:mux0.w0[28]
d[29] => mux2to1:mux0.w0[29]
d[30] => mux2to1:mux0.w0[30]
d[31] => mux2to1:mux0.w0[31]
q[0] <= register32:reg0.Q[0]
q[1] <= register32:reg0.Q[1]
q[2] <= register32:reg0.Q[2]
q[3] <= register32:reg0.Q[3]
q[4] <= register32:reg0.Q[4]
q[5] <= register32:reg0.Q[5]
q[6] <= register32:reg0.Q[6]
q[7] <= register32:reg0.Q[7]
q[8] <= register32:reg0.Q[8]
q[9] <= register32:reg0.Q[9]
q[10] <= register32:reg0.Q[10]
q[11] <= register32:reg0.Q[11]
q[12] <= register32:reg0.Q[12]
q[13] <= register32:reg0.Q[13]
q[14] <= register32:reg0.Q[14]
q[15] <= register32:reg0.Q[15]
q[16] <= register32:reg0.Q[16]
q[17] <= register32:reg0.Q[17]
q[18] <= register32:reg0.Q[18]
q[19] <= register32:reg0.Q[19]
q[20] <= register32:reg0.Q[20]
q[21] <= register32:reg0.Q[21]
q[22] <= register32:reg0.Q[22]
q[23] <= register32:reg0.Q[23]
q[24] <= register32:reg0.Q[24]
q[25] <= register32:reg0.Q[25]
q[26] <= register32:reg0.Q[26]
q[27] <= register32:reg0.Q[27]
q[28] <= register32:reg0.Q[28]
q[29] <= register32:reg0.Q[29]
q[30] <= register32:reg0.Q[30]
q[31] <= register32:reg0.Q[31]


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|PC:PC_IM|add:add0
A[0] => Add0.IN64
A[1] => Add0.IN63
A[2] => Add0.IN62
A[3] => Add0.IN61
A[4] => Add0.IN60
A[5] => Add0.IN59
A[6] => Add0.IN58
A[7] => Add0.IN57
A[8] => Add0.IN56
A[9] => Add0.IN55
A[10] => Add0.IN54
A[11] => Add0.IN53
A[12] => Add0.IN52
A[13] => Add0.IN51
A[14] => Add0.IN50
A[15] => Add0.IN49
A[16] => Add0.IN48
A[17] => Add0.IN47
A[18] => Add0.IN46
A[19] => Add0.IN45
A[20] => Add0.IN44
A[21] => Add0.IN43
A[22] => Add0.IN42
A[23] => Add0.IN41
A[24] => Add0.IN40
A[25] => Add0.IN39
A[26] => Add0.IN38
A[27] => Add0.IN37
A[28] => Add0.IN36
A[29] => Add0.IN35
A[30] => Add0.IN34
A[31] => Add0.IN33
B[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|PC:PC_IM|mux2to1:mux0
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
w0[0] => f.DATAB
w0[1] => f.DATAB
w0[2] => f.DATAB
w0[3] => f.DATAB
w0[4] => f.DATAB
w0[5] => f.DATAB
w0[6] => f.DATAB
w0[7] => f.DATAB
w0[8] => f.DATAB
w0[9] => f.DATAB
w0[10] => f.DATAB
w0[11] => f.DATAB
w0[12] => f.DATAB
w0[13] => f.DATAB
w0[14] => f.DATAB
w0[15] => f.DATAB
w0[16] => f.DATAB
w0[17] => f.DATAB
w0[18] => f.DATAB
w0[19] => f.DATAB
w0[20] => f.DATAB
w0[21] => f.DATAB
w0[22] => f.DATAB
w0[23] => f.DATAB
w0[24] => f.DATAB
w0[25] => f.DATAB
w0[26] => f.DATAB
w0[27] => f.DATAB
w0[28] => f.DATAB
w0[29] => f.DATAB
w0[30] => f.DATAB
w0[31] => f.DATAB
w1[0] => f.DATAA
w1[1] => f.DATAA
w1[2] => f.DATAA
w1[3] => f.DATAA
w1[4] => f.DATAA
w1[5] => f.DATAA
w1[6] => f.DATAA
w1[7] => f.DATAA
w1[8] => f.DATAA
w1[9] => f.DATAA
w1[10] => f.DATAA
w1[11] => f.DATAA
w1[12] => f.DATAA
w1[13] => f.DATAA
w1[14] => f.DATAA
w1[15] => f.DATAA
w1[16] => f.DATAA
w1[17] => f.DATAA
w1[18] => f.DATAA
w1[19] => f.DATAA
w1[20] => f.DATAA
w1[21] => f.DATAA
w1[22] => f.DATAA
w1[23] => f.DATAA
w1[24] => f.DATAA
w1[25] => f.DATAA
w1[26] => f.DATAA
w1[27] => f.DATAA
w1[28] => f.DATAA
w1[29] => f.DATAA
w1[30] => f.DATAA
w1[31] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|PC:PC_IM|register32:reg0
d[0] => Q[0]~reg0.DATAIN
d[1] => Q[1]~reg0.DATAIN
d[2] => Q[2]~reg0.DATAIN
d[3] => Q[3]~reg0.DATAIN
d[4] => Q[4]~reg0.DATAIN
d[5] => Q[5]~reg0.DATAIN
d[6] => Q[6]~reg0.DATAIN
d[7] => Q[7]~reg0.DATAIN
d[8] => Q[8]~reg0.DATAIN
d[9] => Q[9]~reg0.DATAIN
d[10] => Q[10]~reg0.DATAIN
d[11] => Q[11]~reg0.DATAIN
d[12] => Q[12]~reg0.DATAIN
d[13] => Q[13]~reg0.DATAIN
d[14] => Q[14]~reg0.DATAIN
d[15] => Q[15]~reg0.DATAIN
d[16] => Q[16]~reg0.DATAIN
d[17] => Q[17]~reg0.DATAIN
d[18] => Q[18]~reg0.DATAIN
d[19] => Q[19]~reg0.DATAIN
d[20] => Q[20]~reg0.DATAIN
d[21] => Q[21]~reg0.DATAIN
d[22] => Q[22]~reg0.DATAIN
d[23] => Q[23]~reg0.DATAIN
d[24] => Q[24]~reg0.DATAIN
d[25] => Q[25]~reg0.DATAIN
d[26] => Q[26]~reg0.DATAIN
d[27] => Q[27]~reg0.DATAIN
d[28] => Q[28]~reg0.DATAIN
d[29] => Q[29]~reg0.DATAIN
d[30] => Q[30]~reg0.DATAIN
d[31] => Q[31]~reg0.DATAIN
ld => Q[0]~reg0.ENA
ld => Q[1]~reg0.ENA
ld => Q[2]~reg0.ENA
ld => Q[3]~reg0.ENA
ld => Q[4]~reg0.ENA
ld => Q[5]~reg0.ENA
ld => Q[6]~reg0.ENA
ld => Q[7]~reg0.ENA
ld => Q[8]~reg0.ENA
ld => Q[9]~reg0.ENA
ld => Q[10]~reg0.ENA
ld => Q[11]~reg0.ENA
ld => Q[12]~reg0.ENA
ld => Q[13]~reg0.ENA
ld => Q[14]~reg0.ENA
ld => Q[15]~reg0.ENA
ld => Q[16]~reg0.ENA
ld => Q[17]~reg0.ENA
ld => Q[18]~reg0.ENA
ld => Q[19]~reg0.ENA
ld => Q[20]~reg0.ENA
ld => Q[21]~reg0.ENA
ld => Q[22]~reg0.ENA
ld => Q[23]~reg0.ENA
ld => Q[24]~reg0.ENA
ld => Q[25]~reg0.ENA
ld => Q[26]~reg0.ENA
ld => Q[27]~reg0.ENA
ld => Q[28]~reg0.ENA
ld => Q[29]~reg0.ENA
ld => Q[30]~reg0.ENA
ld => Q[31]~reg0.ENA
clr => Q[0]~reg0.ACLR
clr => Q[1]~reg0.ACLR
clr => Q[2]~reg0.ACLR
clr => Q[3]~reg0.ACLR
clr => Q[4]~reg0.ACLR
clr => Q[5]~reg0.ACLR
clr => Q[6]~reg0.ACLR
clr => Q[7]~reg0.ACLR
clr => Q[8]~reg0.ACLR
clr => Q[9]~reg0.ACLR
clr => Q[10]~reg0.ACLR
clr => Q[11]~reg0.ACLR
clr => Q[12]~reg0.ACLR
clr => Q[13]~reg0.ACLR
clr => Q[14]~reg0.ACLR
clr => Q[15]~reg0.ACLR
clr => Q[16]~reg0.ACLR
clr => Q[17]~reg0.ACLR
clr => Q[18]~reg0.ACLR
clr => Q[19]~reg0.ACLR
clr => Q[20]~reg0.ACLR
clr => Q[21]~reg0.ACLR
clr => Q[22]~reg0.ACLR
clr => Q[23]~reg0.ACLR
clr => Q[24]~reg0.ACLR
clr => Q[25]~reg0.ACLR
clr => Q[26]~reg0.ACLR
clr => Q[27]~reg0.ACLR
clr => Q[28]~reg0.ACLR
clr => Q[29]~reg0.ACLR
clr => Q[30]~reg0.ACLR
clr => Q[31]~reg0.ACLR
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|mux2to1:A_MUX2
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
w0[0] => f.DATAB
w0[1] => f.DATAB
w0[2] => f.DATAB
w0[3] => f.DATAB
w0[4] => f.DATAB
w0[5] => f.DATAB
w0[6] => f.DATAB
w0[7] => f.DATAB
w0[8] => f.DATAB
w0[9] => f.DATAB
w0[10] => f.DATAB
w0[11] => f.DATAB
w0[12] => f.DATAB
w0[13] => f.DATAB
w0[14] => f.DATAB
w0[15] => f.DATAB
w0[16] => f.DATAB
w0[17] => f.DATAB
w0[18] => f.DATAB
w0[19] => f.DATAB
w0[20] => f.DATAB
w0[21] => f.DATAB
w0[22] => f.DATAB
w0[23] => f.DATAB
w0[24] => f.DATAB
w0[25] => f.DATAB
w0[26] => f.DATAB
w0[27] => f.DATAB
w0[28] => f.DATAB
w0[29] => f.DATAB
w0[30] => f.DATAB
w0[31] => f.DATAB
w1[0] => f.DATAA
w1[1] => f.DATAA
w1[2] => f.DATAA
w1[3] => f.DATAA
w1[4] => f.DATAA
w1[5] => f.DATAA
w1[6] => f.DATAA
w1[7] => f.DATAA
w1[8] => f.DATAA
w1[9] => f.DATAA
w1[10] => f.DATAA
w1[11] => f.DATAA
w1[12] => f.DATAA
w1[13] => f.DATAA
w1[14] => f.DATAA
w1[15] => f.DATAA
w1[16] => f.DATAA
w1[17] => f.DATAA
w1[18] => f.DATAA
w1[19] => f.DATAA
w1[20] => f.DATAA
w1[21] => f.DATAA
w1[22] => f.DATAA
w1[23] => f.DATAA
w1[24] => f.DATAA
w1[25] => f.DATAA
w1[26] => f.DATAA
w1[27] => f.DATAA
w1[28] => f.DATAA
w1[29] => f.DATAA
w1[30] => f.DATAA
w1[31] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|mux2to1:B_MUX2
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
w0[0] => f.DATAB
w0[1] => f.DATAB
w0[2] => f.DATAB
w0[3] => f.DATAB
w0[4] => f.DATAB
w0[5] => f.DATAB
w0[6] => f.DATAB
w0[7] => f.DATAB
w0[8] => f.DATAB
w0[9] => f.DATAB
w0[10] => f.DATAB
w0[11] => f.DATAB
w0[12] => f.DATAB
w0[13] => f.DATAB
w0[14] => f.DATAB
w0[15] => f.DATAB
w0[16] => f.DATAB
w0[17] => f.DATAB
w0[18] => f.DATAB
w0[19] => f.DATAB
w0[20] => f.DATAB
w0[21] => f.DATAB
w0[22] => f.DATAB
w0[23] => f.DATAB
w0[24] => f.DATAB
w0[25] => f.DATAB
w0[26] => f.DATAB
w0[27] => f.DATAB
w0[28] => f.DATAB
w0[29] => f.DATAB
w0[30] => f.DATAB
w0[31] => f.DATAB
w1[0] => f.DATAA
w1[1] => f.DATAA
w1[2] => f.DATAA
w1[3] => f.DATAA
w1[4] => f.DATAA
w1[5] => f.DATAA
w1[6] => f.DATAA
w1[7] => f.DATAA
w1[8] => f.DATAA
w1[9] => f.DATAA
w1[10] => f.DATAA
w1[11] => f.DATAA
w1[12] => f.DATAA
w1[13] => f.DATAA
w1[14] => f.DATAA
w1[15] => f.DATAA
w1[16] => f.DATAA
w1[17] => f.DATAA
w1[18] => f.DATAA
w1[19] => f.DATAA
w1[20] => f.DATAA
w1[21] => f.DATAA
w1[22] => f.DATAA
w1[23] => f.DATAA
w1[24] => f.DATAA
w1[25] => f.DATAA
w1[26] => f.DATAA
w1[27] => f.DATAA
w1[28] => f.DATAA
w1[29] => f.DATAA
w1[30] => f.DATAA
w1[31] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|mux2to1:Reg_MUX2
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
w0[0] => f.DATAB
w0[1] => f.DATAB
w0[2] => f.DATAB
w0[3] => f.DATAB
w0[4] => f.DATAB
w0[5] => f.DATAB
w0[6] => f.DATAB
w0[7] => f.DATAB
w0[8] => f.DATAB
w0[9] => f.DATAB
w0[10] => f.DATAB
w0[11] => f.DATAB
w0[12] => f.DATAB
w0[13] => f.DATAB
w0[14] => f.DATAB
w0[15] => f.DATAB
w0[16] => f.DATAB
w0[17] => f.DATAB
w0[18] => f.DATAB
w0[19] => f.DATAB
w0[20] => f.DATAB
w0[21] => f.DATAB
w0[22] => f.DATAB
w0[23] => f.DATAB
w0[24] => f.DATAB
w0[25] => f.DATAB
w0[26] => f.DATAB
w0[27] => f.DATAB
w0[28] => f.DATAB
w0[29] => f.DATAB
w0[30] => f.DATAB
w0[31] => f.DATAB
w1[0] => f.DATAA
w1[1] => f.DATAA
w1[2] => f.DATAA
w1[3] => f.DATAA
w1[4] => f.DATAA
w1[5] => f.DATAA
w1[6] => f.DATAA
w1[7] => f.DATAA
w1[8] => f.DATAA
w1[9] => f.DATAA
w1[10] => f.DATAA
w1[11] => f.DATAA
w1[12] => f.DATAA
w1[13] => f.DATAA
w1[14] => f.DATAA
w1[15] => f.DATAA
w1[16] => f.DATAA
w1[17] => f.DATAA
w1[18] => f.DATAA
w1[19] => f.DATAA
w1[20] => f.DATAA
w1[21] => f.DATAA
w1[22] => f.DATAA
w1[23] => f.DATAA
w1[24] => f.DATAA
w1[25] => f.DATAA
w1[26] => f.DATAA
w1[27] => f.DATAA
w1[28] => f.DATAA
w1[29] => f.DATAA
w1[30] => f.DATAA
w1[31] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|mux2to1:IM_MUX_1
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
s => f.OUTPUTSELECT
w0[0] => f.DATAB
w0[1] => f.DATAB
w0[2] => f.DATAB
w0[3] => f.DATAB
w0[4] => f.DATAB
w0[5] => f.DATAB
w0[6] => f.DATAB
w0[7] => f.DATAB
w0[8] => f.DATAB
w0[9] => f.DATAB
w0[10] => f.DATAB
w0[11] => f.DATAB
w0[12] => f.DATAB
w0[13] => f.DATAB
w0[14] => f.DATAB
w0[15] => f.DATAB
w0[16] => f.DATAB
w0[17] => f.DATAB
w0[18] => f.DATAB
w0[19] => f.DATAB
w0[20] => f.DATAB
w0[21] => f.DATAB
w0[22] => f.DATAB
w0[23] => f.DATAB
w0[24] => f.DATAB
w0[25] => f.DATAB
w0[26] => f.DATAB
w0[27] => f.DATAB
w0[28] => f.DATAB
w0[29] => f.DATAB
w0[30] => f.DATAB
w0[31] => f.DATAB
w1[0] => f.DATAA
w1[1] => f.DATAA
w1[2] => f.DATAA
w1[3] => f.DATAA
w1[4] => f.DATAA
w1[5] => f.DATAA
w1[6] => f.DATAA
w1[7] => f.DATAA
w1[8] => f.DATAA
w1[9] => f.DATAA
w1[10] => f.DATAA
w1[11] => f.DATAA
w1[12] => f.DATAA
w1[13] => f.DATAA
w1[14] => f.DATAA
w1[15] => f.DATAA
w1[16] => f.DATAA
w1[17] => f.DATAA
w1[18] => f.DATAA
w1[19] => f.DATAA
w1[20] => f.DATAA
w1[21] => f.DATAA
w1[22] => f.DATAA
w1[23] => f.DATAA
w1[24] => f.DATAA
w1[25] => f.DATAA
w1[26] => f.DATAA
w1[27] => f.DATAA
w1[28] => f.DATAA
w1[29] => f.DATAA
w1[30] => f.DATAA
w1[31] => f.DATAA
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|mux4to1:IM_MUX_2
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[0] => Mux16.IN1
s[0] => Mux17.IN1
s[0] => Mux18.IN1
s[0] => Mux19.IN1
s[0] => Mux20.IN1
s[0] => Mux21.IN1
s[0] => Mux22.IN1
s[0] => Mux23.IN1
s[0] => Mux24.IN1
s[0] => Mux25.IN1
s[0] => Mux26.IN1
s[0] => Mux27.IN1
s[0] => Mux28.IN1
s[0] => Mux29.IN1
s[0] => Mux30.IN1
s[0] => Mux31.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
s[1] => Mux16.IN0
s[1] => Mux17.IN0
s[1] => Mux18.IN0
s[1] => Mux19.IN0
s[1] => Mux20.IN0
s[1] => Mux21.IN0
s[1] => Mux22.IN0
s[1] => Mux23.IN0
s[1] => Mux24.IN0
s[1] => Mux25.IN0
s[1] => Mux26.IN0
s[1] => Mux27.IN0
s[1] => Mux28.IN0
s[1] => Mux29.IN0
s[1] => Mux30.IN0
s[1] => Mux31.IN0
w0[0] => Mux31.IN2
w0[1] => Mux30.IN2
w0[2] => Mux29.IN2
w0[3] => Mux28.IN2
w0[4] => Mux27.IN2
w0[5] => Mux26.IN2
w0[6] => Mux25.IN2
w0[7] => Mux24.IN2
w0[8] => Mux23.IN2
w0[9] => Mux22.IN2
w0[10] => Mux21.IN2
w0[11] => Mux20.IN2
w0[12] => Mux19.IN2
w0[13] => Mux18.IN2
w0[14] => Mux17.IN2
w0[15] => Mux16.IN2
w0[16] => Mux15.IN2
w0[17] => Mux14.IN2
w0[18] => Mux13.IN2
w0[19] => Mux12.IN2
w0[20] => Mux11.IN2
w0[21] => Mux10.IN2
w0[22] => Mux9.IN2
w0[23] => Mux8.IN2
w0[24] => Mux7.IN2
w0[25] => Mux6.IN2
w0[26] => Mux5.IN2
w0[27] => Mux4.IN2
w0[28] => Mux3.IN2
w0[29] => Mux2.IN2
w0[30] => Mux1.IN2
w0[31] => Mux0.IN2
w1[0] => Mux31.IN3
w1[1] => Mux30.IN3
w1[2] => Mux29.IN3
w1[3] => Mux28.IN3
w1[4] => Mux27.IN3
w1[5] => Mux26.IN3
w1[6] => Mux25.IN3
w1[7] => Mux24.IN3
w1[8] => Mux23.IN3
w1[9] => Mux22.IN3
w1[10] => Mux21.IN3
w1[11] => Mux20.IN3
w1[12] => Mux19.IN3
w1[13] => Mux18.IN3
w1[14] => Mux17.IN3
w1[15] => Mux16.IN3
w1[16] => Mux15.IN3
w1[17] => Mux14.IN3
w1[18] => Mux13.IN3
w1[19] => Mux12.IN3
w1[20] => Mux11.IN3
w1[21] => Mux10.IN3
w1[22] => Mux9.IN3
w1[23] => Mux8.IN3
w1[24] => Mux7.IN3
w1[25] => Mux6.IN3
w1[26] => Mux5.IN3
w1[27] => Mux4.IN3
w1[28] => Mux3.IN3
w1[29] => Mux2.IN3
w1[30] => Mux1.IN3
w1[31] => Mux0.IN3
w2[0] => Mux31.IN4
w2[1] => Mux30.IN4
w2[2] => Mux29.IN4
w2[3] => Mux28.IN4
w2[4] => Mux27.IN4
w2[5] => Mux26.IN4
w2[6] => Mux25.IN4
w2[7] => Mux24.IN4
w2[8] => Mux23.IN4
w2[9] => Mux22.IN4
w2[10] => Mux21.IN4
w2[11] => Mux20.IN4
w2[12] => Mux19.IN4
w2[13] => Mux18.IN4
w2[14] => Mux17.IN4
w2[15] => Mux16.IN4
w2[16] => Mux15.IN4
w2[17] => Mux14.IN4
w2[18] => Mux13.IN4
w2[19] => Mux12.IN4
w2[20] => Mux11.IN4
w2[21] => Mux10.IN4
w2[22] => Mux9.IN4
w2[23] => Mux8.IN4
w2[24] => Mux7.IN4
w2[25] => Mux6.IN4
w2[26] => Mux5.IN4
w2[27] => Mux4.IN4
w2[28] => Mux3.IN4
w2[29] => Mux2.IN4
w2[30] => Mux1.IN4
w2[31] => Mux0.IN4
w3[0] => Mux31.IN5
w3[1] => Mux30.IN5
w3[2] => Mux29.IN5
w3[3] => Mux28.IN5
w3[4] => Mux27.IN5
w3[5] => Mux26.IN5
w3[6] => Mux25.IN5
w3[7] => Mux24.IN5
w3[8] => Mux23.IN5
w3[9] => Mux22.IN5
w3[10] => Mux21.IN5
w3[11] => Mux20.IN5
w3[12] => Mux19.IN5
w3[13] => Mux18.IN5
w3[14] => Mux17.IN5
w3[15] => Mux16.IN5
w3[16] => Mux15.IN5
w3[17] => Mux14.IN5
w3[18] => Mux13.IN5
w3[19] => Mux12.IN5
w3[20] => Mux11.IN5
w3[21] => Mux10.IN5
w3[22] => Mux9.IN5
w3[23] => Mux8.IN5
w3[24] => Mux7.IN5
w3[25] => Mux6.IN5
w3[26] => Mux5.IN5
w3[27] => Mux4.IN5
w3[28] => Mux3.IN5
w3[29] => Mux2.IN5
w3[30] => Mux1.IN5
w3[31] => Mux0.IN5
f[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|mux4to1:DATA_MUX_2
s[0] => Mux0.IN1
s[0] => Mux1.IN1
s[0] => Mux2.IN1
s[0] => Mux3.IN1
s[0] => Mux4.IN1
s[0] => Mux5.IN1
s[0] => Mux6.IN1
s[0] => Mux7.IN1
s[0] => Mux8.IN1
s[0] => Mux9.IN1
s[0] => Mux10.IN1
s[0] => Mux11.IN1
s[0] => Mux12.IN1
s[0] => Mux13.IN1
s[0] => Mux14.IN1
s[0] => Mux15.IN1
s[0] => Mux16.IN1
s[0] => Mux17.IN1
s[0] => Mux18.IN1
s[0] => Mux19.IN1
s[0] => Mux20.IN1
s[0] => Mux21.IN1
s[0] => Mux22.IN1
s[0] => Mux23.IN1
s[0] => Mux24.IN1
s[0] => Mux25.IN1
s[0] => Mux26.IN1
s[0] => Mux27.IN1
s[0] => Mux28.IN1
s[0] => Mux29.IN1
s[0] => Mux30.IN1
s[0] => Mux31.IN1
s[1] => Mux0.IN0
s[1] => Mux1.IN0
s[1] => Mux2.IN0
s[1] => Mux3.IN0
s[1] => Mux4.IN0
s[1] => Mux5.IN0
s[1] => Mux6.IN0
s[1] => Mux7.IN0
s[1] => Mux8.IN0
s[1] => Mux9.IN0
s[1] => Mux10.IN0
s[1] => Mux11.IN0
s[1] => Mux12.IN0
s[1] => Mux13.IN0
s[1] => Mux14.IN0
s[1] => Mux15.IN0
s[1] => Mux16.IN0
s[1] => Mux17.IN0
s[1] => Mux18.IN0
s[1] => Mux19.IN0
s[1] => Mux20.IN0
s[1] => Mux21.IN0
s[1] => Mux22.IN0
s[1] => Mux23.IN0
s[1] => Mux24.IN0
s[1] => Mux25.IN0
s[1] => Mux26.IN0
s[1] => Mux27.IN0
s[1] => Mux28.IN0
s[1] => Mux29.IN0
s[1] => Mux30.IN0
s[1] => Mux31.IN0
w0[0] => Mux31.IN2
w0[1] => Mux30.IN2
w0[2] => Mux29.IN2
w0[3] => Mux28.IN2
w0[4] => Mux27.IN2
w0[5] => Mux26.IN2
w0[6] => Mux25.IN2
w0[7] => Mux24.IN2
w0[8] => Mux23.IN2
w0[9] => Mux22.IN2
w0[10] => Mux21.IN2
w0[11] => Mux20.IN2
w0[12] => Mux19.IN2
w0[13] => Mux18.IN2
w0[14] => Mux17.IN2
w0[15] => Mux16.IN2
w0[16] => Mux15.IN2
w0[17] => Mux14.IN2
w0[18] => Mux13.IN2
w0[19] => Mux12.IN2
w0[20] => Mux11.IN2
w0[21] => Mux10.IN2
w0[22] => Mux9.IN2
w0[23] => Mux8.IN2
w0[24] => Mux7.IN2
w0[25] => Mux6.IN2
w0[26] => Mux5.IN2
w0[27] => Mux4.IN2
w0[28] => Mux3.IN2
w0[29] => Mux2.IN2
w0[30] => Mux1.IN2
w0[31] => Mux0.IN2
w1[0] => Mux31.IN3
w1[1] => Mux30.IN3
w1[2] => Mux29.IN3
w1[3] => Mux28.IN3
w1[4] => Mux27.IN3
w1[5] => Mux26.IN3
w1[6] => Mux25.IN3
w1[7] => Mux24.IN3
w1[8] => Mux23.IN3
w1[9] => Mux22.IN3
w1[10] => Mux21.IN3
w1[11] => Mux20.IN3
w1[12] => Mux19.IN3
w1[13] => Mux18.IN3
w1[14] => Mux17.IN3
w1[15] => Mux16.IN3
w1[16] => Mux15.IN3
w1[17] => Mux14.IN3
w1[18] => Mux13.IN3
w1[19] => Mux12.IN3
w1[20] => Mux11.IN3
w1[21] => Mux10.IN3
w1[22] => Mux9.IN3
w1[23] => Mux8.IN3
w1[24] => Mux7.IN3
w1[25] => Mux6.IN3
w1[26] => Mux5.IN3
w1[27] => Mux4.IN3
w1[28] => Mux3.IN3
w1[29] => Mux2.IN3
w1[30] => Mux1.IN3
w1[31] => Mux0.IN3
w2[0] => Mux31.IN4
w2[1] => Mux30.IN4
w2[2] => Mux29.IN4
w2[3] => Mux28.IN4
w2[4] => Mux27.IN4
w2[5] => Mux26.IN4
w2[6] => Mux25.IN4
w2[7] => Mux24.IN4
w2[8] => Mux23.IN4
w2[9] => Mux22.IN4
w2[10] => Mux21.IN4
w2[11] => Mux20.IN4
w2[12] => Mux19.IN4
w2[13] => Mux18.IN4
w2[14] => Mux17.IN4
w2[15] => Mux16.IN4
w2[16] => Mux15.IN4
w2[17] => Mux14.IN4
w2[18] => Mux13.IN4
w2[19] => Mux12.IN4
w2[20] => Mux11.IN4
w2[21] => Mux10.IN4
w2[22] => Mux9.IN4
w2[23] => Mux8.IN4
w2[24] => Mux7.IN4
w2[25] => Mux6.IN4
w2[26] => Mux5.IN4
w2[27] => Mux4.IN4
w2[28] => Mux3.IN4
w2[29] => Mux2.IN4
w2[30] => Mux1.IN4
w2[31] => Mux0.IN4
w3[0] => Mux31.IN5
w3[1] => Mux30.IN5
w3[2] => Mux29.IN5
w3[3] => Mux28.IN5
w3[4] => Mux27.IN5
w3[5] => Mux26.IN5
w3[6] => Mux25.IN5
w3[7] => Mux24.IN5
w3[8] => Mux23.IN5
w3[9] => Mux22.IN5
w3[10] => Mux21.IN5
w3[11] => Mux20.IN5
w3[12] => Mux19.IN5
w3[13] => Mux18.IN5
w3[14] => Mux17.IN5
w3[15] => Mux16.IN5
w3[16] => Mux15.IN5
w3[17] => Mux14.IN5
w3[18] => Mux13.IN5
w3[19] => Mux12.IN5
w3[20] => Mux11.IN5
w3[21] => Mux10.IN5
w3[22] => Mux9.IN5
w3[23] => Mux8.IN5
w3[24] => Mux7.IN5
w3[25] => Mux6.IN5
w3[26] => Mux5.IN5
w3[27] => Mux4.IN5
w3[28] => Mux3.IN5
w3[29] => Mux2.IN5
w3[30] => Mux1.IN5
w3[31] => Mux0.IN5
f[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
f[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1
a[0] => result_s.IN0
a[0] => result_s.IN0
a[0] => Mux30.IN4
a[0] => Mux31.IN4
a[0] => adder32:add0.X[0]
a[0] => adder32:sub0.X[0]
a[1] => result_s.IN0
a[1] => result_s.IN0
a[1] => Mux29.IN4
a[1] => Mux30.IN3
a[1] => Mux31.IN3
a[1] => adder32:add0.X[1]
a[1] => adder32:sub0.X[1]
a[2] => result_s.IN0
a[2] => result_s.IN0
a[2] => Mux28.IN4
a[2] => Mux29.IN3
a[2] => Mux30.IN2
a[2] => adder32:add0.X[2]
a[2] => adder32:sub0.X[2]
a[3] => result_s.IN0
a[3] => result_s.IN0
a[3] => Mux27.IN4
a[3] => Mux28.IN3
a[3] => Mux29.IN2
a[3] => adder32:add0.X[3]
a[3] => adder32:sub0.X[3]
a[4] => result_s.IN0
a[4] => result_s.IN0
a[4] => Mux26.IN4
a[4] => Mux27.IN3
a[4] => Mux28.IN2
a[4] => adder32:add0.X[4]
a[4] => adder32:sub0.X[4]
a[5] => result_s.IN0
a[5] => result_s.IN0
a[5] => Mux25.IN4
a[5] => Mux26.IN3
a[5] => Mux27.IN2
a[5] => adder32:add0.X[5]
a[5] => adder32:sub0.X[5]
a[6] => result_s.IN0
a[6] => result_s.IN0
a[6] => Mux24.IN4
a[6] => Mux25.IN3
a[6] => Mux26.IN2
a[6] => adder32:add0.X[6]
a[6] => adder32:sub0.X[6]
a[7] => result_s.IN0
a[7] => result_s.IN0
a[7] => Mux23.IN4
a[7] => Mux24.IN3
a[7] => Mux25.IN2
a[7] => adder32:add0.X[7]
a[7] => adder32:sub0.X[7]
a[8] => result_s.IN0
a[8] => result_s.IN0
a[8] => Mux22.IN4
a[8] => Mux23.IN3
a[8] => Mux24.IN2
a[8] => adder32:add0.X[8]
a[8] => adder32:sub0.X[8]
a[9] => result_s.IN0
a[9] => result_s.IN0
a[9] => Mux21.IN4
a[9] => Mux22.IN3
a[9] => Mux23.IN2
a[9] => adder32:add0.X[9]
a[9] => adder32:sub0.X[9]
a[10] => result_s.IN0
a[10] => result_s.IN0
a[10] => Mux20.IN4
a[10] => Mux21.IN3
a[10] => Mux22.IN2
a[10] => adder32:add0.X[10]
a[10] => adder32:sub0.X[10]
a[11] => result_s.IN0
a[11] => result_s.IN0
a[11] => Mux19.IN4
a[11] => Mux20.IN3
a[11] => Mux21.IN2
a[11] => adder32:add0.X[11]
a[11] => adder32:sub0.X[11]
a[12] => result_s.IN0
a[12] => result_s.IN0
a[12] => Mux18.IN4
a[12] => Mux19.IN3
a[12] => Mux20.IN2
a[12] => adder32:add0.X[12]
a[12] => adder32:sub0.X[12]
a[13] => result_s.IN0
a[13] => result_s.IN0
a[13] => Mux17.IN4
a[13] => Mux18.IN3
a[13] => Mux19.IN2
a[13] => adder32:add0.X[13]
a[13] => adder32:sub0.X[13]
a[14] => result_s.IN0
a[14] => result_s.IN0
a[14] => Mux16.IN4
a[14] => Mux17.IN3
a[14] => Mux18.IN2
a[14] => adder32:add0.X[14]
a[14] => adder32:sub0.X[14]
a[15] => result_s.IN0
a[15] => result_s.IN0
a[15] => Mux15.IN4
a[15] => Mux16.IN3
a[15] => Mux17.IN2
a[15] => adder32:add0.X[15]
a[15] => adder32:sub0.X[15]
a[16] => result_s.IN0
a[16] => result_s.IN0
a[16] => Mux14.IN4
a[16] => Mux15.IN3
a[16] => Mux16.IN2
a[16] => adder32:add0.X[16]
a[16] => adder32:sub0.X[16]
a[17] => result_s.IN0
a[17] => result_s.IN0
a[17] => Mux13.IN4
a[17] => Mux14.IN3
a[17] => Mux15.IN2
a[17] => adder32:add0.X[17]
a[17] => adder32:sub0.X[17]
a[18] => result_s.IN0
a[18] => result_s.IN0
a[18] => Mux12.IN4
a[18] => Mux13.IN3
a[18] => Mux14.IN2
a[18] => adder32:add0.X[18]
a[18] => adder32:sub0.X[18]
a[19] => result_s.IN0
a[19] => result_s.IN0
a[19] => Mux11.IN4
a[19] => Mux12.IN3
a[19] => Mux13.IN2
a[19] => adder32:add0.X[19]
a[19] => adder32:sub0.X[19]
a[20] => result_s.IN0
a[20] => result_s.IN0
a[20] => Mux10.IN4
a[20] => Mux11.IN3
a[20] => Mux12.IN2
a[20] => adder32:add0.X[20]
a[20] => adder32:sub0.X[20]
a[21] => result_s.IN0
a[21] => result_s.IN0
a[21] => Mux9.IN4
a[21] => Mux10.IN3
a[21] => Mux11.IN2
a[21] => adder32:add0.X[21]
a[21] => adder32:sub0.X[21]
a[22] => result_s.IN0
a[22] => result_s.IN0
a[22] => Mux8.IN4
a[22] => Mux9.IN3
a[22] => Mux10.IN2
a[22] => adder32:add0.X[22]
a[22] => adder32:sub0.X[22]
a[23] => result_s.IN0
a[23] => result_s.IN0
a[23] => Mux7.IN4
a[23] => Mux8.IN3
a[23] => Mux9.IN2
a[23] => adder32:add0.X[23]
a[23] => adder32:sub0.X[23]
a[24] => result_s.IN0
a[24] => result_s.IN0
a[24] => Mux6.IN4
a[24] => Mux7.IN3
a[24] => Mux8.IN2
a[24] => adder32:add0.X[24]
a[24] => adder32:sub0.X[24]
a[25] => result_s.IN0
a[25] => result_s.IN0
a[25] => Mux5.IN4
a[25] => Mux6.IN3
a[25] => Mux7.IN2
a[25] => adder32:add0.X[25]
a[25] => adder32:sub0.X[25]
a[26] => result_s.IN0
a[26] => result_s.IN0
a[26] => Mux4.IN4
a[26] => Mux5.IN3
a[26] => Mux6.IN2
a[26] => adder32:add0.X[26]
a[26] => adder32:sub0.X[26]
a[27] => result_s.IN0
a[27] => result_s.IN0
a[27] => Mux3.IN4
a[27] => Mux4.IN3
a[27] => Mux5.IN2
a[27] => adder32:add0.X[27]
a[27] => adder32:sub0.X[27]
a[28] => result_s.IN0
a[28] => result_s.IN0
a[28] => Mux2.IN4
a[28] => Mux3.IN3
a[28] => Mux4.IN2
a[28] => adder32:add0.X[28]
a[28] => adder32:sub0.X[28]
a[29] => result_s.IN0
a[29] => result_s.IN0
a[29] => Mux1.IN4
a[29] => Mux2.IN3
a[29] => Mux3.IN2
a[29] => adder32:add0.X[29]
a[29] => adder32:sub0.X[29]
a[30] => result_s.IN0
a[30] => result_s.IN0
a[30] => Mux0.IN4
a[30] => Mux1.IN3
a[30] => Mux2.IN2
a[30] => adder32:add0.X[30]
a[30] => adder32:sub0.X[30]
a[31] => result_s.IN0
a[31] => result_s.IN0
a[31] => Mux0.IN3
a[31] => Mux1.IN2
a[31] => Mux32.IN5
a[31] => adder32:add0.X[31]
a[31] => adder32:sub0.X[31]
b[0] => result_s.IN1
b[0] => result_s.IN1
b[0] => Mux31.IN5
b[0] => adder32:add0.Y[0]
b[0] => adder32:sub0.Y[0]
b[1] => result_s.IN1
b[1] => result_s.IN1
b[1] => Mux30.IN5
b[1] => adder32:add0.Y[1]
b[1] => adder32:sub0.Y[1]
b[2] => result_s.IN1
b[2] => result_s.IN1
b[2] => Mux29.IN5
b[2] => adder32:add0.Y[2]
b[2] => adder32:sub0.Y[2]
b[3] => result_s.IN1
b[3] => result_s.IN1
b[3] => Mux28.IN5
b[3] => adder32:add0.Y[3]
b[3] => adder32:sub0.Y[3]
b[4] => result_s.IN1
b[4] => result_s.IN1
b[4] => Mux27.IN5
b[4] => adder32:add0.Y[4]
b[4] => adder32:sub0.Y[4]
b[5] => result_s.IN1
b[5] => result_s.IN1
b[5] => Mux26.IN5
b[5] => adder32:add0.Y[5]
b[5] => adder32:sub0.Y[5]
b[6] => result_s.IN1
b[6] => result_s.IN1
b[6] => Mux25.IN5
b[6] => adder32:add0.Y[6]
b[6] => adder32:sub0.Y[6]
b[7] => result_s.IN1
b[7] => result_s.IN1
b[7] => Mux24.IN5
b[7] => adder32:add0.Y[7]
b[7] => adder32:sub0.Y[7]
b[8] => result_s.IN1
b[8] => result_s.IN1
b[8] => Mux23.IN5
b[8] => adder32:add0.Y[8]
b[8] => adder32:sub0.Y[8]
b[9] => result_s.IN1
b[9] => result_s.IN1
b[9] => Mux22.IN5
b[9] => adder32:add0.Y[9]
b[9] => adder32:sub0.Y[9]
b[10] => result_s.IN1
b[10] => result_s.IN1
b[10] => Mux21.IN5
b[10] => adder32:add0.Y[10]
b[10] => adder32:sub0.Y[10]
b[11] => result_s.IN1
b[11] => result_s.IN1
b[11] => Mux20.IN5
b[11] => adder32:add0.Y[11]
b[11] => adder32:sub0.Y[11]
b[12] => result_s.IN1
b[12] => result_s.IN1
b[12] => Mux19.IN5
b[12] => adder32:add0.Y[12]
b[12] => adder32:sub0.Y[12]
b[13] => result_s.IN1
b[13] => result_s.IN1
b[13] => Mux18.IN5
b[13] => adder32:add0.Y[13]
b[13] => adder32:sub0.Y[13]
b[14] => result_s.IN1
b[14] => result_s.IN1
b[14] => Mux17.IN5
b[14] => adder32:add0.Y[14]
b[14] => adder32:sub0.Y[14]
b[15] => result_s.IN1
b[15] => result_s.IN1
b[15] => Mux16.IN5
b[15] => adder32:add0.Y[15]
b[15] => adder32:sub0.Y[15]
b[16] => result_s.IN1
b[16] => result_s.IN1
b[16] => Mux15.IN5
b[16] => adder32:add0.Y[16]
b[16] => adder32:sub0.Y[16]
b[17] => result_s.IN1
b[17] => result_s.IN1
b[17] => Mux14.IN5
b[17] => adder32:add0.Y[17]
b[17] => adder32:sub0.Y[17]
b[18] => result_s.IN1
b[18] => result_s.IN1
b[18] => Mux13.IN5
b[18] => adder32:add0.Y[18]
b[18] => adder32:sub0.Y[18]
b[19] => result_s.IN1
b[19] => result_s.IN1
b[19] => Mux12.IN5
b[19] => adder32:add0.Y[19]
b[19] => adder32:sub0.Y[19]
b[20] => result_s.IN1
b[20] => result_s.IN1
b[20] => Mux11.IN5
b[20] => adder32:add0.Y[20]
b[20] => adder32:sub0.Y[20]
b[21] => result_s.IN1
b[21] => result_s.IN1
b[21] => Mux10.IN5
b[21] => adder32:add0.Y[21]
b[21] => adder32:sub0.Y[21]
b[22] => result_s.IN1
b[22] => result_s.IN1
b[22] => Mux9.IN5
b[22] => adder32:add0.Y[22]
b[22] => adder32:sub0.Y[22]
b[23] => result_s.IN1
b[23] => result_s.IN1
b[23] => Mux8.IN5
b[23] => adder32:add0.Y[23]
b[23] => adder32:sub0.Y[23]
b[24] => result_s.IN1
b[24] => result_s.IN1
b[24] => Mux7.IN5
b[24] => adder32:add0.Y[24]
b[24] => adder32:sub0.Y[24]
b[25] => result_s.IN1
b[25] => result_s.IN1
b[25] => Mux6.IN5
b[25] => adder32:add0.Y[25]
b[25] => adder32:sub0.Y[25]
b[26] => result_s.IN1
b[26] => result_s.IN1
b[26] => Mux5.IN5
b[26] => adder32:add0.Y[26]
b[26] => adder32:sub0.Y[26]
b[27] => result_s.IN1
b[27] => result_s.IN1
b[27] => Mux4.IN5
b[27] => adder32:add0.Y[27]
b[27] => adder32:sub0.Y[27]
b[28] => result_s.IN1
b[28] => result_s.IN1
b[28] => Mux3.IN5
b[28] => adder32:add0.Y[28]
b[28] => adder32:sub0.Y[28]
b[29] => result_s.IN1
b[29] => result_s.IN1
b[29] => Mux2.IN5
b[29] => adder32:add0.Y[29]
b[29] => adder32:sub0.Y[29]
b[30] => result_s.IN1
b[30] => result_s.IN1
b[30] => Mux1.IN5
b[30] => adder32:add0.Y[30]
b[30] => adder32:sub0.Y[30]
b[31] => result_s.IN1
b[31] => result_s.IN1
b[31] => Mux0.IN5
b[31] => adder32:add0.Y[31]
b[31] => adder32:sub0.Y[31]
op[0] => Mux0.IN8
op[0] => Mux1.IN8
op[0] => Mux2.IN8
op[0] => Mux3.IN8
op[0] => Mux4.IN8
op[0] => Mux5.IN8
op[0] => Mux6.IN8
op[0] => Mux7.IN8
op[0] => Mux8.IN8
op[0] => Mux9.IN8
op[0] => Mux10.IN8
op[0] => Mux11.IN8
op[0] => Mux12.IN8
op[0] => Mux13.IN8
op[0] => Mux14.IN8
op[0] => Mux15.IN8
op[0] => Mux16.IN8
op[0] => Mux17.IN8
op[0] => Mux18.IN8
op[0] => Mux19.IN8
op[0] => Mux20.IN8
op[0] => Mux21.IN8
op[0] => Mux22.IN8
op[0] => Mux23.IN8
op[0] => Mux24.IN8
op[0] => Mux25.IN8
op[0] => Mux26.IN8
op[0] => Mux27.IN8
op[0] => Mux28.IN8
op[0] => Mux29.IN8
op[0] => Mux30.IN8
op[0] => Mux31.IN8
op[0] => Mux32.IN8
op[1] => Mux0.IN7
op[1] => Mux1.IN7
op[1] => Mux2.IN7
op[1] => Mux3.IN7
op[1] => Mux4.IN7
op[1] => Mux5.IN7
op[1] => Mux6.IN7
op[1] => Mux7.IN7
op[1] => Mux8.IN7
op[1] => Mux9.IN7
op[1] => Mux10.IN7
op[1] => Mux11.IN7
op[1] => Mux12.IN7
op[1] => Mux13.IN7
op[1] => Mux14.IN7
op[1] => Mux15.IN7
op[1] => Mux16.IN7
op[1] => Mux17.IN7
op[1] => Mux18.IN7
op[1] => Mux19.IN7
op[1] => Mux20.IN7
op[1] => Mux21.IN7
op[1] => Mux22.IN7
op[1] => Mux23.IN7
op[1] => Mux24.IN7
op[1] => Mux25.IN7
op[1] => Mux26.IN7
op[1] => Mux27.IN7
op[1] => Mux28.IN7
op[1] => Mux29.IN7
op[1] => Mux30.IN7
op[1] => Mux31.IN7
op[1] => Mux32.IN7
op[2] => Mux0.IN6
op[2] => Mux1.IN6
op[2] => Mux2.IN6
op[2] => Mux3.IN6
op[2] => Mux4.IN6
op[2] => Mux5.IN6
op[2] => Mux6.IN6
op[2] => Mux7.IN6
op[2] => Mux8.IN6
op[2] => Mux9.IN6
op[2] => Mux10.IN6
op[2] => Mux11.IN6
op[2] => Mux12.IN6
op[2] => Mux13.IN6
op[2] => Mux14.IN6
op[2] => Mux15.IN6
op[2] => Mux16.IN6
op[2] => Mux17.IN6
op[2] => Mux18.IN6
op[2] => Mux19.IN6
op[2] => Mux20.IN6
op[2] => Mux21.IN6
op[2] => Mux22.IN6
op[2] => Mux23.IN6
op[2] => Mux24.IN6
op[2] => Mux25.IN6
op[2] => Mux26.IN6
op[2] => Mux27.IN6
op[2] => Mux28.IN6
op[2] => Mux29.IN6
op[2] => Mux30.IN6
op[2] => Mux31.IN6
op[2] => Mux32.IN6
op[2] => adder32:add0.Cin
op[2] => adder32:sub0.Cin
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0
Cin => adder16:stage0.Cin
X[0] => adder16:stage0.X[0]
X[1] => adder16:stage0.X[1]
X[2] => adder16:stage0.X[2]
X[3] => adder16:stage0.X[3]
X[4] => adder16:stage0.X[4]
X[5] => adder16:stage0.X[5]
X[6] => adder16:stage0.X[6]
X[7] => adder16:stage0.X[7]
X[8] => adder16:stage0.X[8]
X[9] => adder16:stage0.X[9]
X[10] => adder16:stage0.X[10]
X[11] => adder16:stage0.X[11]
X[12] => adder16:stage0.X[12]
X[13] => adder16:stage0.X[13]
X[14] => adder16:stage0.X[14]
X[15] => adder16:stage0.X[15]
X[16] => adder16:stage1.X[0]
X[17] => adder16:stage1.X[1]
X[18] => adder16:stage1.X[2]
X[19] => adder16:stage1.X[3]
X[20] => adder16:stage1.X[4]
X[21] => adder16:stage1.X[5]
X[22] => adder16:stage1.X[6]
X[23] => adder16:stage1.X[7]
X[24] => adder16:stage1.X[8]
X[25] => adder16:stage1.X[9]
X[26] => adder16:stage1.X[10]
X[27] => adder16:stage1.X[11]
X[28] => adder16:stage1.X[12]
X[29] => adder16:stage1.X[13]
X[30] => adder16:stage1.X[14]
X[31] => adder16:stage1.X[15]
Y[0] => adder16:stage0.Y[0]
Y[1] => adder16:stage0.Y[1]
Y[2] => adder16:stage0.Y[2]
Y[3] => adder16:stage0.Y[3]
Y[4] => adder16:stage0.Y[4]
Y[5] => adder16:stage0.Y[5]
Y[6] => adder16:stage0.Y[6]
Y[7] => adder16:stage0.Y[7]
Y[8] => adder16:stage0.Y[8]
Y[9] => adder16:stage0.Y[9]
Y[10] => adder16:stage0.Y[10]
Y[11] => adder16:stage0.Y[11]
Y[12] => adder16:stage0.Y[12]
Y[13] => adder16:stage0.Y[13]
Y[14] => adder16:stage0.Y[14]
Y[15] => adder16:stage0.Y[15]
Y[16] => adder16:stage1.Y[0]
Y[17] => adder16:stage1.Y[1]
Y[18] => adder16:stage1.Y[2]
Y[19] => adder16:stage1.Y[3]
Y[20] => adder16:stage1.Y[4]
Y[21] => adder16:stage1.Y[5]
Y[22] => adder16:stage1.Y[6]
Y[23] => adder16:stage1.Y[7]
Y[24] => adder16:stage1.Y[8]
Y[25] => adder16:stage1.Y[9]
Y[26] => adder16:stage1.Y[10]
Y[27] => adder16:stage1.Y[11]
Y[28] => adder16:stage1.Y[12]
Y[29] => adder16:stage1.Y[13]
Y[30] => adder16:stage1.Y[14]
Y[31] => adder16:stage1.Y[15]
S[0] <= adder16:stage0.S[0]
S[1] <= adder16:stage0.S[1]
S[2] <= adder16:stage0.S[2]
S[3] <= adder16:stage0.S[3]
S[4] <= adder16:stage0.S[4]
S[5] <= adder16:stage0.S[5]
S[6] <= adder16:stage0.S[6]
S[7] <= adder16:stage0.S[7]
S[8] <= adder16:stage0.S[8]
S[9] <= adder16:stage0.S[9]
S[10] <= adder16:stage0.S[10]
S[11] <= adder16:stage0.S[11]
S[12] <= adder16:stage0.S[12]
S[13] <= adder16:stage0.S[13]
S[14] <= adder16:stage0.S[14]
S[15] <= adder16:stage0.S[15]
S[16] <= adder16:stage1.S[0]
S[17] <= adder16:stage1.S[1]
S[18] <= adder16:stage1.S[2]
S[19] <= adder16:stage1.S[3]
S[20] <= adder16:stage1.S[4]
S[21] <= adder16:stage1.S[5]
S[22] <= adder16:stage1.S[6]
S[23] <= adder16:stage1.S[7]
S[24] <= adder16:stage1.S[8]
S[25] <= adder16:stage1.S[9]
S[26] <= adder16:stage1.S[10]
S[27] <= adder16:stage1.S[11]
S[28] <= adder16:stage1.S[12]
S[29] <= adder16:stage1.S[13]
S[30] <= adder16:stage1.S[14]
S[31] <= adder16:stage1.S[15]
Cout <= adder16:stage1.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0
Cin => adder4:stage0.Cin
X[0] => adder4:stage0.X[0]
X[1] => adder4:stage0.X[1]
X[2] => adder4:stage0.X[2]
X[3] => adder4:stage0.X[3]
X[4] => adder4:stage1.X[0]
X[5] => adder4:stage1.X[1]
X[6] => adder4:stage1.X[2]
X[7] => adder4:stage1.X[3]
X[8] => adder4:stage2.X[0]
X[9] => adder4:stage2.X[1]
X[10] => adder4:stage2.X[2]
X[11] => adder4:stage2.X[3]
X[12] => adder4:stage3.X[0]
X[13] => adder4:stage3.X[1]
X[14] => adder4:stage3.X[2]
X[15] => adder4:stage3.X[3]
Y[0] => adder4:stage0.Y[0]
Y[1] => adder4:stage0.Y[1]
Y[2] => adder4:stage0.Y[2]
Y[3] => adder4:stage0.Y[3]
Y[4] => adder4:stage1.Y[0]
Y[5] => adder4:stage1.Y[1]
Y[6] => adder4:stage1.Y[2]
Y[7] => adder4:stage1.Y[3]
Y[8] => adder4:stage2.Y[0]
Y[9] => adder4:stage2.Y[1]
Y[10] => adder4:stage2.Y[2]
Y[11] => adder4:stage2.Y[3]
Y[12] => adder4:stage3.Y[0]
Y[13] => adder4:stage3.Y[1]
Y[14] => adder4:stage3.Y[2]
Y[15] => adder4:stage3.Y[3]
S[0] <= adder4:stage0.S[0]
S[1] <= adder4:stage0.S[1]
S[2] <= adder4:stage0.S[2]
S[3] <= adder4:stage0.S[3]
S[4] <= adder4:stage1.S[0]
S[5] <= adder4:stage1.S[1]
S[6] <= adder4:stage1.S[2]
S[7] <= adder4:stage1.S[3]
S[8] <= adder4:stage2.S[0]
S[9] <= adder4:stage2.S[1]
S[10] <= adder4:stage2.S[2]
S[11] <= adder4:stage2.S[3]
S[12] <= adder4:stage3.S[0]
S[13] <= adder4:stage3.S[1]
S[14] <= adder4:stage3.S[2]
S[15] <= adder4:stage3.S[3]
Cout <= adder4:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage0
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage0|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage0|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage0|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage0|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage1
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage1|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage1|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage1|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage1|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage2
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage2|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage2|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage2|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage2|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage3
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage3|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage3|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage3|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage0|adder4:stage3|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1
Cin => adder4:stage0.Cin
X[0] => adder4:stage0.X[0]
X[1] => adder4:stage0.X[1]
X[2] => adder4:stage0.X[2]
X[3] => adder4:stage0.X[3]
X[4] => adder4:stage1.X[0]
X[5] => adder4:stage1.X[1]
X[6] => adder4:stage1.X[2]
X[7] => adder4:stage1.X[3]
X[8] => adder4:stage2.X[0]
X[9] => adder4:stage2.X[1]
X[10] => adder4:stage2.X[2]
X[11] => adder4:stage2.X[3]
X[12] => adder4:stage3.X[0]
X[13] => adder4:stage3.X[1]
X[14] => adder4:stage3.X[2]
X[15] => adder4:stage3.X[3]
Y[0] => adder4:stage0.Y[0]
Y[1] => adder4:stage0.Y[1]
Y[2] => adder4:stage0.Y[2]
Y[3] => adder4:stage0.Y[3]
Y[4] => adder4:stage1.Y[0]
Y[5] => adder4:stage1.Y[1]
Y[6] => adder4:stage1.Y[2]
Y[7] => adder4:stage1.Y[3]
Y[8] => adder4:stage2.Y[0]
Y[9] => adder4:stage2.Y[1]
Y[10] => adder4:stage2.Y[2]
Y[11] => adder4:stage2.Y[3]
Y[12] => adder4:stage3.Y[0]
Y[13] => adder4:stage3.Y[1]
Y[14] => adder4:stage3.Y[2]
Y[15] => adder4:stage3.Y[3]
S[0] <= adder4:stage0.S[0]
S[1] <= adder4:stage0.S[1]
S[2] <= adder4:stage0.S[2]
S[3] <= adder4:stage0.S[3]
S[4] <= adder4:stage1.S[0]
S[5] <= adder4:stage1.S[1]
S[6] <= adder4:stage1.S[2]
S[7] <= adder4:stage1.S[3]
S[8] <= adder4:stage2.S[0]
S[9] <= adder4:stage2.S[1]
S[10] <= adder4:stage2.S[2]
S[11] <= adder4:stage2.S[3]
S[12] <= adder4:stage3.S[0]
S[13] <= adder4:stage3.S[1]
S[14] <= adder4:stage3.S[2]
S[15] <= adder4:stage3.S[3]
Cout <= adder4:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage0
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage0|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage0|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage0|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage0|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage1
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage1|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage1|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage1|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage1|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage2
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage2|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage2|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage2|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage2|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage3
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage3|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage3|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage3|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:add0|adder16:stage1|adder4:stage3|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0
Cin => adder16:stage0.Cin
X[0] => adder16:stage0.X[0]
X[1] => adder16:stage0.X[1]
X[2] => adder16:stage0.X[2]
X[3] => adder16:stage0.X[3]
X[4] => adder16:stage0.X[4]
X[5] => adder16:stage0.X[5]
X[6] => adder16:stage0.X[6]
X[7] => adder16:stage0.X[7]
X[8] => adder16:stage0.X[8]
X[9] => adder16:stage0.X[9]
X[10] => adder16:stage0.X[10]
X[11] => adder16:stage0.X[11]
X[12] => adder16:stage0.X[12]
X[13] => adder16:stage0.X[13]
X[14] => adder16:stage0.X[14]
X[15] => adder16:stage0.X[15]
X[16] => adder16:stage1.X[0]
X[17] => adder16:stage1.X[1]
X[18] => adder16:stage1.X[2]
X[19] => adder16:stage1.X[3]
X[20] => adder16:stage1.X[4]
X[21] => adder16:stage1.X[5]
X[22] => adder16:stage1.X[6]
X[23] => adder16:stage1.X[7]
X[24] => adder16:stage1.X[8]
X[25] => adder16:stage1.X[9]
X[26] => adder16:stage1.X[10]
X[27] => adder16:stage1.X[11]
X[28] => adder16:stage1.X[12]
X[29] => adder16:stage1.X[13]
X[30] => adder16:stage1.X[14]
X[31] => adder16:stage1.X[15]
Y[0] => adder16:stage0.Y[0]
Y[1] => adder16:stage0.Y[1]
Y[2] => adder16:stage0.Y[2]
Y[3] => adder16:stage0.Y[3]
Y[4] => adder16:stage0.Y[4]
Y[5] => adder16:stage0.Y[5]
Y[6] => adder16:stage0.Y[6]
Y[7] => adder16:stage0.Y[7]
Y[8] => adder16:stage0.Y[8]
Y[9] => adder16:stage0.Y[9]
Y[10] => adder16:stage0.Y[10]
Y[11] => adder16:stage0.Y[11]
Y[12] => adder16:stage0.Y[12]
Y[13] => adder16:stage0.Y[13]
Y[14] => adder16:stage0.Y[14]
Y[15] => adder16:stage0.Y[15]
Y[16] => adder16:stage1.Y[0]
Y[17] => adder16:stage1.Y[1]
Y[18] => adder16:stage1.Y[2]
Y[19] => adder16:stage1.Y[3]
Y[20] => adder16:stage1.Y[4]
Y[21] => adder16:stage1.Y[5]
Y[22] => adder16:stage1.Y[6]
Y[23] => adder16:stage1.Y[7]
Y[24] => adder16:stage1.Y[8]
Y[25] => adder16:stage1.Y[9]
Y[26] => adder16:stage1.Y[10]
Y[27] => adder16:stage1.Y[11]
Y[28] => adder16:stage1.Y[12]
Y[29] => adder16:stage1.Y[13]
Y[30] => adder16:stage1.Y[14]
Y[31] => adder16:stage1.Y[15]
S[0] <= adder16:stage0.S[0]
S[1] <= adder16:stage0.S[1]
S[2] <= adder16:stage0.S[2]
S[3] <= adder16:stage0.S[3]
S[4] <= adder16:stage0.S[4]
S[5] <= adder16:stage0.S[5]
S[6] <= adder16:stage0.S[6]
S[7] <= adder16:stage0.S[7]
S[8] <= adder16:stage0.S[8]
S[9] <= adder16:stage0.S[9]
S[10] <= adder16:stage0.S[10]
S[11] <= adder16:stage0.S[11]
S[12] <= adder16:stage0.S[12]
S[13] <= adder16:stage0.S[13]
S[14] <= adder16:stage0.S[14]
S[15] <= adder16:stage0.S[15]
S[16] <= adder16:stage1.S[0]
S[17] <= adder16:stage1.S[1]
S[18] <= adder16:stage1.S[2]
S[19] <= adder16:stage1.S[3]
S[20] <= adder16:stage1.S[4]
S[21] <= adder16:stage1.S[5]
S[22] <= adder16:stage1.S[6]
S[23] <= adder16:stage1.S[7]
S[24] <= adder16:stage1.S[8]
S[25] <= adder16:stage1.S[9]
S[26] <= adder16:stage1.S[10]
S[27] <= adder16:stage1.S[11]
S[28] <= adder16:stage1.S[12]
S[29] <= adder16:stage1.S[13]
S[30] <= adder16:stage1.S[14]
S[31] <= adder16:stage1.S[15]
Cout <= adder16:stage1.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0
Cin => adder4:stage0.Cin
X[0] => adder4:stage0.X[0]
X[1] => adder4:stage0.X[1]
X[2] => adder4:stage0.X[2]
X[3] => adder4:stage0.X[3]
X[4] => adder4:stage1.X[0]
X[5] => adder4:stage1.X[1]
X[6] => adder4:stage1.X[2]
X[7] => adder4:stage1.X[3]
X[8] => adder4:stage2.X[0]
X[9] => adder4:stage2.X[1]
X[10] => adder4:stage2.X[2]
X[11] => adder4:stage2.X[3]
X[12] => adder4:stage3.X[0]
X[13] => adder4:stage3.X[1]
X[14] => adder4:stage3.X[2]
X[15] => adder4:stage3.X[3]
Y[0] => adder4:stage0.Y[0]
Y[1] => adder4:stage0.Y[1]
Y[2] => adder4:stage0.Y[2]
Y[3] => adder4:stage0.Y[3]
Y[4] => adder4:stage1.Y[0]
Y[5] => adder4:stage1.Y[1]
Y[6] => adder4:stage1.Y[2]
Y[7] => adder4:stage1.Y[3]
Y[8] => adder4:stage2.Y[0]
Y[9] => adder4:stage2.Y[1]
Y[10] => adder4:stage2.Y[2]
Y[11] => adder4:stage2.Y[3]
Y[12] => adder4:stage3.Y[0]
Y[13] => adder4:stage3.Y[1]
Y[14] => adder4:stage3.Y[2]
Y[15] => adder4:stage3.Y[3]
S[0] <= adder4:stage0.S[0]
S[1] <= adder4:stage0.S[1]
S[2] <= adder4:stage0.S[2]
S[3] <= adder4:stage0.S[3]
S[4] <= adder4:stage1.S[0]
S[5] <= adder4:stage1.S[1]
S[6] <= adder4:stage1.S[2]
S[7] <= adder4:stage1.S[3]
S[8] <= adder4:stage2.S[0]
S[9] <= adder4:stage2.S[1]
S[10] <= adder4:stage2.S[2]
S[11] <= adder4:stage2.S[3]
S[12] <= adder4:stage3.S[0]
S[13] <= adder4:stage3.S[1]
S[14] <= adder4:stage3.S[2]
S[15] <= adder4:stage3.S[3]
Cout <= adder4:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage0
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage0|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage0|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage0|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage0|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage1
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage1|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage1|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage1|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage1|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage2
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage2|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage2|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage2|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage2|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage3
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage3|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage3|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage3|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage0|adder4:stage3|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1
Cin => adder4:stage0.Cin
X[0] => adder4:stage0.X[0]
X[1] => adder4:stage0.X[1]
X[2] => adder4:stage0.X[2]
X[3] => adder4:stage0.X[3]
X[4] => adder4:stage1.X[0]
X[5] => adder4:stage1.X[1]
X[6] => adder4:stage1.X[2]
X[7] => adder4:stage1.X[3]
X[8] => adder4:stage2.X[0]
X[9] => adder4:stage2.X[1]
X[10] => adder4:stage2.X[2]
X[11] => adder4:stage2.X[3]
X[12] => adder4:stage3.X[0]
X[13] => adder4:stage3.X[1]
X[14] => adder4:stage3.X[2]
X[15] => adder4:stage3.X[3]
Y[0] => adder4:stage0.Y[0]
Y[1] => adder4:stage0.Y[1]
Y[2] => adder4:stage0.Y[2]
Y[3] => adder4:stage0.Y[3]
Y[4] => adder4:stage1.Y[0]
Y[5] => adder4:stage1.Y[1]
Y[6] => adder4:stage1.Y[2]
Y[7] => adder4:stage1.Y[3]
Y[8] => adder4:stage2.Y[0]
Y[9] => adder4:stage2.Y[1]
Y[10] => adder4:stage2.Y[2]
Y[11] => adder4:stage2.Y[3]
Y[12] => adder4:stage3.Y[0]
Y[13] => adder4:stage3.Y[1]
Y[14] => adder4:stage3.Y[2]
Y[15] => adder4:stage3.Y[3]
S[0] <= adder4:stage0.S[0]
S[1] <= adder4:stage0.S[1]
S[2] <= adder4:stage0.S[2]
S[3] <= adder4:stage0.S[3]
S[4] <= adder4:stage1.S[0]
S[5] <= adder4:stage1.S[1]
S[6] <= adder4:stage1.S[2]
S[7] <= adder4:stage1.S[3]
S[8] <= adder4:stage2.S[0]
S[9] <= adder4:stage2.S[1]
S[10] <= adder4:stage2.S[2]
S[11] <= adder4:stage2.S[3]
S[12] <= adder4:stage3.S[0]
S[13] <= adder4:stage3.S[1]
S[14] <= adder4:stage3.S[2]
S[15] <= adder4:stage3.S[3]
Cout <= adder4:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage0
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage0|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage0|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage0|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage0|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage1
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage1|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage1|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage1|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage1|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage2
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage2|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage2|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage2|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage2|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage3
Cin => fulladd:stage0.Cin
X[0] => fulladd:stage0.X
X[1] => fulladd:stage1.X
X[2] => fulladd:stage2.X
X[3] => fulladd:stage3.X
Y[0] => fulladd:stage0.Y
Y[1] => fulladd:stage1.Y
Y[2] => fulladd:stage2.Y
Y[3] => fulladd:stage3.Y
S[0] <= fulladd:stage0.S
S[1] <= fulladd:stage1.S
S[2] <= fulladd:stage2.S
S[3] <= fulladd:stage3.S
Cout <= fulladd:stage3.Cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage3|fulladd:stage0
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage3|fulladd:stage1
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage3|fulladd:stage2
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|alu:ALU_1|adder32:sub0|adder16:stage1|adder4:stage3|fulladd:stage3
Cin => s.IN1
Cin => Cout.IN0
Cin => Cout.IN0
x => s.IN0
x => Cout.IN0
x => Cout.IN1
y => s.IN1
y => Cout.IN1
y => Cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|RED:RED_data_mem
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => ~NO_FANOUT~
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:dp|data_mem:DATA_mem1
clk => mem~40.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => mem~36.CLK
clk => mem~37.CLK
clk => mem~38.CLK
clk => mem~39.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => mem.CLK0
wen => mem.DATAA
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
wen => data_out.OUTPUTSELECT
en => mem.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
en => data_out.OUTPUTSELECT
addr[0] => mem~7.DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem~6.DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem~5.DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem~4.DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem~3.DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem~2.DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem~1.DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem~0.DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
data_in[0] => mem~39.DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem~38.DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem~37.DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem~36.DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem~35.DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem~34.DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem~33.DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem~32.DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem~31.DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem~30.DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem~29.DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem~28.DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem~27.DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem~26.DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem~25.DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem~24.DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem~23.DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem~22.DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem~21.DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem~20.DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem~19.DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem~18.DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem~17.DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem~16.DATAIN
data_in[23] => mem.DATAIN23
data_in[24] => mem~15.DATAIN
data_in[24] => mem.DATAIN24
data_in[25] => mem~14.DATAIN
data_in[25] => mem.DATAIN25
data_in[26] => mem~13.DATAIN
data_in[26] => mem.DATAIN26
data_in[27] => mem~12.DATAIN
data_in[27] => mem.DATAIN27
data_in[28] => mem~11.DATAIN
data_in[28] => mem.DATAIN28
data_in[29] => mem~10.DATAIN
data_in[29] => mem.DATAIN29
data_in[30] => mem~9.DATAIN
data_in[30] => mem.DATAIN30
data_in[31] => mem~8.DATAIN
data_in[31] => mem.DATAIN31
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


