import sys
import os
import shutil
import time 
import datetime

import re
import yaml

# Constants used for formatting the subcircuit area/delay/power table. 
# These denote the widths of various columns - first (FIRS), last (LAST) and the rest (MIDL).
# We could use better libraries for pretty printing tables, but currently we use a simple method.
FIRS_COL_WIDTH = 30  #First solu
MIDL_COL_WIDTH = 13
LAST_COL_WIDTH = 22

def compare_tfall_trise(tfall, trise):
    """ Compare tfall and trise and returns largest value or -1.0
        -1.0 is return if something went wrong in SPICE """
    
    # Initialize output delay
    delay = -1.0
    
    # Compare tfall and trise
    if (tfall == 0.0) or (trise == 0.0):
        # Couldn't find one of the values in output
        # This is an error because maybe SPICE failed
        delay = -1.0
    elif tfall > trise:
        if tfall > 0.0:
            # tfall is positive and bigger than the trise, this is a valid result
            delay = tfall
        else:
            # Both tfall and trise are negative, this is an invalid result
            delay = -1.0
    elif trise >= tfall:
        if trise > 0.0:
            # trise is positive and larger or equal to tfall, this is value result
            delay = trise
        else:
            delay = -1.0
    else:
        delay = -1.0
        
    return delay
   
    
def print_area_and_delay(report_file, fpga_inst):
    """ Print area and delay per subcircuit """
    
    print_and_write(report_file, "  SUBCIRCUIT AREA, DELAY & POWER")
    print_and_write(report_file, "  ------------------------------")
    
    area_dict = fpga_inst.area_dict

    # I'm using 'ljust' to create neat columns for printing this data. 
    # If subcircuit names are changed, it might make this printing function 
    # not work as well. The 'ljust' constants would have to be adjusted accordingly.
    
    # Print the header
    print_and_write(report_file, "  Subcircuit".ljust(32) + "Area (um^2)".ljust(MIDL_COL_WIDTH) + "Delay (ps)".ljust(MIDL_COL_WIDTH) + "tfall (ps)".ljust(MIDL_COL_WIDTH) + "trise (ps)".ljust(MIDL_COL_WIDTH) + "Power at 250MHz (uW)".ljust(LAST_COL_WIDTH)) 
    
    # Switch block mux
    print_and_write(report_file, "  " + fpga_inst.sb_mux.name.ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.sb_mux.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.sb_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.sb_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.sb_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.sb_mux.power/1e-6).ljust(LAST_COL_WIDTH))

    # Switch block mux (with sram)
    print_and_write(report_file, "  " + (fpga_inst.sb_mux.name + "(with sram)").ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.sb_mux.name +"_sram"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.sb_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.sb_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.sb_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(fpga_inst.sb_mux.power/1e-6).ljust(LAST_COL_WIDTH))
    
    # Connection block mux
    print_and_write(report_file, "  " + fpga_inst.cb_mux.name.ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.cb_mux.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.cb_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.cb_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.cb_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.cb_mux.power/1e-6))

    # Connection block mux (with sram)
    print_and_write(report_file, "  " + (fpga_inst.cb_mux.name + "(with sram)").ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.cb_mux.name +"_sram"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.cb_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.cb_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.cb_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(fpga_inst.cb_mux.power/1e-6))
    
    # Local mux
    print_and_write(report_file, "  " + fpga_inst.logic_cluster.local_mux.name.ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.logic_cluster.local_mux.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.local_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.logic_cluster.local_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.local_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.logic_cluster.local_mux.power/1e-6))
    
    # Local mux (with sram)
    print_and_write(report_file, "  " + (fpga_inst.logic_cluster.local_mux.name + "(with sram)").ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.logic_cluster.local_mux.name+"_sram"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.local_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.logic_cluster.local_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.local_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.logic_cluster.local_mux.power/1e-6))
    
    # Local BLE output (with sram)
    print_and_write(report_file, "  " + (fpga_inst.logic_cluster.ble.local_output.name+"(with sram)").ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.logic_cluster.ble.local_output.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.ble.local_output.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.logic_cluster.ble.local_output.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.ble.local_output.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.logic_cluster.ble.local_output.power/1e-6))
    
    # General BLE output (with sram)
    print_and_write(report_file, "  " + (fpga_inst.logic_cluster.ble.general_output.name+"(with sram)").ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.logic_cluster.ble.general_output.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.ble.general_output.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.logic_cluster.ble.general_output.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.ble.general_output.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.logic_cluster.ble.general_output.power/1e-6))

    # FF
    print_and_write(report_file, "  " + fpga_inst.logic_cluster.ble.ff.name.ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.logic_cluster.ble.ff.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str("n/a").ljust(MIDL_COL_WIDTH) + str("n/a").ljust(MIDL_COL_WIDTH) + 
        str("n/a").ljust(MIDL_COL_WIDTH) + str("n/a")) 

    # LUT
    print_and_write(report_file, "  " + (fpga_inst.logic_cluster.ble.lut.name + " (with sram)").ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.logic_cluster.ble.lut.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.ble.lut.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.logic_cluster.ble.lut.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.logic_cluster.ble.lut.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))
    
    # Get LUT input names so that we can print inputs in sorted order
    lut_input_names = list(fpga_inst.logic_cluster.ble.lut.input_drivers.keys())
    lut_input_names.sort()
      
    # LUT input drivers
    for input_name in lut_input_names:
        lut_input = fpga_inst.logic_cluster.ble.lut.input_drivers[input_name]
        print_and_write(report_file, "  " + ("lut_" + input_name).ljust(FIRS_COL_WIDTH) + "n/a".ljust(MIDL_COL_WIDTH) + str(round(lut_input.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(lut_input.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(lut_input.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(lut_input.power/1e-6).ljust(LAST_COL_WIDTH))

        driver = fpga_inst.logic_cluster.ble.lut.input_drivers[input_name].driver
        not_driver = fpga_inst.logic_cluster.ble.lut.input_drivers[input_name].not_driver
        print_and_write(report_file, "  " + driver.name.ljust(FIRS_COL_WIDTH) + str(round(area_dict[driver.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + str(round(driver.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(driver.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(driver.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(driver.power/1e-6).ljust(LAST_COL_WIDTH))
        print_and_write(report_file, "  " + not_driver.name.ljust(FIRS_COL_WIDTH) + str(round(area_dict[not_driver.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + str(round(not_driver.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(not_driver.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(not_driver.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(not_driver.power/1e-6).ljust(LAST_COL_WIDTH))

    # Carry chain    
    if fpga_inst.specs.enable_carry_chain == 1:
        #carry path
        print_and_write(report_file, "  " + (fpga_inst.carrychain.name).ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.carrychain.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychain.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.carrychain.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychain.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))
        # Sum inverter
        print_and_write(report_file, "  " + (fpga_inst.carrychainperf.name).ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.carrychainperf.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychainperf.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.carrychainperf.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychainperf.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))
        # mux
        print_and_write(report_file, "  " + (fpga_inst.carrychainmux.name).ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.carrychainmux.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychainmux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.carrychainmux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychainmux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))
        # Intercluster
        print_and_write(report_file, "  " + (fpga_inst.carrychaininter.name).ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.carrychaininter.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychaininter.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.carrychaininter.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.carrychaininter.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))
        # total carry chain area
        print_and_write(report_file, "  " + "total carry chain area".ljust(FIRS_COL_WIDTH) + str(round(area_dict["total_carry_chain"]/1e6,3)).ljust(MIDL_COL_WIDTH))

        if fpga_inst.specs.carry_chain_type == "skip":
            # skip and
            print_and_write(report_file, "  " + (fpga_inst.carrychainand.name).ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.carrychainand.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
                str(round(fpga_inst.carrychainand.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.carrychainand.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
                str(round(fpga_inst.carrychainand.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))
            # skip mux
            print_and_write(report_file, "  " + (fpga_inst.carrychainskipmux.name).ljust(FIRS_COL_WIDTH) + str(round(area_dict[fpga_inst.carrychainskipmux.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
                str(round(fpga_inst.carrychainskipmux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.carrychainskipmux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
                str(round(fpga_inst.carrychainskipmux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/a".ljust(LAST_COL_WIDTH))

    for hardblock in fpga_inst.hardblocklist:
        ############################################
        ## Size dedicated routing links
        ############################################
        if hardblock.parameters['num_dedicated_outputs'] > 0:
            print_and_write(report_file, ("  " + str(hardblock.parameters['name']).strip()+ " dedicated out").ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict[hardblock.dedicated.name]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
                str(round(hardblock.dedicated.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(hardblock.dedicated.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
                str(round(hardblock.dedicated.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(hardblock.dedicated.power/1e-6).ljust(LAST_COL_WIDTH))
        
        print_and_write(report_file, (str("  " + hardblock.parameters['name']) + " mux").ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict[hardblock.mux.name +"_sram"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(hardblock.mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(hardblock.mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(hardblock.mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(hardblock.mux.power/1e-6).ljust(LAST_COL_WIDTH))

    if fpga_inst.specs.enable_bram_block == 0:
        print_and_write(report_file, "\n")
        return 


    # RAM

    # RAM local input mux
    print_and_write(report_file, "  " + fpga_inst.RAM.RAM_local_mux.name.ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["ram_local_mux_total"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.RAM_local_mux.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.RAM_local_mux.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.RAM_local_mux.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.RAM_local_mux.power/1e-6).ljust(LAST_COL_WIDTH))
    
    # Row decoder:
    stage1_delay = 0.0
    stage0_delay = 0.0
    stage2_delay = 0.0
    stage3_delay = 0.0
    stage0_delay = fpga_inst.RAM.rowdecoder_stage0.delay

    if fpga_inst.RAM.valid_row_dec_size3 == 1:
        stage1_delay = fpga_inst.RAM.rowdecoder_stage1_size3.delay
    if fpga_inst.RAM.valid_row_dec_size2 == 1:
        if fpga_inst.RAM.rowdecoder_stage1_size2.delay > stage1_delay:
            stage1_delay = fpga_inst.RAM.rowdecoder_stage1_size2.delay
    stage3_delay = fpga_inst.RAM.rowdecoder_stage3.delay

    row_decoder_delay =  stage0_delay + stage1_delay + stage3_delay + stage2_delay

    print_and_write(report_file, "  Row Decoder".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["decoder"]/1e6,3)).ljust(MIDL_COL_WIDTH) + str(round(row_decoder_delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        "n/m".ljust(MIDL_COL_WIDTH) + "n/m".ljust(MIDL_COL_WIDTH) + "n/m".ljust(LAST_COL_WIDTH))    

    print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage0".ljust(24)+ str(round(fpga_inst.RAM.rowdecoder_stage0.power/1e-6,4)).ljust(LAST_COL_WIDTH))

    if fpga_inst.RAM.valid_row_dec_size2 == 1:
        print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage1".ljust(24)+ str(round(fpga_inst.RAM.rowdecoder_stage1_size2.power/1e-6,4)).ljust(LAST_COL_WIDTH))
    if fpga_inst.RAM.valid_row_dec_size3 == 1:
        print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage1".ljust(24)+ str(round(fpga_inst.RAM.rowdecoder_stage1_size3.power/1e-6,4)).ljust(LAST_COL_WIDTH))
    print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage2".ljust(24)+ str(round(fpga_inst.RAM.rowdecoder_stage3.power/1e-6,4)).ljust(LAST_COL_WIDTH))        

    # Configurable decoder:
    configdelay = fpga_inst.RAM.configurabledecoderi.delay 

    if fpga_inst.RAM.cvalidobj1 !=0 and fpga_inst.RAM.cvalidobj2 !=0:
        configdelay += max(fpga_inst.RAM.configurabledecoder3ii.delay, fpga_inst.RAM.configurabledecoder2ii.delay)
    elif fpga_inst.RAM.cvalidobj1 !=0:
        configdelay += fpga_inst.RAM.configurabledecoder3ii.delay
    else:
        configdelay += fpga_inst.RAM.configurabledecoder2ii.delay

    # Column decoder:
    print_and_write(report_file, "  Column Decoder".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["columndecoder_total"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.columndecoder.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.columndecoder.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.columndecoder.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.columndecoder.power/1e-6).ljust(LAST_COL_WIDTH))
    print_and_write(report_file, "  Configurable Decoder".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["configurabledecoder"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(configdelay/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/m".ljust(MIDL_COL_WIDTH) + "n/m".ljust(MIDL_COL_WIDTH) + "n/m".ljust(LAST_COL_WIDTH))
    print_and_write(report_file, "  CD driver delay ".ljust(FIRS_COL_WIDTH) + "n/a".ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.configurabledecoderiii.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + "n/m".ljust(MIDL_COL_WIDTH) + "n/m".ljust(MIDL_COL_WIDTH) + "n/m".ljust(LAST_COL_WIDTH))

    print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage0".ljust(24)+ str(round(fpga_inst.RAM.configurabledecoderi.power/1e-6,4)).ljust(LAST_COL_WIDTH))
    if fpga_inst.RAM.cvalidobj2 !=0:
        print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage1".ljust(24)+ str(round(fpga_inst.RAM.configurabledecoder2ii.power/1e-6,4)).ljust(LAST_COL_WIDTH))
    if fpga_inst.RAM.cvalidobj1 !=0:    
        print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage1".ljust(24)+ str(round(fpga_inst.RAM.configurabledecoder3ii.power/1e-6,4)).ljust(LAST_COL_WIDTH))
    print("  Power Breakdown: ".ljust(FIRS_COL_WIDTH) + "stage2".ljust(24)+ str(round(fpga_inst.RAM.configurabledecoderiii.power/1e-6,4)).ljust(LAST_COL_WIDTH))


    # BRAM output crossbar:
    print_and_write(report_file, "  Output Crossbar".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["pgateoutputcrossbar_sram"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.pgateoutputcrossbar.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.pgateoutputcrossbar.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.pgateoutputcrossbar.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.pgateoutputcrossbar.power/1e-6).ljust(LAST_COL_WIDTH))
    
    # reporting technology-specific part of the BRAM (sense amplifier, precharge/predischarge and write driver/bitline charge)
    if fpga_inst.RAM.memory_technology == "SRAM":
        print_and_write(report_file, "  sense amp".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["samp_total"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round((fpga_inst.RAM.samp.delay + fpga_inst.RAM.samp_part2.delay)/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.samp.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.samp.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.samp.power/1e-6).ljust(LAST_COL_WIDTH))
    
        print_and_write(report_file, "  precharge".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["precharge_total"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.precharge.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.precharge.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.precharge.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.precharge.power/1e-6).ljust(LAST_COL_WIDTH))

        print_and_write(report_file, "  Write driver".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["writedriver_total"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.writedriver.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.writedriver.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.writedriver.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.writedriver.power/1e-6).ljust(LAST_COL_WIDTH))
    else:
        print_and_write(report_file, "  Sense Amp".ljust(FIRS_COL_WIDTH) + " ".ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.mtjsamp.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.mtjsamp.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.mtjsamp.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.mtjsamp.power/1e-6).ljust(LAST_COL_WIDTH))
    
        print_and_write(report_file, "  BL Charge".ljust(FIRS_COL_WIDTH) + " ".ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.blcharging.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.blcharging.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.blcharging.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(fpga_inst.RAM.blcharging.power/1e-6).ljust(LAST_COL_WIDTH))

        print_and_write(report_file, "  BL Discharge".ljust(FIRS_COL_WIDTH) + " ".ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.bldischarging.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(round(fpga_inst.RAM.bldischarging.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.bldischarging.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
            str(fpga_inst.RAM.bldischarging.power/1e-6).ljust(LAST_COL_WIDTH))
    
    # wordline driver:
    print_and_write(report_file, "  Wordline driver".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["wordline_driver"]/1e6,3)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.wordlinedriver.delay/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(round(fpga_inst.RAM.wordlinedriver.tfall/1e-12,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(fpga_inst.RAM.wordlinedriver.trise/1e-12,4)).ljust(MIDL_COL_WIDTH) + str(fpga_inst.RAM.wordlinedriver.power/1e-6).ljust(LAST_COL_WIDTH))
    
    # Level shifter: This was measured outside COFFE by kosuke.
    print_and_write(report_file, "  Level Shifter".ljust(FIRS_COL_WIDTH) + str(round(fpga_inst.area_dict["level_shifter"]/1e6,3)).ljust(MIDL_COL_WIDTH) + str(round(32.3,4)).ljust(MIDL_COL_WIDTH) + 
        str(round(32.3,4)).ljust(MIDL_COL_WIDTH) + str(round(32.3,4)).ljust(MIDL_COL_WIDTH) + str(2.26e-7/1e-6).ljust(LAST_COL_WIDTH))

    print_and_write(report_file, "\n")


def print_power(report_file, fpga_inst):
    """ Print power per subcircuit """
    
    print("  SUBCIRCUIT POWER AT 250MHz (uW)")
    print("  --------------------------")

    print("  " + fpga_inst.sb_mux.name.ljust(22) + str(fpga_inst.sb_mux.power/1e-6)) 
    print("  " + fpga_inst.cb_mux.name.ljust(22) + str(fpga_inst.cb_mux.power/1e-6)) 
    print("  " + fpga_inst.logic_cluster.local_mux.name.ljust(22) + str(fpga_inst.logic_cluster.local_mux.power/1e-6)) 
    print("  " + fpga_inst.logic_cluster.ble.local_output.name.ljust(22) + str(fpga_inst.logic_cluster.ble.local_output.power/1e-6)) 
    print("  " + fpga_inst.logic_cluster.ble.general_output.name.ljust(22) + str(fpga_inst.logic_cluster.ble.general_output.power/1e-6)) 

    # Figure out LUT power
    lut_input_names = list(fpga_inst.logic_cluster.ble.lut.input_drivers.keys())
    lut_input_names.sort()
    for input_name in lut_input_names:
        lut_input = fpga_inst.logic_cluster.ble.lut.input_drivers[input_name]
        path_power = lut_input.power
        driver_power = lut_input.driver.power
        not_driver_power = lut_input.not_driver.power
        print("  " + ("lut_" + input_name).ljust(22) + str((path_power + driver_power + not_driver_power)/1e-6))
        print("  " + ("  lut_" + input_name + "_data_path").ljust(22) + str(path_power/1e-6))
        print("  " + ("  lut_" + input_name + "_driver").ljust(22) + str(driver_power/1e-6))
        print("  " + ("  lut_" + input_name + "_driver_not").ljust(22) + str(not_driver_power/1e-6))

    print("")

    
def print_block_area(report_file, fpga_inst):
        """ Print physical area of important blocks (like SB, CB, LUT, etc.) in um^2 """
        
        tile = fpga_inst.area_dict["tile"]/1000000
        lut = fpga_inst.area_dict["lut_total"]/1000000
        ff = fpga_inst.area_dict["ff_total"]/1000000
        ble_output = fpga_inst.area_dict["ble_output_total"]/1000000
        local_mux = fpga_inst.area_dict["local_mux_total"]/1000000
        cb = fpga_inst.area_dict["cb_total"]/1000000
        sb = fpga_inst.area_dict["sb_total"]/1000000
        sanity_check = lut+ff+ble_output+local_mux+cb+sb

        if fpga_inst.specs.enable_bram_block == 1:
            ram = fpga_inst.area_dict["ram"]/1000000
            decod = fpga_inst.area_dict["decoder_total"]/1000000

            ramlocalmux = fpga_inst.area_dict["ram_local_mux_total"]/1000000

            ramcoldecode = fpga_inst.area_dict["columndecoder_sum"]/1000000

            ramconfdecode = (fpga_inst.area_dict["configurabledecoder"] * 2)/1000000

            ramoutputcbar = fpga_inst.area_dict["pgateoutputcrossbar_sram"] /1000000 

            if fpga_inst.RAM.memory_technology == "SRAM":

                prechargetotal = fpga_inst.area_dict["precharge_total"] /1000000 

                writedrivertotal = fpga_inst.area_dict["writedriver_total"] /1000000 

                samptotal = fpga_inst.area_dict["samp_total"] /1000000 
            else:
                cstotal = fpga_inst.area_dict["cs_total"] /1000000 

                writedrivertotal = fpga_inst.area_dict["writedriver_total"] /1000000 

                samptotal = fpga_inst.area_dict["samp_total"] /1000000 

            wordlinedrivera = fpga_inst.area_dict["wordline_total"] /1000000 

            levels = fpga_inst.area_dict["level_shifters"] /1000000 

            RAM_SB_TOTAL = fpga_inst.area_dict["RAM_SB"] / 1000000 
            RAM_CB_TOTAL = fpga_inst.area_dict["RAM_CB"] / 1000000 


            memcells = fpga_inst.area_dict["memorycell_total"] /1000000 
            if fpga_inst.RAM.memory_technology == "SRAM":
                ram_routing = ram - decod - ramlocalmux - ramcoldecode - ramconfdecode - ramoutputcbar - prechargetotal - writedrivertotal - samptotal - memcells - wordlinedrivera - levels
            else:
                ram_routing = ram - decod - ramlocalmux - ramcoldecode - ramconfdecode - ramoutputcbar - memcells - wordlinedrivera - writedrivertotal - samptotal - cstotal - levels

        print_and_write(report_file, "  TILE AREA CONTRIBUTIONS")
        print_and_write(report_file, "  -----------------------")
        print_and_write(report_file, "  Block".ljust(20) + "Total Area (um^2)".ljust(20) + "Fraction of total tile area")
        print_and_write(report_file, "  Tile".ljust(20) + str(round(tile,3)).ljust(20) + "100%")
        print_and_write(report_file, "  LUT".ljust(20) + str(round(lut,3)).ljust(20) + str(round(lut/tile*100,3)) + "%")
        print_and_write(report_file, "  FF".ljust(20) + str(round(ff,3)).ljust(20) + str(round(ff/tile*100,3)) + "%")
        print_and_write(report_file, "  BLE output".ljust(20) + str(round(ble_output,3)).ljust(20) + str(round(ble_output/tile*100,3)) + "%")
        print_and_write(report_file, "  Local mux".ljust(20) + str(round(local_mux,3)).ljust(20) + str(round(local_mux/tile*100,3)) + "%")
        print_and_write(report_file, "  Connection block".ljust(20) + str(round(cb,3)).ljust(20) + str(round(cb/tile*100,3)) + "%")
        print_and_write(report_file, "  Switch block".ljust(20) + str(round(sb,3)).ljust(20) + str(round(sb/tile*100,3)) + "%")
        print_and_write(report_file, "")
        if fpga_inst.specs.enable_bram_block == 1:
            print_and_write(report_file, "  RAM AREA CONTRIBUTIONS")
            print_and_write(report_file, "  -----------------------")
            print_and_write(report_file, "  Block".ljust(20) + "Total Area (um^2)".ljust(20) + "Fraction of RAM tile area")
            print_and_write(report_file, "  RAM".ljust(20) + str(round(ram,3)).ljust(20) + str(round(ram/ram*100,3)) + "%")
            print_and_write(report_file, "  RAM Local Mux".ljust(20) + str(round(ramlocalmux,3)).ljust(20) + str(round(ramlocalmux/ram*100,3)) + "%")
            print_and_write(report_file, "  Level Shifters".ljust(20) + str(round(levels,3)).ljust(20) + str(round(levels/ram*100,3)) + "%")
            print_and_write(report_file, "  Decoder".ljust(20) + str(round(decod,3)).ljust(20) + str(round(decod/ram*100,3)) + "%")
            print_and_write(report_file, "  WL driver".ljust(20) + str(round(wordlinedrivera,3)).ljust(20) + str(round(wordlinedrivera/ram*100,3)) + "%"            )
            print_and_write(report_file, "  Column Decoder".ljust(20) + str(round(ramcoldecode,3)).ljust(20) + str(round(ramcoldecode/ram*100,3)) + "%")
            print_and_write(report_file, "  Configurable Dec".ljust(20) + str(round(ramconfdecode,3)).ljust(20) + str(round(ramconfdecode/ram*100,3)) + "%")
            print_and_write(report_file, "  Output CrossBar".ljust(20) + str(round(ramoutputcbar,3)).ljust(20) + str(round(ramoutputcbar/ram*100,3)) + "%")
            if fpga_inst.RAM.memory_technology == "SRAM":
                print_and_write(report_file, "  Precharge Total".ljust(20) + str(round(prechargetotal,3)).ljust(20) + str(round(prechargetotal/ram*100,3)) + "%")
                print_and_write(report_file, "  Write Drivers".ljust(20) + str(round(writedrivertotal,3)).ljust(20) + str(round(writedrivertotal/ram*100,3)) + "%")
                print_and_write(report_file, "  Sense Amp Total ".ljust(20) + str(round(samptotal,3)).ljust(20) + str(round(samptotal/ram*100,3)) + "%")
            else:
                print_and_write(report_file, "  Column selectors".ljust(20) + str(round(cstotal,3)).ljust(20) + str(round(cstotal/ram*100,3)) + "%")
                print_and_write(report_file, "  Write Drivers".ljust(20) + str(round(writedrivertotal,3)).ljust(20) + str(round(writedrivertotal/ram*100,3)) + "%")
                print_and_write(report_file, "  Sense Amp Total ".ljust(20) + str(round(samptotal,3)).ljust(20) + str(round(samptotal/ram*100,3)) + "%")

            print_and_write(report_file, "  Memory Cells ".ljust(20) + str(round(memcells,3)).ljust(20) + str(round(memcells/ram*100,3)) + "%")
            print_and_write(report_file, "  RAM Routing".ljust(20) + str(round(ram_routing,3)).ljust(20) + str(round(ram_routing/ram*100,3)) + "%")
            print_and_write(report_file, "  RAM CB".ljust(20) + str(round(RAM_CB_TOTAL,3)).ljust(20) + str(round(RAM_CB_TOTAL/ram*100,3)) + "%")
            print_and_write(report_file, "  RAM SB".ljust(20) + str(round(RAM_SB_TOTAL,3)).ljust(20) + str(round(RAM_SB_TOTAL/ram*100,3)) + "%")
            print_and_write(report_file, "")
     

def print_hardblock_info(report_file, fpga_inst):
    print_and_write(report_file, "  HARDBLOCK INFORMATION")
    print_and_write(report_file, "  ---------------------")

    for hardblock in fpga_inst.hardblocklist:
        print_and_write(report_file, "  Name: " + hardblock.name)
        # The areas in area_dict and in the objects in fpga.py are in nm^2. But in this table,
        # we report areas in um^2. That's why we divide each value by 10^6.
        print_and_write(report_file, "  Core area: " + str(hardblock.area/1000000))
        print_and_write(report_file, "  Local mux area: " + str(hardblock.parameters['num_gen_inputs'] * fpga_inst.area_dict[hardblock.mux.name]/1000000))
        print_and_write(report_file, "  Local mux area with sram: " + str(hardblock.parameters['num_gen_inputs'] * fpga_inst.area_dict[hardblock.mux.name + "_sram"]/1000000))
        if hardblock.parameters['num_dedicated_outputs'] > 0:
            print_and_write(report_file, "  Dedicated output routing area: " + str(hardblock.parameters['num_dedicated_outputs'] * fpga_inst.area_dict[hardblock.name + "_ddriver"]/1000000))
        print_and_write(report_file, "  Total area: " + str(fpga_inst.area_dict[hardblock.name + "_sram"]/1000000))
        print_and_write(report_file, "")


def print_vpr_delays(report_file, fpga_inst):

    print_and_write(report_file, "  VPR DELAYS")
    print_and_write(report_file, "  ----------")
    print_and_write(report_file, "  Path".ljust(50) + "Delay (ps)")
    print_and_write(report_file, "  Tdel (routing switch)".ljust(50) + str(fpga_inst.sb_mux.delay))
    print_and_write(report_file, "  T_ipin_cblock (connection block mux)".ljust(50) + str(fpga_inst.cb_mux.delay))
    print_and_write(report_file, "  CLB input -> BLE input (local CLB routing)".ljust(50) + str(fpga_inst.logic_cluster.local_mux.delay))
    print_and_write(report_file, "  LUT output -> BLE input (local feedback)".ljust(50) + str(fpga_inst.logic_cluster.ble.local_output.delay))
    print_and_write(report_file, "  LUT output -> CLB output (logic block output)".ljust(50) + str(fpga_inst.logic_cluster.ble.general_output.delay))
    
    # Figure out LUT delays
    lut_input_names = list(fpga_inst.logic_cluster.ble.lut.input_drivers.keys())
    lut_input_names.sort()
    for input_name in lut_input_names:
        lut_input = fpga_inst.logic_cluster.ble.lut.input_drivers[input_name]
        driver_delay = max(lut_input.driver.delay, lut_input.not_driver.delay)
        path_delay = lut_input.delay
        print_and_write(report_file, ("  lut_" + input_name).ljust(50) + str(driver_delay+path_delay))
    
    if fpga_inst.specs.enable_bram_block == 1:
        print_and_write(report_file, "  RAM block frequency".ljust(50) + str(fpga_inst.RAM.frequency))
        
    print_and_write(report_file, "")
 

def print_vpr_areas(report_file, fpga_inst):

    print_and_write(report_file, "  VPR AREAS")
    print_and_write(report_file, "  ----------")
    print_and_write(report_file, "  grid_logic_tile_area".ljust(50) + str(fpga_inst.area_dict["logic_cluster"]/fpga_inst.specs.min_width_tran_area))
    print_and_write(report_file, "  ipin_mux_trans_size (connection block mux)".ljust(50) + str(fpga_inst.area_dict["ipin_mux_trans_size"]/fpga_inst.specs.min_width_tran_area))
    print_and_write(report_file, "  mux_trans_size (routing switch)".ljust(50) + str(fpga_inst.area_dict["switch_mux_trans_size"]/fpga_inst.specs.min_width_tran_area))
    print_and_write(report_file, "  buf_size (routing switch)".ljust(50) + str(fpga_inst.area_dict["switch_buf_size"]/fpga_inst.specs.min_width_tran_area))
    print_and_write(report_file, "")

    
def load_params(filename,run_options):
    run_params = {
        "param_filters" : {},
        "synth": {},
        "pnr" : {},
        "sta" : {}
    }
    # This is the dictionary of parameters we expect to find
    #No defaults for ptn or run settings
    hard_params = {
        'name': "",
        'num_gen_inputs': -1,
        'crossbar_population': -1.0,
        'height': -1,
        'num_gen_outputs': -1,
        'num_crossbars': -1,
        'crossbar_modelling': "",
        'num_dedicated_outputs': -1,
        'soft_logic_per_block': -1.0,
        'area_scale_factor': -1.0,
        'freq_scale_factor': -1.0,
        'power_scale_factor': -1.0,
        'input_usage': -1.0,
        # Flow Settings:
        'design_folder': "",
        'design_language': '',
        'clock_pin_name': "",
        'top_level': "",
        'synth_folder': "",
        'show_warnings': False,
        'synthesis_only': False,
        'read_saif_file': False,
        'static_probability': -1.0,
        'toggle_rate': -1,
        'target_libraries': [],
        'lef_files': [],
        'best_case_libs': [],
        'standard_libs': [],
        'worst_case_libs': [],
        'power_ring_width': -1.0,
        'power_ring_spacing': -1.0,
        'height_to_width_ratio': -1.0,
        #sweep params
        'clock_period': [],
        'wire_selection' : [],
        'metal_layers': [],
        'core_utilization': [],
        'mode_signal': [],  
        #
        'space_around_core': -1,
        'pr_folder': "",
        'primetime_libs': [],
        'primetime_folder': "" ,
        'delay_cost_exp': 1.0,
        'area_cost_exp': 1.0,
        'metal_layer_names': [],
        'power_ring_metal_layer_names' : [],
        'map_file': '',
        'gnd_net': '',
        'gnd_pin': '',
        'pwr_net': '',
        'pwr_pin': '',
        'tilehi_tielo_cells_between_power_gnd': True,
        'inv_footprint': '',
        'buf_footprint': '',
        'delay_footprint': '',
        'filler_cell_names': [],
        'generate_activity_file': False,
        'core_site_name':'',
        'process_lib_paths': [],
        'process_params_file': "",
        'pnr_tool': "",
        'process_size': -1,
        'ptn_settings_file': "",
        'partition_flag': False,
        'ungroup_regex': "",
        'mp_num_cores': -1,
        'parallel_hardblock_folder': "",
        'condensed_results_folder': "",
        'coffe_repo_path': "~/COFFE",
        'hb_run_params': {},
        'ptn_params': {}
    }
    arch_params = {
        'W': -1,
        'L': -1,
        'Fs': -1,
        'N': -1,
        'K': -1,
        'I': -1,
        'Fcin': -1.0,
        'Fcout': -1.0,
        'Or': -1,
        'Ofb': -1,
        'Fclocal': -1.0,
        'Rsel': "",
        'Rfb': "",
        'transistor_type': "",
        'switch_type': "",
        'use_tgate': False,
        'use_finfet': False,
        'memory_technology': "SRAM",
        'enable_bram_module': 0,
        'ram_local_mux_size': 25,
        'read_to_write_ratio': 1.0,
        'vdd': -1.0,
        'vsram': -1.0,
        'vsram_n': -1.0,
        'vclmp': 0.653,
        'vref': 0.627,
        'vdd_low_power': 0.95,
        'number_of_banks': 1,
        'gate_length': -1,
        'rest_length_factor': -1,
        'min_tran_width': -1,
        'min_width_tran_area': -1,
        'sram_cell_area': -1,
        'trans_diffusion_length' : -1,
        'model_path': "",
        'model_library': "",
        'metal' : [],
        'row_decoder_bits': 8,
        'col_decoder_bits': 1,
        'conf_decoder_bits' : 5,
        'sense_dv': 0.3,
        'worst_read_current': 1e-6,
        'SRAM_nominal_current': 1.29e-5,
        'MTJ_Rlow_nominal': 2500,
        'MTJ_Rhigh_nominal': 6250,
        'MTJ_Rlow_worstcase': 3060,
        'MTJ_Rhigh_worstcase': 4840,
        'use_fluts': False,
        'independent_inputs': 0,
        'enable_carry_chain': 0,
        'carry_chain_type': "ripple",
        'FAs_per_flut':2,
        'arch_out_folder': "None",
    }
    
    #top level param types
    param_type_names = ["fpga_arch_params","asic_hardblock_params"]
    hb_sub_param_type_names = ["hb_run_params","ptn_params"]#"asic_partition_params"]
    #get values from yaml file
    with open(filename, 'r') as file:
        param_dict = yaml.safe_load(file)

    #check to see if the input settings file is a subset of defualt params
    for key in arch_params.keys():
        if(key not in param_dict["fpga_arch_params"].keys()):
            #assign default value if key not found 
            param_dict["fpga_arch_params"][key] = arch_params[key]

    if("asic_hardblock_params" in param_dict.keys()):
        #check to see if the input settings file is a subset of defualt hb params
        for key in hard_params.keys():
            for hb_idx, hb_params in enumerate(param_dict["asic_hardblock_params"]["hardblocks"]):
                if(key not in hb_params.keys()):
                    #assign default value if key not found 
                    param_dict["asic_hardblock_params"]["hardblocks"][hb_idx][key] = hard_params[key]
    #load defaults into unspecified values
    for k,v in param_dict.items():
        #if key exists in arch_dict
        if(k in param_type_names):
            for k1,v1 in v.items():
                #parse arch params
                if(k1 in arch_params):
                    if(v1 == None):
                        v[k1] = arch_params[k1]
                #parse hb params
                elif(k1 == "hardblocks"):
                    # for each hardblock in the design
                    for hb_idx, hb in enumerate(v[k1]):
                        for k2,v2 in hb.items():
                            if(k2 in hard_params):
                                #if the value in yaml dict is empty, assign defualt val from above dict 
                                if(v2 == None):
                                    v[k1][hb_idx][k2] = hard_params[k2]
                elif(k1 in hb_sub_param_type_names):
                    pass
                else:
                    print("ERROR: Found invalid parameter (" + k1 + ") in " + filename)
                    sys.exit()

    # TODO make this cleaner, should probably just have a data structure containing all expected data types for all params
    for param,value in zip(list(param_dict["fpga_arch_params"]),list(param_dict["fpga_arch_params"].values())):
        #architecture parameters
        if param == 'W':
            param_dict["fpga_arch_params"]['W'] = int(value)
        elif param == 'L':
            param_dict["fpga_arch_params"]['L'] = int(value)
        elif param == 'Fs':
            param_dict["fpga_arch_params"]['Fs'] = int(value)
        elif param == 'N':
            param_dict["fpga_arch_params"]['N'] = int(value)
        elif param == 'K':
            param_dict["fpga_arch_params"]['K'] = int(value)
        elif param == 'I':
            param_dict["fpga_arch_params"]['I'] = int(value)
        elif param == 'Fcin':
            param_dict["fpga_arch_params"]['Fcin'] = float(value)
        elif param == 'Fcout':
            param_dict["fpga_arch_params"]['Fcout'] = float(value) 
        elif param == 'Or':
            param_dict["fpga_arch_params"]['Or'] = int(value)
        elif param == 'Ofb':
            param_dict["fpga_arch_params"]['Ofb'] = int(value)
        elif param == 'Fclocal':
            param_dict["fpga_arch_params"]['Fclocal'] = float(value)
        elif param == 'Rsel':
            param_dict["fpga_arch_params"]['Rsel'] = str(value)
        elif param == 'Rfb':
            param_dict["fpga_arch_params"]['Rfb'] = str(value)
        elif param == 'row_decoder_bits':
            param_dict["fpga_arch_params"]['row_decoder_bits'] = int(value)
        elif param == 'col_decoder_bits':
            param_dict["fpga_arch_params"]['col_decoder_bits'] = int(value)
        elif param == 'number_of_banks':
            param_dict["fpga_arch_params"]['number_of_banks'] = int(value)
        elif param == 'conf_decoder_bits':
            param_dict["fpga_arch_params"]['conf_decoder_bits'] = int(value) 
        #process technology parameters
        elif param == 'transistor_type':
            param_dict["fpga_arch_params"]['transistor_type'] = str(value)
            if value == 'finfet':
                param_dict["fpga_arch_params"]['use_finfet'] = True
        elif param == 'switch_type':  
            param_dict["fpga_arch_params"]['switch_type'] = str(value)        
            if value == 'transmission_gate':
                param_dict["fpga_arch_params"]['use_tgate'] = True
        elif param == 'memory_technology':
            param_dict["fpga_arch_params"]['memory_technology'] = str(value)
        elif param == 'vdd':
            param_dict["fpga_arch_params"]['vdd'] = float(value)
        elif param == 'vsram':
            param_dict["fpga_arch_params"]['vsram'] = float(value)
        elif param == 'vsram_n':
            param_dict["fpga_arch_params"]['vsram_n'] = float(value)
        elif param == 'gate_length':
            param_dict["fpga_arch_params"]['gate_length'] = int(value)
        elif param == 'sense_dv':
            param_dict["fpga_arch_params"]['sense_dv'] = float(value)
        elif param == 'vdd_low_power':
            param_dict["fpga_arch_params"]['vdd_low_power'] = float(value)
        elif param == 'vclmp':
            param_dict["fpga_arch_params"]['vclmp'] = float(value)
        elif param == 'read_to_write_ratio':
            param_dict["fpga_arch_params"]['read_to_write_ratio'] = float(value)
        elif param == 'enable_bram_module':
            param_dict["fpga_arch_params"]['enable_bram_module'] = int(value)
        elif param == 'ram_local_mux_size':
            param_dict["fpga_arch_params"]['ram_local_mux_size'] = int(value)
        elif param == 'use_fluts':
            param_dict["fpga_arch_params"]['use_fluts'] = bool(value)
        elif param == 'independent_inputs':
            param_dict["fpga_arch_params"]['independent_inputs'] = int(value)
        elif param == 'enable_carry_chain':
            param_dict["fpga_arch_params"]['enable_carry_chain'] = int(value)
        elif param == 'carry_chain_type':
            param_dict["fpga_arch_params"]['carry_chain_type'] = value
        elif param == 'FAs_per_flut':
            param_dict["fpga_arch_params"]['FAs_per_flut'] = int(value)
        elif param == 'vref':
            param_dict["fpga_arch_params"]['ref'] = float(value)
        elif param == 'worst_read_current':
            param_dict["fpga_arch_params"]['worst_read_current'] = float(value)
        elif param == 'SRAM_nominal_current':
            param_dict["fpga_arch_params"]['SRAM_nominal_current'] = float(value)
        elif param == 'MTJ_Rlow_nominal':
            param_dict["fpga_arch_params"]['MTJ_Rlow_nominal'] = float(value)
        elif param == 'MTJ_Rhigh_nominal':
            param_dict["fpga_arch_params"]['MTJ_Rhigh_nominal'] = float(value)
        elif param == 'MTJ_Rlow_worstcase':
            param_dict["fpga_arch_params"]['MTJ_Rlow_worstcase'] = float(value)
        elif param == 'MTJ_Rhigh_worstcase':
            param_dict["fpga_arch_params"]['MTJ_Rhigh_worstcase'] = float(value)          
        elif param == 'rest_length_factor':
            param_dict["fpga_arch_params"]['rest_length_factor'] = int(value)
        elif param == 'min_tran_width':
            param_dict["fpga_arch_params"]['min_tran_width'] = int(value)
        elif param == 'min_width_tran_area':
            param_dict["fpga_arch_params"]['min_width_tran_area'] = int(value)
        elif param == 'sram_cell_area':
            param_dict["fpga_arch_params"]['sram_cell_area'] = float(value)
        elif param == 'trans_diffusion_length':
            param_dict["fpga_arch_params"]['trans_diffusion_length'] = float(value)
        elif param == 'model_path':
            param_dict["fpga_arch_params"]['model_path'] = os.path.abspath(value)
        elif param == 'metal':
            tmp_list = []
            for rc_vals in param_dict["fpga_arch_params"]["metal"]:
                tmp_list.append(tuple(rc_vals))
            param_dict["fpga_arch_params"]['metal'] = tmp_list
        elif param == 'model_library':
            param_dict["fpga_arch_params"]['model_library'] = str(value)
        elif param == 'arch_out_folder':
            param_dict["fpga_arch_params"]['arch_out_folder'] = str(value)
    
    # Check architecture parameters to make sure that they are valid
    check_arch_params(param_dict["fpga_arch_params"], filename)

    if("asic_hardblock_params" in param_dict.keys()):
        for hb_param in param_dict["asic_hardblock_params"]["hardblocks"]:
            for param,value in zip(list(hb_param),list(hb_param.values())):
                ## TODO HARDBLOCK STUFF
                if param == 'name':
                    hb_param['name'] = str(value)
                elif param == 'num_gen_inputs':
                    hb_param['num_gen_inputs'] = int(value)
                elif param == 'crossbar_population':
                    hb_param['crossbar_population'] = float(value)
                elif param == 'height':
                    hb_param['height'] = int(value)
                elif param == 'num_gen_outputs':
                    hb_param['num_gen_outputs'] = int(value)
                elif param == 'num_dedicated_outputs':
                    hb_param['num_dedicated_outputs'] = int(value)
                elif param == 'soft_logic_per_block':
                    hb_param['soft_logic_per_block'] = float(value)
                elif param == 'area_scale_factor':
                    hb_param['area_scale_factor'] = float(value)
                elif param == 'freq_scale_factor':
                    hb_param['freq_scale_factor'] = float(value)
                elif param == 'power_scale_factor':
                    hb_param['power_scale_factor'] = float(value)  
                elif param == 'input_usage':
                    hb_param['input_usage'] = float(value)  
                elif param == 'delay_cost_exp':
                    hb_param['delay_cost_exp'] = float(value)  
                elif param == 'area_cost_exp':
                    hb_param['area_cost_exp'] = float(value)              
                #flow parameters:
                elif param == 'design_folder':
                    hb_param['design_folder'] = str(value)
                elif param == 'design_language':
                    hb_param['design_language'] = str(value)
                elif param == 'clock_pin_name':
                    hb_param['clock_pin_name'] = str(value)
                #STR CONVERTED LIST
                elif param == 'clock_period':
                    hb_param['clock_period'] = [str(v) for v in value]
                elif param == 'core_utilization':
                    hb_param['core_utilization'] = [str(v) for v in value]
                elif param == 'filler_cell_names':
                    hb_param['filler_cell_names'] = [str(v) for v in value]
                elif param == 'metal_layer_names':
                    hb_param['metal_layer_names'] = [str(v) for v in value]
                elif param == 'metal_layers':
                    hb_param['metal_layers'] = [str(v) for v in value]
                elif param == 'wire_selection':
                    hb_param['wire_selection'] = [str(v) for v in value]
                ##########################
                elif param == 'map_file':
                    hb_param['map_file'] = value.strip()
                elif param == 'tilehi_tielo_cells_between_power_gnd':
                    hb_param['tilehi_tielo_cells_between_power_gnd'] = bool(value)
                elif param == 'generate_activity_file':
                    hb_param['generate_activity_file'] = bool(value)
                elif param == 'crossbar_modelling':
                    hb_param['crossbar_modelling'] = str(value)
                elif param == 'num_crossbars':
                    hb_param['num_crossbars'] = int(value)
                elif param == 'top_level':
                    hb_param['top_level'] = str(value)
                elif param == 'synth_folder':
                    hb_param['synth_folder'] = str(value)
                elif param == 'show_warnings':
                    hb_param['show_warnings'] = bool(value)
                elif param == 'synthesis_only':
                    hb_param['synthesis_only'] = bool(value)
                elif param == 'read_saif_file':
                    hb_param['read_saif_file'] = bool(value)
                elif param == 'static_probability':
                    hb_param['static_probability'] = str(value)
                elif param == 'toggle_rate':
                    hb_param['toggle_rate'] = str(value)
                elif param == 'power_ring_width':
                    hb_param['power_ring_width'] = str(value)
                elif param == 'power_ring_spacing':
                    hb_param['power_ring_spacing'] = str(value)
                elif param == 'height_to_width_ratio':
                    hb_param['height_to_width_ratio'] = str(value)
                elif param == 'space_around_core':
                    hb_param['space_around_core'] = str(value)
                elif param == 'pr_folder':
                    hb_param['pr_folder'] = str(value)
                elif param == 'primetime_folder':
                    hb_param['primetime_folder'] = str(value)
                elif param == 'mode_signal':
                    hb_param['mode_signal'] = (value)
                elif param == "process_params_file":
                    hb_param["process_params_file"] = str(value)
                elif param == "pnr_tool":
                    hb_param["pnr_tool"] = str(value)
                elif param == "partition_flag":
                    hb_param["partition_flag"] = bool(value)
                elif param == "ptn_settings_file":
                    hb_param["ptn_settings_file"] = str(value)
                elif param == "ungroup_regex":
                    hb_param["ungroup_regex"] = str(value)
                elif param == "mp_num_cores":
                    hb_param["mp_num_cores"] = int(value)
                elif param == "parallel_hardblock_folder":
                    hb_param["parallel_hardblock_folder"] = os.path.expanduser(str(value))
                elif param == "run_settings_file":
                    hb_param["run_settings_file"] = os.path.expanduser(str(value))
                elif param == "condensed_results_folder":
                    hb_param["condensed_results_folder"] = os.path.expanduser(str(value))
                elif param == "coffe_repo_path":
                    hb_param["coffe_repo_path"] = os.path.expanduser(str(value))
                #To allow for the legacy way of inputting process specific params I'll keep these in (the only reason for having a seperate file is for understandability)
                if param == "process_lib_paths":
                    hb_param["process_lib_paths"] = (value)
                elif param == "primetime_libs":
                    hb_param["primetime_libs"] = (value)
                elif param == 'target_libraries':
                    hb_param['target_libraries'] = (value)
                elif param == 'lef_files':
                    hb_param['lef_files'] = (value)
                elif param == 'best_case_libs':
                    hb_param['best_case_libs'] = (value)
                elif param == 'standard_libs':
                    hb_param['standard_libs'] = (value)
                elif param == 'worst_case_libs':
                    hb_param['worst_case_libs'] = (value)
                elif param == 'core_site_name':
                    hb_param['core_site_name'] = str(value)
                elif param == 'inv_footprint':
                    hb_param['inv_footprint'] = value.strip()
                elif param == 'buf_footprint':
                    hb_param['buf_footprint'] = value.strip()
                elif param == 'delay_footprint':
                    hb_param['delay_footprint'] = value.strip()
                elif param == 'power_ring_metal_layer_names':
                    hb_param['power_ring_metal_layer_names'] = (value)
                elif param == 'gnd_net':
                    hb_param['gnd_net'] = value.strip()
                elif param == 'gnd_pin':
                    hb_param['gnd_pin'] = value.strip()
                elif param == 'pwr_net':
                    hb_param['pwr_net'] = value.strip()
                elif param == 'pwr_pin':
                    hb_param['pwr_pin'] = value.strip()
                elif param == "process_size":
                    hb_param["process_size"] = str(value)
                
            input_param_options = {
                "period" : "float",
                "wiremdl" : "str",
                "mlayer" : "int",
                "util" : "float",
                "dimlen" : "float",
                "mode" : "int"
            }
            hb_param["input_param_options"] = input_param_options
            check_hard_params(hb_param,run_options)
    return param_dict    

def load_arch_params(filename):
    """ Parse the architecture description file and load values into dictionary. 
        Returns this dictionary.
        Will print error message and terminate program if an invalid parameter is found
        or if a parameter is missing.
        """
    
    # This is the dictionary of parameters we expect to find
    arch_params = {
        'W': -1,
        'L': -1,
        'Fs': -1,
        'N': -1,
        'K': -1,
        'I': -1,
        'Fcin': -1.0,
        'Fcout': -1.0,
        'Or': -1,
        'Ofb': -1,
        'Fclocal': -1.0,
        'Rsel': "",
        'Rfb': "",
        'transistor_type': "",
        'switch_type': "",
        'use_tgate': False,
        'use_finfet': False,
        'memory_technology': "SRAM",
        'enable_bram_module': 0,
        'ram_local_mux_size': 25,
        'read_to_write_ratio': 1.0,
        'vdd': -1,
        'vsram': -1,
        'vsram_n': -1,
        'vclmp': 0.653,
        'vref': 0.627,
        'vdd_low_power': 0.95,
        'number_of_banks': 1,
        'gate_length': -1,
        'rest_length_factor': -1,
        'min_tran_width': -1,
        'min_width_tran_area': -1,
        'sram_cell_area': -1,
        'trans_diffusion_length' : -1,
        'model_path': "",
        'model_library': "",
        'metal' : [],
        'row_decoder_bits': 8,
        'col_decoder_bits': 1,
        'conf_decoder_bits' : 5,
        'sense_dv': 0.3,
        'worst_read_current': 1e-6,
        'SRAM_nominal_current': 1.29e-5,
        'MTJ_Rlow_nominal': 2500,
        'MTJ_Rhigh_nominal': 6250,
        'MTJ_Rlow_worstcase': 3060,
        'MTJ_Rhigh_worstcase': 4840,
        'use_fluts': False,
        'independent_inputs': 0,
        'enable_carry_chain': 0,
        'carry_chain_type': "ripple",
        'FAs_per_flut':2,
        'hb_files' : [],
        'arch_out_folder': "None",
        # 'coffe_design_out_folder' : "",
        # 'coffe_repo_path' : "~/COFFE"
    }

    params_file = open(filename, 'r')
    for line in params_file:
    
        # Ignore comment lines
        if line.startswith('#'):
            continue
        
        # Remove line feeds and spaces
        line = line.replace('\n', '')
        line = line.replace('\r', '')
        line = line.replace('\t', '')
        line = line.replace(' ', '')
        
        # Ignore empty lines
        if line == "":
            continue
        
        # Split lines at '='
        words = line.split('=')
        if words[0] not in list(arch_params.keys()):
            print("ERROR: Found invalid architecture parameter (" + words[0] + ") in " + filename)
            sys.exit()
         
        param = words[0]
        value = words[1]

        #architecture parameters 
        if param == 'W':
            arch_params['W'] = int(value)
        elif param == 'L':
            arch_params['L'] = int(value)
        elif param == 'Fs':
            arch_params['Fs'] = int(value)
        elif param == 'N':
            arch_params['N'] = int(value)
        elif param == 'K':
            arch_params['K'] = int(value)
        elif param == 'I':
            arch_params['I'] = int(value)
        elif param == 'Fcin':
            arch_params['Fcin'] = float(value)
        elif param == 'Fcout':
            arch_params['Fcout'] = float(value) 
        elif param == 'Or':
            arch_params['Or'] = int(value)
        elif param == 'Ofb':
            arch_params['Ofb'] = int(value)
        elif param == 'Fclocal':
            arch_params['Fclocal'] = float(value)
        elif param == 'Rsel':
            arch_params['Rsel'] = value
        elif param == 'Rfb':
            arch_params['Rfb'] = value
        elif param == 'row_decoder_bits':
            arch_params['row_decoder_bits'] = int(value)
        elif param == 'col_decoder_bits':
            arch_params['col_decoder_bits'] = int(value)
        elif param == 'number_of_banks':
            arch_params['number_of_banks'] = int(value)
        elif param == 'conf_decoder_bits':
            arch_params['conf_decoder_bits'] = int(value) 
        #process technology parameters
        elif param == 'transistor_type':
            arch_params['transistor_type'] = value
            if value == 'finfet':
                arch_params['use_finfet'] = True
        elif param == 'switch_type':  
            arch_params['switch_type'] = value        
            if value == 'transmission_gate':
                arch_params['use_tgate'] = True
        elif param == 'memory_technology':
            arch_params['memory_technology'] = value
        elif param == 'vdd':
            arch_params['vdd'] = float(value)
        elif param == 'vsram':
            arch_params['vsram'] = float(value)
        elif param == 'vsram_n':
            arch_params['vsram_n'] = float(value)
        elif param == 'gate_length':
            arch_params['gate_length'] = int(value)
        elif param == 'sense_dv':
            arch_params['sense_dv'] = float(value)
        elif param == 'vdd_low_power':
            arch_params['vdd_low_power'] = float(value)
        elif param == 'vclmp':
            arch_params['vclmp'] = float(value)
        elif param == 'read_to_write_ratio':
            arch_params['read_to_write_ratio'] = float(value)
        elif param == 'enable_bram_module':
            arch_params['enable_bram_module'] = int(value)
        elif param == 'ram_local_mux_size':
            arch_params['ram_local_mux_size'] = int(value)
        elif param == 'use_fluts':
            arch_params['use_fluts'] = (value == 'True')
        elif param == 'independent_inputs':
            arch_params['independent_inputs'] = int(value)
        elif param == 'enable_carry_chain':
            arch_params['enable_carry_chain'] = int(value)
        elif param == 'carry_chain_type':
            arch_params['carry_chain_type'] = value
        elif param == 'FAs_per_flut':
            arch_params['FAs_per_flut'] = int(value)
        elif param == 'vref':
            arch_params['ref'] = float(value)
        elif param == 'worst_read_current':
            arch_params['worst_read_current'] = float(value)
        elif param == 'SRAM_nominal_current':
            arch_params['SRAM_nominal_current'] = float(value)
        elif param == 'MTJ_Rlow_nominal':
            arch_params['MTJ_Rlow_nominal'] = float(value)
        elif param == 'MTJ_Rhigh_nominal':
            arch_params['MTJ_Rhigh_nominal'] = float(value)
        elif param == 'MTJ_Rlow_worstcase':
            arch_params['MTJ_Rlow_worstcase'] = float(value)
        elif param == 'MTJ_Rhigh_worstcase':
            arch_params['MTJ_Rhigh_worstcase'] = float(value)          
        elif param == 'rest_length_factor':
            arch_params['rest_length_factor'] = int(value)
        elif param == 'min_tran_width':
            arch_params['min_tran_width'] = int(value)
        elif param == 'min_width_tran_area':
            arch_params['min_width_tran_area'] = int(value)
        elif param == 'sram_cell_area':
            arch_params['sram_cell_area'] = float(value)
        elif param == 'trans_diffusion_length':
            arch_params['trans_diffusion_length'] = float(value)
        elif param == 'model_path':
            arch_params['model_path'] = os.path.abspath(value)
        elif param == 'model_library':
            arch_params['model_library'] = value
        elif param == 'metal':
            value_words = value.split(',')
            r = value_words[0].replace(' ', '')
            r = r.replace(' ', '')
            r = r.replace('\n', '')
            r = r.replace('\r', '')
            r = r.replace('\t', '')
            c = value_words[1].replace(' ', '')
            c = c.replace(' ', '')
            c = c.replace('\n', '')
            c = c.replace('\r', '')
            c = c.replace('\t', '')
            arch_params['metal'].append((float(r),float(c)))
        elif param == 'hb_files':
            arch_params['hb_files'].append(value)
        elif param == 'arch_out_folder':
            arch_params['arch_out_folder'] = value
        # elif param == 'coffe_design_out_folder':
            # arch_params['coffe_design_out_folder'] = os.path.expanduser(str(value))
        # elif param == 'coffe_repo_path':
        #     arch_params['coffe_repo_path'] = os.path.expanduser(str(value))

    params_file.close()
    
    #TODO fix the below stuff
    optional_arch_params = ["coffe_design_out_folder"]
    # Check that we read everything
    for param, value in arch_params.items():
        if ((value == -1 or value == "") and (param not in optional_arch_params) ):
            print("ERROR: Did not find architecture parameter " + param + " in " + filename)
            sys.exit()
    
    # Check architecture parameters to make sure that they are valid
    check_arch_params(arch_params, filename)

    return arch_params 


def sanatize_str_input_to_list(value):
    """Makes sure unneeded quotes arent included when a string of values is seperated by a space and saved into
    string seperated by spaces and surrouneded with quotes"""
    vals = (value.strip("\"")).split(" ")
    return vals

def check_hard_params(hard_params,run_options):
    """
    This function checks the hardblock/process parameters to make sure that all the parameters have been read in.
    Right now, this functions just checks really basic stuff like 
    checking for unset values
    """
    #These are optional parameters which have been determined to be optional for all run options
    optional_params = ["process_params_file","mode_signal","condensed_results_folder","ptn_settings_file"]
    if(hard_params["partition_flag"] == False):
        #ungrouping regex is required to partition design
        optional_params.append("ungroup_regex")     
    if(not run_options.parallel_hb_flow and not run_options.parse_pll_hb_flow and not run_options.gen_hb_scripts):
        optional_params.append("parallel_hardblock_folder")
    if(not run_options.parallel_hb_flow):
        optional_params.append("mp_num_cores")
        optional_params.append("run_settings_file")
    # if(not run_options.parse_pll_hb_flow):
    #     optional_params.append("coffe_repo_path")
    

    #TODO make this sort of a documentation for each parameter
    for key,val in list(hard_params.items()):
        #Checks to see if value in parameter dict is unset, if its in the optional params list for this run type then it can be ignored
        if ((val == "" or val == -1 or val == -1.0 or val == []) and key not in optional_params):
            print(("param \"%s\" is unset, please go to your hardblock/process params file and set it" % (key)))
            sys.exit(1)
        elif(key == "pnr_tool" and val != "encounter" and val != "innovus" ):
            print("ERROR: pnr_tool must be set as either \"encounter\" or \"innovus\" ")
            sys.exit(1)
    if(hard_params["pnr_tool"] == "innovus" and hard_params["process_size"] == ""):
            print("param process_size is unset, please go to your hardblock/process params file and set it")
            sys.exit(1)



def load_run_params(filename):

    run_flow_stages = ["synth","pnr","sta"]
    per_flow_blocks = ["param_filters"]
    param_block_begin_str = "begin"
    begin_res = [re.compile(".*"+flow_stage+"\s+"+param_block_begin_str+".*") for flow_stage in run_flow_stages]
    sub_begin_res = [re.compile(".*"+per_flow_block+"\s+"+param_block_begin_str+".*") for per_flow_block in per_flow_blocks]
    end_re = re.compile(".*end.*")
    # end_res = [re.compile(".*"+flow_stage+"\s+"+param_block_end_str+".*") for flow_stage in run_flow_stages]
    fd = open(filename,"r")
    #read in file and get a list of all lines without comments
    run_params_text = fd.read()
    run_params_list = run_params_text.split("\n")
    run_params_clean = [line for line in run_params_list if not (line.startswith("#") or line == "")]
    
    run_params_dict = {}
    

    flow_str = ""
    per_flow_block_str = ""
    param_nest_lvl = 0

    for line in run_params_clean:
        skip_parse = 0
        for idx,begin_re in enumerate(begin_res):
            if begin_re.search(line):
                flow_str = run_flow_stages[idx]
                flow_tmp_dict = {}
                flow_tmp_dict[flow_str] = {}
                param_nest_lvl += 1
                skip_parse = 1
                break
        for idx,sub_begin_re in enumerate(sub_begin_res):
            if sub_begin_re.search(line):
                per_flow_block_str = per_flow_blocks[idx]
                flow_tmp_dict[flow_str][per_flow_block_str] = {}
                param_nest_lvl += 1
                skip_parse = 1
                break
        if(end_re.search(line)):
            param_nest_lvl -= 1
            if(param_nest_lvl == 0):
                run_params_dict[flow_str] = flow_tmp_dict[flow_str]
                flow_str = ""
            elif(param_nest_lvl == 1):
                per_flow_block_str = ""
            skip_parse = 1
        
        if(skip_parse):
            continue
        parsed_line = parse_ptn_param_line(line)

        if(flow_str != "" and per_flow_block_str != ""):
            if(not isinstance(parsed_line[1],list)):
                flow_tmp_dict[flow_str][per_flow_block_str][parsed_line[0]] = [parsed_line[1]]
            else:
                flow_tmp_dict[flow_str][per_flow_block_str][parsed_line[0]] = parsed_line[1]
        elif(flow_str != ""):
            flow_tmp_dict[flow_str][parsed_line[0]] = parsed_line[1]

    #need to make sure all elements in the dict are stored as list
    
    fd.close()
    return run_params_dict

def parse_ptn_param_line(line):
    # white_sp_re = re.compile("\s+")
    #This is a poor parser, just need it to work, when coffe is updated to python3 this can be done via yaml file
    split_line = line.split(":")
    #this list contains all characters which can legally bound ptn parameters
    valid_char_start_list = ["\"","["]
    valid_char_end_list = ["\"","]"]
    parsed_line = []
    # print(split_line)
    for line in split_line:
        read_char_flag = 0
        # t_line = white_sp_re.sub(string=line,repl="")
        clean_line = ""
        bounds_char= ""
        for char in line:
            #Works for parsing strings
            if(char in valid_char_start_list and not read_char_flag):
                bounds_char = valid_char_end_list[valid_char_start_list.index(char)]
                read_char_flag = 1
                continue
            elif(char == bounds_char and read_char_flag):
                read_char_flag = 0
                continue
            if(read_char_flag):
                clean_line = clean_line + char
        parsed_line.append(clean_line)
    # print(parsed_line)
    #if there are any lists in the parsed_line we can make them into a sublist for convenience
    updated_parsed_line = []
    #all characters matching below regex are removed from the line
    list_clean_re = re.compile("\[|\]|\s")
    gen_clean_re = re.compile("\"")
    for subline in parsed_line:
        #remove the hard brackets, quotes and spaces from the line
        #if a comma is in the subline, it is a list
        new_subline = gen_clean_re.sub(repl="",string=subline)
        if("," in subline):
            #seperate subline into list via comma delimiter
            new_subline = list_clean_re.sub(repl="",string=new_subline)
            new_subline = new_subline.split(",")            
        updated_parsed_line.append(new_subline)
    return updated_parsed_line

def load_ptn_params(filename):
    """
    Parse the user defined partition settings, these get read into a dict for each partition in the design
    """
    #init ptn data structure
    #parse the input file and create a ptn dict for each structure

    ptn_params = {
        "ptn_list" : [], #list of all partitions in design
        "scaling_array": [], #list of floorplan scales to be swept across
        "fp_init_dims": [], # two element list of  
        "fp_pin_spacing": ""
    }
    ptn_dict = {
        "inst_name": "",
        "mod_name": "",
        "fp_coords": []
    }
    top_settings_re = re.compile(".*top_settings\s+begin.*")
    ptn_begin_re = re.compile(".*ptn\s+begin.*")
    ptn_end_re = re.compile(".*end.*")
    fd = open(os.path.expanduser(filename),"r")
    ptn_params_text = fd.read()
    ptn_params_list = ptn_params_text.split("\n")
    ptn_params_clean = [line for line in ptn_params_list if not (line.startswith("#") or line == "")]
    read_ptn_flag = 0    
    read_ptn_top_setting_flag = 0
    parsed_lines = []
    
    num_ptns = 0
    for line in ptn_params_clean:
        #raise flag if the ptn params are found
        if(ptn_begin_re.search(line)):
            read_ptn_flag = 1
            continue
        elif(ptn_end_re.search(line)):
            read_ptn_flag = 0
            read_ptn_top_setting_flag = 0
            num_ptns += 1
            continue
        elif(top_settings_re.search(line)):
            read_ptn_top_setting_flag = 1
            continue

        if(read_ptn_flag or read_ptn_top_setting_flag):
            parsed_line = parse_ptn_param_line(line)
            if(read_ptn_flag):
                parsed_lines.append(parsed_line)
                #this if statement handles top level settings (ie those applied to all ptns or the design fp)
            elif(read_ptn_top_setting_flag):
                if(len(parsed_line) > 1):
                    ptn_params[parsed_line[0]] = parsed_line[1]

    #we will have the same number
    #some bug in python2 or something not sure but you cant assign values to dict list elements in below list in regular way
    #ptn_params["ptn_list"][ptn_idx][key] = val

    ptn_idx = 0 
    key_cnt = 0
    tmp_dict = {}
    ptn_list = []
    for line in parsed_lines:
        #first argument is always dict_key
        key = line[0]
        val = line[1]
        #dont continue if key is not in dict
        if(key not in ptn_dict):
            print(("ERROR: Found invalid partition parameter (" + key + ") in " + filename))
            sys.exit(1)
        tmp_dict[key] = val
        key_cnt += 1 
        #If someone ever needs to do anything after all params have been read into a dict inst do it in below if statement
        if(key_cnt % len(list(ptn_dict.keys())) == 0):
            ptn_list.append(tmp_dict)
            #reset tmp dict
            tmp_dict = {}            
            ptn_idx += 1

    ptn_params["ptn_list"] = ptn_list
    fd.close()
    return ptn_params

def load_hard_params(filename,run_options):
    """ Parse the hard block description file and load values into dictionary. 
        Returns this dictionary.
    """
    

    # This is the dictionary of parameters we expect to find
    hard_params = {
        'name': "",
        'num_gen_inputs': -1,
        'crossbar_population': -1.0,
        'height': -1,
        'num_gen_outputs': -1,
        'num_crossbars': -1,
        'crossbar_modelling': "",
        'num_dedicated_outputs': -1,
        'soft_logic_per_block': -1.0,
        'area_scale_factor': -1.0,
        'freq_scale_factor': -1.0,
        'power_scale_factor': -1.0,
        'input_usage': -1.0,
        # Flow Settings:
        'design_folder': "",
        'design_language': '',
        'clock_pin_name': "",
        'clock_period': [],
        'top_level': "",
        'synth_folder': "",
        'show_warnings': False,
        'synthesis_only': False,
        'read_saif_file': False,
        'static_probability': -1.0,
        'toggle_rate': -1,
        'target_libraries': [],
        'lef_files': [],
        'best_case_libs': [],
        'standard_libs': [],
        'worst_case_libs': [],
        'power_ring_width': -1,
        'power_ring_spacing': -1,
        'height_to_width_ratio': -1.0,
        'core_utilization': [],
        'space_around_core': -1,
        'pr_folder': "",
        'primetime_libs': [],
        'primetime_folder': "" ,
        'delay_cost_exp': 1.0,
        'area_cost_exp': 1.0,
        'wire_selection': [],
        'metal_layers': [],
        'metal_layer_names': [],
        'power_ring_metal_layer_names' : [],
        'map_file': '',
        'gnd_net': '',
        'gnd_pin': '',
        'pwr_net': '',
        'pwr_pin': '',
        'tilehi_tielo_cells_between_power_gnd': True,
        'inv_footprint': '',
        'buf_footprint': '',
        'delay_footprint': '',
        'filler_cell_names': [],
        'generate_activity_file': False,
        'core_site_name':'',
        'mode_signal': [],
        'process_lib_paths': [],
        'process_params_file': "",
        'pnr_tool': "",
        'process_size': "",
        'ptn_settings_file': "",
        'partition_flag': False,
        'ungroup_regex': "",
        'debug_flag': False,
        'mp_num_cores': "",
        'parallel_hardblock_folder': "",
        'condensed_results_folder': "",
        'coffe_repo_path': "~/COFFE",
        'run_settings_file': ""
    }
    

    hard_file = open(filename, 'r')
    for line in hard_file:
    
        # Ignore comment lines
        if line.startswith('#'):
            continue
        
        # Remove line feeds and spaces
        line = line.replace('\n', '')
        line = line.replace('\r', '')
        line = line.replace('\t', '')
        
        # Ignore empty lines
        if line == "":
            continue
        
        # Split lines at '='
        words = line.split('=')
        if words[0] not in list(hard_params.keys()):
            print(("ERROR: Found invalid hard block parameter (" + words[0] + ") in " + filename))
            sys.exit()
         
        param = words[0]
        value = words[1]

        #architecture parameters 
        if param == 'name':
            hard_params['name'] = value
        elif param == 'num_gen_inputs':
            hard_params['num_gen_inputs'] = int(value)
        elif param == 'crossbar_population':
            hard_params['crossbar_population'] = float(value)
        elif param == 'height':
            hard_params['height'] = int(value)
        elif param == 'num_gen_outputs':
            hard_params['num_gen_outputs'] = int(value)
        elif param == 'num_dedicated_outputs':
            hard_params['num_dedicated_outputs'] = int(value)
        elif param == 'soft_logic_per_block':
            hard_params['soft_logic_per_block'] = float(value)
        elif param == 'area_scale_factor':
            hard_params['area_scale_factor'] = float(value)
        elif param == 'freq_scale_factor':
            hard_params['freq_scale_factor'] = float(value)
        elif param == 'power_scale_factor':
            hard_params['power_scale_factor'] = float(value)  
        elif param == 'input_usage':
            hard_params['input_usage'] = float(value)  
        elif param == 'delay_cost_exp':
            hard_params['delay_cost_exp'] = float(value)  
        elif param == 'area_cost_exp':
            hard_params['area_cost_exp'] = float(value)              
            #flow parameters:
        elif param == 'design_folder':
            hard_params['design_folder'] = value
        elif param == 'design_language':
            hard_params['design_language'] = value
        elif param == 'clock_pin_name':
            hard_params['clock_pin_name'] = value
        elif param == 'clock_period':
            hard_params['clock_period'].append(value)
        elif param == 'core_utilization':
            hard_params['core_utilization'].append(value)
        elif param == 'map_file':
            hard_params['map_file'] = value.strip()
        elif param == 'tilehi_tielo_cells_between_power_gnd':
            hard_params['tilehi_tielo_cells_between_power_gnd'] = (value == "True")
        elif param == 'generate_activity_file':
            hard_params['generate_activity_file'] = (value == "True")
        elif param == 'crossbar_modelling':
            hard_params['crossbar_modelling'] = value
        elif param == 'num_crossbars':
            hard_params['num_crossbars'] = int(value)
        elif param == 'top_level':
            hard_params['top_level'] = value
        elif param == 'synth_folder':
            hard_params['synth_folder'] = value
        elif param == 'show_warnings':
            hard_params['show_warnings'] = (value == "True")
        elif param == 'synthesis_only':
            hard_params['synthesis_only'] = (value == "True")
        elif param == 'read_saif_file':
            hard_params['read_saif_file'] = (value == "True")
        elif param == 'static_probability':
            hard_params['static_probability'] = value
        elif param == 'toggle_rate':
            hard_params['toggle_rate'] = value
        elif param == 'power_ring_width':
            hard_params['power_ring_width'] = value
        elif param == 'power_ring_spacing':
            hard_params['power_ring_spacing'] = value
        elif param == 'height_to_width_ratio':
            hard_params['height_to_width_ratio'] = value
        elif param == 'space_around_core':
            hard_params['space_around_core'] = value
        elif param == 'pr_folder':
            hard_params['pr_folder'] = value
        elif param == 'primetime_folder':
            hard_params['primetime_folder'] = value
        elif param == 'mode_signal':
            hard_params['mode_signal'].append(value)
        elif param == "process_params_file":
            hard_params["process_params_file"] = value
        elif param == "pnr_tool":
            hard_params["pnr_tool"] = value
        elif param == "partition_flag":
            hard_params["partition_flag"] = (value == "True")
        elif param == "debug_flag":
            hard_params["debug_flag"] = value
        elif param == "ptn_settings_file":
            hard_params["ptn_settings_file"] = str(value)
        elif param == "ungroup_regex":
            hard_params["ungroup_regex"] = str(value)
        elif param == "mp_num_cores":
            hard_params["mp_num_cores"] = int(value)
        elif param == "parallel_hardblock_folder":
            hard_params["parallel_hardblock_folder"] = os.path.expanduser(str(value))
        elif param == "run_settings_file":
            hard_params["run_settings_file"] = os.path.expanduser(str(value))
        elif param == "condensed_results_folder":
            hard_params["condensed_results_folder"] = os.path.expanduser(str(value))
        elif param == "coffe_repo_path":
            hard_params["coffe_repo_path"] = os.path.expanduser(str(value))


        #To allow for the legacy way of inputting process specific params I'll keep these in (the only reason for having a seperate file is for understandability)
        if param == "process_lib_paths":
            hard_params["process_lib_paths"] = sanatize_str_input_to_list(value)
        elif param == "primetime_libs":
            hard_params["primetime_libs"] = sanatize_str_input_to_list(value)
        elif param == 'target_libraries':
            hard_params['target_libraries'] = sanatize_str_input_to_list(value)
        elif param == 'lef_files':
            hard_params['lef_files'] = sanatize_str_input_to_list(value)
        elif param == 'best_case_libs':
            hard_params['best_case_libs'] = sanatize_str_input_to_list(value)
        elif param == 'standard_libs':
            hard_params['standard_libs'] = sanatize_str_input_to_list(value)
        elif param == 'worst_case_libs':
            hard_params['worst_case_libs'] = sanatize_str_input_to_list(value)
        elif param == 'core_site_name':
            hard_params['core_site_name'] = value
        elif param == 'inv_footprint':
            hard_params['inv_footprint'] = value.strip()
        elif param == 'buf_footprint':
            hard_params['buf_footprint'] = value.strip()
        elif param == 'delay_footprint':
            hard_params['delay_footprint'] = value.strip()
        elif param == 'filler_cell_names':
            hard_params['filler_cell_names'] += eval(value)
        elif param == 'metal_layer_names':
            hard_params['metal_layer_names'] += eval(value)
        elif param == 'power_ring_metal_layer_names':
            hard_params['power_ring_metal_layer_names'] += eval(value)
        elif param == 'metal_layers':
            hard_params['metal_layers'].append(value)
        elif param == 'gnd_net':
            hard_params['gnd_net'] = value.strip()
        elif param == 'gnd_pin':
            hard_params['gnd_pin'] = value.strip()
        elif param == 'pwr_net':
            hard_params['pwr_net'] = value.strip()
        elif param == 'pwr_pin':
            hard_params['pwr_pin'] = value.strip()
        elif param == 'wire_selection':
            hard_params['wire_selection'].append(value)
        elif param == "process_size":
            hard_params["process_size"] = value
            
    hard_file.close()

    if hard_params["process_params_file"] != "":
        process_param_file = open(hard_params["process_params_file"],"r")
        for line in process_param_file:
            # Ignore comment lines
            if line.startswith('#'):
                continue
            
            # Remove line feeds and spaces
            line = line.replace('\n', '')
            line = line.replace('\r', '')
            line = line.replace('\t', '')
            
            # Ignore empty lines
            if line == "":
                continue
            
            # Split lines at '='
            words = line.split('=')
            if words[0] not in list(hard_params.keys()):
                print(("ERROR: Found invalid hard block parameter (" + words[0] + ") in " + filename))
                sys.exit()
            
            param = words[0]
            value = words[1]
            if param == "process_lib_paths":
                hard_params["process_lib_paths"] = sanatize_str_input_to_list(value)
            elif param == 'target_libraries':
                hard_params['target_libraries'] = sanatize_str_input_to_list(value)
            elif param == 'lef_files':
                hard_params['lef_files'] = sanatize_str_input_to_list(value)
            elif param == 'best_case_libs':
                hard_params['best_case_libs'] = sanatize_str_input_to_list(value)
            elif param == 'standard_libs':
                hard_params['standard_libs'] = sanatize_str_input_to_list(value)
            elif param == 'worst_case_libs':
                hard_params['worst_case_libs'] = sanatize_str_input_to_list(value)
            elif param == 'core_site_name':
                hard_params['core_site_name'] = value
            elif param == 'inv_footprint':
                hard_params['inv_footprint'] = value.strip()
            elif param == 'buf_footprint':
                hard_params['buf_footprint'] = value.strip()
            elif param == 'delay_footprint':
                hard_params['delay_footprint'] = value.strip()
            elif param == 'filler_cell_names':
                hard_params['filler_cell_names'] += eval(value)
            elif param == 'metal_layer_names':
                hard_params['metal_layer_names'] += eval(value)
            elif param == 'power_ring_metal_layer_names':
                hard_params['power_ring_metal_layer_names'] += eval(value)
            elif param == 'metal_layers':
                hard_params['metal_layers'].append(value)
            elif param == 'gnd_net':
                hard_params['gnd_net'] = value.strip()
            elif param == 'gnd_pin':
                hard_params['gnd_pin'] = value.strip()
            elif param == 'pwr_net':
                hard_params['pwr_net'] = value.strip()
            elif param == 'pwr_pin':
                hard_params['pwr_pin'] = value.strip()
            elif param == 'wire_selection':
                hard_params['wire_selection'].append(value)
            elif param == "primetime_libs":
                hard_params["primetime_libs"] = sanatize_str_input_to_list(value)
            elif param == "process_size":
                hard_params["process_size"] = value
            
            
        process_param_file.close()

    #This is a dict containing the possible parameters for the hardblock flow
    input_param_options = {
        "period" : "float",
        "wiremdl" : "str",
        "mlayer" : "int",
        "util" : "float",
        "dimlen" : "float",
        "mode" : "int"
    }
    hard_params["input_param_options"] = input_param_options
    check_hard_params(hard_params,run_options)
    return hard_params


def check_arch_params (arch_params, filename):
    """
    This function checks the architecture parameters to make sure that all the parameters specified 
    are compatible with COFFE. Right now, this functions just checks really basic stuff like 
    checking for negative values where there shoulnd't be or making sure the LUT size is supported
    etc. But in the future I think it might be a good idea to make this checker a little more 
    intelligent. For example, we might check things like Fc values that make no sense. Such as an
    Fc that is so small that you can't connect to wires, or something like that.
    """

    # TODO: Make these error messages more descriptive of that the problem is.

    if arch_params['W'] <= 0:
        print_error (str(arch_params['W']), "W", filename)
    if arch_params['L'] <= 0:
        print_error (str(arch_params['L']), "L", filename)
    if arch_params['Fs'] <= 0:
        print_error (str(arch_params['Fs']), "Fs", filename)
    if arch_params['N'] <= 0:
        print_error (str(arch_params['N']), "N", filename)
    # We only support 4-LUT, 5-LUT or 6-LUT
    if arch_params['K'] < 4 or  arch_params['K'] > 6:
        print_error (str(arch_params['K']), "K", filename)
    if arch_params['I'] <= 0:
        print_error (str(arch_params['I']), "I", filename)
    if arch_params['Fcin'] <= 0.0 or arch_params['Fcin'] > 1.0:
        print_error (str(arch_params['Fcin']), "Fcin", filename)
    if arch_params['Fcout'] <= 0.0 or arch_params['Fcout'] > 1.0 :
        print_error (str(arch_params['Fcout']), "Fcout", filename)
    if arch_params['Or'] <= 0:
        print_error (str(arch_params['Or']), "Or", filename)
    # We currently only support architectures that have local feedback routing. 
    # It might be a good idea to change COFFE such that you can specify an
    # architecture with no local feedback routing.
    if arch_params['Ofb'] <= 0:
        print_error (str(arch_params['Ofb']), "Ofb", filename)
    if arch_params['Fclocal'] <= 0.0 or arch_params['Fclocal'] > 1.0:
        print_error (str(arch_params['Fclocal']), "Fclocal", filename)
    # Rsel can 'a' the last LUT input. For example for a 6-LUT Rsel can be 'a' to 'f' or 'z' which means no Rsel.
    if arch_params['Rsel'] != 'z' and (arch_params['Rsel'] < 'a' or arch_params['Rsel'] > chr(arch_params['K']+96)):
        print_error (arch_params['Rsel'], "Fclocal", filename)
    # Rfb can be 'z' which means to Rfb. If not 'z', Rfb is a string of the letters of all the LUT inputs that are Rfb.
    if arch_params['Rfb'] == 'z':
        pass    
    elif len(arch_params['Rfb']) > arch_params['K']:
        print_error (arch_params['Rfb'], "Rfb", filename, "(you specified more Rfb LUT inputs than there are LUT inputs)")
    else:
        # Now, let's make sure all these characters are valid characters
        for character in arch_params['Rfb']:
            # The character has to be a valid LUT input
            if (character < 'a' or character > chr(arch_params['K']+96)):
                print_error (arch_params['Rfb'], "Rfb", filename, " (" + character + " is not a valid LUT input)")
            # The character should not appear twice
            elif arch_params['Rfb'].count(character) > 1:
                print_error (arch_params['Rfb'], "Rfb", filename, " (" + character + " appears more than once)")
    # only one or two FAs are allowed per ble
    if arch_params['FAs_per_flut'] > 2:
        print_error (str(arch_params['FAs_per_flut']), "FAs_per_flut", filename, "(number of FA per ble should be 2 or less)")
    # Currently, I only generate the circuit assuming we have a fracturable lut. It can easily be changed to support nonfracturable luts as well.
    if arch_params['enable_carry_chain'] == 1 and arch_params['use_fluts'] == False:
        print_error_not_compatable("carry chains", "non fracturable lut")           


    # Check process technology parameters
    if arch_params['transistor_type'] != 'bulk' and arch_params['transistor_type'] != 'finfet':
        print_error (arch_params['transistor_type'], "transistor_type", filename)
    if arch_params['switch_type'] != 'pass_transistor' and arch_params['switch_type'] != 'transmission_gate':
        print_error (arch_params['switch_type'], "switch_type", filename)
    if arch_params['vdd'] <= 0 :
        print_error (str(arch_params['vdd']), "vdd", filename)                     
    if arch_params['gate_length'] <= 0 :
        print_error (str(arch_params['gate_length']), "gate_length", filename)            
    if arch_params['rest_length_factor'] <= 0 :
        print_error (str(arch_params['rest_length_factor']), "rest_length_factor", filename) 
    if arch_params['min_tran_width'] <= 0 :
        print_error (str(arch_params['min_tran_width']), "min_tran_width", filename)            
    if arch_params['min_width_tran_area'] <= 0 :
        print_error (str(arch_params['min_width_tran_area']), "min_width_tran_area", filename)            
    if arch_params['sram_cell_area'] <= 0 :
        print_error (str(arch_params['sram_cell_area']), "sram_cell_area", filename)
    if arch_params['trans_diffusion_length'] <= 0 :
        print_error (str(arch_params['trans_diffusion_length']), "trans_diffusion_length", filename)  
    if arch_params['enable_bram_module'] == 1 and arch_params['use_finfet'] == True:
        print_error_not_compatable("finfet", "BRAM")           
    if arch_params['use_finfet'] == True and arch_params['use_fluts'] == True:
        print_error_not_compatable("finfet", "flut")      
    # if arch_params['coffe_repo_path'].split("/")[-1] != "COFFE" or os.path.isdir(arch_params['coffe_repo_path']):
    #     print_error (arch_params['coffe_repo_path'],"coffe_repo_path",filename)



def print_error(value, argument, filename, msg = ""):
    print("ERROR: Invalid value (" + value + ") for " + argument + " in " + filename + " " + msg)
    sys.exit()


def print_error_not_compatable(value1, value2):
    print("ERROR: " + value1 + " and " + value2 + " simulations are not compatible.\n")
    sys.exit()    


def print_run_options(args, report_file_path):
    """ 
    This function prints the run options entered by the user
    when running COFFE, in the terminal and the report file  
    """

    report_file = open(report_file_path, 'w')
    report_file.write("Created " + str(datetime.datetime.now()) + "\n\n")
    
    print_and_write(report_file, "----------------------------------------------")
    print_and_write(report_file, "  RUN OPTIONS:")
    print_and_write(report_file, "----------------------------------------------" + "\n")
    if not args.no_sizing:
        print_and_write(report_file, "  Transistor sizing: on")
    else:
        print_and_write(report_file, "  Transistor sizing: off")
    
    if args.opt_type == "global":
        print_and_write(report_file, "  Optimization type: global")
    else:
        print_and_write(report_file, "  Optimization type: local")
    
    
    print_and_write(report_file, "  Number of top combos to re-ERF: " + str(args.re_erf))
    print_and_write(report_file, "  Area optimization weight: " + str(args.area_opt_weight))
    print_and_write(report_file, "  Delay optimization weight: " + str(args.delay_opt_weight))
    print_and_write(report_file, "  Maximum number of sizing iterations: " + str(args.max_iterations))
    print_and_write(report_file, "")
    print_and_write(report_file, "")

    report_file.close()



def print_architecture_params(arch_params_dict, report_file_path):

    report_file = open(report_file_path, 'a')

    print_and_write(report_file, "-------------------------------------------------")
    print_and_write(report_file, "  ARCHITECTURE PARAMETERS:")
    print_and_write(report_file, "-------------------------------------------------" + "\n")


    print_and_write(report_file, "  Number of BLEs per cluster (N): " + str(arch_params_dict['N']))
    print_and_write(report_file, "  LUT size (K): " + str(arch_params_dict['K']))

    if arch_params_dict['use_fluts'] == True:
        print_and_write(report_file, "  LUT fracturability level: 1")
        print_and_write(report_file, "  Number of adder bits per ALM: " + str(arch_params_dict['FAs_per_flut']))

    print_and_write(report_file, "  Channel width (W): " + str(arch_params_dict['W']))
    print_and_write(report_file, "  Wire segment length (L): " + str(arch_params_dict['L']))
    print_and_write(report_file, "  Number of cluster inputs (I): " + str(arch_params_dict['I']))
    print_and_write(report_file, "  Number of BLE outputs to general routing (Or): " + str(arch_params_dict['Or']))
    print_and_write(report_file, "  Number of BLE outputs to local routing (Ofb): " + str(arch_params_dict['Ofb']))
    print_and_write(report_file, "  Total number of cluster outputs (N*Or): " + str(arch_params_dict['N']*arch_params_dict['Or']))
    print_and_write(report_file, "  Switch block flexibility (Fs): " + str(arch_params_dict['Fs']))
    print_and_write(report_file, "  Cluster input flexibility (Fcin): " + str(arch_params_dict['Fcin']))
    print_and_write(report_file, "  Cluster output flexibility (Fcout): " + str(arch_params_dict['Fcout']))
    print_and_write(report_file, "  Local MUX population (Fclocal): " + str(arch_params_dict['Fclocal']))
    print_and_write(report_file, "  LUT input for register selection MUX (Rsel): " + str(arch_params_dict['Rsel']))
    print_and_write(report_file, "  LUT input(s) for register feedback MUX(es) (Rfb): " + str(arch_params_dict['Rfb']))
    print_and_write(report_file, "")
    
    print_and_write(report_file, "-------------------------------------------------")
    print_and_write(report_file, "  PROCESS TECHNOLOGY PARAMETERS:")
    print_and_write(report_file, "-------------------------------------------------" + "\n")

    print_and_write(report_file, "  transistor_type = " + arch_params_dict['transistor_type'])
    print_and_write(report_file, "  switch_type = " + arch_params_dict['switch_type'])
    print_and_write(report_file, "  vdd = " + str( arch_params_dict['vdd']))
    print_and_write(report_file, "  vsram = " + str( arch_params_dict['vsram']) )
    print_and_write(report_file, "  vsram_n = " + str( arch_params_dict['vsram_n']) )
    print_and_write(report_file, "  gate_length = " + str( arch_params_dict['gate_length']))
    print_and_write(report_file, "  min_tran_width = " + str( arch_params_dict['min_tran_width']) )
    print_and_write(report_file, "  min_width_tran_area = " + str( arch_params_dict['min_width_tran_area']) )
    print_and_write(report_file, "  sram_cell_area = " + str( arch_params_dict['sram_cell_area']) )
    print_and_write(report_file, "  model_path = " + str( arch_params_dict['model_path']) )
    print_and_write(report_file, "  model_library = " + str( arch_params_dict['model_library']) )
    print_and_write(report_file, "  metal = " + str( arch_params_dict['metal']) )
    print_and_write(report_file, "")
    print_and_write(report_file, "")

    report_file.close()


def extract_initial_tran_size(filename, use_tgate):
    """ Parse the initial sizes file and load values into dictionary. 
        Returns this dictionary.
        """
    
    transistor_sizes = {}

    sizes_file = open(filename, 'r')
    for line in sizes_file:
    
        # Ignore comment lines
        if line.startswith('#'):
            continue
        
        # Remove line feeds and spaces
        line = line.replace('\n', '')
        line = line.replace('\r', '')
        line = line.replace('\t', '')
        line = line.replace(' ', '')
        
        # Ignore empty lines
        if line == "":
            continue
        
        # Split lines at '='
        words = line.split('=')
        trans = words[0]
        size = words[1]

        transistor_sizes[trans] = float(size)

    sizes_file.close()

    return  transistor_sizes


def use_initial_tran_size(initial_sizes, fpga_inst, tran_sizing, use_tgate):

    print("Extracting initial transistor sizes from: " + initial_sizes)
    initial_tran_size = extract_initial_tran_size(initial_sizes, use_tgate)
    print("Setting transistor sizes to extracted values")
    tran_sizing.override_transistor_sizes(fpga_inst, initial_tran_size)
    for tran in initial_tran_size :
        fpga_inst.transistor_sizes[tran] = initial_tran_size[tran]
    print("Re-calculating area...")
    fpga_inst.update_area()
    print("Re-calculating wire lengths...")
    fpga_inst.update_wires()
    print("Re-calculating resistance and capacitance...")
    fpga_inst.update_wire_rc()
    print("")


def check_for_time():
    """ This finction should be used before each call for HSPICE it checks
        if the time is between 2:30 a.m and 3:30 a.m. since during this time
        it was found that the license doesn't work on my machine. So, to avoid
        program termination this function was written. If you're using COFFE on 
        a machine that doesn't have this problem you can comment this function 
        in the code """
    now = datetime.datetime.now()
    if (now.hour == 2 or now.hour == 3):
        print("-----------------------------------------------------------------")
        print("      Entered the check for time function @ " + str(now.hour) +":" + str(now.minute) + ":" + str(now.second))
        print("-----------------------------------------------------------------")
        print("")
       
    while (now.hour == 2 and now.minute >= 30) or (now.hour == 3 and now.minute < 30):
    #while (now.minute >= 20) and (now.minute < 25):
        print("\tI'm sleeping")
        time.sleep(60)
        now = datetime.datetime.now()
        if not ((now.hour == 2 and now.minute >= 30) or (now.hour == 3 and now.minute < 30)):
            print("\tExecution is resumed")

    now = datetime.datetime.now()
    if (now.hour == 2 or now.hour == 3):        
        print("-----------------------------------------------------------------")
        print("      Exited the check for time function  @ " + str(now.hour) +":" + str(now.minute) + ":" + str(now.second))
        print("-----------------------------------------------------------------")
        print("")         

def print_and_write(file, string):
    """
    This function takes a file name and a string, it prints the string to the 
    terminal and writes it to the file. Since this sequence is repeated a lot
    in the code this function is added to remove some redundent code. 
    Note: the file should be open for writing before calling this function
    """
    #TODO: check if the file is already open or not
    print(string)
    file.write(string + "\n")


def create_output_dir(arch_file_name, arch_out_folder):
    """
    This function creates the architecture folder and returns its name.
    It also deletes the content of the folder in case it's already created
    to avoid any errors in case of multiple runs on the same architecture file.
    If arch_out_folder is specified in the input params file, then that is
    used as the architecture folder, otherwise the folder containing the arch
    params file is used.
    """
    
    if arch_out_folder == "" or arch_out_folder == "None":
        arch_desc_words = arch_file_name.split('.')
        arch_folder = arch_desc_words[0]
    else:
        arch_folder = os.path.expanduser(arch_out_folder)

    if not os.path.exists(arch_folder):
        os.makedirs(arch_folder)
    else:
        # Delete contents of sub-directories
        # COFFE generates several 'intermediate results' files during sizing
        # so we delete them to avoid from having them pile up if we run COFFE
        # more than once.
        dir_contents = os.listdir(arch_folder)
        for content in dir_contents:
            if os.path.isdir(arch_folder + "/" + content):
                shutil.rmtree(arch_folder + "/" + content)

    return arch_folder  


def print_summary(arch_folder, fpga_inst, start_time):

    report_file = open(arch_folder + "/report.txt", 'a')
    report_file.write("\n")
    
    print_and_write(report_file, "|--------------------------------------------------------------------------------------------------|")
    print_and_write(report_file, "|    Area and Delay Report                                                                         |")
    print_and_write(report_file, "|--------------------------------------------------------------------------------------------------|")
    print_and_write(report_file, "")
    
    # Print area and delay per subcircuit
    print_area_and_delay(report_file, fpga_inst)
    
    # Print block areas
    print_block_area(report_file, fpga_inst)

    #Print hardblock information
    if len(fpga_inst.hardblocklist) > 0:
        print_hardblock_info(report_file, fpga_inst)
    
    # Print VPR delays (to be used to make architecture file)
    print_vpr_delays(report_file, fpga_inst)
    
    # Print VPR areas (to be used to make architecture file)
    print_vpr_areas(report_file, fpga_inst)
          
    # Print area and delay summary
    final_cost = fpga_inst.area_dict["tile"]*fpga_inst.delay_dict["rep_crit_path"]
    
    print_and_write(report_file, "  SUMMARY")
    print_and_write(report_file, "  -------")
    print_and_write(report_file, "  Tile Area                            " + str(round(fpga_inst.area_dict["tile"]/1e6,2)) + " um^2")
    print_and_write(report_file, "  Representative Critical Path Delay   " + str(round(fpga_inst.delay_dict["rep_crit_path"]*1e12,2)) + " ps")
    print_and_write(report_file, "  Cost (area^" + str(fpga_inst.area_opt_weight) + " x delay^" + str(fpga_inst.delay_opt_weight) + ")              " 
           + str(round(final_cost,5)))
    
    print_and_write(report_file, "")
    print_and_write(report_file, "|--------------------------------------------------------------------------------------------------|")
    print_and_write(report_file, "")
    
    # Record end time
    total_end_time = time.time()
    total_time_elapsed = total_end_time - start_time
    total_hours_elapsed = int(total_time_elapsed/3600)
    total_minutes_elapsed = int((total_time_elapsed - 3600*total_hours_elapsed)/60)
    total_seconds_elapsed = int(total_time_elapsed - 3600*total_hours_elapsed - 60*total_minutes_elapsed)
    
    print_and_write(report_file, "Number of HSPICE simulations performed: " + str(fpga_inst.spice_interface.get_num_simulations_performed()))
    print_and_write(report_file, "Total time elapsed: " + str(total_hours_elapsed) + " hours " + str(total_minutes_elapsed) + " minutes " + str(total_seconds_elapsed) + " seconds\n") 
    
    report_file.write("\n")
    report_file.close() 
