#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 31 12:35:08 2017
# Process ID: 27826
# Current directory: /home/frederik/Documents/RoVi
# Command line: vivado
# Log file: /home/frederik/Documents/RoVi/vivado.log
# Journal file: /home/frederik/Documents/RoVi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/frederik/Documents/Rob_Electronics/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/frederik/Vivado/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6107.633 ; gain = 43.133 ; free physical = 912 ; free virtual = 3077
update_compile_order -fileset sources_1
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference duty_module duty_module_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference bldc_decoder bldc_decoder_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset_in' as interface 'reset_in'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference pwm_8bit pwm_8bit_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 555 49} [get_bd_cells bldc_decoder_0]
set_property screensize {372 156} [get_bd_cells duty_module_0]
set_property location {1 126 71} [get_bd_cells duty_module_0]
set_property location {2 485 275} [get_bd_cells pwm_8bit_0]
set_property location {1 94 96} [get_bd_cells duty_module_0]
set_property location {2.5 790 28} [get_bd_cells bldc_decoder_0]
set_property location {3 636 239} [get_bd_cells pwm_8bit_0]
set_property location {1.5 601 238} [get_bd_cells pwm_8bit_0]
set_property location {2.5 812 32} [get_bd_cells bldc_decoder_0]
set_property location {1 -141 58} [get_bd_cells duty_module_0]
startgroup
connect_bd_net [get_bd_pins duty_module_0/duty_cycle_out] [get_bd_pins pwm_8bit_0/duty_cycle_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
set_property location {2 488 -136} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins bldc_decoder_0/clk_200M_in]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /bldc_decoder_0/clk_200M_in(undef)
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins pwm_8bit_0/clk_200M_in]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /pwm_8bit_0/clk_200M_in(undef)
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins duty_module_0/clk_200M_in]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /duty_module_0/clk_200M_in(undef)
set_property location {1 123 110} [get_bd_cells duty_module_0]
set_property location {1.5 262 98} [get_bd_cells duty_module_0]
make_wrapper -files [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
make_wrapper -files [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/duty_module_0/raw_signal_increment
/duty_module_0/raw_signal_decrement
/bldc_decoder_0/hall_in
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
import_files -force -norecurse /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
remove_files  /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/hdl/design_1_wrapper.v
file delete -force /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/hdl/design_1_wrapper.v
startgroup
make_bd_pins_external  [get_bd_pins duty_module_0/raw_signal_increment]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins duty_module_0/raw_signal_decrement]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins pwm_8bit_0/reset]
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins bldc_decoder_0/reset_in]
close [ open /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd w ]
add_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_cell -type module -reference blcd_driver blcd_driver_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {3.5 1379 21} [get_bd_cells blcd_driver_0]
set_property location {2 740 112} [get_bd_cells bldc_decoder_0]
set_property location {2 655 79} [get_bd_cells bldc_decoder_0]
set_property location {2.5 980 199} [get_bd_cells blcd_driver_0]
set_property location {3.5 1405 24} [get_bd_cells bldc_decoder_0]
set_property location {4 1267 20} [get_bd_cells bldc_decoder_0]
set_property location {3.5 1216 27} [get_bd_cells bldc_decoder_0]
connect_bd_net [get_bd_pins pwm_8bit_0/pwm_out] [get_bd_pins blcd_driver_0/pwm]
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/HallA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/HallB]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/HallC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/U_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/U_inh]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/V_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/V_inh]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/W_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blcd_driver_0/W_inh]
endgroup
set_property location {695 97} [get_bd_ports HallA]
set_property location {666 89} [get_bd_ports HallA]
set_property location {837 97} [get_bd_ports HallA]
set_property location {842 328} [get_bd_ports HallA]
set_property location {882 373} [get_bd_ports HallA]
set_property location {901 382} [get_bd_ports HallB]
set_property location {927 388} [get_bd_ports HallC]
set_property location {919 378} [get_bd_ports HallC]
startgroup
make_bd_pins_external  [get_bd_pins bldc_decoder_0/hall_in]
endgroup
set_property location {797 363} [get_bd_ports hall_in]
delete_bd_objs [get_bd_nets HallA_1] [get_bd_ports HallA]
delete_bd_objs [get_bd_nets HallB_1] [get_bd_ports HallB]
delete_bd_objs [get_bd_nets HallC_1] [get_bd_ports HallC]
set_property location {729 113} [get_bd_ports hall_in]
set_property location {797 401} [get_bd_ports hall_in]
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
set_property location {3 1052 550} [get_bd_cells bldc_decoder_0]
set_property location {792 640} [get_bd_ports hall_in]
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_blcd_driver_0_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_blcd_driver_0_0 from blcd_driver_v1_0 1.0 to blcd_driver_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HallA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HallB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'HallC'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'hall_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_blcd_driver_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_blcd_driver_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_ports hall_in] [get_bd_pins blcd_driver_0/hall_in]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: duty_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6675.766 ; gain = 26.980 ; free physical = 640 ; free virtual = 2907
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'duty_module' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:41]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:11' bound to instance 'debounce_btn1' of component 'debounce' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:64]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:22]
WARNING: [Synth 8-614] signal 'delay_in' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:22]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:11' bound to instance 'debounce_btn2' of component 'debounce' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:72]
INFO: [Synth 8-3491] module 'duty_machine' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:35' bound to instance 'duty_machine1' of component 'duty_machine' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:80]
INFO: [Synth 8-638] synthesizing module 'duty_machine' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:42]
WARNING: [Synth 8-614] signal 'duty_counter' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'duty_machine' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'duty_module' (3#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6716.266 ; gain = 67.480 ; free physical = 644 ; free virtual = 2913
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6716.266 ; gain = 67.480 ; free physical = 644 ; free virtual = 2913
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 7026.484 ; gain = 377.699 ; free physical = 334 ; free virtual = 2659
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 7026.484 ; gain = 377.699 ; free physical = 334 ; free virtual = 2659
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_language VHDL [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close [ open /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/Lab3.vhd w ]
add_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/Lab3.vhd
update_compile_order -fileset sources_1
set_property top Lab3 [current_fileset]
update_compile_order -fileset sources_1
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/frederik/Documents/RoVi/vivado_pid27826.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/frederik/Documents/RoVi/vivado_pid27826.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/frederik/Documents/RoVi/vivado_pid27826.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/frederik/Documents/RoVi/vivado_pid27826.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException: sun.awt.image.BufImgSurfaceData cannot be cast to sun.java2d.xr.XRSurfaceData (See /home/frederik/Documents/RoVi/vivado_pid27826.debug)
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
remove_files  /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/Lab3.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins bldc_decoder_0/encoder_pos_out]
endgroup
make_wrapper -files [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block duty_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bldc_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_8bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blcd_driver_0 .
Exporting to file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 7606.551 ; gain = 50.809 ; free physical = 210 ; free virtual = 2326
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_duty_module_0_0_synth_1
[Tue Oct 31 14:35:54 2017] Launched design_1_duty_module_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_duty_module_0_0_synth_1/runme.log
wait_on_run design_1_duty_module_0_0_synth_1
[Tue Oct 31 14:35:54 2017] Waiting for design_1_duty_module_0_0_synth_1 to finish...
[Tue Oct 31 14:36:01 2017] Waiting for design_1_duty_module_0_0_synth_1 to finish...
[Tue Oct 31 14:36:06 2017] Waiting for design_1_duty_module_0_0_synth_1 to finish...
[Tue Oct 31 14:36:11 2017] Waiting for design_1_duty_module_0_0_synth_1 to finish...
[Tue Oct 31 14:36:21 2017] Waiting for design_1_duty_module_0_0_synth_1 to finish...
[Tue Oct 31 14:36:31 2017] Waiting for design_1_duty_module_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_duty_module_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_duty_module_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_duty_module_0_0.tcl -notrace
Command: synth_design -top design_1_duty_module_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1659 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.637 ; gain = 57.992 ; free physical = 130 ; free virtual = 2102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_duty_module_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/synth/design_1_duty_module_0_0.vhd:65]
INFO: [Synth 8-3491] module 'duty_module' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:34' bound to instance 'U0' of component 'duty_module' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/synth/design_1_duty_module_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'duty_module' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:41]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:11' bound to instance 'debounce_btn1' of component 'debounce' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:64]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:22]
WARNING: [Synth 8-614] signal 'delay_in' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:22]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:11' bound to instance 'debounce_btn2' of component 'debounce' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:72]
INFO: [Synth 8-3491] module 'duty_machine' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:35' bound to instance 'duty_machine1' of component 'duty_machine' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:80]
INFO: [Synth 8-638] synthesizing module 'duty_machine' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:42]
WARNING: [Synth 8-614] signal 'duty_counter' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'duty_machine' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'duty_module' (3#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_module.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_1_duty_module_0_0' (4#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/synth/design_1_duty_module_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.137 ; gain = 98.492 ; free physical = 215 ; free virtual = 2112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.137 ; gain = 98.492 ; free physical = 215 ; free virtual = 2112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.141 ; gain = 106.496 ; free physical = 215 ; free virtual = 2112
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'debounce'
WARNING: [Synth 8-6014] Unused sequential element pr_state_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:39]
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timer_reg_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:83]
INFO: [Synth 8-5546] ROM "duty_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pr_state_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element pr_state_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                low_rest |                              001 |                              001
                low_wait |                              010 |                              010
               high_rest |                              011 |                              011
               high_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'debounce'
WARNING: [Synth 8-6014] Unused sequential element pr_state_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'duty_counter_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'nx_state_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'timer_reg_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.156 ; gain = 122.512 ; free physical = 189 ; free virtual = 2089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module duty_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/duty_machine1/duty_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/debounce_btn1/timer_reg_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element U0/debounce_btn2/timer_reg_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/debounce.vhd:37]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 154 ; free virtual = 1968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 154 ; free virtual = 1967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 153 ; free virtual = 1966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[23] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[23]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[23] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[23]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[22] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[22]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[22] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[22]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[21] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[21]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[21] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[21]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[20] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[20]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[20] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[20]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[19] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[19]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[19] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[19]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[18] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[18]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[18] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[18]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[17] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[17]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[17] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[17]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[16] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[16]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[16] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[16]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[15] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[15]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[15] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[15]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[14] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[14]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[14] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[14]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[13] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[13]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[13] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[13]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[12] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[12]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[12] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[12]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[11] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[11]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[11] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[11]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[10] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[10]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[10] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[10]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[9] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[9]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[9] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[9]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[8] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[8]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[8] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[8]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[7] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[7]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[7] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[7]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[6] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[6]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[6] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[6]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[5] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[5]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[5] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[5]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[4] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[4]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[4] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[4]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[3] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[3]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[3] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[3]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[2] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[2]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[2] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[2]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[1] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[1]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[1] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[1]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[0] with 1st driver pin 'U0/duty_machine1/timer_reg_reg[0]__0/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net U0/duty_machine1/timer_reg[0] with 2nd driver pin 'U0/duty_machine1/timer_reg_reg[0]/Q' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/duty_machine.vhd:88]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       24|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |     2|
|3     |LUT2   |    51|
|4     |LUT3   |     8|
|5     |LUT4   |    12|
|6     |LUT5   |    10|
|7     |LUT6   |    61|
|8     |FDRE   |    80|
|9     |LD     |    34|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   284|
|2     |  U0              |duty_module  |   284|
|3     |    debounce_btn1 |debounce     |    93|
|4     |    debounce_btn2 |debounce_0   |    93|
|5     |    duty_machine1 |duty_machine |    98|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 152 ; free virtual = 1965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.500 ; gain = 228.855 ; free physical = 154 ; free virtual = 1967
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.508 ; gain = 228.855 ; free physical = 154 ; free virtual = 1967
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 34 instances

30 Infos, 12 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.512 ; gain = 342.449 ; free physical = 193 ; free virtual = 1915
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_duty_module_0_0_synth_1/design_1_duty_module_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1903.031 ; gain = 475.520 ; free physical = 206 ; free virtual = 1480
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_duty_module_0_0_synth_1/design_1_duty_module_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1904.031 ; gain = 0.000 ; free physical = 202 ; free virtual = 1478
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 14:36:31 2017...
[Tue Oct 31 14:36:31 2017] design_1_duty_module_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 7640.523 ; gain = 0.000 ; free physical = 987 ; free virtual = 2280
launch_runs design_1_bldc_decoder_0_0_synth_1
[Tue Oct 31 14:36:32 2017] Launched design_1_bldc_decoder_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_bldc_decoder_0_0_synth_1/runme.log
wait_on_run design_1_bldc_decoder_0_0_synth_1
[Tue Oct 31 14:36:32 2017] Waiting for design_1_bldc_decoder_0_0_synth_1 to finish...
[Tue Oct 31 14:36:40 2017] Waiting for design_1_bldc_decoder_0_0_synth_1 to finish...
[Tue Oct 31 14:36:45 2017] Waiting for design_1_bldc_decoder_0_0_synth_1 to finish...
[Tue Oct 31 14:36:50 2017] Waiting for design_1_bldc_decoder_0_0_synth_1 to finish...
[Tue Oct 31 14:37:00 2017] Waiting for design_1_bldc_decoder_0_0_synth_1 to finish...
[Tue Oct 31 14:37:10 2017] Waiting for design_1_bldc_decoder_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_bldc_decoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_bldc_decoder_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_bldc_decoder_0_0.tcl -notrace
Command: synth_design -top design_1_bldc_decoder_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1868 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1154.641 ; gain = 56.992 ; free physical = 628 ; free virtual = 2109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/synth/design_1_bldc_decoder_0_0.vhd:65]
INFO: [Synth 8-3491] module 'bldc_decoder' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd:37' bound to instance 'U0' of component 'bldc_decoder' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/synth/design_1_bldc_decoder_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'bldc_decoder' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd:44]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bldc_decoder' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'design_1_bldc_decoder_0_0' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/synth/design_1_bldc_decoder_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.141 ; gain = 97.492 ; free physical = 637 ; free virtual = 2119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.141 ; gain = 97.492 ; free physical = 638 ; free virtual = 2120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1203.145 ; gain = 105.496 ; free physical = 638 ; free virtual = 2120
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'nx_state_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.160 ; gain = 121.512 ; free physical = 627 ; free virtual = 2109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bldc_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.512 ; gain = 229.863 ; free physical = 477 ; free virtual = 1969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.512 ; gain = 229.863 ; free physical = 477 ; free virtual = 1969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 477 ; free virtual = 1969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    63|
|3     |LUT3   |    31|
|4     |LUT6   |     6|
|5     |FDCE   |     3|
|6     |LD     |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   154|
|2     |  U0     |bldc_decoder |   154|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 476 ; free virtual = 1968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.520 ; gain = 237.871 ; free physical = 478 ; free virtual = 1970
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.527 ; gain = 237.871 ; free physical = 478 ; free virtual = 1970
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  LD => LDCE: 35 instances

13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1429.531 ; gain = 344.465 ; free physical = 426 ; free virtual = 1925
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_bldc_decoder_0_0_synth_1/design_1_bldc_decoder_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1899.051 ; gain = 469.520 ; free physical = 158 ; free virtual = 1551
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_bldc_decoder_0_0_synth_1/design_1_bldc_decoder_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1899.051 ; gain = 0.000 ; free physical = 157 ; free virtual = 1551
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 14:37:08 2017...
[Tue Oct 31 14:37:10 2017] design_1_bldc_decoder_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 7640.523 ; gain = 0.000 ; free physical = 966 ; free virtual = 2362
launch_runs design_1_pwm_8bit_0_0_synth_1
[Tue Oct 31 14:37:10 2017] Launched design_1_pwm_8bit_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/runme.log
wait_on_run design_1_pwm_8bit_0_0_synth_1
[Tue Oct 31 14:37:10 2017] Waiting for design_1_pwm_8bit_0_0_synth_1 to finish...
[Tue Oct 31 14:37:17 2017] Waiting for design_1_pwm_8bit_0_0_synth_1 to finish...
[Tue Oct 31 14:37:22 2017] Waiting for design_1_pwm_8bit_0_0_synth_1 to finish...
[Tue Oct 31 14:37:27 2017] Waiting for design_1_pwm_8bit_0_0_synth_1 to finish...
[Tue Oct 31 14:37:37 2017] Waiting for design_1_pwm_8bit_0_0_synth_1 to finish...
[Tue Oct 31 14:37:47 2017] Waiting for design_1_pwm_8bit_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_pwm_8bit_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pwm_8bit_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_pwm_8bit_0_0.tcl -notrace
Command: synth_design -top design_1_pwm_8bit_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2195 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.645 ; gain = 57.992 ; free physical = 706 ; free virtual = 2125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/synth/design_1_pwm_8bit_0_0.vhd:65]
	Parameter bitshift bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pwm_8bit' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:37' bound to instance 'U0' of component 'pwm_8bit' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/synth/design_1_pwm_8bit_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'pwm_8bit' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:48]
	Parameter bitshift bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:54]
WARNING: [Synth 8-614] signal 'duty_cycle_in' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pwm_8bit' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_8bit_0_0' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/synth/design_1_pwm_8bit_0_0.vhd:65]
WARNING: [Synth 8-3331] design pwm_8bit has unconnected port clk_200M_in
WARNING: [Synth 8-3331] design pwm_8bit has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.145 ; gain = 98.492 ; free physical = 714 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.145 ; gain = 98.492 ; free physical = 715 ; free virtual = 2135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.148 ; gain = 106.496 ; free physical = 715 ; free virtual = 2135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.156 ; gain = 114.504 ; free physical = 705 ; free virtual = 2125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Device 21-403] Loading part xc7z010clg225-1
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_8bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_pwm_8bit_0_0 has unconnected port clk_200M_in
WARNING: [Synth 8-3331] design design_1_pwm_8bit_0_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 568 ; free virtual = 1988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 567 ; free virtual = 1987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    13|
|3     |LUT4   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    26|
|2     |  U0     |pwm_8bit |    26|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 566 ; free virtual = 1986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.734 ; gain = 217.082 ; free physical = 569 ; free virtual = 1989
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.742 ; gain = 217.082 ; free physical = 569 ; free virtual = 1989
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1399.758 ; gain = 314.688 ; free physical = 514 ; free virtual = 1934
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/design_1_pwm_8bit_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1829.277 ; gain = 429.520 ; free physical = 137 ; free virtual = 1550
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/design_1_pwm_8bit_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1829.277 ; gain = 0.000 ; free physical = 136 ; free virtual = 1550
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 14:37:43 2017...
[Tue Oct 31 14:37:47 2017] design_1_pwm_8bit_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 7640.523 ; gain = 0.000 ; free physical = 943 ; free virtual = 2360
launch_runs design_1_processing_system7_0_0_synth_1
[Tue Oct 31 14:37:48 2017] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_processing_system7_0_0_synth_1/runme.log
wait_on_run design_1_processing_system7_0_0_synth_1
[Tue Oct 31 14:37:48 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...
[Tue Oct 31 14:37:55 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...
[Tue Oct 31 14:38:00 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...
[Tue Oct 31 14:38:05 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...
[Tue Oct 31 14:38:15 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...
[Tue Oct 31 14:38:25 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...
[Tue Oct 31 14:38:35 2017] Waiting for design_1_processing_system7_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1167.641 ; gain = 69.996 ; free physical = 678 ; free virtual = 2108
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/frederik/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/home/frederik/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/frederik/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/home/frederik/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/frederik/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/home/frederik/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.141 ; gain = 110.496 ; free physical = 685 ; free virtual = 2115
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.141 ; gain = 110.496 ; free physical = 686 ; free virtual = 2117
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1452.375 ; gain = 0.000 ; free physical = 447 ; free virtual = 1881
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1452.375 ; gain = 354.730 ; free physical = 523 ; free virtual = 1957
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1452.375 ; gain = 354.730 ; free physical = 523 ; free virtual = 1957
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1452.375 ; gain = 354.730 ; free physical = 524 ; free virtual = 1959
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1452.375 ; gain = 354.730 ; free physical = 517 ; free virtual = 1951
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1452.375 ; gain = 354.730 ; free physical = 507 ; free virtual = 1942
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1660.375 ; gain = 562.730 ; free physical = 203 ; free virtual = 1662
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1679.383 ; gain = 581.738 ; free physical = 195 ; free virtual = 1651
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1650
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1649
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1649
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1650
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1650
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1650
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1650

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |    86|
|2     |BUFG  |     2|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1687.391 ; gain = 589.746 ; free physical = 194 ; free virtual = 1650
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1689.391 ; gain = 604.332 ; free physical = 366 ; free virtual = 1822
[Tue Oct 31 14:38:35 2017] design_1_processing_system7_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 7640.523 ; gain = 0.000 ; free physical = 889 ; free virtual = 2357
launch_runs design_1_blcd_driver_0_0_synth_1
[Tue Oct 31 14:38:36 2017] Launched design_1_blcd_driver_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_blcd_driver_0_0_synth_1/runme.log
wait_on_run design_1_blcd_driver_0_0_synth_1
[Tue Oct 31 14:38:36 2017] Waiting for design_1_blcd_driver_0_0_synth_1 to finish...
[Tue Oct 31 14:38:43 2017] Waiting for design_1_blcd_driver_0_0_synth_1 to finish...
[Tue Oct 31 14:38:48 2017] Waiting for design_1_blcd_driver_0_0_synth_1 to finish...
[Tue Oct 31 14:38:53 2017] Waiting for design_1_blcd_driver_0_0_synth_1 to finish...
[Tue Oct 31 14:39:03 2017] Waiting for design_1_blcd_driver_0_0_synth_1 to finish...
[Tue Oct 31 14:39:13 2017] Waiting for design_1_blcd_driver_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_blcd_driver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blcd_driver_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_blcd_driver_0_0.tcl -notrace
Command: synth_design -top design_1_blcd_driver_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2502 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.641 ; gain = 57.992 ; free physical = 648 ; free virtual = 2122
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/synth/design_1_blcd_driver_0_0.vhd:69]
INFO: [Synth 8-3491] module 'blcd_driver' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:34' bound to instance 'U0' of component 'blcd_driver' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/synth/design_1_blcd_driver_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'blcd_driver' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'blcd_driver' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_blcd_driver_0_0' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/synth/design_1_blcd_driver_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.141 ; gain = 98.492 ; free physical = 656 ; free virtual = 2130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.141 ; gain = 98.492 ; free physical = 657 ; free virtual = 2132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.145 ; gain = 106.496 ; free physical = 657 ; free virtual = 2132
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
WARNING: [Synth 8-327] inferring latch for variable 'U_in_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'U_inh_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'V_in_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'V_inh_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'W_in_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'W_inh_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/bldc_driver.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.152 ; gain = 114.504 ; free physical = 646 ; free virtual = 2120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blcd_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 516 ; free virtual = 1990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 515 ; free virtual = 1989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     7|
|2     |LUT4 |     6|
|3     |LDC  |     3|
|4     |LDCP |     1|
|5     |LDP  |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    19|
|2     |  U0     |blcd_driver |    19|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 514 ; free virtual = 1988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 517 ; free virtual = 1991
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.738 ; gain = 218.082 ; free physical = 517 ; free virtual = 1991
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 2 instances

13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1424.766 ; gain = 339.699 ; free physical = 461 ; free virtual = 1935
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_blcd_driver_0_0_synth_1/design_1_blcd_driver_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.285 ; gain = 452.520 ; free physical = 182 ; free virtual = 1574
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_blcd_driver_0_0_synth_1/design_1_blcd_driver_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1877.285 ; gain = 0.000 ; free physical = 182 ; free virtual = 1573
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 14:39:08 2017...
[Tue Oct 31 14:39:13 2017] design_1_blcd_driver_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 7640.523 ; gain = 0.000 ; free physical = 968 ; free virtual = 2360
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7640.523 ; gain = 0.000 ; free physical = 937 ; free virtual = 2330
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:55]
INFO: [Synth 8-3491] module 'design_1_blcd_driver_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:5' bound to instance 'blcd_driver_0' of component 'design_1_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:247]
INFO: [Synth 8-638] synthesizing module 'design_1_blcd_driver_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_bldc_decoder_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:5' bound to instance 'bldc_decoder_0' of component 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
INFO: [Synth 8-638] synthesizing module 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_duty_module_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:5' bound to instance 'duty_module_0' of component 'design_1_duty_module_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:265]
INFO: [Synth 8-638] synthesizing module 'design_1_duty_module_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:272]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_processing_system7_0_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'design_1_pwm_8bit_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:5' bound to instance 'pwm_8bit_0' of component 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:345]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7667.602 ; gain = 27.078 ; free physical = 949 ; free virtual = 2343
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7667.602 ; gain = 27.078 ; free physical = 951 ; free virtual = 2345
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/design_1_blcd_driver_0_0.dcp' for cell 'design_1_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/design_1_bldc_decoder_0_0.dcp' for cell 'design_1_i/bldc_decoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/design_1_duty_module_0_0.dcp' for cell 'design_1_i/duty_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/design_1_pwm_8bit_0_0.dcp' for cell 'design_1_i/pwm_8bit_0'
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 38 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 7796.227 ; gain = 155.703 ; free physical = 859 ; free virtual = 2290
set_property IOSTANDARD LVCMOS33 [get_ports [list {hall_in[2]} {hall_in[1]} {hall_in[0]}]]
set_property package_pin "" [get_ports [list  {hall_in[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {encoder_pos_out[31]} {encoder_pos_out[30]} {encoder_pos_out[29]} {encoder_pos_out[28]} {encoder_pos_out[27]} {encoder_pos_out[26]} {encoder_pos_out[25]} {encoder_pos_out[24]} {encoder_pos_out[23]} {encoder_pos_out[22]} {encoder_pos_out[21]} {encoder_pos_out[20]} {encoder_pos_out[19]} {encoder_pos_out[18]} {encoder_pos_out[17]} {encoder_pos_out[16]} {encoder_pos_out[15]} {encoder_pos_out[14]} {encoder_pos_out[13]} {encoder_pos_out[12]} {encoder_pos_out[11]} {encoder_pos_out[10]} {encoder_pos_out[9]} {encoder_pos_out[8]} {encoder_pos_out[7]} {encoder_pos_out[6]} {encoder_pos_out[5]} {encoder_pos_out[4]} {encoder_pos_out[3]} {encoder_pos_out[2]} {encoder_pos_out[1]} {encoder_pos_out[0]}]]
place_ports U_in K13
set_property IOSTANDARD LVCMOS33 [get_ports [list U_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list raw_signal_increment]]
set_property IOSTANDARD LVCMOS33 [get_ports [list U_inh]]
set_property IOSTANDARD LVCMOS33 [get_ports [list raw_signal_decrement]]
set_property IOSTANDARD LVCMOS33 [get_ports [list V_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list V_inh]]
set_property IOSTANDARD LVCMOS33 [get_ports [list W_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list W_inh]]
place_ports U_inh J13
place_ports V_in K11
place_ports V_inh H14
place_ports W_in H11
place_ports W_inh H13
place_ports raw_signal_increment L15
place_ports raw_signal_decrement J15
place_ports {hall_in[0]} G11
place_ports {hall_in[1]} G12
place_ports {hall_in[0]} K15
place_ports {hall_in[1]} J14
place_ports {hall_in[2]} H12
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
file mkdir /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new
close [ open /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc w ]
add_files -fileset constrs_1 /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc
set_property target_constrs_file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc [current_fileset -constrset]
save_constraints -force
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports reset]
delete_bd_objs [get_bd_nets reset_1]
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
close [ open /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd w ]
add_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference spi_master spi_master_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'spi_clk' as interface 'spi_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'spi_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'spi_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {3.5 1648 551} [get_bd_cells spi_master_0]
delete_bd_objs [get_bd_nets bldc_decoder_0_encoder_pos_out] [get_bd_ports encoder_pos_out]
set_property location {3.5 1447 547} [get_bd_cells spi_master_0]
connect_bd_net [get_bd_pins bldc_decoder_0/encoder_pos_out] [get_bd_pins spi_master_0/data]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins spi_master_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/spi_clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/output]
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [Common 17-39] 'make_bd_pins_external' failed due to earlier errors.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/output]
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [Common 17-39] 'make_bd_pins_external' failed due to earlier errors.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/output]
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [Common 17-39] 'make_bd_pins_external' failed due to earlier errors.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/output]
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [BD 41-173] The name 'output' cannot be used because it is a keyword in a Hardware Description Language.
ERROR: [Common 17-39] 'make_bd_pins_external' failed due to earlier errors.
endgroup
update_module_reference design_1_spi_master_0_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'spi_clk' as interface 'spi_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'spi_clk': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'spi_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_spi_master_0_0 from spi_master_v1_0 1.0 to spi_master_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'output'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mosi'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_spi_master_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_spi_master_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/mosi]
endgroup
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /spi_master_0/spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_spi_master_0_0_spi_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block duty_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bldc_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_8bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blcd_driver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_master_0 .
Exporting to file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:05:44 2017] Launched design_1_spi_master_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_spi_master_0_0_synth_1/runme.log
wait_on_run design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:05:44 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:05:51 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:05:56 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:06:01 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_spi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_master_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_spi_master_0_0.tcl -notrace
Command: synth_design -top design_1_spi_master_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 605 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.645 ; gain = 57.992 ; free physical = 242 ; free virtual = 1755
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] mosi is already declared in this region [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:42]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.145 ; gain = 97.492 ; free physical = 259 ; free virtual = 1770
---------------------------------------------------------------------------------
synthesize failed
2 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 11:06:03 2017...
[Wed Nov  1 11:06:06 2017] design_1_spi_master_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7954.324 ; gain = 0.000 ; free physical = 467 ; free virtual = 1986
refresh_design
ERROR: [Runs 36-335] '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0.dcp' is not a valid design checkpoint
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /spi_master_0/spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_spi_master_0_0_spi_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

delete_bd_objs [get_bd_nets spi_master_0_spi_clk] [get_bd_ports spi_clk]
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/spi_clk]
endgroup
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /spi_master_0/spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_spi_master_0_0_spi_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run design_1_spi_master_0_0_synth_1
launch_runs design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:08:29 2017] Launched design_1_spi_master_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_spi_master_0_0_synth_1/runme.log
wait_on_run design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:08:30 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:08:37 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:08:42 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:08:47 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_spi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_master_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_spi_master_0_0.tcl -notrace
Command: synth_design -top design_1_spi_master_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1034 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.641 ; gain = 57.992 ; free physical = 202 ; free virtual = 1749
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] mosi is already declared in this region [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:42]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.141 ; gain = 97.492 ; free physical = 210 ; free virtual = 1757
---------------------------------------------------------------------------------
synthesize failed
2 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 11:08:48 2017...
[Wed Nov  1 11:08:52 2017] design_1_spi_master_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 8014.051 ; gain = 0.004 ; free physical = 434 ; free virtual = 1972
generate_target all [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block duty_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bldc_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_8bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blcd_driver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_master_0 .
Exporting to file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:08:53 2017] Launched design_1_spi_master_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_spi_master_0_0_synth_1/runme.log
wait_on_run design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:08:53 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:09:01 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:09:06 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:09:11 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_spi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_master_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_spi_master_0_0.tcl -notrace
Command: synth_design -top design_1_spi_master_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1201 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.637 ; gain = 57.992 ; free physical = 188 ; free virtual = 1727
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] mosi is already declared in this region [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:42]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.137 ; gain = 97.492 ; free physical = 200 ; free virtual = 1739
---------------------------------------------------------------------------------
synthesize failed
2 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 11:09:12 2017...
[Wed Nov  1 11:09:16 2017] design_1_spi_master_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 8034.102 ; gain = 0.000 ; free physical = 422 ; free virtual = 1961
refresh_design
ERROR: [Runs 36-335] '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0.dcp' is not a valid design checkpoint
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets spi_master_0_spi_clk] [get_bd_nets bldc_decoder_0_encoder_pos_out] [get_bd_nets spi_master_0_mosi] [get_bd_cells spi_master_0]
delete_bd_objs [get_bd_ports spi_clk]
delete_bd_objs [get_bd_ports mosi]
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block duty_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bldc_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_8bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blcd_driver_0 .
Exporting to file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8099.242 ; gain = 0.000 ; free physical = 350 ; free virtual = 1894
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] mosi is already declared in this region [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:42]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
ERROR: [Synth 8-1779] cannot read from 'out' object mosi ; use 'buffer' or 'inout' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
ERROR: [Synth 8-2778] type error near mosi ; expected type state [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:77]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8119.480 ; gain = 20.238 ; free physical = 261 ; free virtual = 1843
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8119.480 ; gain = 28.238 ; free physical = 261 ; free virtual = 1843
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
open_bd_design {/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference spi_master spi_master_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property location {4 1444 552} [get_bd_cells spi_master_0]
connect_bd_net [get_bd_pins bldc_decoder_0/encoder_pos_out] [get_bd_pins spi_master_0/data]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins spi_master_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/spi_clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins spi_master_0/mosi]
endgroup
save_bd_design
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /spi_master_0/spi_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_spi_master_0_0_spi_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bldc_decoder_0/reset_in
/pwm_8bit_0/reset

Wrote  : </home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block duty_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bldc_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_8bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blcd_driver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_master_0 .
Exporting to file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:13:12 2017] Launched design_1_spi_master_0_0_synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_spi_master_0_0_synth_1/runme.log
wait_on_run design_1_spi_master_0_0_synth_1
[Wed Nov  1 11:13:12 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:13:19 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:13:24 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:13:29 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:13:39 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...
[Wed Nov  1 11:13:49 2017] Waiting for design_1_spi_master_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_spi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_master_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_spi_master_0_0.tcl -notrace
Command: synth_design -top design_1_spi_master_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2333 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.637 ; gain = 57.992 ; free physical = 125 ; free virtual = 1648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_spi_master_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/synth/design_1_spi_master_0_0.vhd:65]
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:34' bound to instance 'U0' of component 'spi_master' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/synth/design_1_spi_master_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:41]
WARNING: [Synth 8-614] signal 'tenMHzcounter' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:52]
WARNING: [Synth 8-614] signal 'hundredHzcounter' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:52]
WARNING: [Synth 8-614] signal 'sclk' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:52]
WARNING: [Synth 8-614] signal 'cycle' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:52]
WARNING: [Synth 8-614] signal 'spi_state' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:68]
WARNING: [Synth 8-5787] Register spi_state_reg in module spi_master is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:74]
WARNING: [Synth 8-5787] Register spi_state_reg in module spi_master is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_1_spi_master_0_0' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/synth/design_1_spi_master_0_0.vhd:65]
WARNING: [Synth 8-3331] design spi_master has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.137 ; gain = 98.492 ; free physical = 201 ; free virtual = 1667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.137 ; gain = 98.492 ; free physical = 203 ; free virtual = 1669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.141 ; gain = 106.496 ; free physical = 203 ; free virtual = 1669
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-5545] ROM "tenMHzcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hundredHzcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cycle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'spi_clk_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'sclk_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'cycle_reg' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/spi_master.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.164 ; gain = 130.520 ; free physical = 144 ; free virtual = 1606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/tenMHzcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/sclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/spi_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/hundredHzcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/cycle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_spi_master_0_0 has unconnected port clk
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/spi_state_reg_P )
INFO: [Synth 8-3332] Sequential element (U0/spi_state_reg_P) is unused and will be removed from module design_1_spi_master_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.523 ; gain = 230.879 ; free physical = 217 ; free virtual = 1531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.523 ; gain = 230.879 ; free physical = 217 ; free virtual = 1531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 217 ; free virtual = 1530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |    33|
|3     |LUT2   |     6|
|4     |LUT3   |     7|
|5     |LUT4   |    72|
|6     |LUT5   |     6|
|7     |LUT6   |    37|
|8     |MUXF7  |     4|
|9     |MUXF8  |     2|
|10    |FDCE   |     1|
|11    |FDRE   |    66|
|12    |LD     |     3|
|13    |LDC    |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   262|
|2     |  U0     |spi_master |   262|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 216 ; free virtual = 1530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.531 ; gain = 238.887 ; free physical = 218 ; free virtual = 1532
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.539 ; gain = 238.887 ; free physical = 218 ; free virtual = 1532
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 1 instances

27 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1428.543 ; gain = 343.480 ; free physical = 182 ; free virtual = 1478
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_spi_master_0_0_synth_1/design_1_spi_master_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.062 ; gain = 475.520 ; free physical = 167 ; free virtual = 1110
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_spi_master_0_0_synth_1/design_1_spi_master_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1904.062 ; gain = 0.000 ; free physical = 156 ; free virtual = 1110
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 11:13:48 2017...
[Wed Nov  1 11:13:49 2017] design_1_spi_master_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 8255.922 ; gain = 0.000 ; free physical = 908 ; free virtual = 1919
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8255.934 ; gain = 0.000 ; free physical = 792 ; free virtual = 1896
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:55]
INFO: [Synth 8-3491] module 'design_1_blcd_driver_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:5' bound to instance 'blcd_driver_0' of component 'design_1_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'design_1_blcd_driver_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_bldc_decoder_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:5' bound to instance 'bldc_decoder_0' of component 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:267]
INFO: [Synth 8-638] synthesizing module 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_duty_module_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:5' bound to instance 'duty_module_0' of component 'design_1_duty_module_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:274]
INFO: [Synth 8-638] synthesizing module 'design_1_duty_module_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:281]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_processing_system7_0_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'design_1_pwm_8bit_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:5' bound to instance 'pwm_8bit_0' of component 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_spi_master_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_spi_master_0_0_stub.vhdl:5' bound to instance 'spi_master_0' of component 'design_1_spi_master_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:361]
INFO: [Synth 8-638] synthesizing module 'design_1_spi_master_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_spi_master_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8255.934 ; gain = 0.000 ; free physical = 801 ; free virtual = 1908
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8255.934 ; gain = 0.000 ; free physical = 802 ; free virtual = 1909
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/design_1_blcd_driver_0_0.dcp' for cell 'design_1_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/design_1_bldc_decoder_0_0.dcp' for cell 'design_1_i/bldc_decoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/design_1_duty_module_0_0.dcp' for cell 'design_1_i/duty_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/design_1_pwm_8bit_0_0.dcp' for cell 'design_1_i/pwm_8bit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0.dcp' for cell 'design_1_i/spi_master_0'
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[31]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[30]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[29]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[28]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[27]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[26]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[25]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[24]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[23]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[22]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[21]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[20]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[19]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[18]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[17]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[16]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[15]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[14]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[13]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[12]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[11]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[10]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[9]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[8]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[7]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[6]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[5]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[4]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[3]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[2]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[1]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[0]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 8376.008 ; gain = 120.086 ; free physical = 719 ; free virtual = 1902
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Wed Nov  1 11:14:28 2017] Launched synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8376.008 ; gain = 0.000 ; free physical = 703 ; free virtual = 1920
reset_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8376.008 ; gain = 0.000 ; free physical = 555 ; free virtual = 1895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:55]
INFO: [Synth 8-3491] module 'design_1_blcd_driver_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:5' bound to instance 'blcd_driver_0' of component 'design_1_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'design_1_blcd_driver_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_bldc_decoder_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:5' bound to instance 'bldc_decoder_0' of component 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:267]
INFO: [Synth 8-638] synthesizing module 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_duty_module_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:5' bound to instance 'duty_module_0' of component 'design_1_duty_module_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:274]
INFO: [Synth 8-638] synthesizing module 'design_1_duty_module_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:281]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_processing_system7_0_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'design_1_pwm_8bit_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:5' bound to instance 'pwm_8bit_0' of component 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_spi_master_0_0' declared at '/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_spi_master_0_0_stub.vhdl:5' bound to instance 'spi_master_0' of component 'design_1_spi_master_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:361]
INFO: [Synth 8-638] synthesizing module 'design_1_spi_master_0_0' [/home/frederik/Documents/RoVi/.Xil/Vivado-27826-mazur-W55xEU/realtime/design_1_spi_master_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8376.008 ; gain = 0.000 ; free physical = 569 ; free virtual = 1909
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8376.008 ; gain = 0.000 ; free physical = 569 ; free virtual = 1909
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/design_1_blcd_driver_0_0.dcp' for cell 'design_1_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/design_1_bldc_decoder_0_0.dcp' for cell 'design_1_i/bldc_decoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/design_1_duty_module_0_0.dcp' for cell 'design_1_i/duty_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/design_1_pwm_8bit_0_0.dcp' for cell 'design_1_i/pwm_8bit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0.dcp' for cell 'design_1_i/spi_master_0'
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[31]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[30]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[29]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[28]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[27]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[26]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[25]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[24]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[23]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[22]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[21]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[20]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[19]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[18]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[17]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[16]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[15]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[14]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[13]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[12]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[11]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[10]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[9]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[8]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[7]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[6]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[5]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[4]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[3]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[2]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[1]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[0]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 8396.012 ; gain = 20.004 ; free physical = 563 ; free virtual = 1906
place_ports spi_clk M14
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_clk]]
place_ports mosi P15
set_property IOSTANDARD LVCMOS33 [get_ports [list mosi]]
save_constraints
launch_runs synth_1 -jobs 2
[Wed Nov  1 11:16:03 2017] Launched synth_1...
Run output will be captured here: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-70] Application Exception: Fork failed.
reset_run impl_1
launch_runs impl_1 -jobs 2
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-70] Application Exception: Fork failed.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg225-1
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_blcd_driver_0_0/design_1_blcd_driver_0_0.dcp' for cell 'design_1_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_bldc_decoder_0_0/design_1_bldc_decoder_0_0.dcp' for cell 'design_1_i/bldc_decoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_duty_module_0_0/design_1_duty_module_0_0.dcp' for cell 'design_1_i/duty_module_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/design_1_pwm_8bit_0_0.dcp' for cell 'design_1_i/pwm_8bit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_spi_master_0_0/design_1_spi_master_0_0.dcp' for cell 'design_1_i/spi_master_0'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[31]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[30]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[29]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[28]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[27]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[26]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[25]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[24]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[23]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[22]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[21]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[20]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[19]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[18]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[17]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[16]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[15]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[14]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[13]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[12]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[11]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[10]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[9]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[8]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[7]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[6]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[5]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[4]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[3]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[2]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[1]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[0]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8396.012 ; gain = 0.000 ; free physical = 998 ; free virtual = 2161
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[31]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[30]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[29]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[28]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[27]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[26]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[25]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[24]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[23]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[22]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[21]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[20]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[19]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[18]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[17]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[16]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[15]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[14]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[13]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[12]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[11]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[10]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[9]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[8]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[7]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[6]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[5]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[4]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[3]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[2]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[1]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[0]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8655.133 ; gain = 43.465 ; free physical = 493 ; free virtual = 1756
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-70] Application Exception: Fork failed.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 11:21:20 2017...
