<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix_2'" level="0">
<item name = "Date">Tue Dec 17 21:51:13 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.947, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">13465, 13465, 13465, 13465, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">13464, 13464, 1683, -, -, 8, no</column>
<column name=" + Loop 1.1">1680, 1680, 240, -, -, 7, no</column>
<column name="  ++ Loop 1.1.1">238, 238, 34, -, -, 7, no</column>
<column name="   +++ Loop 1.1.1.1">32, 32, 4, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 246</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 28, 17</column>
<column name="Multiplexer">-, -, -, 110</column>
<column name="Register">-, -, 190, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_15s_30_1_1_U48">network_mul_mul_16s_15s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_2_b_s_U">pointwise_conv2d_fix_2_SeparableConv2D_2_b_s, 0, 13, 2, 8, 13, 1, 104</column>
<column name="SeparableConv2D_2_w_s_U">pointwise_conv2d_fix_2_SeparableConv2D_2_w_s, 0, 15, 15, 64, 15, 1, 960</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="buffer_2_fu_391_p2">+, 0, 0, 23, 16, 16</column>
<column name="in_d_1_fu_280_p2">+, 0, 0, 13, 4, 1</column>
<column name="next_mul2_fu_178_p2">+, 0, 0, 15, 9, 6</column>
<column name="next_mul_fu_290_p2">+, 0, 0, 15, 9, 6</column>
<column name="out_d_2_fu_190_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_h_2_fu_222_p2">+, 0, 0, 12, 3, 1</column>
<column name="out_w_2_fu_260_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp1_fu_354_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp_17_fu_362_p2">+, 0, 0, 14, 10, 10</column>
<column name="tmp_19_fu_305_p2">+, 0, 0, 14, 10, 10</column>
<column name="tmp_21_fu_319_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_fu_296_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_13_fu_244_p2">-, 0, 0, 15, 7, 7</column>
<column name="exitcond1_fu_254_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="exitcond2_fu_216_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="exitcond3_fu_184_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="exitcond_fu_274_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="buffer_1_fu_341_p3">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="buffer1_reg_142">9, 2, 16, 32</column>
<column name="in_d_reg_152">9, 2, 4, 8</column>
<column name="out_d_reg_98">9, 2, 4, 8</column>
<column name="out_h_reg_120">9, 2, 3, 6</column>
<column name="out_w_reg_131">9, 2, 3, 6</column>
<column name="phi_mul1_reg_109">9, 2, 9, 18</column>
<column name="phi_mul_reg_163">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SeparableConv2D_2_w_3_reg_505">15, 0, 15, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="buffer1_reg_142">16, 0, 16, 0</column>
<column name="buffer_cast_reg_436">16, 0, 16, 0</column>
<column name="in_d_1_reg_480">4, 0, 4, 0</column>
<column name="in_d_reg_152">4, 0, 4, 0</column>
<column name="input_load_reg_500">16, 0, 16, 0</column>
<column name="next_mul2_reg_408">9, 0, 9, 0</column>
<column name="next_mul_reg_485">9, 0, 9, 0</column>
<column name="out_d_2_reg_416">4, 0, 4, 0</column>
<column name="out_d_reg_98">4, 0, 4, 0</column>
<column name="out_h_2_reg_444">3, 0, 3, 0</column>
<column name="out_h_reg_120">3, 0, 3, 0</column>
<column name="out_w_2_reg_462">3, 0, 3, 0</column>
<column name="out_w_reg_131">3, 0, 3, 0</column>
<column name="phi_mul1_cast_reg_403">9, 0, 10, 1</column>
<column name="phi_mul1_reg_109">9, 0, 9, 0</column>
<column name="phi_mul_reg_163">9, 0, 9, 0</column>
<column name="tmp_12_reg_431">3, 0, 6, 3</column>
<column name="tmp_13_reg_449">7, 0, 7, 0</column>
<column name="tmp_14_reg_426">3, 0, 3, 0</column>
<column name="tmp_22_cast_reg_454">10, 0, 10, 0</column>
<column name="tmp_23_cast4_reg_467">3, 0, 7, 4</column>
<column name="tmp_23_cast_reg_472">3, 0, 9, 6</column>
<column name="tmp_s_reg_510">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
