[root]
type=Root
children=system
full_system=false
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=cpu l2 membus physmem tol2bus
boot_osflags=a
init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=timing
memories=system.physmem
num_work_ids=16
readfile=
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.cpu]
type=DerivO3CPU
children=dcache dtb fuPool icache interrupts itb tracer workload
BTBEntries=4096
BTBTagSize=18
LFSTSize=1024
LQEntries=8
LSQCheckLoads=true
LSQDepCheckShift=0
RASSize=8
SQEntries=8
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=4096
clock=1250
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=2
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=2
defer_registration=false
dispatchWidth=2
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=2
forwardComSize=5
fuPool=system.cpu.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=12
globalPredictorSize=4096
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=system.cpu.interrupts
issueToExecuteDelay=1
issueWidth=2
itb=system.cpu.itb
localCtrBits=1
localHistoryBits=1
localHistoryTableSize=1
localPredictorSize=2
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=32
numPhysFloatRegs=256
numPhysIntRegs=62
numROBEntries=40
numRobs=1
numThreads=1
phase=0
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=2
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=2
store_set_clear_period=250000
system=system
tracer=system.cpu.tracer
trapLatency=13
wbDepth=8
wbWidth=2
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.dcache]
type=BaseCache
children=prefetcher
addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
hash_delay=1
is_top_level=true
latency=1250
max_miss_count=0
mshrs=4
prefetch_on_access=true
prefetcher=system.cpu.dcache.prefetcher
prioritizeRequests=false
repl=Null
size=32768
subblock_size=0
system=system
tgts_per_mshr=8
trace_addr=0
two_queue=false
write_buffers=16
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu.dcache.prefetcher]
type=StridePrefetcher
cross_pages=false
data_accesses_only=false
degree=1
latency=1250
serial_squash=false
size=8
sys=system
use_master_id=true

[system.cpu.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu.dtb.walker

[system.cpu.dtb.walker]
type=ArmTableWalker
max_backoff=100000
min_backoff=0
sys=system
port=system.tol2bus.slave[3]

[system.cpu.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2
FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2

[system.cpu.fuPool.FUList0]
type=FUDesc
children=opList
count=1
opList=system.cpu.fuPool.FUList0.opList

[system.cpu.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.cpu.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=1
opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 system.cpu.fuPool.FUList1.opList2 system.cpu.fuPool.FUList1.opList3

[system.cpu.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.cpu.fuPool.FUList1.opList1]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=4

[system.cpu.fuPool.FUList1.opList2]
type=OpDesc
issueLat=12
opClass=IntDiv
opLat=12

[system.cpu.fuPool.FUList1.opList3]
type=OpDesc
issueLat=1
opClass=IprAccess
opLat=3

[system.cpu.fuPool.FUList2]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=1
opList=system.cpu.fuPool.FUList2.opList00 system.cpu.fuPool.FUList2.opList01 system.cpu.fuPool.FUList2.opList02 system.cpu.fuPool.FUList2.opList03 system.cpu.fuPool.FUList2.opList04 system.cpu.fuPool.FUList2.opList05 system.cpu.fuPool.FUList2.opList06 system.cpu.fuPool.FUList2.opList07 system.cpu.fuPool.FUList2.opList08 system.cpu.fuPool.FUList2.opList09 system.cpu.fuPool.FUList2.opList10 system.cpu.fuPool.FUList2.opList11 system.cpu.fuPool.FUList2.opList12 system.cpu.fuPool.FUList2.opList13 system.cpu.fuPool.FUList2.opList14 system.cpu.fuPool.FUList2.opList15 system.cpu.fuPool.FUList2.opList16 system.cpu.fuPool.FUList2.opList17 system.cpu.fuPool.FUList2.opList18 system.cpu.fuPool.FUList2.opList19 system.cpu.fuPool.FUList2.opList20 system.cpu.fuPool.FUList2.opList21 system.cpu.fuPool.FUList2.opList22 system.cpu.fuPool.FUList2.opList23 system.cpu.fuPool.FUList2.opList24 system.cpu.fuPool.FUList2.opList25 system.cpu.fuPool.FUList2.opList26 system.cpu.fuPool.FUList2.opList27

[system.cpu.fuPool.FUList2.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=3

[system.cpu.fuPool.FUList2.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=6

[system.cpu.fuPool.FUList2.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=3

[system.cpu.fuPool.FUList2.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=4

[system.cpu.fuPool.FUList2.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=6

[system.cpu.fuPool.FUList2.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=3

[system.cpu.fuPool.FUList2.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=7

[system.cpu.fuPool.FUList2.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=7

[system.cpu.fuPool.FUList2.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=3

[system.cpu.fuPool.FUList2.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=5

[system.cpu.fuPool.FUList2.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=5

[system.cpu.fuPool.FUList2.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=4

[system.cpu.fuPool.FUList2.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.cpu.fuPool.FUList2.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.cpu.fuPool.FUList2.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=4

[system.cpu.fuPool.FUList2.opList15]
type=OpDesc
issueLat=15
opClass=SimdFloatDiv
opLat=15

[system.cpu.fuPool.FUList2.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.cpu.fuPool.FUList2.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=5

[system.cpu.fuPool.FUList2.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=8

[system.cpu.fuPool.FUList2.opList19]
type=OpDesc
issueLat=17
opClass=SimdFloatSqrt
opLat=17

[system.cpu.fuPool.FUList2.opList20]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=4

[system.cpu.fuPool.FUList2.opList21]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.cpu.fuPool.FUList2.opList22]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=4

[system.cpu.fuPool.FUList2.opList23]
type=OpDesc
issueLat=20
opClass=FloatDiv
opLat=20

[system.cpu.fuPool.FUList2.opList24]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.cpu.fuPool.FUList2.opList25]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=6

[system.cpu.fuPool.FUList2.opList26]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.cpu.fuPool.FUList2.opList27]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.cpu.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=4
block_size=64
forward_snoops=true
hash_delay=1
is_top_level=true
latency=1250
max_miss_count=0
mshrs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
size=32768
subblock_size=0
system=system
tgts_per_mshr=8
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu.interrupts]
type=ArmInterrupts

[system.cpu.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu.itb.walker

[system.cpu.itb.walker]
type=ArmTableWalker
max_backoff=100000
min_backoff=0
sys=system
port=system.tol2bus.slave[2]

[system.cpu.tracer]
type=ExeTracer

[system.cpu.workload]
type=LiveProcess
cmd=pagerank_basic.out
cwd=
egid=100
env=
errout=cerr
euid=100
executable=pagerank_basic.out
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.l2]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=8
block_size=64
forward_snoops=true
hash_delay=1
is_top_level=false
latency=10000
max_miss_count=0
mshrs=11
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
size=524288
subblock_size=0
system=system
tgts_per_mshr=8
trace_addr=0
two_queue=false
write_buffers=9
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[1]

[system.membus]
type=CoherentBus
block_size=64
clock=2500
header_cycles=1
use_default_range=false
width=64
master=system.physmem.port[0]
slave=system.system_port system.l2.mem_side

[system.physmem]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=81250
latency_var=0
null=false
range=0:536870911
zero=false
port=system.membus.master[0]

[system.tol2bus]
type=CoherentBus
block_size=64
clock=1250
header_cycles=1
use_default_range=false
width=64
master=system.l2.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port

