Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1293
design__instance__area,29288.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,8
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.005925909150391817
power__switching__total,0.0034234863705933094
power__leakage__total,1.3096996553940699E-7
power__total,0.009349526837468147
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2945664628926262
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.302853278805098
timing__hold__ws__corner:nom_tt_025C_3v30,0.8150969019336644
timing__setup__ws__corner:nom_tt_025C_3v30,8.85940235138582
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.815097
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,8.859403
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,7
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,8
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3387667742213756
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.35262968543273
timing__hold__ws__corner:nom_ss_125C_3v00,1.9032684855747053
timing__setup__ws__corner:nom_ss_125C_3v00,-2.229008152256878
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-8.265614204815504
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-2.229008152256878
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.903268
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-2.229008
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,6
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,8
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2748617244939298
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2805640521542824
timing__hold__ws__corner:nom_ff_n40C_3v60,0.3545414062684748
timing__setup__ws__corner:nom_ff_n40C_3v60,11.13773194086197
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.354541
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.541874
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,11
design__max_fanout_violation__count,8
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.27252786909670806
clock__skew__worst_setup,0.27772793184651523
timing__hold__ws,0.35226023095526143
timing__setup__ws,-2.7332821224445025
timing__hold__tns,0.0
timing__setup__tns,-10.65413032397752
timing__hold__wns,0
timing__setup__wns,-2.7332821224445025
timing__hold_vio__count,0
timing__hold_r2r__ws,0.352260
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,-2.733282
timing__setup_r2r_vio__count,18
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1293
design__instance__area__stdcell,29288.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.563596
design__instance__utilization__stdcell,0.563596
design__instance__count__class:tie_cell,21
design__instance__count__class:buffer,2
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,161
design__instance__count__class:multi_input_combinational_cell,527
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29212.4
design__violations,0
design__instance__count__class:timing_repair_buffer,75
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,5
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,872
route__net__special,2
route__drc_errors__iter:1,147
route__wirelength__iter:1,32971
route__drc_errors__iter:2,32
route__wirelength__iter:2,32664
route__drc_errors__iter:3,29
route__wirelength__iter:3,32597
route__drc_errors__iter:4,2
route__wirelength__iter:4,32586
route__drc_errors__iter:5,0
route__wirelength__iter:5,32588
route__drc_errors,0
route__wirelength,32588
route__vias,5748
route__vias__singlecut,5748
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,614.72
design__instance__count__class:fill_cell,1233
timing__unannotated_net__count__corner:nom_tt_025C_3v30,22
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,22
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,22
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,8
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.29023403946110216
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.29791089882659416
timing__hold__ws__corner:min_tt_025C_3v30,0.8116380020026204
timing__setup__ws__corner:min_tt_025C_3v30,9.071935459625129
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.811638
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.071936
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,22
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,7
design__max_fanout_violation__count__corner:min_ss_125C_3v00,8
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.32998180122366566
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3429869541019356
timing__hold__ws__corner:min_ss_125C_3v00,1.8959685469367336
timing__setup__ws__corner:min_ss_125C_3v00,-1.8120403468381237
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-6.269969609864288
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-1.8120403468381237
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.895969
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,6
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-1.812040
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,6
timing__unannotated_net__count__corner:min_ss_125C_3v00,22
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,8
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.27252786909670806
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.27772793184651523
timing__hold__ws__corner:min_ff_n40C_3v60,0.35226023095526143
timing__setup__ws__corner:min_ff_n40C_3v60,11.144411930945457
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.352260
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.865613
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,22
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,8
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.29988876120090163
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3088740184379184
timing__hold__ws__corner:max_tt_025C_3v30,0.8193203014610868
timing__setup__ws__corner:max_tt_025C_3v30,8.602121924918057
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.819320
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,8.602122
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,22
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,11
design__max_fanout_violation__count__corner:max_ss_125C_3v00,8
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3495059618422997
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3643634108672407
timing__hold__ws__corner:max_ss_125C_3v00,1.9112745260763084
timing__setup__ws__corner:max_ss_125C_3v00,-2.7332821224445025
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-10.65413032397752
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-2.7332821224445025
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.911275
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-2.733282
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,6
timing__unannotated_net__count__corner:max_ss_125C_3v00,22
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,8
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2777446962146612
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2840166238139071
timing__hold__ws__corner:max_ff_n40C_3v60,0.35730730496794844
timing__setup__ws__corner:max_ff_n40C_3v60,11.130057190920285
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.357307
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,13.392150
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,22
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,22
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000145404
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000154762
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000561657
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000154762
design_powergrid__voltage__worst,0.000154762
design_powergrid__voltage__worst__net:VPWR,3.29985
design_powergrid__drop__worst,0.000154762
design_powergrid__drop__worst__net:VPWR,0.000145404
design_powergrid__voltage__worst__net:VGND,0.000154762
design_powergrid__drop__worst__net:VGND,0.000154762
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000581999999999999984251312923344556793381343595683574676513671875
ir__drop__worst,0.0001450000000000000008500145032286354762618429958820343017578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
