// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_center_0_0_0,
        regions_center_1_0_0,
        regions_center_2_0_0,
        regions_center_3_0_0,
        regions_center_4_0_0,
        regions_center_5_0_0,
        regions_center_6_0_0,
        regions_center_7_0_0,
        regions_max_0_0_0,
        regions_max_1_0_0,
        regions_max_2_0_0,
        regions_max_3_0_0,
        regions_max_4_0_0,
        regions_max_5_0_0,
        regions_max_6_0_0,
        regions_max_7_0_0,
        regions_min_0_0_0,
        regions_min_1_0_0,
        regions_min_2_0_0,
        regions_min_3_0_0,
        regions_min_4_0_0,
        regions_min_5_0_0,
        regions_min_6_0_0,
        regions_min_7_0_0,
        regions_center_0_1_0,
        regions_center_1_1_0,
        regions_center_2_1_0,
        regions_center_3_1_0,
        regions_center_4_1_0,
        regions_center_5_1_0,
        regions_center_6_1_0,
        regions_center_7_1_0,
        regions_max_0_1_0,
        regions_max_1_1_0,
        regions_max_2_1_0,
        regions_max_3_1_0,
        regions_max_4_1_0,
        regions_max_5_1_0,
        regions_max_6_1_0,
        regions_max_7_1_0,
        regions_min_0_1_0,
        regions_min_1_1_0,
        regions_min_2_1_0,
        regions_min_3_1_0,
        regions_min_4_1_0,
        regions_min_5_1_0,
        regions_min_6_1_0,
        regions_min_7_1_0,
        regions_center_0_2_0,
        regions_center_1_2_0,
        regions_center_2_2_0,
        regions_center_3_2_0,
        regions_center_4_2_0,
        regions_center_5_2_0,
        regions_center_6_2_0,
        regions_center_7_2_0,
        regions_max_0_2_0,
        regions_max_1_2_0,
        regions_max_2_2_0,
        regions_max_3_2_0,
        regions_max_4_2_0,
        regions_max_5_2_0,
        regions_max_6_2_0,
        regions_max_7_2_0,
        regions_min_0_2_0,
        regions_min_1_2_0,
        regions_min_2_2_0,
        regions_min_3_2_0,
        regions_min_4_2_0,
        regions_min_5_2_0,
        regions_min_6_2_0,
        regions_min_7_2_0,
        regions_center_0_3_0,
        regions_center_1_3_0,
        regions_center_2_3_0,
        regions_center_3_3_0,
        regions_center_4_3_0,
        regions_center_5_3_0,
        regions_center_6_3_0,
        regions_center_7_3_0,
        regions_max_0_3_0,
        regions_max_1_3_0,
        regions_max_2_3_0,
        regions_max_3_3_0,
        regions_max_4_3_0,
        regions_max_5_3_0,
        regions_max_6_3_0,
        regions_max_7_3_0,
        regions_min_0_3_0,
        regions_min_1_3_0,
        regions_min_2_3_0,
        regions_min_3_3_0,
        regions_min_4_3_0,
        regions_min_5_3_0,
        regions_min_6_3_0,
        regions_min_7_3_0,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_4622_p_din0,
        grp_fu_4622_p_din1,
        grp_fu_4622_p_opcode,
        grp_fu_4622_p_dout0,
        grp_fu_4622_p_ce,
        grp_fu_4628_p_din0,
        grp_fu_4628_p_din1,
        grp_fu_4628_p_dout0,
        grp_fu_4628_p_ce,
        grp_fu_4633_p_din0,
        grp_fu_4633_p_din1,
        grp_fu_4633_p_opcode,
        grp_fu_4633_p_dout0,
        grp_fu_4633_p_ce,
        grp_fu_4638_p_din0,
        grp_fu_4638_p_din1,
        grp_fu_4638_p_opcode,
        grp_fu_4638_p_dout0,
        grp_fu_4638_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] regions_center_0_0_0;
input  [31:0] regions_center_1_0_0;
input  [31:0] regions_center_2_0_0;
input  [31:0] regions_center_3_0_0;
input  [31:0] regions_center_4_0_0;
input  [31:0] regions_center_5_0_0;
input  [31:0] regions_center_6_0_0;
input  [31:0] regions_center_7_0_0;
input  [31:0] regions_max_0_0_0;
input  [31:0] regions_max_1_0_0;
input  [31:0] regions_max_2_0_0;
input  [31:0] regions_max_3_0_0;
input  [31:0] regions_max_4_0_0;
input  [31:0] regions_max_5_0_0;
input  [31:0] regions_max_6_0_0;
input  [31:0] regions_max_7_0_0;
input  [31:0] regions_min_0_0_0;
input  [31:0] regions_min_1_0_0;
input  [31:0] regions_min_2_0_0;
input  [31:0] regions_min_3_0_0;
input  [31:0] regions_min_4_0_0;
input  [31:0] regions_min_5_0_0;
input  [31:0] regions_min_6_0_0;
input  [31:0] regions_min_7_0_0;
input  [31:0] regions_center_0_1_0;
input  [31:0] regions_center_1_1_0;
input  [31:0] regions_center_2_1_0;
input  [31:0] regions_center_3_1_0;
input  [31:0] regions_center_4_1_0;
input  [31:0] regions_center_5_1_0;
input  [31:0] regions_center_6_1_0;
input  [31:0] regions_center_7_1_0;
input  [31:0] regions_max_0_1_0;
input  [31:0] regions_max_1_1_0;
input  [31:0] regions_max_2_1_0;
input  [31:0] regions_max_3_1_0;
input  [31:0] regions_max_4_1_0;
input  [31:0] regions_max_5_1_0;
input  [31:0] regions_max_6_1_0;
input  [31:0] regions_max_7_1_0;
input  [31:0] regions_min_0_1_0;
input  [31:0] regions_min_1_1_0;
input  [31:0] regions_min_2_1_0;
input  [31:0] regions_min_3_1_0;
input  [31:0] regions_min_4_1_0;
input  [31:0] regions_min_5_1_0;
input  [31:0] regions_min_6_1_0;
input  [31:0] regions_min_7_1_0;
input  [31:0] regions_center_0_2_0;
input  [31:0] regions_center_1_2_0;
input  [31:0] regions_center_2_2_0;
input  [31:0] regions_center_3_2_0;
input  [31:0] regions_center_4_2_0;
input  [31:0] regions_center_5_2_0;
input  [31:0] regions_center_6_2_0;
input  [31:0] regions_center_7_2_0;
input  [31:0] regions_max_0_2_0;
input  [31:0] regions_max_1_2_0;
input  [31:0] regions_max_2_2_0;
input  [31:0] regions_max_3_2_0;
input  [31:0] regions_max_4_2_0;
input  [31:0] regions_max_5_2_0;
input  [31:0] regions_max_6_2_0;
input  [31:0] regions_max_7_2_0;
input  [31:0] regions_min_0_2_0;
input  [31:0] regions_min_1_2_0;
input  [31:0] regions_min_2_2_0;
input  [31:0] regions_min_3_2_0;
input  [31:0] regions_min_4_2_0;
input  [31:0] regions_min_5_2_0;
input  [31:0] regions_min_6_2_0;
input  [31:0] regions_min_7_2_0;
input  [31:0] regions_center_0_3_0;
input  [31:0] regions_center_1_3_0;
input  [31:0] regions_center_2_3_0;
input  [31:0] regions_center_3_3_0;
input  [31:0] regions_center_4_3_0;
input  [31:0] regions_center_5_3_0;
input  [31:0] regions_center_6_3_0;
input  [31:0] regions_center_7_3_0;
input  [31:0] regions_max_0_3_0;
input  [31:0] regions_max_1_3_0;
input  [31:0] regions_max_2_3_0;
input  [31:0] regions_max_3_3_0;
input  [31:0] regions_max_4_3_0;
input  [31:0] regions_max_5_3_0;
input  [31:0] regions_max_6_3_0;
input  [31:0] regions_max_7_3_0;
input  [31:0] regions_min_0_3_0;
input  [31:0] regions_min_1_3_0;
input  [31:0] regions_min_2_3_0;
input  [31:0] regions_min_3_3_0;
input  [31:0] regions_min_4_3_0;
input  [31:0] regions_min_5_3_0;
input  [31:0] regions_min_6_3_0;
input  [31:0] regions_min_7_3_0;
output  [2:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [2:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_4622_p_din0;
output  [31:0] grp_fu_4622_p_din1;
output  [0:0] grp_fu_4622_p_opcode;
input  [31:0] grp_fu_4622_p_dout0;
output   grp_fu_4622_p_ce;
output  [31:0] grp_fu_4628_p_din0;
output  [31:0] grp_fu_4628_p_din1;
input  [31:0] grp_fu_4628_p_dout0;
output   grp_fu_4628_p_ce;
output  [31:0] grp_fu_4633_p_din0;
output  [31:0] grp_fu_4633_p_din1;
output  [4:0] grp_fu_4633_p_opcode;
input  [0:0] grp_fu_4633_p_dout0;
output   grp_fu_4633_p_ce;
output  [31:0] grp_fu_4638_p_din0;
output  [31:0] grp_fu_4638_p_din1;
output  [4:0] grp_fu_4638_p_opcode;
input  [0:0] grp_fu_4638_p_dout0;
output   grp_fu_4638_p_ce;

reg ap_idle;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_state48_pp0_stage7_iter5;
wire    ap_block_state56_pp0_stage7_iter6;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1027_reg_2867;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_893;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_state50_pp0_stage1_iter6;
wire    ap_block_state58_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_state55_pp0_stage6_iter6;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter2_reg;
reg   [0:0] and_ln112_1_reg_3045;
reg   [0:0] and_ln112_1_reg_3045_pp0_iter2_reg;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_state49_pp0_stage0_iter6;
wire    ap_block_state57_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] and_ln112_7_reg_3090;
reg   [0:0] and_ln112_7_reg_3090_pp0_iter2_reg;
reg   [31:0] reg_899;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_state54_pp0_stage5_iter6;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter1_reg;
wire   [31:0] grp_fu_866_p2;
reg   [31:0] reg_905;
reg   [0:0] and_ln112_3_reg_3050;
reg   [0:0] and_ln112_3_reg_3050_pp0_iter2_reg;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] and_ln112_5_reg_3085;
reg   [0:0] and_ln112_5_reg_3085_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_2852;
reg   [31:0] i_real_3_reg_2852_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_2852_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_2852_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_2852_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_2852_pp0_iter5_reg;
reg   [31:0] i_real_3_reg_2852_pp0_iter6_reg;
reg   [31:0] i_real_3_reg_2852_pp0_iter7_reg;
reg   [31:0] k_real_5_reg_2860;
reg   [31:0] k_real_5_reg_2860_pp0_iter1_reg;
reg   [31:0] k_real_5_reg_2860_pp0_iter2_reg;
reg   [31:0] k_real_5_reg_2860_pp0_iter3_reg;
reg   [31:0] k_real_5_reg_2860_pp0_iter4_reg;
reg   [31:0] k_real_5_reg_2860_pp0_iter5_reg;
reg   [31:0] k_real_5_reg_2860_pp0_iter6_reg;
wire   [0:0] icmp_ln1027_fu_950_p2;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_2867_pp0_iter7_reg;
wire   [2:0] trunc_ln104_fu_956_p1;
reg   [2:0] trunc_ln104_reg_2871;
wire   [31:0] tmp_s_fu_960_p10;
reg   [31:0] tmp_s_reg_2882;
wire   [2:0] trunc_ln104_1_fu_974_p1;
reg   [2:0] trunc_ln104_1_reg_2887;
wire   [31:0] tmp_1_fu_978_p10;
reg   [31:0] tmp_1_reg_2898;
wire   [31:0] tmp_2_fu_992_p10;
reg   [31:0] tmp_2_reg_2903;
wire   [31:0] tmp_3_fu_1006_p10;
reg   [31:0] tmp_3_reg_2908;
wire   [31:0] tmp_4_fu_1020_p10;
reg   [31:0] tmp_4_reg_2917;
wire   [31:0] tmp_5_fu_1034_p10;
reg   [31:0] tmp_5_reg_2922;
wire   [31:0] tmp_6_fu_1048_p10;
reg   [31:0] tmp_6_reg_2931;
wire   [31:0] tmp_7_fu_1062_p10;
reg   [31:0] tmp_7_reg_2936;
wire   [31:0] tmp_9_fu_1076_p10;
reg   [31:0] tmp_9_reg_2941;
wire   [31:0] tmp_11_fu_1090_p10;
reg   [31:0] tmp_11_reg_2950;
wire   [31:0] tmp_8_fu_1104_p10;
reg   [31:0] tmp_8_reg_2959;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_state51_pp0_stage2_iter6;
wire    ap_block_state59_pp0_stage2_iter7;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] tmp_10_fu_1117_p10;
reg   [31:0] tmp_10_reg_2964;
wire   [31:0] tmp_15_fu_1130_p10;
reg   [31:0] tmp_15_reg_2969;
wire   [31:0] tmp_17_fu_1143_p10;
reg   [31:0] tmp_17_reg_2978;
wire   [31:0] tmp_21_fu_1156_p10;
reg   [31:0] tmp_21_reg_2987;
wire   [31:0] tmp_23_fu_1169_p10;
reg   [31:0] tmp_23_reg_2996;
wire   [0:0] icmp_ln112_fu_1216_p2;
reg   [0:0] icmp_ln112_reg_3005;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_state52_pp0_stage3_iter6;
wire    ap_block_state60_pp0_stage3_iter7;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln112_1_fu_1222_p2;
reg   [0:0] icmp_ln112_1_reg_3010;
wire   [0:0] icmp_ln112_2_fu_1228_p2;
reg   [0:0] icmp_ln112_2_reg_3015;
wire   [0:0] icmp_ln112_3_fu_1234_p2;
reg   [0:0] icmp_ln112_3_reg_3020;
reg   [0:0] tmp_26_reg_3025;
reg   [0:0] tmp_31_reg_3030;
wire   [31:0] tmp_14_fu_1240_p10;
reg   [31:0] tmp_14_reg_3035;
wire   [31:0] tmp_16_fu_1253_p10;
reg   [31:0] tmp_16_reg_3040;
wire   [0:0] and_ln112_1_fu_1279_p2;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_state53_pp0_stage4_iter6;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] and_ln112_1_reg_3045_pp0_iter1_reg;
wire   [0:0] and_ln112_3_fu_1360_p2;
reg   [0:0] and_ln112_3_reg_3050_pp0_iter1_reg;
wire   [31:0] tmp_12_fu_1366_p10;
reg   [31:0] tmp_12_reg_3055;
wire   [31:0] tmp_13_fu_1379_p10;
reg   [31:0] tmp_13_reg_3060;
reg   [0:0] tmp_36_reg_3065;
wire   [31:0] tmp_20_fu_1392_p10;
reg   [31:0] tmp_20_reg_3070;
wire   [31:0] tmp_22_fu_1405_p10;
reg   [31:0] tmp_22_reg_3075;
reg   [0:0] tmp_41_reg_3080;
wire   [0:0] and_ln112_5_fu_1494_p2;
reg   [0:0] and_ln112_5_reg_3085_pp0_iter1_reg;
wire   [0:0] and_ln112_7_fu_1575_p2;
reg   [0:0] and_ln112_7_reg_3090_pp0_iter1_reg;
wire   [31:0] tmp_18_fu_1580_p10;
reg   [31:0] tmp_18_reg_3095;
wire   [31:0] tmp_19_fu_1593_p10;
reg   [31:0] tmp_19_reg_3100;
wire   [0:0] icmp_ln1019_fu_1606_p2;
reg   [0:0] icmp_ln1019_reg_3105;
reg   [0:0] icmp_ln1019_reg_3105_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_3105_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_3105_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_3105_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_3105_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_3105_pp0_iter7_reg;
reg   [31:0] d1_reg_3114;
wire   [31:0] grp_fu_870_p2;
reg   [31:0] d2_reg_3119;
wire   [31:0] grp_fu_874_p2;
reg   [31:0] d_1_reg_3124;
reg   [31:0] sub_reg_3130;
reg   [31:0] sub2_reg_3135;
reg   [31:0] d1_1_reg_3140;
reg   [31:0] d2_1_reg_3145;
reg   [31:0] sub75_1_reg_3150;
reg   [31:0] sub87_1_reg_3155;
reg   [31:0] d1_2_reg_3160;
reg   [31:0] d2_2_reg_3165;
reg   [31:0] d_2_reg_3170;
reg   [31:0] sub75_2_reg_3176;
reg   [31:0] sub87_2_reg_3181;
reg   [31:0] d1_3_reg_3186;
reg   [31:0] mul_reg_3191;
reg   [31:0] sub87_3_reg_3196;
reg   [31:0] mul_1_reg_3201;
reg   [31:0] mul_1_reg_3201_pp0_iter2_reg;
reg   [31:0] d_3_reg_3206;
reg   [31:0] mul_2_reg_3212;
reg   [31:0] mul_2_reg_3212_pp0_iter3_reg;
reg   [31:0] mul_2_reg_3212_pp0_iter4_reg;
reg   [31:0] mul_3_reg_3217;
reg   [31:0] mul_3_reg_3217_pp0_iter3_reg;
reg   [31:0] mul_3_reg_3217_pp0_iter4_reg;
reg   [31:0] distance_reg_3222;
wire   [31:0] ov_2_fu_1651_p3;
reg   [31:0] ov_2_reg_3227;
wire   [31:0] ov_6_fu_1658_p3;
reg   [31:0] ov_6_reg_3234;
wire   [31:0] ov_10_fu_1665_p3;
reg   [31:0] ov_10_reg_3241;
reg   [0:0] tmp_28_reg_3248;
reg   [0:0] tmp_33_reg_3253;
wire   [31:0] ov_14_fu_1672_p3;
reg   [31:0] ov_14_reg_3258;
wire   [31:0] ov_16_fu_1719_p3;
reg   [31:0] ov_16_reg_3265;
wire   [31:0] ov_7_fu_1766_p3;
reg   [31:0] ov_7_reg_3270;
reg   [0:0] tmp_38_reg_3275;
wire   [31:0] ov_11_fu_1813_p3;
reg   [31:0] ov_11_reg_3280;
reg   [0:0] tmp_43_reg_3285;
wire   [31:0] ov_15_fu_1860_p3;
reg   [31:0] ov_15_reg_3290;
reg   [31:0] distance_1_reg_3295;
reg   [31:0] overlap_1_reg_3300;
reg   [31:0] overlap_2_reg_3305;
reg   [31:0] distance_2_reg_3310;
reg   [31:0] overlap_3_reg_3315;
reg   [0:0] tmp_45_reg_3322;
reg   [31:0] distance_3_reg_3327;
wire   [31:0] sc_2_fu_1920_p3;
reg   [31:0] sc_2_reg_3332;
reg   [31:0] tmp_score_load_reg_3339;
reg   [0:0] tmp_48_reg_3346;
wire   [31:0] tmp_other_4_fu_2027_p3;
reg   [31:0] tmp_other_4_reg_3351;
wire   [31:0] tmp_score_4_fu_2034_p3;
reg   [31:0] tmp_score_4_reg_3357;
reg   [31:0] score_load_reg_3365;
reg   [31:0] merge_1_4_reg_3373;
reg   [31:0] merge_2_1_reg_3380;
reg   [0:0] tmp_51_reg_3386;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter7_stage2;
wire    ap_block_pp0_stage3_subdone;
reg   [31:0] merge_1_fu_244;
wire   [31:0] merge_1_7_fu_2206_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage2;
reg   [31:0] merge_2_fu_248;
wire   [31:0] merge_2_6_fu_2200_p3;
reg   [31:0] score_fu_252;
wire   [31:0] score_3_fu_2194_p3;
wire    ap_block_pp0_stage1;
reg   [31:0] merge_1_1_fu_256;
wire   [31:0] i_real_2_fu_1634_p3;
reg   [31:0] k_real_4_fu_260;
wire   [31:0] k_real_3_fu_1626_p3;
reg   [31:0] tmp_score_fu_264;
wire   [31:0] tmp_score_3_fu_2046_p3;
wire    ap_block_pp0_stage5;
reg   [31:0] tmp_other_fu_268;
wire   [31:0] tmp_other_3_fu_2040_p3;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage0;
reg   [31:0] grp_fu_862_p0;
reg   [31:0] grp_fu_862_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage6;
reg   [31:0] grp_fu_866_p0;
reg   [31:0] grp_fu_866_p1;
reg   [31:0] grp_fu_870_p0;
reg   [31:0] grp_fu_870_p1;
reg   [31:0] grp_fu_874_p0;
reg   [31:0] grp_fu_874_p1;
reg   [31:0] grp_fu_879_p0;
reg   [31:0] grp_fu_879_p1;
reg   [31:0] grp_fu_883_p0;
reg   [31:0] grp_fu_883_p1;
reg   [31:0] grp_fu_887_p0;
reg   [31:0] grp_fu_887_p1;
wire   [31:0] bitcast_ln112_fu_1182_p1;
wire   [31:0] bitcast_ln112_1_fu_1199_p1;
wire   [7:0] tmp_24_fu_1185_p4;
wire   [22:0] trunc_ln112_fu_1195_p1;
wire   [7:0] tmp_25_fu_1202_p4;
wire   [22:0] trunc_ln112_1_fu_1212_p1;
wire   [0:0] or_ln112_1_fu_1270_p2;
wire   [0:0] and_ln112_fu_1274_p2;
wire   [0:0] or_ln112_fu_1266_p2;
wire   [31:0] bitcast_ln112_2_fu_1285_p1;
wire   [31:0] bitcast_ln112_3_fu_1302_p1;
wire   [7:0] tmp_29_fu_1288_p4;
wire   [22:0] trunc_ln112_2_fu_1298_p1;
wire   [0:0] icmp_ln112_5_fu_1325_p2;
wire   [0:0] icmp_ln112_4_fu_1319_p2;
wire   [7:0] tmp_30_fu_1305_p4;
wire   [22:0] trunc_ln112_3_fu_1315_p1;
wire   [0:0] icmp_ln112_7_fu_1343_p2;
wire   [0:0] icmp_ln112_6_fu_1337_p2;
wire   [0:0] or_ln112_3_fu_1349_p2;
wire   [0:0] and_ln112_2_fu_1355_p2;
wire   [0:0] or_ln112_2_fu_1331_p2;
wire   [31:0] bitcast_ln112_4_fu_1418_p1;
wire   [31:0] bitcast_ln112_5_fu_1435_p1;
wire   [7:0] tmp_34_fu_1421_p4;
wire   [22:0] trunc_ln112_4_fu_1431_p1;
wire   [0:0] icmp_ln112_9_fu_1458_p2;
wire   [0:0] icmp_ln112_8_fu_1452_p2;
wire   [7:0] tmp_35_fu_1438_p4;
wire   [22:0] trunc_ln112_5_fu_1448_p1;
wire   [0:0] icmp_ln112_11_fu_1476_p2;
wire   [0:0] icmp_ln112_10_fu_1470_p2;
wire   [0:0] or_ln112_4_fu_1464_p2;
wire   [0:0] or_ln112_5_fu_1482_p2;
wire   [0:0] and_ln112_4_fu_1488_p2;
wire   [31:0] bitcast_ln112_6_fu_1499_p1;
wire   [31:0] bitcast_ln112_7_fu_1516_p1;
wire   [7:0] tmp_39_fu_1502_p4;
wire   [22:0] trunc_ln112_6_fu_1512_p1;
wire   [0:0] icmp_ln112_13_fu_1539_p2;
wire   [0:0] icmp_ln112_12_fu_1533_p2;
wire   [7:0] tmp_40_fu_1519_p4;
wire   [22:0] trunc_ln112_7_fu_1529_p1;
wire   [0:0] icmp_ln112_15_fu_1557_p2;
wire   [0:0] icmp_ln112_14_fu_1551_p2;
wire   [0:0] or_ln112_6_fu_1545_p2;
wire   [0:0] or_ln112_7_fu_1563_p2;
wire   [0:0] and_ln112_6_fu_1569_p2;
wire   [31:0] k_real_fu_1616_p2;
wire   [31:0] k_real_2_fu_1621_p2;
wire   [31:0] i_real_fu_1611_p2;
wire   [31:0] bitcast_ln116_fu_1679_p1;
wire   [7:0] tmp_27_fu_1682_p4;
wire   [22:0] trunc_ln116_fu_1692_p1;
wire   [0:0] icmp_ln116_1_fu_1702_p2;
wire   [0:0] icmp_ln116_fu_1696_p2;
wire   [0:0] or_ln116_fu_1708_p2;
wire   [0:0] and_ln116_fu_1714_p2;
wire   [31:0] bitcast_ln116_1_fu_1726_p1;
wire   [7:0] tmp_32_fu_1729_p4;
wire   [22:0] trunc_ln116_1_fu_1739_p1;
wire   [0:0] icmp_ln116_3_fu_1749_p2;
wire   [0:0] icmp_ln116_2_fu_1743_p2;
wire   [0:0] or_ln116_1_fu_1755_p2;
wire   [0:0] and_ln116_1_fu_1761_p2;
wire   [31:0] bitcast_ln116_2_fu_1773_p1;
wire   [7:0] tmp_37_fu_1776_p4;
wire   [22:0] trunc_ln116_2_fu_1786_p1;
wire   [0:0] icmp_ln116_5_fu_1796_p2;
wire   [0:0] icmp_ln116_4_fu_1790_p2;
wire   [0:0] or_ln116_2_fu_1802_p2;
wire   [0:0] and_ln116_2_fu_1808_p2;
wire   [31:0] bitcast_ln116_3_fu_1820_p1;
wire   [7:0] tmp_42_fu_1823_p4;
wire   [22:0] trunc_ln116_3_fu_1833_p1;
wire   [0:0] icmp_ln116_7_fu_1843_p2;
wire   [0:0] icmp_ln116_6_fu_1837_p2;
wire   [0:0] or_ln116_3_fu_1849_p2;
wire   [0:0] and_ln116_3_fu_1855_p2;
wire   [31:0] bitcast_ln122_fu_1867_p1;
wire   [7:0] tmp_44_fu_1870_p4;
wire   [22:0] trunc_ln122_fu_1880_p1;
wire   [0:0] icmp_ln122_1_fu_1890_p2;
wire   [0:0] icmp_ln122_fu_1884_p2;
wire   [0:0] or_ln122_fu_1896_p2;
wire   [31:0] bitcast_ln126_fu_1907_p1;
wire   [31:0] xor_ln126_fu_1910_p2;
wire   [0:0] and_ln122_fu_1902_p2;
wire   [31:0] sc_fu_1916_p1;
wire   [31:0] bitcast_ln130_fu_1940_p1;
wire   [31:0] bitcast_ln130_1_fu_1957_p1;
wire   [7:0] tmp_46_fu_1943_p4;
wire   [22:0] trunc_ln130_fu_1953_p1;
wire   [0:0] icmp_ln130_2_fu_1980_p2;
wire   [0:0] icmp_ln130_1_fu_1974_p2;
wire   [7:0] tmp_47_fu_1960_p4;
wire   [22:0] trunc_ln130_1_fu_1970_p1;
wire   [0:0] icmp_ln130_4_fu_1998_p2;
wire   [0:0] icmp_ln130_3_fu_1992_p2;
wire   [0:0] or_ln130_1_fu_1986_p2;
wire   [0:0] or_ln130_2_fu_2004_p2;
wire   [0:0] and_ln130_fu_2010_p2;
wire   [0:0] icmp_ln130_fu_1934_p2;
wire   [0:0] and_ln130_1_fu_2016_p2;
wire   [0:0] or_ln130_fu_2021_p2;
wire   [31:0] bitcast_ln139_fu_2089_p1;
wire   [31:0] bitcast_ln139_1_fu_2106_p1;
wire   [7:0] tmp_49_fu_2092_p4;
wire   [22:0] trunc_ln139_fu_2102_p1;
wire   [0:0] icmp_ln139_1_fu_2129_p2;
wire   [0:0] icmp_ln139_fu_2123_p2;
wire   [7:0] tmp_50_fu_2109_p4;
wire   [22:0] trunc_ln139_1_fu_2119_p1;
wire   [0:0] icmp_ln139_3_fu_2147_p2;
wire   [0:0] icmp_ln139_2_fu_2141_p2;
wire   [0:0] or_ln139_1_fu_2135_p2;
wire   [0:0] or_ln139_2_fu_2153_p2;
wire   [0:0] and_ln139_fu_2159_p2;
wire   [0:0] tmp_fu_2082_p3;
wire   [0:0] and_ln139_1_fu_2165_p2;
wire   [0:0] or_ln139_fu_2170_p2;
wire   [31:0] score_2_fu_2176_p3;
wire   [31:0] merge_2_5_fu_2182_p3;
wire   [31:0] merge_1_6_fu_2188_p3;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage1_00001;
reg   [1:0] grp_fu_866_opcode;
reg   [1:0] grp_fu_870_opcode;
reg   [4:0] grp_fu_883_opcode;
reg   [4:0] grp_fu_887_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to7;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_866_p0),
    .din1(grp_fu_866_p1),
    .opcode(grp_fu_866_opcode),
    .ce(1'b1),
    .dout(grp_fu_866_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_870_p0),
    .din1(grp_fu_870_p1),
    .opcode(grp_fu_870_opcode),
    .ce(1'b1),
    .dout(grp_fu_870_p2)
);

FaultDetector_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_874_p0),
    .din1(grp_fu_874_p1),
    .ce(1'b1),
    .dout(grp_fu_874_p2)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U17(
    .din0(regions_center_0_0_0),
    .din1(regions_center_1_0_0),
    .din2(regions_center_2_0_0),
    .din3(regions_center_3_0_0),
    .din4(regions_center_4_0_0),
    .din5(regions_center_5_0_0),
    .din6(regions_center_6_0_0),
    .din7(regions_center_7_0_0),
    .din8(trunc_ln104_fu_956_p1),
    .dout(tmp_s_fu_960_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U18(
    .din0(regions_center_0_0_0),
    .din1(regions_center_1_0_0),
    .din2(regions_center_2_0_0),
    .din3(regions_center_3_0_0),
    .din4(regions_center_4_0_0),
    .din5(regions_center_5_0_0),
    .din6(regions_center_6_0_0),
    .din7(regions_center_7_0_0),
    .din8(trunc_ln104_1_fu_974_p1),
    .dout(tmp_1_fu_978_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U19(
    .din0(regions_max_0_0_0),
    .din1(regions_max_1_0_0),
    .din2(regions_max_2_0_0),
    .din3(regions_max_3_0_0),
    .din4(regions_max_4_0_0),
    .din5(regions_max_5_0_0),
    .din6(regions_max_6_0_0),
    .din7(regions_max_7_0_0),
    .din8(trunc_ln104_fu_956_p1),
    .dout(tmp_2_fu_992_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U20(
    .din0(regions_min_0_0_0),
    .din1(regions_min_1_0_0),
    .din2(regions_min_2_0_0),
    .din3(regions_min_3_0_0),
    .din4(regions_min_4_0_0),
    .din5(regions_min_5_0_0),
    .din6(regions_min_6_0_0),
    .din7(regions_min_7_0_0),
    .din8(trunc_ln104_fu_956_p1),
    .dout(tmp_3_fu_1006_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U21(
    .din0(regions_max_0_0_0),
    .din1(regions_max_1_0_0),
    .din2(regions_max_2_0_0),
    .din3(regions_max_3_0_0),
    .din4(regions_max_4_0_0),
    .din5(regions_max_5_0_0),
    .din6(regions_max_6_0_0),
    .din7(regions_max_7_0_0),
    .din8(trunc_ln104_1_fu_974_p1),
    .dout(tmp_4_fu_1020_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U22(
    .din0(regions_min_0_0_0),
    .din1(regions_min_1_0_0),
    .din2(regions_min_2_0_0),
    .din3(regions_min_3_0_0),
    .din4(regions_min_4_0_0),
    .din5(regions_min_5_0_0),
    .din6(regions_min_6_0_0),
    .din7(regions_min_7_0_0),
    .din8(trunc_ln104_1_fu_974_p1),
    .dout(tmp_5_fu_1034_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U23(
    .din0(regions_center_0_1_0),
    .din1(regions_center_1_1_0),
    .din2(regions_center_2_1_0),
    .din3(regions_center_3_1_0),
    .din4(regions_center_4_1_0),
    .din5(regions_center_5_1_0),
    .din6(regions_center_6_1_0),
    .din7(regions_center_7_1_0),
    .din8(trunc_ln104_fu_956_p1),
    .dout(tmp_6_fu_1048_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U24(
    .din0(regions_center_0_1_0),
    .din1(regions_center_1_1_0),
    .din2(regions_center_2_1_0),
    .din3(regions_center_3_1_0),
    .din4(regions_center_4_1_0),
    .din5(regions_center_5_1_0),
    .din6(regions_center_6_1_0),
    .din7(regions_center_7_1_0),
    .din8(trunc_ln104_1_fu_974_p1),
    .dout(tmp_7_fu_1062_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U25(
    .din0(regions_min_0_1_0),
    .din1(regions_min_1_1_0),
    .din2(regions_min_2_1_0),
    .din3(regions_min_3_1_0),
    .din4(regions_min_4_1_0),
    .din5(regions_min_5_1_0),
    .din6(regions_min_6_1_0),
    .din7(regions_min_7_1_0),
    .din8(trunc_ln104_fu_956_p1),
    .dout(tmp_9_fu_1076_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U26(
    .din0(regions_min_0_1_0),
    .din1(regions_min_1_1_0),
    .din2(regions_min_2_1_0),
    .din3(regions_min_3_1_0),
    .din4(regions_min_4_1_0),
    .din5(regions_min_5_1_0),
    .din6(regions_min_6_1_0),
    .din7(regions_min_7_1_0),
    .din8(trunc_ln104_1_fu_974_p1),
    .dout(tmp_11_fu_1090_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U27(
    .din0(regions_max_0_1_0),
    .din1(regions_max_1_1_0),
    .din2(regions_max_2_1_0),
    .din3(regions_max_3_1_0),
    .din4(regions_max_4_1_0),
    .din5(regions_max_5_1_0),
    .din6(regions_max_6_1_0),
    .din7(regions_max_7_1_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_8_fu_1104_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U28(
    .din0(regions_max_0_1_0),
    .din1(regions_max_1_1_0),
    .din2(regions_max_2_1_0),
    .din3(regions_max_3_1_0),
    .din4(regions_max_4_1_0),
    .din5(regions_max_5_1_0),
    .din6(regions_max_6_1_0),
    .din7(regions_max_7_1_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_10_fu_1117_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U29(
    .din0(regions_min_0_2_0),
    .din1(regions_min_1_2_0),
    .din2(regions_min_2_2_0),
    .din3(regions_min_3_2_0),
    .din4(regions_min_4_2_0),
    .din5(regions_min_5_2_0),
    .din6(regions_min_6_2_0),
    .din7(regions_min_7_2_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_15_fu_1130_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U30(
    .din0(regions_min_0_2_0),
    .din1(regions_min_1_2_0),
    .din2(regions_min_2_2_0),
    .din3(regions_min_3_2_0),
    .din4(regions_min_4_2_0),
    .din5(regions_min_5_2_0),
    .din6(regions_min_6_2_0),
    .din7(regions_min_7_2_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_17_fu_1143_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U31(
    .din0(regions_min_0_3_0),
    .din1(regions_min_1_3_0),
    .din2(regions_min_2_3_0),
    .din3(regions_min_3_3_0),
    .din4(regions_min_4_3_0),
    .din5(regions_min_5_3_0),
    .din6(regions_min_6_3_0),
    .din7(regions_min_7_3_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_21_fu_1156_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U32(
    .din0(regions_min_0_3_0),
    .din1(regions_min_1_3_0),
    .din2(regions_min_2_3_0),
    .din3(regions_min_3_3_0),
    .din4(regions_min_4_3_0),
    .din5(regions_min_5_3_0),
    .din6(regions_min_6_3_0),
    .din7(regions_min_7_3_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_23_fu_1169_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U33(
    .din0(regions_max_0_2_0),
    .din1(regions_max_1_2_0),
    .din2(regions_max_2_2_0),
    .din3(regions_max_3_2_0),
    .din4(regions_max_4_2_0),
    .din5(regions_max_5_2_0),
    .din6(regions_max_6_2_0),
    .din7(regions_max_7_2_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_14_fu_1240_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U34(
    .din0(regions_max_0_2_0),
    .din1(regions_max_1_2_0),
    .din2(regions_max_2_2_0),
    .din3(regions_max_3_2_0),
    .din4(regions_max_4_2_0),
    .din5(regions_max_5_2_0),
    .din6(regions_max_6_2_0),
    .din7(regions_max_7_2_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_16_fu_1253_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U35(
    .din0(regions_center_0_2_0),
    .din1(regions_center_1_2_0),
    .din2(regions_center_2_2_0),
    .din3(regions_center_3_2_0),
    .din4(regions_center_4_2_0),
    .din5(regions_center_5_2_0),
    .din6(regions_center_6_2_0),
    .din7(regions_center_7_2_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_12_fu_1366_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U36(
    .din0(regions_center_0_2_0),
    .din1(regions_center_1_2_0),
    .din2(regions_center_2_2_0),
    .din3(regions_center_3_2_0),
    .din4(regions_center_4_2_0),
    .din5(regions_center_5_2_0),
    .din6(regions_center_6_2_0),
    .din7(regions_center_7_2_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_13_fu_1379_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U37(
    .din0(regions_max_0_3_0),
    .din1(regions_max_1_3_0),
    .din2(regions_max_2_3_0),
    .din3(regions_max_3_3_0),
    .din4(regions_max_4_3_0),
    .din5(regions_max_5_3_0),
    .din6(regions_max_6_3_0),
    .din7(regions_max_7_3_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_20_fu_1392_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U38(
    .din0(regions_max_0_3_0),
    .din1(regions_max_1_3_0),
    .din2(regions_max_2_3_0),
    .din3(regions_max_3_3_0),
    .din4(regions_max_4_3_0),
    .din5(regions_max_5_3_0),
    .din6(regions_max_6_3_0),
    .din7(regions_max_7_3_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_22_fu_1405_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U39(
    .din0(regions_center_0_3_0),
    .din1(regions_center_1_3_0),
    .din2(regions_center_2_3_0),
    .din3(regions_center_3_3_0),
    .din4(regions_center_4_3_0),
    .din5(regions_center_5_3_0),
    .din6(regions_center_6_3_0),
    .din7(regions_center_7_3_0),
    .din8(trunc_ln104_reg_2871),
    .dout(tmp_18_fu_1580_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U40(
    .din0(regions_center_0_3_0),
    .din1(regions_center_1_3_0),
    .din2(regions_center_2_3_0),
    .din3(regions_center_3_3_0),
    .din4(regions_center_4_3_0),
    .din5(regions_center_5_3_0),
    .din6(regions_center_6_3_0),
    .din7(regions_center_7_3_0),
    .din8(trunc_ln104_1_reg_2887),
    .dout(tmp_19_fu_1593_p10)
);

FaultDetector_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2)))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_real_4_fu_260 <= 32'd1;
        end else if (((icmp_ln1027_reg_2867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_real_4_fu_260 <= k_real_3_fu_1626_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            merge_1_1_fu_256 <= 32'd0;
        end else if (((icmp_ln1027_reg_2867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            merge_1_1_fu_256 <= i_real_2_fu_1634_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merge_1_fu_244 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        merge_1_fu_244 <= merge_1_7_fu_2206_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merge_2_fu_248 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        merge_2_fu_248 <= merge_2_6_fu_2200_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        score_fu_252 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        score_fu_252 <= score_3_fu_2194_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tmp_other_fu_268 <= 32'd4294967295;
        end else if (((icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            tmp_other_fu_268 <= tmp_other_3_fu_2040_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tmp_score_fu_264 <= 32'd0;
        end else if (((icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            tmp_score_fu_264 <= tmp_score_3_fu_2046_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln112_1_reg_3045 <= and_ln112_1_fu_1279_p2;
        and_ln112_3_reg_3050 <= and_ln112_3_fu_1360_p2;
        tmp_12_reg_3055 <= tmp_12_fu_1366_p10;
        tmp_13_reg_3060 <= tmp_13_fu_1379_p10;
        tmp_20_reg_3070 <= tmp_20_fu_1392_p10;
        tmp_22_reg_3075 <= tmp_22_fu_1405_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln112_1_reg_3045_pp0_iter1_reg <= and_ln112_1_reg_3045;
        and_ln112_1_reg_3045_pp0_iter2_reg <= and_ln112_1_reg_3045_pp0_iter1_reg;
        and_ln112_3_reg_3050_pp0_iter1_reg <= and_ln112_3_reg_3050;
        and_ln112_3_reg_3050_pp0_iter2_reg <= and_ln112_3_reg_3050_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln112_5_reg_3085 <= and_ln112_5_fu_1494_p2;
        and_ln112_7_reg_3090 <= and_ln112_7_fu_1575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln112_5_reg_3085_pp0_iter1_reg <= and_ln112_5_reg_3085;
        and_ln112_5_reg_3085_pp0_iter2_reg <= and_ln112_5_reg_3085_pp0_iter1_reg;
        and_ln112_7_reg_3090_pp0_iter1_reg <= and_ln112_7_reg_3090;
        and_ln112_7_reg_3090_pp0_iter2_reg <= and_ln112_7_reg_3090_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        d1_1_reg_3140 <= grp_fu_870_p2;
        d2_1_reg_3145 <= grp_fu_874_p2;
        sub2_reg_3135 <= grp_fu_866_p2;
        sub_reg_3130 <= grp_fu_4622_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        d1_2_reg_3160 <= grp_fu_870_p2;
        d2_2_reg_3165 <= grp_fu_874_p2;
        sub75_1_reg_3150 <= grp_fu_4622_p_dout0;
        sub87_1_reg_3155 <= grp_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d1_3_reg_3186 <= grp_fu_874_p2;
        d_2_reg_3170 <= grp_fu_4622_p_dout0;
        sub75_2_reg_3176 <= grp_fu_866_p2;
        sub87_2_reg_3181 <= grp_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_reg_3114 <= grp_fu_866_p2;
        d2_reg_3119 <= grp_fu_870_p2;
        d_1_reg_3124 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        d_3_reg_3206 <= grp_fu_4622_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        distance_1_reg_3295 <= grp_fu_870_p2;
        overlap_1_reg_3300 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_2867_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_2_reg_3310 <= grp_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_2867_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_3_reg_3327 <= grp_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        distance_reg_3222 <= grp_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_2852 <= merge_1_1_fu_256;
        i_real_3_reg_2852_pp0_iter1_reg <= i_real_3_reg_2852;
        i_real_3_reg_2852_pp0_iter2_reg <= i_real_3_reg_2852_pp0_iter1_reg;
        i_real_3_reg_2852_pp0_iter3_reg <= i_real_3_reg_2852_pp0_iter2_reg;
        i_real_3_reg_2852_pp0_iter4_reg <= i_real_3_reg_2852_pp0_iter3_reg;
        i_real_3_reg_2852_pp0_iter5_reg <= i_real_3_reg_2852_pp0_iter4_reg;
        i_real_3_reg_2852_pp0_iter6_reg <= i_real_3_reg_2852_pp0_iter5_reg;
        i_real_3_reg_2852_pp0_iter7_reg <= i_real_3_reg_2852_pp0_iter6_reg;
        icmp_ln1027_reg_2867 <= icmp_ln1027_fu_950_p2;
        icmp_ln1027_reg_2867_pp0_iter1_reg <= icmp_ln1027_reg_2867;
        icmp_ln1027_reg_2867_pp0_iter2_reg <= icmp_ln1027_reg_2867_pp0_iter1_reg;
        icmp_ln1027_reg_2867_pp0_iter3_reg <= icmp_ln1027_reg_2867_pp0_iter2_reg;
        icmp_ln1027_reg_2867_pp0_iter4_reg <= icmp_ln1027_reg_2867_pp0_iter3_reg;
        icmp_ln1027_reg_2867_pp0_iter5_reg <= icmp_ln1027_reg_2867_pp0_iter4_reg;
        icmp_ln1027_reg_2867_pp0_iter6_reg <= icmp_ln1027_reg_2867_pp0_iter5_reg;
        icmp_ln1027_reg_2867_pp0_iter7_reg <= icmp_ln1027_reg_2867_pp0_iter6_reg;
        k_real_5_reg_2860 <= k_real_4_fu_260;
        k_real_5_reg_2860_pp0_iter1_reg <= k_real_5_reg_2860;
        k_real_5_reg_2860_pp0_iter2_reg <= k_real_5_reg_2860_pp0_iter1_reg;
        k_real_5_reg_2860_pp0_iter3_reg <= k_real_5_reg_2860_pp0_iter2_reg;
        k_real_5_reg_2860_pp0_iter4_reg <= k_real_5_reg_2860_pp0_iter3_reg;
        k_real_5_reg_2860_pp0_iter5_reg <= k_real_5_reg_2860_pp0_iter4_reg;
        k_real_5_reg_2860_pp0_iter6_reg <= k_real_5_reg_2860_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_3105 <= icmp_ln1019_fu_1606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_3105_pp0_iter2_reg <= icmp_ln1019_reg_3105;
        icmp_ln1019_reg_3105_pp0_iter3_reg <= icmp_ln1019_reg_3105_pp0_iter2_reg;
        icmp_ln1019_reg_3105_pp0_iter4_reg <= icmp_ln1019_reg_3105_pp0_iter3_reg;
        icmp_ln1019_reg_3105_pp0_iter5_reg <= icmp_ln1019_reg_3105_pp0_iter4_reg;
        icmp_ln1019_reg_3105_pp0_iter6_reg <= icmp_ln1019_reg_3105_pp0_iter5_reg;
        icmp_ln1019_reg_3105_pp0_iter7_reg <= icmp_ln1019_reg_3105_pp0_iter6_reg;
        mul_2_reg_3212_pp0_iter3_reg <= mul_2_reg_3212;
        mul_2_reg_3212_pp0_iter4_reg <= mul_2_reg_3212_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln112_1_reg_3010 <= icmp_ln112_1_fu_1222_p2;
        icmp_ln112_2_reg_3015 <= icmp_ln112_2_fu_1228_p2;
        icmp_ln112_3_reg_3020 <= icmp_ln112_3_fu_1234_p2;
        icmp_ln112_reg_3005 <= icmp_ln112_fu_1216_p2;
        tmp_14_reg_3035 <= tmp_14_fu_1240_p10;
        tmp_16_reg_3040 <= tmp_16_fu_1253_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        merge_1_4_reg_3373 <= merge_1_fu_244;
        merge_2_1_reg_3380 <= merge_2_fu_248;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_1_reg_3201 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_1_reg_3201_pp0_iter2_reg <= mul_1_reg_3201;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_2_reg_3212 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_3217 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_3217_pp0_iter3_reg <= mul_3_reg_3217;
        mul_3_reg_3217_pp0_iter4_reg <= mul_3_reg_3217_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_reg_3191 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_10_reg_3241 <= ov_10_fu_1665_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_11_reg_3280 <= ov_11_fu_1813_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_14_reg_3258 <= ov_14_fu_1672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_15_reg_3290 <= ov_15_fu_1860_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ov_16_reg_3265 <= ov_16_fu_1719_p3;
        ov_7_reg_3270 <= ov_7_fu_1766_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_2_reg_3227 <= ov_2_fu_1651_p3;
        ov_6_reg_3234 <= ov_6_fu_1658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_2867_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        overlap_2_reg_3305 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_2867_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        overlap_3_reg_3315 <= grp_fu_4628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_7_reg_3090_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_7_reg_3090_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_1_reg_3045_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_1_reg_3045_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_893 <= grp_fu_4622_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_7_reg_3090) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_3090) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_899 <= grp_fu_4622_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_5_reg_3085_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_5_reg_3085_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln112_3_reg_3050_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_3_reg_3050_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_905 <= grp_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_2867_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sc_2_reg_3332 <= sc_2_fu_1920_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        score_load_reg_3365 <= score_fu_252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln112_7_reg_3090) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sub87_3_reg_3196 <= grp_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_10_reg_2964 <= tmp_10_fu_1117_p10;
        tmp_15_reg_2969 <= tmp_15_fu_1130_p10;
        tmp_17_reg_2978 <= tmp_17_fu_1143_p10;
        tmp_21_reg_2987 <= tmp_21_fu_1156_p10;
        tmp_23_reg_2996 <= tmp_23_fu_1169_p10;
        tmp_8_reg_2959 <= tmp_8_fu_1104_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_fu_950_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_11_reg_2950 <= tmp_11_fu_1090_p10;
        tmp_1_reg_2898 <= tmp_1_fu_978_p10;
        tmp_2_reg_2903 <= tmp_2_fu_992_p10;
        tmp_3_reg_2908 <= tmp_3_fu_1006_p10;
        tmp_4_reg_2917 <= tmp_4_fu_1020_p10;
        tmp_5_reg_2922 <= tmp_5_fu_1034_p10;
        tmp_6_reg_2931 <= tmp_6_fu_1048_p10;
        tmp_7_reg_2936 <= tmp_7_fu_1062_p10;
        tmp_9_reg_2941 <= tmp_9_fu_1076_p10;
        tmp_s_reg_2882 <= tmp_s_fu_960_p10;
        trunc_ln104_1_reg_2887 <= trunc_ln104_1_fu_974_p1;
        trunc_ln104_reg_2871 <= trunc_ln104_fu_956_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_18_reg_3095 <= tmp_18_fu_1580_p10;
        tmp_19_reg_3100 <= tmp_19_fu_1593_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_26_reg_3025 <= grp_fu_4633_p_dout0;
        tmp_31_reg_3030 <= grp_fu_4638_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_28_reg_3248 <= grp_fu_4633_p_dout0;
        tmp_33_reg_3253 <= grp_fu_4638_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_36_reg_3065 <= grp_fu_4633_p_dout0;
        tmp_41_reg_3080 <= grp_fu_4638_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_38_reg_3275 <= grp_fu_4633_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_43_reg_3285 <= grp_fu_4633_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_2867_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_45_reg_3322 <= grp_fu_4638_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_48_reg_3346 <= grp_fu_4633_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_51_reg_3386 <= grp_fu_4638_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_other_4_reg_3351 <= tmp_other_4_fu_2027_p3;
        tmp_score_4_reg_3357 <= tmp_score_4_fu_2034_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_score_load_reg_3339 <= tmp_score_fu_264;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2867 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln112_7_reg_3090_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_862_p0 = reg_899;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_3090_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_862_p0 = d1_3_reg_3186;
    end else if (((1'd0 == and_ln112_1_reg_3045_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_862_p0 = d2_reg_3119;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_1_reg_3045_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_862_p0 = d1_reg_3114;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_862_p0 = tmp_18_reg_3095;
    end else if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln112_7_reg_3090) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_862_p0 = tmp_23_reg_2996;
    end else if (((1'd0 == and_ln112_7_reg_3090) & (icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_862_p0 = tmp_22_reg_3075;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_862_p0 = tmp_12_reg_3055;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_862_p0 = tmp_11_reg_2950;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_862_p0 = tmp_5_reg_2922;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_862_p0 = tmp_s_reg_2882;
    end else begin
        grp_fu_862_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln112_7_reg_3090_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_862_p1 = sub87_3_reg_3196;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_3090_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_862_p1 = reg_899;
    end else if (((1'd0 == and_ln112_1_reg_3045_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_862_p1 = sub2_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_1_reg_3045_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_862_p1 = sub_reg_3130;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_862_p1 = tmp_19_reg_3100;
    end else if (((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln112_7_reg_3090) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_862_p1 = tmp_21_reg_2987;
    end else if (((1'd0 == and_ln112_7_reg_3090) & (icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_862_p1 = tmp_23_reg_2996;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_862_p1 = tmp_13_reg_3060;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_862_p1 = tmp_9_reg_2941;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_862_p1 = tmp_3_reg_2908;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_862_p1 = tmp_1_reg_2898;
    end else begin
        grp_fu_862_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_7_reg_3090) & (icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_3_reg_3050_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_5_reg_3085_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_5_reg_3085_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_3_reg_3050_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_866_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_866_opcode = 2'd0;
    end else begin
        grp_fu_866_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_866_p0 = distance_1_reg_3295;
    end else if (((1'd0 == and_ln112_5_reg_3085_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_866_p0 = d2_2_reg_3165;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_5_reg_3085_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_866_p0 = d1_2_reg_3160;
    end else if (((1'd0 == and_ln112_3_reg_3050_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_866_p0 = d2_1_reg_3145;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_3_reg_3050_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_866_p0 = d1_1_reg_3140;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_866_p0 = tmp_21_reg_2987;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_866_p0 = tmp_17_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_866_p0 = tmp_9_reg_2941;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_866_p0 = tmp_3_reg_2908;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_866_p0 = tmp_2_reg_2903;
    end else begin
        grp_fu_866_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_866_p1 = mul_2_reg_3212_pp0_iter4_reg;
    end else if (((1'd0 == and_ln112_5_reg_3085_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_866_p1 = sub87_2_reg_3181;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_5_reg_3085_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_866_p1 = sub75_2_reg_3176;
    end else if (((1'd0 == and_ln112_3_reg_3050_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_866_p1 = sub87_1_reg_3155;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_3_reg_3050_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_866_p1 = sub75_1_reg_3150;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_866_p1 = tmp_23_reg_2996;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_866_p1 = tmp_15_reg_2969;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_866_p1 = tmp_11_reg_2950;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_866_p1 = tmp_5_reg_2922;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_866_p1 = tmp_3_reg_2908;
    end else begin
        grp_fu_866_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_870_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_2867_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_870_opcode = 2'd0;
    end else begin
        grp_fu_870_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_870_p0 = distance_2_reg_3310;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_870_p0 = distance_reg_3222;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_870_p0 = mul_reg_3191;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_870_p0 = tmp_15_reg_2969;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_870_p0 = tmp_14_reg_3035;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_870_p0 = tmp_8_reg_2959;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_870_p0 = tmp_4_reg_2917;
    end else begin
        grp_fu_870_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_870_p1 = mul_3_reg_3217_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_870_p1 = mul_1_reg_3201_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_870_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_870_p1 = tmp_17_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_870_p1 = tmp_15_reg_2969;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_870_p1 = tmp_9_reg_2941;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_870_p1 = tmp_5_reg_2922;
    end else begin
        grp_fu_870_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_874_p0 = tmp_20_reg_3070;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_874_p0 = tmp_16_reg_3040;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_874_p0 = tmp_10_reg_2964;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_874_p0 = tmp_6_reg_2931;
        end else begin
            grp_fu_874_p0 = 'bx;
        end
    end else begin
        grp_fu_874_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_874_p1 = tmp_21_reg_2987;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_874_p1 = tmp_17_reg_2978;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_874_p1 = tmp_11_reg_2950;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_874_p1 = tmp_7_reg_2936;
        end else begin
            grp_fu_874_p1 = 'bx;
        end
    end else begin
        grp_fu_874_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_879_p0 = overlap_2_reg_3305;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_879_p0 = overlap_1_reg_3300;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_879_p0 = ov_16_reg_3265;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_879_p0 = d_3_reg_3206;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_879_p0 = d_2_reg_3170;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_879_p0 = d_1_reg_3124;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_879_p0 = reg_893;
    end else begin
        grp_fu_879_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_879_p1 = ov_15_reg_3290;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_879_p1 = ov_11_reg_3280;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_879_p1 = ov_7_reg_3270;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_879_p1 = d_3_reg_3206;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_879_p1 = d_2_reg_3170;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_879_p1 = d_1_reg_3124;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_879_p1 = reg_893;
    end else begin
        grp_fu_879_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_883_opcode = 5'd2;
    end else if ((((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1027_reg_2867_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_883_opcode = 5'd4;
    end else begin
        grp_fu_883_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_883_p0 = sc_2_reg_3332;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_883_p0 = ov_14_reg_3258;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_883_p0 = ov_10_reg_3241;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_883_p0 = ov_2_reg_3227;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_883_p0 = tmp_15_reg_2969;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_883_p0 = tmp_3_reg_2908;
    end else begin
        grp_fu_883_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_883_p1 = tmp_score_fu_264;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_883_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_883_p1 = tmp_17_reg_2978;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_883_p1 = tmp_5_reg_2922;
    end else begin
        grp_fu_883_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_2867_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1027_reg_2867_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_887_opcode = 5'd2;
    end else if ((((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_2867 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_2867_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_887_opcode = 5'd4;
    end else begin
        grp_fu_887_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_887_p0 = tmp_score_4_reg_3357;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_887_p0 = overlap_3_reg_3315;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_887_p0 = ov_6_reg_3234;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_887_p0 = tmp_21_reg_2987;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_887_p0 = tmp_9_reg_2941;
    end else begin
        grp_fu_887_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_887_p1 = score_fu_252;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_887_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_887_p1 = tmp_23_reg_2996;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_887_p1 = tmp_11_reg_2950;
    end else begin
        grp_fu_887_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_2867_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln112_1_fu_1279_p2 = (or_ln112_fu_1266_p2 & and_ln112_fu_1274_p2);

assign and_ln112_2_fu_1355_p2 = (tmp_31_reg_3030 & or_ln112_3_fu_1349_p2);

assign and_ln112_3_fu_1360_p2 = (or_ln112_2_fu_1331_p2 & and_ln112_2_fu_1355_p2);

assign and_ln112_4_fu_1488_p2 = (or_ln112_5_fu_1482_p2 & or_ln112_4_fu_1464_p2);

assign and_ln112_5_fu_1494_p2 = (tmp_36_reg_3065 & and_ln112_4_fu_1488_p2);

assign and_ln112_6_fu_1569_p2 = (or_ln112_7_fu_1563_p2 & or_ln112_6_fu_1545_p2);

assign and_ln112_7_fu_1575_p2 = (tmp_41_reg_3080 & and_ln112_6_fu_1569_p2);

assign and_ln112_fu_1274_p2 = (tmp_26_reg_3025 & or_ln112_1_fu_1270_p2);

assign and_ln116_1_fu_1761_p2 = (tmp_33_reg_3253 & or_ln116_1_fu_1755_p2);

assign and_ln116_2_fu_1808_p2 = (tmp_38_reg_3275 & or_ln116_2_fu_1802_p2);

assign and_ln116_3_fu_1855_p2 = (tmp_43_reg_3285 & or_ln116_3_fu_1849_p2);

assign and_ln116_fu_1714_p2 = (tmp_28_reg_3248 & or_ln116_fu_1708_p2);

assign and_ln122_fu_1902_p2 = (tmp_45_reg_3322 & or_ln122_fu_1896_p2);

assign and_ln130_1_fu_2016_p2 = (tmp_48_reg_3346 & and_ln130_fu_2010_p2);

assign and_ln130_fu_2010_p2 = (or_ln130_2_fu_2004_p2 & or_ln130_1_fu_1986_p2);

assign and_ln139_1_fu_2165_p2 = (tmp_51_reg_3386 & and_ln139_fu_2159_p2);

assign and_ln139_fu_2159_p2 = (or_ln139_2_fu_2153_p2 & or_ln139_1_fu_2135_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln112_1_fu_1199_p1 = tmp_5_reg_2922;

assign bitcast_ln112_2_fu_1285_p1 = tmp_9_reg_2941;

assign bitcast_ln112_3_fu_1302_p1 = tmp_11_reg_2950;

assign bitcast_ln112_4_fu_1418_p1 = tmp_15_reg_2969;

assign bitcast_ln112_5_fu_1435_p1 = tmp_17_reg_2978;

assign bitcast_ln112_6_fu_1499_p1 = tmp_21_reg_2987;

assign bitcast_ln112_7_fu_1516_p1 = tmp_23_reg_2996;

assign bitcast_ln112_fu_1182_p1 = tmp_3_reg_2908;

assign bitcast_ln116_1_fu_1726_p1 = ov_6_reg_3234;

assign bitcast_ln116_2_fu_1773_p1 = ov_10_reg_3241;

assign bitcast_ln116_3_fu_1820_p1 = ov_14_reg_3258;

assign bitcast_ln116_fu_1679_p1 = ov_2_reg_3227;

assign bitcast_ln122_fu_1867_p1 = overlap_3_reg_3315;

assign bitcast_ln126_fu_1907_p1 = distance_3_reg_3327;

assign bitcast_ln130_1_fu_1957_p1 = tmp_score_load_reg_3339;

assign bitcast_ln130_fu_1940_p1 = sc_2_reg_3332;

assign bitcast_ln139_1_fu_2106_p1 = score_load_reg_3365;

assign bitcast_ln139_fu_2089_p1 = tmp_score_4_reg_3357;

assign grp_fu_4622_p_ce = 1'b1;

assign grp_fu_4622_p_din0 = grp_fu_862_p0;

assign grp_fu_4622_p_din1 = grp_fu_862_p1;

assign grp_fu_4622_p_opcode = 2'd1;

assign grp_fu_4628_p_ce = 1'b1;

assign grp_fu_4628_p_din0 = grp_fu_879_p0;

assign grp_fu_4628_p_din1 = grp_fu_879_p1;

assign grp_fu_4633_p_ce = 1'b1;

assign grp_fu_4633_p_din0 = grp_fu_883_p0;

assign grp_fu_4633_p_din1 = grp_fu_883_p1;

assign grp_fu_4633_p_opcode = grp_fu_883_opcode;

assign grp_fu_4638_p_ce = 1'b1;

assign grp_fu_4638_p_din0 = grp_fu_887_p0;

assign grp_fu_4638_p_din1 = grp_fu_887_p1;

assign grp_fu_4638_p_opcode = grp_fu_887_opcode;

assign i_real_2_fu_1634_p3 = ((icmp_ln1019_fu_1606_p2[0:0] == 1'b1) ? i_real_fu_1611_p2 : i_real_3_reg_2852);

assign i_real_fu_1611_p2 = (i_real_3_reg_2852 + 32'd1);

assign icmp_ln1019_fu_1606_p2 = ((k_real_5_reg_2860 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_950_p2 = (($signed(merge_1_1_fu_256) < $signed(32'd7)) ? 1'b1 : 1'b0);

assign icmp_ln112_10_fu_1470_p2 = ((tmp_35_fu_1438_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_11_fu_1476_p2 = ((trunc_ln112_5_fu_1448_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_12_fu_1533_p2 = ((tmp_39_fu_1502_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_13_fu_1539_p2 = ((trunc_ln112_6_fu_1512_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_14_fu_1551_p2 = ((tmp_40_fu_1519_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_15_fu_1557_p2 = ((trunc_ln112_7_fu_1529_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_1_fu_1222_p2 = ((trunc_ln112_fu_1195_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_2_fu_1228_p2 = ((tmp_25_fu_1202_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_3_fu_1234_p2 = ((trunc_ln112_1_fu_1212_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_4_fu_1319_p2 = ((tmp_29_fu_1288_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_5_fu_1325_p2 = ((trunc_ln112_2_fu_1298_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_6_fu_1337_p2 = ((tmp_30_fu_1305_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_7_fu_1343_p2 = ((trunc_ln112_3_fu_1315_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_8_fu_1452_p2 = ((tmp_34_fu_1421_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_9_fu_1458_p2 = ((trunc_ln112_4_fu_1431_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_1216_p2 = ((tmp_24_fu_1185_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_1702_p2 = ((trunc_ln116_fu_1692_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_2_fu_1743_p2 = ((tmp_32_fu_1729_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_3_fu_1749_p2 = ((trunc_ln116_1_fu_1739_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_4_fu_1790_p2 = ((tmp_37_fu_1776_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_5_fu_1796_p2 = ((trunc_ln116_2_fu_1786_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_6_fu_1837_p2 = ((tmp_42_fu_1823_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_7_fu_1843_p2 = ((trunc_ln116_3_fu_1833_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_1696_p2 = ((tmp_27_fu_1682_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln122_1_fu_1890_p2 = ((trunc_ln122_fu_1880_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_1884_p2 = ((tmp_44_fu_1870_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_1_fu_1974_p2 = ((tmp_46_fu_1943_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_2_fu_1980_p2 = ((trunc_ln130_fu_1953_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_3_fu_1992_p2 = ((tmp_47_fu_1960_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_4_fu_1998_p2 = ((trunc_ln130_1_fu_1970_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_1934_p2 = ((tmp_other_fu_268 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln139_1_fu_2129_p2 = ((trunc_ln139_fu_2102_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_2_fu_2141_p2 = ((tmp_50_fu_2109_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln139_3_fu_2147_p2 = ((trunc_ln139_1_fu_2119_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_2123_p2 = ((tmp_49_fu_2092_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_1621_p2 = (k_real_5_reg_2860 + 32'd1);

assign k_real_3_fu_1626_p3 = ((icmp_ln1019_fu_1606_p2[0:0] == 1'b1) ? k_real_fu_1616_p2 : k_real_2_fu_1621_p2);

assign k_real_fu_1616_p2 = (i_real_3_reg_2852 + 32'd2);

assign merge_1_6_fu_2188_p3 = ((or_ln139_fu_2170_p2[0:0] == 1'b1) ? i_real_3_reg_2852_pp0_iter7_reg : merge_1_4_reg_3373);

assign merge_1_7_fu_2206_p3 = ((icmp_ln1019_reg_3105_pp0_iter7_reg[0:0] == 1'b1) ? merge_1_6_fu_2188_p3 : merge_1_4_reg_3373);

assign merge_1_out = merge_1_fu_244[2:0];

assign merge_2_5_fu_2182_p3 = ((or_ln139_fu_2170_p2[0:0] == 1'b1) ? tmp_other_4_reg_3351 : merge_2_1_reg_3380);

assign merge_2_6_fu_2200_p3 = ((icmp_ln1019_reg_3105_pp0_iter7_reg[0:0] == 1'b1) ? merge_2_5_fu_2182_p3 : merge_2_1_reg_3380);

assign merge_2_out = merge_2_fu_248[2:0];

assign or_ln112_1_fu_1270_p2 = (icmp_ln112_3_reg_3020 | icmp_ln112_2_reg_3015);

assign or_ln112_2_fu_1331_p2 = (icmp_ln112_5_fu_1325_p2 | icmp_ln112_4_fu_1319_p2);

assign or_ln112_3_fu_1349_p2 = (icmp_ln112_7_fu_1343_p2 | icmp_ln112_6_fu_1337_p2);

assign or_ln112_4_fu_1464_p2 = (icmp_ln112_9_fu_1458_p2 | icmp_ln112_8_fu_1452_p2);

assign or_ln112_5_fu_1482_p2 = (icmp_ln112_11_fu_1476_p2 | icmp_ln112_10_fu_1470_p2);

assign or_ln112_6_fu_1545_p2 = (icmp_ln112_13_fu_1539_p2 | icmp_ln112_12_fu_1533_p2);

assign or_ln112_7_fu_1563_p2 = (icmp_ln112_15_fu_1557_p2 | icmp_ln112_14_fu_1551_p2);

assign or_ln112_fu_1266_p2 = (icmp_ln112_reg_3005 | icmp_ln112_1_reg_3010);

assign or_ln116_1_fu_1755_p2 = (icmp_ln116_3_fu_1749_p2 | icmp_ln116_2_fu_1743_p2);

assign or_ln116_2_fu_1802_p2 = (icmp_ln116_5_fu_1796_p2 | icmp_ln116_4_fu_1790_p2);

assign or_ln116_3_fu_1849_p2 = (icmp_ln116_7_fu_1843_p2 | icmp_ln116_6_fu_1837_p2);

assign or_ln116_fu_1708_p2 = (icmp_ln116_fu_1696_p2 | icmp_ln116_1_fu_1702_p2);

assign or_ln122_fu_1896_p2 = (icmp_ln122_fu_1884_p2 | icmp_ln122_1_fu_1890_p2);

assign or_ln130_1_fu_1986_p2 = (icmp_ln130_2_fu_1980_p2 | icmp_ln130_1_fu_1974_p2);

assign or_ln130_2_fu_2004_p2 = (icmp_ln130_4_fu_1998_p2 | icmp_ln130_3_fu_1992_p2);

assign or_ln130_fu_2021_p2 = (icmp_ln130_fu_1934_p2 | and_ln130_1_fu_2016_p2);

assign or_ln139_1_fu_2135_p2 = (icmp_ln139_fu_2123_p2 | icmp_ln139_1_fu_2129_p2);

assign or_ln139_2_fu_2153_p2 = (icmp_ln139_3_fu_2147_p2 | icmp_ln139_2_fu_2141_p2);

assign or_ln139_fu_2170_p2 = (tmp_fu_2082_p3 | and_ln139_1_fu_2165_p2);

assign ov_10_fu_1665_p3 = ((and_ln112_5_reg_3085_pp0_iter2_reg[0:0] == 1'b1) ? reg_905 : reg_905);

assign ov_11_fu_1813_p3 = ((and_ln116_2_fu_1808_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_3241);

assign ov_14_fu_1672_p3 = ((and_ln112_7_reg_3090_pp0_iter2_reg[0:0] == 1'b1) ? reg_893 : reg_893);

assign ov_15_fu_1860_p3 = ((and_ln116_3_fu_1855_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_3258);

assign ov_16_fu_1719_p3 = ((and_ln116_fu_1714_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_3227);

assign ov_2_fu_1651_p3 = ((and_ln112_1_reg_3045_pp0_iter2_reg[0:0] == 1'b1) ? reg_893 : reg_893);

assign ov_6_fu_1658_p3 = ((and_ln112_3_reg_3050_pp0_iter2_reg[0:0] == 1'b1) ? reg_905 : reg_905);

assign ov_7_fu_1766_p3 = ((and_ln116_1_fu_1761_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_3234);

assign sc_2_fu_1920_p3 = ((and_ln122_fu_1902_p2[0:0] == 1'b1) ? overlap_3_reg_3315 : sc_fu_1916_p1);

assign sc_fu_1916_p1 = xor_ln126_fu_1910_p2;

assign score_2_fu_2176_p3 = ((or_ln139_fu_2170_p2[0:0] == 1'b1) ? tmp_score_4_reg_3357 : score_load_reg_3365);

assign score_3_fu_2194_p3 = ((icmp_ln1019_reg_3105_pp0_iter7_reg[0:0] == 1'b1) ? score_2_fu_2176_p3 : score_load_reg_3365);

assign tmp_24_fu_1185_p4 = {{bitcast_ln112_fu_1182_p1[30:23]}};

assign tmp_25_fu_1202_p4 = {{bitcast_ln112_1_fu_1199_p1[30:23]}};

assign tmp_27_fu_1682_p4 = {{bitcast_ln116_fu_1679_p1[30:23]}};

assign tmp_29_fu_1288_p4 = {{bitcast_ln112_2_fu_1285_p1[30:23]}};

assign tmp_30_fu_1305_p4 = {{bitcast_ln112_3_fu_1302_p1[30:23]}};

assign tmp_32_fu_1729_p4 = {{bitcast_ln116_1_fu_1726_p1[30:23]}};

assign tmp_34_fu_1421_p4 = {{bitcast_ln112_4_fu_1418_p1[30:23]}};

assign tmp_35_fu_1438_p4 = {{bitcast_ln112_5_fu_1435_p1[30:23]}};

assign tmp_37_fu_1776_p4 = {{bitcast_ln116_2_fu_1773_p1[30:23]}};

assign tmp_39_fu_1502_p4 = {{bitcast_ln112_6_fu_1499_p1[30:23]}};

assign tmp_40_fu_1519_p4 = {{bitcast_ln112_7_fu_1516_p1[30:23]}};

assign tmp_42_fu_1823_p4 = {{bitcast_ln116_3_fu_1820_p1[30:23]}};

assign tmp_44_fu_1870_p4 = {{bitcast_ln122_fu_1867_p1[30:23]}};

assign tmp_46_fu_1943_p4 = {{bitcast_ln130_fu_1940_p1[30:23]}};

assign tmp_47_fu_1960_p4 = {{bitcast_ln130_1_fu_1957_p1[30:23]}};

assign tmp_49_fu_2092_p4 = {{bitcast_ln139_fu_2089_p1[30:23]}};

assign tmp_50_fu_2109_p4 = {{bitcast_ln139_1_fu_2106_p1[30:23]}};

assign tmp_fu_2082_p3 = merge_1_4_reg_3373[32'd31];

assign tmp_other_3_fu_2040_p3 = ((icmp_ln1019_reg_3105_pp0_iter6_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_4_reg_3351);

assign tmp_other_4_fu_2027_p3 = ((or_ln130_fu_2021_p2[0:0] == 1'b1) ? k_real_5_reg_2860_pp0_iter6_reg : tmp_other_fu_268);

assign tmp_score_3_fu_2046_p3 = ((icmp_ln1019_reg_3105_pp0_iter6_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_reg_3357);

assign tmp_score_4_fu_2034_p3 = ((or_ln130_fu_2021_p2[0:0] == 1'b1) ? sc_2_reg_3332 : tmp_score_load_reg_3339);

assign trunc_ln104_1_fu_974_p1 = k_real_4_fu_260[2:0];

assign trunc_ln104_fu_956_p1 = merge_1_1_fu_256[2:0];

assign trunc_ln112_1_fu_1212_p1 = bitcast_ln112_1_fu_1199_p1[22:0];

assign trunc_ln112_2_fu_1298_p1 = bitcast_ln112_2_fu_1285_p1[22:0];

assign trunc_ln112_3_fu_1315_p1 = bitcast_ln112_3_fu_1302_p1[22:0];

assign trunc_ln112_4_fu_1431_p1 = bitcast_ln112_4_fu_1418_p1[22:0];

assign trunc_ln112_5_fu_1448_p1 = bitcast_ln112_5_fu_1435_p1[22:0];

assign trunc_ln112_6_fu_1512_p1 = bitcast_ln112_6_fu_1499_p1[22:0];

assign trunc_ln112_7_fu_1529_p1 = bitcast_ln112_7_fu_1516_p1[22:0];

assign trunc_ln112_fu_1195_p1 = bitcast_ln112_fu_1182_p1[22:0];

assign trunc_ln116_1_fu_1739_p1 = bitcast_ln116_1_fu_1726_p1[22:0];

assign trunc_ln116_2_fu_1786_p1 = bitcast_ln116_2_fu_1773_p1[22:0];

assign trunc_ln116_3_fu_1833_p1 = bitcast_ln116_3_fu_1820_p1[22:0];

assign trunc_ln116_fu_1692_p1 = bitcast_ln116_fu_1679_p1[22:0];

assign trunc_ln122_fu_1880_p1 = bitcast_ln122_fu_1867_p1[22:0];

assign trunc_ln130_1_fu_1970_p1 = bitcast_ln130_1_fu_1957_p1[22:0];

assign trunc_ln130_fu_1953_p1 = bitcast_ln130_fu_1940_p1[22:0];

assign trunc_ln139_1_fu_2119_p1 = bitcast_ln139_1_fu_2106_p1[22:0];

assign trunc_ln139_fu_2102_p1 = bitcast_ln139_fu_2089_p1[22:0];

assign xor_ln126_fu_1910_p2 = (bitcast_ln126_fu_1907_p1 ^ 32'd2147483648);

endmodule //FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1
