Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Feb 15 23:39:27 2016
| Host         : MSDN-SPECIAL running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file tdc_front_top_timing_summary_routed.rpt -pb tdc_front_top_timing_summary_routed.pb
| Design       : tdc_front_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 112 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 3 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 76 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 2519 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 2 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.538    -6421.426                   3704                 4341       -0.664     -117.924                    196                 4341        1.100        0.000                       0                  2801  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_in_p                                                 {0.000 2.500}        5.000           200.000         
  clk_c                                                  {0.000 71.429}       142.857         7.000           
  clk_out1_clk_wiz_0_1                                   {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz_0_1                                   {0.000 83.333}       166.667         6.000           
  clk_out4_clk_wiz_0_1                                   {0.000 62.698}       125.397         7.975           
  clkfbout_clk_wiz_0_1                                   {0.000 12.500}       25.000          40.000          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p                                                                                                                                                                                                   1.100        0.000                       0                     6  
  clk_c                                                      137.429        0.000                      0                 3617        0.172        0.000                      0                 3617       70.503        0.000                       0                  2520  
  clk_out1_clk_wiz_0_1                                       194.560        0.000                      0                 3617        0.172        0.000                      0                 3617       13.360        0.000                       0                  2521  
  clk_out2_clk_wiz_0_1                                       161.233        0.000                      0                 3617        0.172        0.000                      0                 3617       46.693        0.000                       0                  2521  
  clk_out4_clk_wiz_0_1                                       119.973        0.000                      0                 3617        0.172        0.000                      0                 3617       61.930        0.000                       0                  2521  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                    23.592        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         25.877        0.000                      0                  521        0.082        0.000                      0                  521       14.232        0.000                       0                   266  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.783        0.000                      0                    1        0.573        0.000                      0                    1       29.650        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                     clk_c                                                         22.244        0.000                      0                 3617       -0.241      -37.082                    196                 3617  
clk_out2_clk_wiz_0_1                                     clk_c                                                         17.725        0.000                      0                 3617       -0.360      -60.331                    196                 3617  
clk_out4_clk_wiz_0_1                                     clk_c                                                         -4.492    -6129.482                   3617                 3617       -0.355      -59.305                    196                 3617  
clk_c                                                    clk_out1_clk_wiz_0_1                                          23.121        0.000                      0                 3617       -0.664     -117.924                    196                 3617  
clk_out2_clk_wiz_0_1                                     clk_out1_clk_wiz_0_1                                          27.658        0.000                      0                 3617       -0.576     -102.742                    196                 3617  
clk_out4_clk_wiz_0_1                                     clk_out1_clk_wiz_0_1                                          -4.088    -4731.728                   3421                 3617       -0.576     -102.742                    196                 3617  
clk_c                                                    clk_out2_clk_wiz_0_1                                          18.152        0.000                      0                 3617       -0.490      -85.812                    196                 3617  
clk_out1_clk_wiz_0_1                                     clk_out2_clk_wiz_0_1                                          27.208        0.000                      0                 3617       -0.310      -50.606                    196                 3617  
clk_out4_clk_wiz_0_1                                     clk_out2_clk_wiz_0_1                                          -4.297    -5446.655                   3421                 3617       -0.429      -73.855                    196                 3617  
clk_c                                                    clk_out4_clk_wiz_0_1                                          -4.066    -4655.901                   3421                 3617       -0.485      -84.785                    196                 3617  
clk_out1_clk_wiz_0_1                                     clk_out4_clk_wiz_0_1                                          -4.538    -6296.134                   3617                 3617       -0.310      -50.606                    196                 3617  
clk_out2_clk_wiz_0_1                                     clk_out4_clk_wiz_0_1                                          -4.296    -5442.571                   3421                 3617       -0.429      -73.855                    196                 3617  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.450        0.000                      0                   18       28.136        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_c                                                  clk_c                                                      139.657        0.000                      0                   87        0.909        0.000                      0                   87  
**async_default**                                      clk_out1_clk_wiz_0_1                                   clk_c                                                       24.473        0.000                      0                   87        0.496        0.000                      0                   87  
**async_default**                                      clk_out2_clk_wiz_0_1                                   clk_c                                                       19.953        0.000                      0                   87        0.377        0.000                      0                   87  
**async_default**                                      clk_out4_clk_wiz_0_1                                   clk_c                                                       -2.264     -121.283                     87                   87        0.382        0.000                      0                   87  
**async_default**                                      clk_c                                                  clk_out1_clk_wiz_0_1                                        25.350        0.000                      0                   87        0.100        0.000                      0                   87  
**async_default**                                      clk_out1_clk_wiz_0_1                                   clk_out1_clk_wiz_0_1                                       196.788        0.000                      0                   87        0.909        0.000                      0                   87  
**async_default**                                      clk_out2_clk_wiz_0_1                                   clk_out1_clk_wiz_0_1                                        29.887        0.000                      0                   87        0.161        0.000                      0                   87  
**async_default**                                      clk_out4_clk_wiz_0_1                                   clk_out1_clk_wiz_0_1                                        -1.859      -86.102                     87                   87        0.161        0.000                      0                   87  
**async_default**                                      clk_c                                                  clk_out2_clk_wiz_0_1                                        20.380        0.000                      0                   87        0.247        0.000                      0                   87  
**async_default**                                      clk_out1_clk_wiz_0_1                                   clk_out2_clk_wiz_0_1                                        29.437        0.000                      0                   87        0.427        0.000                      0                   87  
**async_default**                                      clk_out2_clk_wiz_0_1                                   clk_out2_clk_wiz_0_1                                       163.461        0.000                      0                   87        0.909        0.000                      0                   87  
**async_default**                                      clk_out4_clk_wiz_0_1                                   clk_out2_clk_wiz_0_1                                        -2.068     -104.283                     87                   87        0.308        0.000                      0                   87  
**async_default**                                      clk_c                                                  clk_out4_clk_wiz_0_1                                        -1.837      -84.173                     87                   87        0.252        0.000                      0                   87  
**async_default**                                      clk_out1_clk_wiz_0_1                                   clk_out4_clk_wiz_0_1                                        -2.310     -125.291                     87                   87        0.427        0.000                      0                   87  
**async_default**                                      clk_out2_clk_wiz_0_1                                   clk_out4_clk_wiz_0_1                                        -2.067     -104.179                     87                   87        0.308        0.000                      0                   87  
**async_default**                                      clk_out4_clk_wiz_0_1                                   clk_out4_clk_wiz_0_1                                       122.201        0.000                      0                   87        0.909        0.000                      0                   87  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.595        0.000                      0                   98        0.245        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_c
  To Clock:  clk_c

Setup :            0  Failing Endpoints,  Worst Slack      137.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             137.429ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_c rise@142.857ns - clk_c rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.089ns = ( 142.768 - 142.857 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461    -3.577    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.484 r  bufgmux_1/O
                         net (fo=1, routed)           1.558    -1.926    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -1.833 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537    -0.296    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223    -0.073 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951     0.877    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043     0.920 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836     1.757    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043     1.800 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164     2.964    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052     3.016 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845     3.861    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132     3.993 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452     4.445    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)    142.857   142.857 r  
    E19                                               0.000   142.857 r  clk_in_p
                         net (fo=0)                   0.000   142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   143.708 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   144.694    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020   138.674 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352   140.026    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   140.109 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   141.490    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   141.573 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   142.768    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.506   142.262    
                         clock uncertainty           -0.187   142.075    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   141.874    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        141.874    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                137.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.179ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.179    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.450 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.450    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.389    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism             -0.210     0.179    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.278    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_c
Waveform:           { 0 71.4286 }
Period:             142.857
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     142.857  140.762  RAMB18_X7Y110    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   142.857  70.503   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     71.429   70.661   SLICE_X98Y306    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     71.429   70.661   SLICE_X98Y306    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.560ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 200.327 - 200.000 ) 
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.341    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.248 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132    -3.116    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.023 r  bufgmux_0/O
                         net (fo=1, routed)           1.558    -1.465    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.372 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537     0.165    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223     0.388 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951     1.338    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043     1.381 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836     2.218    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043     2.261 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164     3.425    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052     3.477 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845     4.322    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132     4.454 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452     4.906    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E19                                               0.000   200.000 r  clk_in_p
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   200.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020   195.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566   197.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083   197.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119   197.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   197.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   199.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   199.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   200.327    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.461   199.866    
                         clock uncertainty           -0.198   199.667    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   199.466    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        199.466    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                194.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.365    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.636 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.636    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.599    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism             -0.234     0.365    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.464    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform:           { 0 100 }
Period:             200.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     200.000  197.905  RAMB18_X7Y110    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   200.000  13.360   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     100.000  99.232   SLICE_X98Y306    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     100.000  99.232   SLICE_X98Y306    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      161.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.233ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out2_clk_wiz_0_1 rise@166.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 166.780 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.071ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461    -3.577    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132    -3.352    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.259 r  bufgmux_0/O
                         net (fo=1, routed)           1.558    -1.701    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.608 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537    -0.071    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223     0.152 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951     1.102    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043     1.145 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836     1.982    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043     2.025 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164     3.189    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052     3.241 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845     4.086    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132     4.218 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452     4.670    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.667   166.667 r  
    E19                                               0.000   166.667 r  clk_in_p
                         net (fo=0)                   0.000   166.667    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   167.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   168.504    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020   162.484 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   163.836    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083   163.919 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119   164.038    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   164.121 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   165.502    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   165.585 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   166.780    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.483   166.296    
                         clock uncertainty           -0.192   166.104    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   165.903    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        165.903    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                161.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism             -0.218     0.240    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.339    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     166.667  164.572  RAMB18_X7Y110    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     83.333   82.565   SLICE_X96Y305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     83.333   82.565   SLICE_X96Y305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      119.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.930ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.973ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.397ns  (clk_out4_clk_wiz_0_1 rise@125.397ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 125.510 - 125.397 ) 
    Source Clock Delay      (SCD):    -0.071ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461    -3.577    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132    -3.352    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.259 r  bufgmux_1/O
                         net (fo=1, routed)           1.558    -1.701    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -1.608 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537    -0.071    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223     0.152 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951     1.102    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043     1.145 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836     1.982    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043     2.025 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164     3.189    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052     3.241 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845     4.086    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132     4.218 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452     4.670    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    125.397   125.397 r  
    E19                                               0.000   125.397 r  clk_in_p
                         net (fo=0)                   0.000   125.397    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   126.248 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   127.234    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020   121.214 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352   122.566    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083   122.649 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119   122.768    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   122.851 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   124.232    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   124.315 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   125.510    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.483   125.026    
                         clock uncertainty           -0.182   124.844    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   124.643    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        124.643    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                119.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism             -0.218     0.240    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.339    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform:           { 0 62.6984 }
Period:             125.397
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     125.397  123.302  RAMB18_X7Y110    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   125.397  87.963   MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     62.698   61.930   SLICE_X96Y305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     62.698   61.930   SLICE_X98Y306    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     25.000  23.592  BUFGCTRL_X0Y25   clk_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   25.000  75.000  MMCME2_ADV_X1Y5  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.487ns (13.070%)  route 3.239ns (86.930%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 34.629 - 30.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.447     4.447    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     4.761 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.700     5.461    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X90Y301                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDCE (Prop_fdce_C_Q)         0.223     5.684 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.560     6.244    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X89Y301        LUT6 (Prop_lut6_I3_O)        0.043     6.287 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[27]_i_2/O
                         net (fo=7, routed)           0.453     6.739    dbg_hub/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X93Y301        LUT6 (Prop_lut6_I4_O)        0.043     6.782 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_3/O
                         net (fo=6, routed)           0.598     7.381    dbg_hub/inst/U_ICON/U_CMD/O2
    SLICE_X94Y307        LUT2 (Prop_lut2_I0_O)        0.046     7.427 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.676     8.102    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I2[0]
    SLICE_X94Y322        LUT6 (Prop_lut6_I5_O)        0.132     8.234 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          0.952     9.187    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X108Y309       RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.699    33.699    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    33.988 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.641    34.629    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.773    35.402    
                         clock uncertainty           -0.035    35.366    
    SLICE_X108Y309       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.063    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         35.063    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 25.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     2.496 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.347     2.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X109Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y309       FDCE (Prop_fdce_C_Q)         0.091     2.934 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.095     3.029    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X108Y309       RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.866     2.866    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     2.959 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.389     3.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.494     2.854    
    SLICE_X108Y309       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.947    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFR/I      n/a            1.851     30.000  28.149  BUFR_X0Y25      dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X108Y309  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X108Y310  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.208ns (17.788%)  route 0.961ns (82.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 62.741 - 60.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           3.349     3.349    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X90Y300                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y300        FDCE (Prop_fdce_C_Q)         0.165     3.514 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.961     4.475    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X90Y300        LUT1 (Prop_lut1_I0_O)        0.043     4.518 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, unplaced)         0.000     4.518    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X90Y300        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.741    62.741    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X90Y300                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.608    63.349    
                         clock uncertainty           -0.035    63.314    
    SLICE_X90Y300        FDCE (Setup_fdce_C_D)       -0.012    63.302    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.302    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                 58.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.107ns (17.619%)  route 0.500ns (82.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.708     1.708    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X90Y300                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y300        FDCE (Prop_fdce_C_Q)         0.079     1.787 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.500     2.287    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X90Y300        LUT1 (Prop_lut1_I0_O)        0.028     2.315 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, unplaced)         0.000     2.315    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X90Y300        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.077     2.077    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X90Y300                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.369     1.708    
    SLICE_X90Y300        FDCE (Hold_fdce_C_D)         0.034     1.742    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.573    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X90Y300  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X90Y300  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X90Y300  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_c

Setup :            0  Failing Endpoints,  Worst Slack       22.244ns,  Total Violation        0.000ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation      -37.082ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.244ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_c rise@428.571ns - clk_out1_clk_wiz_0_1 rise@400.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.089ns = ( 428.482 - 428.571 ) 
    Source Clock Delay      (SCD):    0.165ns = ( 400.165 - 400.000 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    400.000   400.000 r  
    E19                                               0.000   400.000 r  clk_in_p
                         net (fo=0)                   0.000   400.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   400.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   402.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073   394.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   396.659    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093   396.752 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132   396.884    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   396.977 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   398.535    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   398.628 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   400.164    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   400.387 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   401.338    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   401.381 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   402.218    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   402.261 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   403.425    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   403.477 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   404.322    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   404.454 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   404.906    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)    428.571   428.571 r  
    E19                                               0.000   428.571 r  clk_in_p
                         net (fo=0)                   0.000   428.571    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   429.422 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   430.408    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020   424.388 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352   425.740    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   425.823 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   427.204    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   427.287 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   428.482    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   427.670    
                         clock uncertainty           -0.318   427.352    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   427.151    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        427.151    
                         arrival time                        -404.906    
  -------------------------------------------------------------------
                         slack                                 22.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.365    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.636 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.636    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.389    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.460    
                         clock uncertainty            0.318     0.778    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.877    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 -0.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_c

Setup :            0  Failing Endpoints,  Worst Slack       17.725ns,  Total Violation        0.000ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.360ns,  Total Violation      -60.331ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.725ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.810ns  (clk_c rise@857.143ns - clk_out2_clk_wiz_0_1 rise@833.333ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.089ns = ( 857.054 - 857.143 ) 
    Source Clock Delay      (SCD):    -0.071ns = ( 833.262 - 833.333 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    833.333   833.333 r  
    E19                                               0.000   833.333 r  clk_in_p
                         net (fo=0)                   0.000   833.333    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   834.287 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   835.368    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073   828.295 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461   829.756    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093   829.849 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132   829.981    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   830.074 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   831.632    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   831.725 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   833.262    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   833.485 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   834.436    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   834.479 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   835.315    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   835.358 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   836.522    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   836.574 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   837.420    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   837.552 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   838.004    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)    857.143   857.143 r  
    E19                                               0.000   857.143 r  clk_in_p
                         net (fo=0)                   0.000   857.143    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   857.994 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   858.980    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020   852.960 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352   854.312    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   854.395 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   855.776    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   855.859 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   857.054    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   856.242    
                         clock uncertainty           -0.312   855.930    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   855.729    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        855.728    
                         arrival time                        -838.004    
  -------------------------------------------------------------------
                         slack                                 17.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.360ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.389    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.460    
                         clock uncertainty            0.312     0.772    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.871    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 -0.360    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_c

Setup :         3617  Failing Endpoints,  Worst Slack       -4.492ns,  Total Violation    -6129.482ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.355ns,  Total Violation      -59.305ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.492ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.588ns  (clk_c rise@5142.857ns - clk_out4_clk_wiz_0_1 rise@5141.270ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.089ns = ( 5142.769 - 5142.857 ) 
    Source Clock Delay      (SCD):    -0.071ns = ( 5141.199 - 5141.270 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   5141.270  5141.270 r  
    E19                                               0.000  5141.270 r  clk_in_p
                         net (fo=0)                   0.000  5141.270    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  5142.224 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  5143.305    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073  5136.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461  5137.692    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093  5137.785 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132  5137.917    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  5138.010 r  bufgmux_1/O
                         net (fo=1, routed)           1.558  5139.567    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  5139.660 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537  5141.197    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223  5141.420 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951  5142.371    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043  5142.414 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836  5143.250    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043  5143.293 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164  5144.458    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052  5144.510 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845  5145.355    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132  5145.487 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452  5145.939    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)   5142.857  5142.857 r  
    E19                                               0.000  5142.857 r  clk_in_p
                         net (fo=0)                   0.000  5142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  5143.708 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  5144.694    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020  5138.674 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352  5140.026    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083  5140.109 r  bufgmux_1/O
                         net (fo=1, routed)           1.381  5141.490    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  5141.573 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195  5142.768    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812  5141.956    
                         clock uncertainty           -0.307  5141.649    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201  5141.448    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                       5141.448    
                         arrival time                       -5145.940    
  -------------------------------------------------------------------
                         slack                                 -4.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.355ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.389    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.460    
                         clock uncertainty            0.307     0.767    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.866    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 -0.355    





---------------------------------------------------------------------------------------------------
From Clock:  clk_c
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.121ns,  Total Violation        0.000ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.664ns,  Total Violation     -117.924ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.121ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@600.000ns - clk_c rise@571.429ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 600.327 - 600.000 ) 
    Source Clock Delay      (SCD):    -0.296ns = ( 571.132 - 571.429 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)    571.429   571.429 r  
    E19                                               0.000   571.429 r  clk_in_p
                         net (fo=0)                   0.000   571.429    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   572.382 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   573.463    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073   566.390 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461   567.851    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   567.944 r  bufgmux_1/O
                         net (fo=1, routed)           1.558   569.502    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   569.595 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   571.132    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   571.355 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   572.306    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   572.349 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   573.185    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   573.228 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   574.393    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   574.445 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   575.290    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   575.422 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   575.874    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    600.000   600.000 r  
    E19                                               0.000   600.000 r  clk_in_p
                         net (fo=0)                   0.000   600.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   600.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   601.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020   595.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566   597.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083   597.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119   597.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   597.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   599.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   599.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   600.327    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   599.515    
                         clock uncertainty           -0.318   599.196    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   598.995    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        598.995    
                         arrival time                        -575.874    
  -------------------------------------------------------------------
                         slack                                 23.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.664ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    -0.079ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020    -4.183 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352    -2.831    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    -2.748 r  bufgmux_1/O
                         net (fo=1, routed)           1.381    -1.367    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    -1.284 r  bufgmux_2/O
                         net (fo=2517, routed)        1.205    -0.079    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.587     0.508 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.508    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.341    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.248 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132    -3.116    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.023 r  bufgmux_0/O
                         net (fo=1, routed)           1.558    -1.465    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.372 r  bufgmux_2/O
                         net (fo=2517, routed)        1.371    -0.001    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.689     0.688    
                         clock uncertainty            0.318     1.006    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.166     1.172    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                 -0.664    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.658ns,  Total Violation        0.000ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.576ns,  Total Violation     -102.742ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.658ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out2_clk_wiz_0_1 rise@166.667ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 200.327 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.071ns = ( 166.595 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.667   166.667 r  
    E19                                               0.000   166.667 r  clk_in_p
                         net (fo=0)                   0.000   166.667    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   167.620 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   168.701    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073   161.628 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461   163.089    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093   163.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132   163.314    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   163.407 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   164.965    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   165.058 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   166.595    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   166.818 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   167.769    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   167.812 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   168.648    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   168.691 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   169.856    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   169.908 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   170.753    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   170.885 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   171.337    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E19                                               0.000   200.000 r  clk_in_p
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   200.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020   195.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566   197.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083   197.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119   197.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   197.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   199.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   199.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   200.327    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   199.515    
                         clock uncertainty           -0.318   199.196    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   198.995    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        198.995    
                         arrival time                        -171.337    
  -------------------------------------------------------------------
                         slack                                 27.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.576ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.599    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.670    
                         clock uncertainty            0.318     0.988    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.087    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 -0.576    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         3421  Failing Endpoints,  Worst Slack       -4.088ns,  Total Violation    -4731.728ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.576ns,  Total Violation     -102.742ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.088ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.588ns  (clk_out1_clk_wiz_0_1 rise@7400.000ns - clk_out4_clk_wiz_0_1 rise@7398.413ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 7400.327 - 7400.000 ) 
    Source Clock Delay      (SCD):    -0.071ns = ( 7398.341 - 7398.413 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   7398.413  7398.413 r  
    E19                                               0.000  7398.413 r  clk_in_p
                         net (fo=0)                   0.000  7398.413    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  7399.366 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  7400.447    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073  7393.374 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461  7394.835    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093  7394.928 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132  7395.060    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  7395.152 r  bufgmux_1/O
                         net (fo=1, routed)           1.558  7396.710    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  7396.803 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537  7398.340    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223  7398.563 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951  7399.514    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043  7399.557 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836  7400.393    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043  7400.436 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164  7401.601    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052  7401.652 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845  7402.498    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132  7402.629 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452  7403.082    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   7400.000  7400.000 r  
    E19                                               0.000  7400.000 r  clk_in_p
                         net (fo=0)                   0.000  7400.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  7400.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  7401.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020  7395.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566  7397.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083  7397.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119  7397.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083  7397.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381  7399.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083  7399.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195  7400.327    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812  7399.514    
                         clock uncertainty           -0.318  7399.196    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201  7398.995    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                       7398.995    
                         arrival time                       -7403.083    
  -------------------------------------------------------------------
                         slack                                 -4.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.576ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.599    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.670    
                         clock uncertainty            0.318     0.988    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.087    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 -0.576    





---------------------------------------------------------------------------------------------------
From Clock:  clk_c
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.152ns,  Total Violation        0.000ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.490ns,  Total Violation      -85.812ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.810ns  (clk_out2_clk_wiz_0_1 rise@166.667ns - clk_c rise@142.857ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 166.780 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.296ns = ( 142.561 - 142.857 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)    142.857   142.857 r  
    E19                                               0.000   142.857 r  clk_in_p
                         net (fo=0)                   0.000   142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   143.811 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   144.892    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073   137.819 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461   139.280    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   139.373 r  bufgmux_1/O
                         net (fo=1, routed)           1.558   140.931    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   141.024 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   142.561    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   142.784 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   143.734    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   143.777 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   144.614    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   144.657 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   145.821    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   145.873 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   146.719    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   146.851 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   147.303    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.667   166.667 r  
    E19                                               0.000   166.667 r  clk_in_p
                         net (fo=0)                   0.000   166.667    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   167.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   168.504    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020   162.484 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   163.836    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083   163.919 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119   164.038    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   164.121 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   165.502    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   165.585 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   166.780    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   165.967    
                         clock uncertainty           -0.312   165.655    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   165.454    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        165.454    
                         arrival time                        -147.303    
  -------------------------------------------------------------------
                         slack                                 18.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.490ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.179ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.179    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.450 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.450    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.529    
                         clock uncertainty            0.312     0.841    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.940    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                 -0.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.208ns,  Total Violation        0.000ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.310ns,  Total Violation      -50.606ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.208ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@833.333ns - clk_out1_clk_wiz_0_1 rise@800.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 833.446 - 833.333 ) 
    Source Clock Delay      (SCD):    0.165ns = ( 800.165 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    800.000   800.000 r  
    E19                                               0.000   800.000 r  clk_in_p
                         net (fo=0)                   0.000   800.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   800.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   802.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073   794.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   796.659    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093   796.752 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132   796.884    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   796.977 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   798.535    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   798.628 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   800.165    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   800.388 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   801.338    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   801.381 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   802.218    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   802.261 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   803.425    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   803.477 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   804.323    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   804.455 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   804.907    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    833.333   833.333 r  
    E19                                               0.000   833.333 r  clk_in_p
                         net (fo=0)                   0.000   833.333    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   834.184 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   835.170    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020   829.150 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   830.502    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083   830.585 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119   830.704    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   830.787 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   832.168    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   832.251 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   833.446    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   832.634    
                         clock uncertainty           -0.318   832.315    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   832.115    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        832.114    
                         arrival time                        -804.906    
  -------------------------------------------------------------------
                         slack                                 27.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.310ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.365    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.636 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.636    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.529    
                         clock uncertainty            0.318     0.847    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.946    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 -0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3421  Failing Endpoints,  Worst Slack       -4.297ns,  Total Violation    -5446.655ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.429ns,  Total Violation      -73.856ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.586ns  (clk_out2_clk_wiz_0_1 rise@12666.665ns - clk_out4_clk_wiz_0_1 rise@12665.079ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 12666.778 - 12666.665 ) 
    Source Clock Delay      (SCD):    -0.071ns = ( 12665.008 - 12665.079 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  12665.079 12665.079 r  
    E19                                               0.000 12665.079 r  clk_in_p
                         net (fo=0)                   0.000 12665.079    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12666.033 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081 12667.114    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073 12660.041 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461 12661.502    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093 12661.595 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132 12661.727    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093 12661.819 r  bufgmux_1/O
                         net (fo=1, routed)           1.558 12663.377    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093 12663.470 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537 12665.007    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223 12665.229 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951 12666.181    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043 12666.224 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836 12667.060    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043 12667.103 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164 12668.267    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052 12668.318 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845 12669.164    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132 12669.296 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452 12669.748    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  12666.665 12666.665 r  
    E19                                               0.000 12666.665 r  clk_in_p
                         net (fo=0)                   0.000 12666.665    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12667.516 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986 12668.502    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020 12662.482 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352 12663.834    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083 12663.917 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119 12664.036    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083 12664.119 r  bufgmux_0/O
                         net (fo=1, routed)           1.381 12665.500    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083 12665.583 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195 12666.778    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812 12665.966    
                         clock uncertainty           -0.312 12665.654    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201 12665.453    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                      12665.453    
                         arrival time                       -12669.750    
  -------------------------------------------------------------------
                         slack                                 -4.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.429ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.529    
                         clock uncertainty            0.312     0.841    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.940    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 -0.429    





---------------------------------------------------------------------------------------------------
From Clock:  clk_c
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         3421  Failing Endpoints,  Worst Slack       -4.066ns,  Total Violation    -4655.901ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.485ns,  Total Violation      -84.785ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.066ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.587ns  (clk_out4_clk_wiz_0_1 rise@6144.444ns - clk_c rise@6142.857ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 6144.557 - 6144.444 ) 
    Source Clock Delay      (SCD):    -0.296ns = ( 6142.561 - 6142.857 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)   6142.857  6142.857 r  
    E19                                               0.000  6142.857 r  clk_in_p
                         net (fo=0)                   0.000  6142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  6143.811 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  6144.892    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073  6137.819 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461  6139.280    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093  6139.373 r  bufgmux_1/O
                         net (fo=1, routed)           1.558  6140.930    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  6141.023 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537  6142.560    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223  6142.783 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951  6143.734    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043  6143.777 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836  6144.613    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043  6144.656 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164  6145.821    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052  6145.873 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845  6146.718    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132  6146.850 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452  6147.302    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   6144.444  6144.444 r  
    E19                                               0.000  6144.444 r  clk_in_p
                         net (fo=0)                   0.000  6144.444    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  6145.295 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  6146.281    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020  6140.261 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352  6141.613    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083  6141.696 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119  6141.815    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  6141.898 r  bufgmux_1/O
                         net (fo=1, routed)           1.381  6143.279    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  6143.362 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195  6144.557    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812  6143.745    
                         clock uncertainty           -0.307  6143.438    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201  6143.237    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                       6143.237    
                         arrival time                       -6147.303    
  -------------------------------------------------------------------
                         slack                                 -4.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.485ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.179ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.179    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.450 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.450    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.529    
                         clock uncertainty            0.307     0.836    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.935    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                 -0.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         3617  Failing Endpoints,  Worst Slack       -4.538ns,  Total Violation    -6296.134ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.310ns,  Total Violation      -50.606ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.538ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.587ns  (clk_out4_clk_wiz_0_1 rise@8401.587ns - clk_out1_clk_wiz_0_1 rise@8400.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 8401.700 - 8401.587 ) 
    Source Clock Delay      (SCD):    0.165ns = ( 8400.165 - 8400.000 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   8400.000  8400.000 r  
    E19                                               0.000  8400.000 r  clk_in_p
                         net (fo=0)                   0.000  8400.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  8400.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8402.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073  8394.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697  8396.659    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093  8396.752 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132  8396.884    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093  8396.977 r  bufgmux_0/O
                         net (fo=1, routed)           1.558  8398.534    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093  8398.627 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537  8400.164    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223  8400.387 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951  8401.338    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043  8401.381 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836  8402.217    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043  8402.260 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164  8403.424    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052  8403.476 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845  8404.321    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132  8404.453 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452  8404.905    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   8401.587  8401.587 r  
    E19                                               0.000  8401.587 r  clk_in_p
                         net (fo=0)                   0.000  8401.587    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  8402.438 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  8403.424    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020  8397.404 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352  8398.756    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083  8398.839 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119  8398.958    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  8399.041 r  bufgmux_1/O
                         net (fo=1, routed)           1.381  8400.422    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  8400.505 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195  8401.700    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812  8400.888    
                         clock uncertainty           -0.318  8400.569    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201  8400.368    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                       8400.368    
                         arrival time                       -8404.907    
  -------------------------------------------------------------------
                         slack                                 -4.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.310ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.365    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.636 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.636    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.529    
                         clock uncertainty            0.318     0.847    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.946    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                 -0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         3421  Failing Endpoints,  Worst Slack       -4.296ns,  Total Violation    -5442.571ns
Hold  :          196  Failing Endpoints,  Worst Slack       -0.429ns,  Total Violation      -73.856ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.296ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.587ns  (clk_out4_clk_wiz_0_1 rise@501.587ns - clk_out2_clk_wiz_0_1 rise@500.000ns)
  Data Path Delay:        4.742ns  (logic 0.493ns (10.397%)  route 4.249ns (89.603%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.113ns = ( 501.700 - 501.587 ) 
    Source Clock Delay      (SCD):    -0.071ns = ( 499.929 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.812ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    500.000   500.000 r  
    E19                                               0.000   500.000 r  clk_in_p
                         net (fo=0)                   0.000   500.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   500.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   502.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073   494.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461   496.423    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093   496.516 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132   496.648    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   496.741 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   498.298    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   498.391 r  bufgmux_2/O
                         net (fo=2517, routed)        1.537   499.928    ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DCLK_O
    SLICE_X109Y300                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.223   500.151 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=24, routed)          0.951   501.102    ila_0_inst/inst/n_10_ila_core_inst/u_ila_regs/U_XSDB_SLAVE
    SLICE_X108Y298       LUT6 (Prop_lut6_I5_O)        0.043   501.145 r  ila_0_inst/inst/xsdb_reg[15]_i_2__6/O
                         net (fo=2, routed)           0.836   501.982    ila_0_inst/inst/n_0_xsdb_reg[15]_i_2__6
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.043   502.025 r  ila_0_inst/inst/current_state[6]_i_3/O
                         net (fo=7, routed)           1.164   503.189    ila_0_inst/inst/ila_core_inst/read_data_en
    SLICE_X115Y286       LUT5 (Prop_lut5_I1_O)        0.052   503.241 r  ila_0_inst/inst/current_state[6]_i_1/O
                         net (fo=4, routed)           0.845   504.086    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X115Y279       LUT6 (Prop_lut6_I3_O)        0.132   504.218 r  ila_0_inst/inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.452   504.670    ila_0_inst/inst/n_0_read_addr[9]_i_1
    SLICE_X115Y278       FDRE                                         r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    501.587   501.587 r  
    E19                                               0.000   501.587 r  clk_in_p
                         net (fo=0)                   0.000   501.587    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   502.438 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   503.424    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020   497.404 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352   498.756    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083   498.839 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119   498.958    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   499.041 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   500.422    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   500.505 r  bufgmux_2/O
                         net (fo=2517, routed)        1.195   501.700    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X115Y278                                                    r  ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.812   500.888    
                         clock uncertainty           -0.312   500.576    
    SLICE_X115Y278       FDRE (Setup_fdre_C_CE)      -0.201   500.375    ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        500.375    
                         arrival time                        -504.670    
  -------------------------------------------------------------------
                         slack                                 -4.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.429ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.458ns
    Source Clock Delay      (SCD):    0.240ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.606     0.240    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.511 r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive/Q31
                         net (fo=1, routed)           0.000     0.511    ila_0_inst/inst/n_0_ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/u_srl_drive
    SLICE_X130Y279       SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.829     0.458    ila_0_inst/inst/ila_core_inst/s_dclk
    SLICE_X130Y279                                                    r  ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
                         clock pessimism              0.071     0.529    
                         clock uncertainty            0.312     0.841    
    SLICE_X130Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.940    ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 -0.429    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.208ns (13.997%)  route 1.278ns (86.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 34.625 - 30.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           3.349     3.349    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X90Y300                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y300        FDCE (Prop_fdce_C_Q)         0.165     3.514 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.961     4.475    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X90Y300        LUT1 (Prop_lut1_I0_O)        0.043     4.518 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.317     4.835    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X91Y300        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.699    63.699    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    63.988 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.637    64.625    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X91Y300                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    64.625    
                         clock uncertainty           -0.035    64.589    
    SLICE_X91Y300        FDRE (Setup_fdre_C_R)       -0.304    64.285    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         64.285    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                 59.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.083ns  (logic 0.168ns (15.512%)  route 0.915ns (84.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.741    62.741    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X90Y300                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y300        FDCE (Prop_fdce_C_Q)         0.132    62.873 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.915    63.788    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X92Y301        LUT4 (Prop_lut4_I0_O)        0.036    63.824 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    63.824    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X92Y301        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.447    34.447    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314    34.761 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.703    35.464    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X92Y301                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    35.464    
                         clock uncertainty            0.035    35.499    
    SLICE_X92Y301        FDRE (Hold_fdre_C_D)         0.189    35.688    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -35.688    
                         arrival time                          63.824    
  -------------------------------------------------------------------
                         slack                                 28.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_c
  To Clock:  clk_c

Setup :            0  Failing Endpoints,  Worst Slack      139.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             139.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_c rise@142.857ns - clk_c rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 142.904 - 142.857 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461    -3.577    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.484 r  bufgmux_1/O
                         net (fo=1, routed)           1.558    -1.926    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -1.833 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539    -0.294    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259    -0.035 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447     1.412    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051     1.463 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932     2.395    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)    142.857   142.857 r  
    E19                                               0.000   142.857 r  clk_in_p
                         net (fo=0)                   0.000   142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   143.708 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   144.694    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020   138.674 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352   140.026    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   140.109 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   141.490    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   141.573 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   142.904    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.396   142.508    
                         clock uncertainty           -0.187   142.321    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   142.052    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        142.052    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                139.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.257    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.375 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.133    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.492    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.218     0.274    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.224    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_c

Setup :            0  Failing Endpoints,  Worst Slack       24.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_c rise@428.571ns - clk_out1_clk_wiz_0_1 rise@400.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 428.618 - 428.571 ) 
    Source Clock Delay      (SCD):    0.167ns = ( 400.167 - 400.000 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    400.000   400.000 r  
    E19                                               0.000   400.000 r  clk_in_p
                         net (fo=0)                   0.000   400.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   400.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   402.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073   394.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   396.659    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093   396.752 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132   396.884    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   396.977 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   398.535    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   398.628 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   400.167    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   400.426 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   401.873    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   401.924 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   402.856    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)    428.571   428.571 r  
    E19                                               0.000   428.571 r  clk_in_p
                         net (fo=0)                   0.000   428.571    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   429.422 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   430.408    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020   424.388 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352   425.740    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   425.823 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   427.204    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   427.287 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   428.618    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   427.916    
                         clock uncertainty           -0.318   427.598    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   427.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        427.329    
                         arrival time                        -402.856    
  -------------------------------------------------------------------
                         slack                                 24.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.443    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.561 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.319    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.492    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.555    
                         clock uncertainty            0.318     0.873    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.823    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_c

Setup :            0  Failing Endpoints,  Worst Slack       19.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.810ns  (clk_c rise@857.143ns - clk_out2_clk_wiz_0_1 rise@833.333ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 857.190 - 857.143 ) 
    Source Clock Delay      (SCD):    -0.069ns = ( 833.264 - 833.333 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    833.333   833.333 r  
    E19                                               0.000   833.333 r  clk_in_p
                         net (fo=0)                   0.000   833.333    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   834.287 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   835.368    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073   828.295 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461   829.756    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093   829.849 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132   829.981    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   830.074 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   831.632    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   831.725 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   833.264    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   833.523 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   834.970    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   835.021 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   835.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)    857.143   857.143 r  
    E19                                               0.000   857.143 r  clk_in_p
                         net (fo=0)                   0.000   857.143    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   857.994 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   858.980    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020   852.960 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352   854.312    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   854.395 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   855.776    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   855.859 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   857.190    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   856.487    
                         clock uncertainty           -0.312   856.175    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   855.906    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        855.906    
                         arrival time                        -835.953    
  -------------------------------------------------------------------
                         slack                                 19.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.492    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.555    
                         clock uncertainty            0.312     0.867    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.817    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_c

Setup :           87  Failing Endpoints,  Worst Slack       -2.264ns,  Total Violation     -121.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.588ns  (clk_c rise@5142.857ns - clk_out4_clk_wiz_0_1 rise@5141.270ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 5142.904 - 5142.857 ) 
    Source Clock Delay      (SCD):    -0.069ns = ( 5141.201 - 5141.270 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   5141.270  5141.270 r  
    E19                                               0.000  5141.270 r  clk_in_p
                         net (fo=0)                   0.000  5141.270    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  5142.224 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  5143.305    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073  5136.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461  5137.692    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093  5137.785 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132  5137.917    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  5138.010 r  bufgmux_1/O
                         net (fo=1, routed)           1.558  5139.567    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  5139.660 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539  5141.199    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259  5141.458 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447  5142.905    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051  5142.956 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932  5143.888    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)   5142.857  5142.857 r  
    E19                                               0.000  5142.857 r  clk_in_p
                         net (fo=0)                   0.000  5142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  5143.708 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  5144.694    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.020  5138.674 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352  5140.026    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083  5140.109 r  bufgmux_1/O
                         net (fo=1, routed)           1.381  5141.490    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  5141.573 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331  5142.904    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702  5142.202    
                         clock uncertainty           -0.307  5141.896    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269  5141.626    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                       5141.626    
                         arrival time                       -5143.890    
  -------------------------------------------------------------------
                         slack                                 -2.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_c rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.492ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.693    -1.396    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.366 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.470    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.440 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.492    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.555    
                         clock uncertainty            0.307     0.862    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.812    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_c
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_clk_wiz_0_1 rise@600.000ns - clk_c rise@571.429ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 600.463 - 600.000 ) 
    Source Clock Delay      (SCD):    -0.294ns = ( 571.134 - 571.429 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)    571.429   571.429 r  
    E19                                               0.000   571.429 r  clk_in_p
                         net (fo=0)                   0.000   571.429    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   572.382 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   573.463    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073   566.390 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461   567.851    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   567.944 r  bufgmux_1/O
                         net (fo=1, routed)           1.558   569.502    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   569.595 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   571.134    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   571.393 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   572.840    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   572.891 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   573.824    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    600.000   600.000 r  
    E19                                               0.000   600.000 r  clk_in_p
                         net (fo=0)                   0.000   600.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   600.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   601.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020   595.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566   597.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083   597.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119   597.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   597.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   599.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   599.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   600.463    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   599.761    
                         clock uncertainty           -0.318   599.442    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   599.173    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        599.173    
                         arrival time                        -573.823    
  -------------------------------------------------------------------
                         slack                                 25.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.257    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.375 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.133    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.702    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.765    
                         clock uncertainty            0.318     1.083    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.033    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 200.463 - 200.000 ) 
    Source Clock Delay      (SCD):    0.167ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.341    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.248 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132    -3.116    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.023 r  bufgmux_0/O
                         net (fo=1, routed)           1.558    -1.465    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.372 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539     0.167    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259     0.426 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447     1.873    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051     1.924 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932     2.856    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E19                                               0.000   200.000 r  clk_in_p
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   200.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020   195.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566   197.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083   197.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119   197.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   197.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   199.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   199.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   200.463    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.351   200.112    
                         clock uncertainty           -0.198   199.913    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   199.644    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        199.644    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                196.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.443    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.561 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.319    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.702    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.242     0.460    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.410    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out2_clk_wiz_0_1 rise@166.667ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 200.463 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.069ns = ( 166.597 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.667   166.667 r  
    E19                                               0.000   166.667 r  clk_in_p
                         net (fo=0)                   0.000   166.667    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   167.620 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   168.701    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073   161.628 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461   163.089    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093   163.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132   163.314    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   163.407 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   164.965    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   165.058 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   166.597    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   166.856 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   168.303    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   168.354 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   169.287    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E19                                               0.000   200.000 r  clk_in_p
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   200.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020   195.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566   197.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083   197.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119   197.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   197.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   199.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   199.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   200.463    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   199.761    
                         clock uncertainty           -0.318   199.442    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   199.173    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        199.173    
                         arrival time                        -169.287    
  -------------------------------------------------------------------
                         slack                                 29.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.702    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.765    
                         clock uncertainty            0.318     1.083    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.033    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           87  Failing Endpoints,  Worst Slack       -1.859ns,  Total Violation      -86.102ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.588ns  (clk_out1_clk_wiz_0_1 rise@7400.000ns - clk_out4_clk_wiz_0_1 rise@7398.413ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 7400.463 - 7400.000 ) 
    Source Clock Delay      (SCD):    -0.069ns = ( 7398.343 - 7398.413 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   7398.413  7398.413 r  
    E19                                               0.000  7398.413 r  clk_in_p
                         net (fo=0)                   0.000  7398.413    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  7399.366 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  7400.447    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073  7393.374 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461  7394.835    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093  7394.928 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132  7395.060    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  7395.152 r  bufgmux_1/O
                         net (fo=1, routed)           1.558  7396.710    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  7396.803 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539  7398.342    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259  7398.601 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447  7400.047    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051  7400.098 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932  7401.030    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   7400.000  7400.000 r  
    E19                                               0.000  7400.000 r  clk_in_p
                         net (fo=0)                   0.000  7400.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  7400.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  7401.837    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020  7395.817 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566  7397.383    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083  7397.466 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.119  7397.585    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083  7397.668 r  bufgmux_0/O
                         net (fo=1, routed)           1.381  7399.049    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083  7399.132 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331  7400.463    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702  7399.761    
                         clock uncertainty           -0.318  7399.442    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269  7399.173    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                       7399.173    
                         arrival time                       -7401.032    
  -------------------------------------------------------------------
                         slack                                 -1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.255    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.225 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.186    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.156 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.260    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.230 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.702    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.765    
                         clock uncertainty            0.318     1.083    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.033    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_c
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.810ns  (clk_out2_clk_wiz_0_1 rise@166.667ns - clk_c rise@142.857ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 166.916 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.294ns = ( 142.563 - 142.857 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)    142.857   142.857 r  
    E19                                               0.000   142.857 r  clk_in_p
                         net (fo=0)                   0.000   142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   143.811 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   144.892    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073   137.819 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461   139.280    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   139.373 r  bufgmux_1/O
                         net (fo=1, routed)           1.558   140.931    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   141.024 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   142.563    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   142.822 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   144.269    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   144.320 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   145.252    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.667   166.667 r  
    E19                                               0.000   166.667 r  clk_in_p
                         net (fo=0)                   0.000   166.667    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   167.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   168.504    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020   162.484 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   163.836    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083   163.919 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119   164.038    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   164.121 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   165.502    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   165.585 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   166.916    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   166.213    
                         clock uncertainty           -0.312   165.901    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   165.632    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        165.632    
                         arrival time                        -145.252    
  -------------------------------------------------------------------
                         slack                                 20.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.257    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.375 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.133    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.624    
                         clock uncertainty            0.312     0.936    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.886    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@833.333ns - clk_out1_clk_wiz_0_1 rise@800.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 833.582 - 833.333 ) 
    Source Clock Delay      (SCD):    0.167ns = ( 800.167 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    800.000   800.000 r  
    E19                                               0.000   800.000 r  clk_in_p
                         net (fo=0)                   0.000   800.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   800.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   802.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073   794.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697   796.659    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093   796.752 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132   796.884    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   796.977 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   798.535    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   798.628 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   800.167    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   800.426 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   801.873    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   801.924 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   802.856    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    833.333   833.333 r  
    E19                                               0.000   833.333 r  clk_in_p
                         net (fo=0)                   0.000   833.333    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   834.184 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   835.170    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020   829.150 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   830.502    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083   830.585 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119   830.704    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   830.787 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   832.168    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   832.251 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   833.582    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   832.880    
                         clock uncertainty           -0.318   832.561    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   832.292    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        832.292    
                         arrival time                        -802.856    
  -------------------------------------------------------------------
                         slack                                 29.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.443    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.561 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.319    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.624    
                         clock uncertainty            0.318     0.942    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.892    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      163.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             163.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out2_clk_wiz_0_1 rise@166.667ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 166.916 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.069ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461    -3.577    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132    -3.352    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.259 r  bufgmux_0/O
                         net (fo=1, routed)           1.558    -1.701    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.608 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539    -0.069    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259     0.190 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447     1.637    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051     1.688 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932     2.620    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.667   166.667 r  
    E19                                               0.000   166.667 r  clk_in_p
                         net (fo=0)                   0.000   166.667    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   167.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   168.504    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020   162.484 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   163.836    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083   163.919 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119   164.038    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   164.121 r  bufgmux_0/O
                         net (fo=1, routed)           1.381   165.502    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083   165.585 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   166.916    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.373   166.542    
                         clock uncertainty           -0.192   166.350    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   166.081    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        166.081    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                163.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.226     0.335    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.285    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           87  Failing Endpoints,  Worst Slack       -2.068ns,  Total Violation     -104.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.586ns  (clk_out2_clk_wiz_0_1 rise@12666.665ns - clk_out4_clk_wiz_0_1 rise@12665.079ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 12666.914 - 12666.665 ) 
    Source Clock Delay      (SCD):    -0.069ns = ( 12665.010 - 12665.079 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  12665.079 12665.079 r  
    E19                                               0.000 12665.079 r  clk_in_p
                         net (fo=0)                   0.000 12665.079    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954 12666.033 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081 12667.114    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073 12660.041 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461 12661.502    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093 12661.595 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132 12661.727    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093 12661.819 r  bufgmux_1/O
                         net (fo=1, routed)           1.558 12663.377    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093 12663.470 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539 12665.009    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259 12665.268 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447 12666.715    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051 12666.766 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932 12667.698    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  12666.665 12666.665 r  
    E19                                               0.000 12666.665 r  clk_in_p
                         net (fo=0)                   0.000 12666.665    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851 12667.516 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986 12668.502    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.020 12662.482 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352 12663.834    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083 12663.917 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.119 12664.036    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083 12664.119 r  bufgmux_0/O
                         net (fo=1, routed)           1.381 12665.500    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083 12665.583 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331 12666.914    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702 12666.212    
                         clock uncertainty           -0.312 12665.900    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269 12665.632    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                      12665.632    
                         arrival time                       -12667.699    
  -------------------------------------------------------------------
                         slack                                 -2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_0/O
                         net (fo=1, routed)           0.896    -0.401    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.624    
                         clock uncertainty            0.312     0.936    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.886    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_c
  To Clock:  clk_out4_clk_wiz_0_1

Setup :           87  Failing Endpoints,  Worst Slack       -1.837ns,  Total Violation      -84.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.587ns  (clk_out4_clk_wiz_0_1 rise@6144.444ns - clk_c rise@6142.857ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 6144.693 - 6144.444 ) 
    Source Clock Delay      (SCD):    -0.294ns = ( 6142.563 - 6142.857 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)   6142.857  6142.857 r  
    E19                                               0.000  6142.857 r  clk_in_p
                         net (fo=0)                   0.000  6142.857    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  6143.811 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  6144.892    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.073  6137.819 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.461  6139.280    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093  6139.373 r  bufgmux_1/O
                         net (fo=1, routed)           1.558  6140.930    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093  6141.023 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539  6142.562    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259  6142.821 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447  6144.268    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051  6144.318 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932  6145.250    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   6144.444  6144.444 r  
    E19                                               0.000  6144.444 r  clk_in_p
                         net (fo=0)                   0.000  6144.444    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  6145.295 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  6146.281    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020  6140.261 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352  6141.613    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083  6141.696 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119  6141.815    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  6141.898 r  bufgmux_1/O
                         net (fo=1, routed)           1.381  6143.279    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  6143.362 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331  6144.693    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702  6143.991    
                         clock uncertainty           -0.307  6143.685    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269  6143.416    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                       6143.415    
                         arrival time                       -6145.252    
  -------------------------------------------------------------------
                         slack                                 -1.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_c  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_c rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_c rise edge)      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.644    -1.151    clk_c
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.125 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.453    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.427 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.257    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.375 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.133    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.624    
                         clock uncertainty            0.307     0.931    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.881    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :           87  Failing Endpoints,  Worst Slack       -2.310ns,  Total Violation     -125.291ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.587ns  (clk_out4_clk_wiz_0_1 rise@8401.587ns - clk_out1_clk_wiz_0_1 rise@8400.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 8401.836 - 8401.587 ) 
    Source Clock Delay      (SCD):    0.167ns = ( 8400.167 - 8400.000 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   8400.000  8400.000 r  
    E19                                               0.000  8400.000 r  clk_in_p
                         net (fo=0)                   0.000  8400.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954  8400.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8402.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073  8394.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697  8396.659    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093  8396.752 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.132  8396.884    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093  8396.977 r  bufgmux_0/O
                         net (fo=1, routed)           1.558  8398.534    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093  8398.627 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539  8400.166    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259  8400.425 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447  8401.872    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051  8401.923 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932  8402.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                   8401.587  8401.587 r  
    E19                                               0.000  8401.587 r  clk_in_p
                         net (fo=0)                   0.000  8401.587    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851  8402.438 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  8403.424    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020  8397.404 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352  8398.756    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083  8398.839 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119  8398.958    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  8399.041 r  bufgmux_1/O
                         net (fo=1, routed)           1.381  8400.422    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083  8400.505 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331  8401.836    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702  8401.134    
                         clock uncertainty           -0.318  8400.815    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269  8400.547    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                       8400.547    
                         arrival time                       -8402.856    
  -------------------------------------------------------------------
                         slack                                 -2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.390ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.026    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.000 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.035    -0.965    clk_a
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.939 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.267    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.241 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.443    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.561 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.319    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.624    
                         clock uncertainty            0.318     0.942    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.892    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :           87  Failing Endpoints,  Worst Slack       -2.067ns,  Total Violation     -104.179ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.587ns  (clk_out4_clk_wiz_0_1 rise@501.587ns - clk_out2_clk_wiz_0_1 rise@500.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 501.836 - 501.587 ) 
    Source Clock Delay      (SCD):    -0.069ns = ( 499.931 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    500.000   500.000 r  
    E19                                               0.000   500.000 r  clk_in_p
                         net (fo=0)                   0.000   500.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954   500.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   502.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.073   494.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.461   496.423    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093   496.516 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.132   496.648    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093   496.741 r  bufgmux_0/O
                         net (fo=1, routed)           1.558   498.298    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093   498.391 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539   499.930    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259   500.189 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447   501.636    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051   501.687 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932   502.620    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    501.587   501.587 r  
    E19                                               0.000   501.587 r  clk_in_p
                         net (fo=0)                   0.000   501.587    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   502.438 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   503.424    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020   497.404 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352   498.756    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083   498.839 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119   498.958    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   499.041 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   500.422    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   500.505 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   501.836    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.702   501.134    
                         clock uncertainty           -0.312   500.822    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   500.553    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        500.553    
                         arrival time                        -502.620    
  -------------------------------------------------------------------
                         slack                                 -2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_b
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_0/O
                         net (fo=1, routed)           0.672    -0.392    clk_w0
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.063     0.624    
                         clock uncertainty            0.312     0.936    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.886    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      122.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.397ns  (clk_out4_clk_wiz_0_1 rise@125.397ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.310ns (11.527%)  route 2.379ns (88.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 125.646 - 125.397 ) 
    Source Clock Delay      (SCD):    -0.069ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.073    -5.038 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.461    -3.577    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.132    -3.352    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.259 r  bufgmux_1/O
                         net (fo=1, routed)           1.558    -1.701    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -1.608 r  bufgmux_2/O
                         net (fo=2517, routed)        1.539    -0.069    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/XSDB_CLK_I
    SLICE_X118Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y309       FDRE (Prop_fdre_C_Q)         0.259     0.190 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.447     1.637    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X102Y305       LUT2 (Prop_lut2_I1_O)        0.051     1.688 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          0.932     2.620    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X113Y313       FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    125.397   125.397 r  
    E19                                               0.000   125.397 r  clk_in_p
                         net (fo=0)                   0.000   125.397    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   126.248 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   127.234    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.020   121.214 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.352   122.566    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083   122.649 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.119   122.768    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   122.851 r  bufgmux_1/O
                         net (fo=1, routed)           1.381   124.232    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083   124.315 r  bufgmux_2/O
                         net (fo=2517, routed)        1.331   125.646    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/XSDB_CLK_I
    SLICE_X113Y313                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                         clock pessimism             -0.373   125.272    
                         clock uncertainty           -0.182   125.090    
    SLICE_X113Y313       FDPE (Recov_fdpe_C_PRE)     -0.269   124.821    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        124.821    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                122.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@62.698ns period=125.397ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.469%)  route 0.758ns (86.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.734    -1.795 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.644    -1.151    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.035    -1.090    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.064 r  bufgmux_1/O
                         net (fo=1, routed)           0.672    -0.392    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.366 r  bufgmux_2/O
                         net (fo=2517, routed)        0.684     0.318    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X106Y312                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y312       FDCE (Prop_fdce_C_Q)         0.118     0.436 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.758     1.194    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X106Y303       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.160    -2.089 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.693    -1.396    clk_wiz_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_inst/inst/clkout4_buf/O
                         net (fo=1, routed)           0.039    -1.327    clk_d
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.297 r  bufgmux_1/O
                         net (fo=1, routed)           0.896    -0.401    clk_w1
    BUFGCTRL_X0Y26       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -0.371 r  bufgmux_2/O
                         net (fo=2517, routed)        0.932     0.561    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X106Y303                                                    r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.226     0.335    
    SLICE_X106Y303       FDCE (Remov_fdce_C_CLR)     -0.050     0.285    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.909    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.356ns (8.883%)  route 3.651ns (91.117%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 34.629 - 30.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.447     4.447    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     4.761 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.700     5.461    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X90Y301                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDCE (Prop_fdce_C_Q)         0.223     5.684 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.560     6.244    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X89Y301        LUT6 (Prop_lut6_I3_O)        0.043     6.287 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[27]_i_2/O
                         net (fo=7, routed)           0.384     6.670    dbg_hub/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X93Y301        LUT6 (Prop_lut6_I4_O)        0.043     6.713 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          1.140     7.853    dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X102Y305       LUT2 (Prop_lut2_I0_O)        0.047     7.900 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          1.568     9.468    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X109Y309       FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.699    33.699    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    33.988 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.641    34.629    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X109Y309                                                    r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.773    35.402    
                         clock uncertainty           -0.035    35.366    
    SLICE_X109Y309       FDCE (Recov_fdce_C_CLR)     -0.303    35.063    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         35.063    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 25.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.172%)  route 0.108ns (51.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     2.496 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.342     2.838    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X93Y310                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y310        FDPE (Prop_fdpe_C_Q)         0.100     2.938 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.108     3.045    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X92Y309        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.866     2.866    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     2.959 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=265, routed)         0.385     3.344    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X92Y309                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.491     2.853    
    SLICE_X92Y309        FDPE (Remov_fdpe_C_PRE)     -0.052     2.801    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.245    





