11:28:44 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Tue Nov 30 23:41:05 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module ws2812
@E: CG191 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":44:27:44:31|Cannot handle system function $ceil yet

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:41:06 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:41:06 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Tue Nov 30 23:51:48 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@E: CG103 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":21:24:21:24|Expecting expression
@E: CG326 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":194:0:193:8|Macro default_nettype cannot be used within a module
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":194:0:193:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:51:49 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:51:49 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Tue Nov 30 23:52:10 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@E: CG103 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":21:24:21:24|Expecting expression
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":193:0:193:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:52:11 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:52:11 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Tue Nov 30 23:53:00 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@E: CG103 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":11:24:11:24|Expecting expression
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":130:0:130:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:53:00 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:53:00 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Tue Nov 30 23:53:26 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module ws2812
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_0_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_1_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_2_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_3_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_4_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_5_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_6_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_reg_7_[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":55:4:55:9|Pruning unused register led_color[23:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Register bit data is always 0.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register rgb_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register led_counter[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":63:4:63:9|Pruning unused register bit_counter[1:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":2:22:2:29|Input rgb_data is unused.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":3:21:3:27|Input led_num is unused.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":4:15:4:19|Input write is unused.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":5:15:5:19|Input reset is unused.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":6:15:6:17|Input clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:53:26 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":1:7:1:12|Selected library: work cell: ws2812 view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":1:7:1:12|Selected library: work cell: ws2812 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:53:26 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:53:26 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":1:7:1:12|Selected library: work cell: ws2812 view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v":1:7:1:12|Selected library: work cell: ws2812 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:53:28 2021

###########################################################]
Pre-mapping Report

# Tue Nov 30 23:53:28 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ws2812

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:53:29 2021

###########################################################]
Map & Optimize Report

# Tue Nov 30 23:53:29 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O data which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O data which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 30 23:53:31 2021
#


Top view:               ws2812
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for ws2812 

Mapping to part: ice40ul640swg16
I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 24MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:53:31 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ws2812...
Warning: Removing the net 'rgb_data[21]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[17]' becasue it is not driving any logic
Warning: Removing the net 'led_num[5]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[7]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[8]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[15]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[0]' becasue it is not driving any logic
Warning: Removing the net 'led_num[7]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[9]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[14]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[1]' becasue it is not driving any logic
Warning: Removing the net 'led_num[0]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[2]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[13]' becasue it is not driving any logic
Warning: Removing the net 'led_num[1]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[3]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[22]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[12]' becasue it is not driving any logic
Warning: Removing the net 'led_num[2]' becasue it is not driving any logic
Warning: Removing the net 'clk' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[4]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[23]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[19]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[11]' becasue it is not driving any logic
Warning: Removing the net 'led_num[3]' becasue it is not driving any logic
Warning: Removing the net 'write' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[5]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[20]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[18]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[10]' becasue it is not driving any logic
Warning: Removing the net 'reset' becasue it is not driving any logic
Warning: Removing the net 'led_num[4]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[6]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[16]' becasue it is not driving any logic
Warning: Removing the net 'led_num[6]' becasue it is not driving any logic

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ws2812

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ws2812...
Warning: Removing the net 'rgb_data[21]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[17]' becasue it is not driving any logic
Warning: Removing the net 'led_num[5]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[7]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[8]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[15]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[0]' becasue it is not driving any logic
Warning: Removing the net 'led_num[7]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[9]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[14]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[1]' becasue it is not driving any logic
Warning: Removing the net 'led_num[0]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[2]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[13]' becasue it is not driving any logic
Warning: Removing the net 'led_num[1]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[3]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[22]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[12]' becasue it is not driving any logic
Warning: Removing the net 'led_num[2]' becasue it is not driving any logic
Warning: Removing the net 'clk' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[4]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[23]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[19]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[11]' becasue it is not driving any logic
Warning: Removing the net 'led_num[3]' becasue it is not driving any logic
Warning: Removing the net 'write' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[5]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[20]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[18]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[10]' becasue it is not driving any logic
Warning: Removing the net 'reset' becasue it is not driving any logic
Warning: Removing the net 'led_num[4]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[6]' becasue it is not driving any logic
Warning: Removing the net 'rgb_data[16]' becasue it is not driving any logic
Warning: Removing the net 'led_num[6]' becasue it is not driving any logic

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ws2812

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ws2812" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\ws2812_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ws2812 --outdir C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\ws2812_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ws2812
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ws2812/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	36
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	0/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 36
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 36
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name ws2812
Lpc file:  "C:\Users\thollis\Google Drive\Verilog\WS2812/SPI.lpc" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer both -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable left -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc left -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Tue Nov 30 23:59:14 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4233:7:4233:17|Synthesizing module SB_I2C_FIFO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Synthesizing module SPI in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":222:11:222:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":227:25:227:36|Referenced variable hard0_SBDATo is not in sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":225:25:225:36|Referenced variable hard1_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:59:14 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:59:14 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:59:14 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 23:59:16 2021

###########################################################]
Pre-mapping Report

# Tue Nov 30 23:59:16 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                            Clock                     Clock
Clock                             Frequency     Period        Type                                             Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
SPI|I2C1_SCLo_derived_clock       5.4 MHz       184.515       derived (from SPI|ssm_SBCLKi_inferred_clock)     Autoconstr_clkgroup_0     0    
SPI|ssm_SBCLKi_inferred_clock     108.4 MHz     9.226         inferred                                         Autoconstr_clkgroup_0     15   
==============================================================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":233:4:233:9|Found inferred clock SPI|ssm_SBCLKi_inferred_clock which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:59:17 2021

###########################################################]
Map & Optimize Report

# Tue Nov 30 23:59:17 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":265:25:265:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":215:24:215:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":265:25:265:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":265:25:265:49|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 3 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":215:24:215:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":215:24:215:48|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 8 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:52|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":233:4:233:9|Found counter in view:work.SPI(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: FX741 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:23:320:52|Part ice40ul640 does not support tristates
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 23:59:17 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 00:00:32 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4233:7:4233:17|Synthesizing module SB_I2C_FIFO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Synthesizing module SPI in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":222:11:222:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":227:25:227:36|Referenced variable hard0_SBDATo is not in sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":225:25:225:36|Referenced variable hard1_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:00:33 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:00:33 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:00:33 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:00:34 2021

###########################################################]
Pre-mapping Report

# Wed Dec 01 00:00:35 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                            Clock                     Clock
Clock                             Frequency     Period        Type                                             Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
SPI|I2C1_SCLo_derived_clock       5.4 MHz       184.515       derived (from SPI|ssm_SBCLKi_inferred_clock)     Autoconstr_clkgroup_0     0    
SPI|ssm_SBCLKi_inferred_clock     108.4 MHz     9.226         inferred                                         Autoconstr_clkgroup_0     15   
==============================================================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":233:4:233:9|Found inferred clock SPI|ssm_SBCLKi_inferred_clock which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 00:00:35 2021

###########################################################]
Map & Optimize Report

# Wed Dec 01 00:00:36 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":265:25:265:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":215:24:215:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":265:25:265:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":265:25:265:49|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 3 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":215:24:215:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":215:24:215:48|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 8 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:52|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":233:4:233:9|Found counter in view:work.SPI(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: FX741 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:23:320:52|Part ice40ul640 does not support tristates
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 00:00:37 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 secondsLpc file:  "C:/Users/thollis/Google Drive/Verilog/WS2812/SPI.lpc" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer right -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable left -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc left -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer right -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable left -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc left -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 00:06:01 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v changed - recompiling
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4233:7:4233:17|Synthesizing module SB_I2C_FIFO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Synthesizing module SPI in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":221:11:221:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":226:25:226:36|Referenced variable hard0_SBDATo is not in sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":224:25:224:36|Referenced variable hard1_SBDATo is not in sensitivity list.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:06:01 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:06:02 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:06:02 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:06:03 2021

###########################################################]
Pre-mapping Report

# Wed Dec 01 00:06:04 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                            Clock                     Clock
Clock                             Frequency     Period        Type                                             Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
SPI|I2C1_SCLo_derived_clock       5.4 MHz       184.515       derived (from SPI|ssm_SBCLKi_inferred_clock)     Autoconstr_clkgroup_0     0    
SPI|ssm_SBCLKi_inferred_clock     108.4 MHz     9.226         inferred                                         Autoconstr_clkgroup_0     15   
==============================================================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Found inferred clock SPI|ssm_SBCLKi_inferred_clock which controls 15 sequential elements including trans_count[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 00:06:04 2021

###########################################################]
Map & Optimize Report

# Wed Dec 01 00:06:05 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":264:25:264:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":213:24:213:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":264:25:264:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":264:25:264:49|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 3 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:48|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 8 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":213:24:213:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":213:24:213:52|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Found counter in view:work.SPI(verilog) instance trans_count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  62 /        14
@N: FX271 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Replicating instance trans_count[0] (in view: work.SPI(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O sb_idle which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O strobe which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O pup which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O start which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":313:21:313:41|Unbuffered I/O SBACKo which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":313:21:313:41|Unbuffered I/O SBACKo which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O sb_idle which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O strobe which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O pup which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O start which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":313:21:313:41|Unbuffered I/O SBACKo which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":204:26:204:56|Unbuffered I/O hard_SBADRi[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":313:21:313:41|Unbuffered I/O SBACKo which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_s[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count_cry_c[4] which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock SPI|I2C1_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 instances converted, 16 sequential instances remain driven by gated/generated clocks

=========================================================================== Gated/Generated Clocks ============================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance         Explanation                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SB_I2C_INST_LT_RNO                SB_LUT4                1          SB_I2C_INST_LT          No gated clock conversion method for cell cell:sb_ice.SB_I2C_FIFO
@K:CKID0002       ssm_SBCLKi_inferred_clock_RNO     SB_LUT4                15         trans_count_fast[0]     No clocks found on inputs                                        
===============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock SPI|ssm_SBCLKi_inferred_clock with period 5.68ns. Please declare a user-defined clock on object "n:ssm_SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 01 00:06:06 2021
#


Top view:               SPI
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
SPI|ssm_SBCLKi_inferred_clock     176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
System                            1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
=======================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
SPI|ssm_SBCLKi_inferred_clock  SPI|ssm_SBCLKi_inferred_clock  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|ssm_SBCLKi_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                       Arrival           
Instance                Reference                         Type         Pin     Net                     Time        Slack 
                        Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------
trans_count[1]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     Q       trans_count[1]          0.796       -1.002
trans_count[0]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     Q       trans_count[0]          0.796       -0.929
trans_count[2]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     Q       trans_count[2]          0.796       -0.929
trans_count[3]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     Q       trans_count[3]          0.796       -0.867
trans_count_fast[0]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     Q       trans_count_fast[0]     0.796       -0.805
IPDONE_i                SPI|ssm_SBCLKi_inferred_clock     SB_DFFR      Q       IPDONE                  0.796       0.958 
load_d1                 SPI|ssm_SBCLKi_inferred_clock     SB_DFFR      Q       load_d1                 0.796       0.958 
pup                     SPI|ssm_SBCLKi_inferred_clock     SB_DFFS      Q       pup                     0.796       0.958 
start                   SPI|ssm_SBCLKi_inferred_clock     SB_DFFR      Q       start                   0.796       0.958 
trans_count[5]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     Q       trans_count[5]          0.796       0.958 
=========================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                          Required           
Instance                Reference                         Type         Pin     Net                        Time         Slack 
                        Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------
IPDONE_i                SPI|ssm_SBCLKi_inferred_clock     SB_DFFR      D       IPDONE_i_0                 5.522        -1.002
trans_count[0]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     D       trans_count_lm[0]          5.522        -0.929
trans_count_fast[0]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     D       trans_count_lm_fast[0]     5.522        -0.929
trans_count[0]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
trans_count[1]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
trans_count[2]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
trans_count[3]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
trans_count[4]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
trans_count[5]          SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
trans_count_fast[0]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFER     E       trans_counte_0_i           5.677        -0.847
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
trans_count[1]          SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]          Net          -        -       1.599     -           12        
ssm_SBADRi_3_0_.m5      SB_LUT4      I0       In      -         2.395       -         
ssm_SBADRi_3_0_.m5      SB_LUT4      O        Out     0.661     3.056       -         
ssm_SBADRi_3_0_.N_6     Net          -        -       1.371     -           3         
IPDONE_i_RNO            SB_LUT4      I1       In      -         4.427       -         
IPDONE_i_RNO            SB_LUT4      O        Out     0.589     5.017       -         
IPDONE_i_0              Net          -        -       1.507     -           1         
IPDONE_i                SB_DFFR      D        In      -         6.524       -         
======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            trans_count[0] / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
trans_count[0]             SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]             Net          -        -       1.599     -           8         
trans_count_RNIOK9D[0]     SB_LUT4      I1       In      -         2.395       -         
trans_count_RNIOK9D[0]     SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]           Net          -        -       1.371     -           2         
trans_count_RNO[0]         SB_LUT4      I1       In      -         4.355       -         
trans_count_RNO[0]         SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm[0]          Net          -        -       1.507     -           1         
trans_count[0]             SB_DFFER     D        In      -         6.451       -         
=========================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[2] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
trans_count[2]          SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[2]          Net          -        -       1.599     -           12        
ssm_SBADRi_3_0_.m5      SB_LUT4      I1       In      -         2.395       -         
ssm_SBADRi_3_0_.m5      SB_LUT4      O        Out     0.589     2.984       -         
ssm_SBADRi_3_0_.N_6     Net          -        -       1.371     -           3         
IPDONE_i_RNO            SB_LUT4      I1       In      -         4.355       -         
IPDONE_i_RNO            SB_LUT4      O        Out     0.589     4.944       -         
IPDONE_i_0              Net          -        -       1.507     -           1         
IPDONE_i                SB_DFFR      D        In      -         6.451       -         
======================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[0] / Q
    Ending point:                            trans_count_fast[0] / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
trans_count[0]              SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[0]              Net          -        -       1.599     -           8         
trans_count_RNIOK9D[0]      SB_LUT4      I1       In      -         2.395       -         
trans_count_RNIOK9D[0]      SB_LUT4      O        Out     0.589     2.984       -         
trans_count_s[0]            Net          -        -       1.371     -           2         
trans_count_fast_RNO[0]     SB_LUT4      I1       In      -         4.355       -         
trans_count_fast_RNO[0]     SB_LUT4      O        Out     0.589     4.944       -         
trans_count_lm_fast[0]      Net          -        -       1.507     -           1         
trans_count_fast[0]         SB_DFFER     D        In      -         6.451       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.878

    Number of logic level(s):                2
    Starting point:                          trans_count[1] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
trans_count[1]          SB_DFFER     Q        Out     0.796     0.796       -         
trans_count[1]          Net          -        -       1.599     -           12        
IPDONE_i_RNO_0          SB_LUT4      I0       In      -         2.395       -         
IPDONE_i_RNO_0          SB_LUT4      O        Out     0.661     3.056       -         
un1_trans_count_1_0     Net          -        -       1.371     -           1         
IPDONE_i_RNO            SB_LUT4      I3       In      -         4.427       -         
IPDONE_i_RNO            SB_LUT4      O        Out     0.465     4.893       -         
IPDONE_i_0              Net          -        -       1.507     -           1         
IPDONE_i                SB_DFFR      D        In      -         6.399       -         
======================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice40ul640swg16
Cell usage:
SB_CARRY        5 uses
SB_DFFER        7 uses
SB_DFFR         6 uses
SB_DFFS         2 uses
SB_HFOSC        1 use
SB_I2C_FIFO     1 use
SB_LUT4         58 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (2%)
Total load per clock:
   SPI|ssm_SBCLKi_inferred_clock: 16

@S |Mapping Summary:
Total  LUTs: 58 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 58 = 58 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 00:06:06 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt
WS2812_Implmnt: newer file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance SB_HFOSC_INST. default value (0) is added.
Warning: property SDA_OUTPUT_DELAYED doesn't exist at instance SB_I2C_INST_LT. default value (0) is added.
Warning: property I2C_FIFO_ENB doesn't exist at instance SB_I2C_INST_LT. default value (DISABLED) is added.
Warning: Invalid SB_I2C_FIFO parameter name: "SCL_INPUT_FILTERED" SB_I2C_FIFO parameter "SCL_INPUT_FILTERED" is ignored(SB_I2C_FIFO SB_I2C_INST_LT)
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI --outdir C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	1
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	58/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 65
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 65
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name SPI
Lpc file:  "C:/Users/thollis/Google Drive/Verilog/WS2812/SPI.lpc" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer right -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable none -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc left -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer right -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready none -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable none -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc left -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
Lpc file:  "C:/Users/thollis/Google Drive/Verilog/WS2812/SPI.lpc" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer right -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready left -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable none -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc none -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
cmd:  "C:\lscc\iCEcube2.2020.12\LSE\bin\nt\ipgen.exe" 
arguments: "-n SPI -lang verilog -arch ICE40UL -type serialbus -freq 8 -i2c left -i2c_general_call_enable none -i2c_wakeup_enable none -i2c_iobuffer right -i2c_rate_left 400 -i2c_rate_right 100 -i2c_addr_left 10000 -i2c_addr_right 10000 -i2c_arbitration_lost none -i2c_txrx_ready left -i2c_overrun none -i2c_general_call none -i2c_sda_input both -i2c_sda_output none -i2c_fifo_enable none -i2c_fifo_clkstr none -i2c_fifo_rxalmostf_left 31 -i2c_fifo_txalmoste_left 15 -i2c_fifo_rxalmostf_right 31 -i2c_fifo_txalmoste_right 1 -i2c_fifo_intr_gc none -i2c_fifo_intr_nack none -i2c_fifo_mrxrdy none -i2c_fifo_intr_arbit none -i2c_fifo_txsync none -i2c_fifo_txunder none -i2c_fifo_rxover none" 
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 00:54:28 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v changed - recompiling
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4233:7:4233:17|Synthesizing module SB_I2C_FIFO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Synthesizing module SPI in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":221:11:221:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":226:25:226:36|Referenced variable hard0_SBDATo is not in sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":224:25:224:36|Referenced variable hard1_SBDATo is not in sensitivity list.
@W: CL279 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":232:4:232:9|Pruning register bits 5 to 4 of trans_count[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:54:28 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:54:29 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:54:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v":76:7:76:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 00:54:30 2021

###########################################################]
Pre-mapping Report

# Wed Dec 01 00:54:31 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                            Clock                     Clock
Clock                             Frequency     Period        Type                                             Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
SPI|I2C1_SCLo_derived_clock       5.5 MHz       180.577       derived (from SPI|ssm_SBCLKi_inferred_clock)     Autoconstr_clkgroup_0     0    
SPI|ssm_SBCLKi_inferred_clock     110.8 MHz     9.029         inferred                                         Autoconstr_clkgroup_0     13   
==============================================================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Found inferred clock SPI|ssm_SBCLKi_inferred_clock which controls 13 sequential elements including trans_count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 00:54:32 2021

###########################################################]
Map & Optimize Report

# Wed Dec 01 00:54:32 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":264:25:264:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":213:24:213:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":264:25:264:49|ROM un1_trans_count[3:1] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":264:25:264:49|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 3 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:48|ROM ssm_SBDATi[7:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":214:24:214:48|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 8 bits.
@W: FA239 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":213:24:213:52|ROM ssm_SBADRi[3:0] (in view: work.SPI(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":213:24:213:52|Found ROM .delname. (in view: work.SPI(verilog)) with 13 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Removing sequential instance trans_count[3] (in view: work.SPI(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  49 /        11



@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O sb_idle which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O strobe which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O pup which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O start which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_17_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_15_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i_e_x0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_22_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_27_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_29_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_34_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_37_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_39_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_41_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_11_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i_e_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_32_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_6_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m45 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_17_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_41_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m45 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O sb_idle which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":279:4:279:9|Unbuffered I/O strobe which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O pup which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O trans_count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O start which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O load_d1_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_17_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_15_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i_e_x0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_22_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_27_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_29_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_34_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_37_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_39_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_41_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O run_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_11_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":232:4:232:9|Unbuffered I/O IPDONE_i_e_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_32_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_6_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m45 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":200:26:200:56|Unbuffered I/O hard_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBWRi_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O hard_SBCSi_0_i[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":203:26:203:56|Unbuffered I/O hard_SBSTBi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_17_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_15_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_11_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_6_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_41_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_39_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_37_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_34_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_32_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_29_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_27_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O N_22_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":205:26:205:56|Unbuffered I/O hard_SBDATi[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":222:8:222:11|Unbuffered I/O SBDATo[9] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m45 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":320:35:320:47|Unbuffered I/O SB_HFOSC_INST which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":209:25:209:52|Unbuffered I/O ssm_SBCLKi which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\spi.v":322:48:322:61|Unbuffered I/O SB_I2C_INST_LT which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\generic\sb_ice40.v":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock SPI|I2C1_SCLo_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

========================================================================= Gated/Generated Clocks ==========================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance     Explanation                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SB_I2C_INST_LT_RNO                SB_LUT4                1          SB_I2C_INST_LT      No gated clock conversion method for cell cell:sb_ice.SB_I2C_FIFO
@K:CKID0002       ssm_SBCLKi_inferred_clock_RNO     SB_LUT4                11         IPDONE_i            No clocks found on inputs                                        
===========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock SPI|ssm_SBCLKi_inferred_clock with period 5.68ns. Please declare a user-defined clock on object "n:ssm_SBCLKi"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 01 00:54:33 2021
#


Top view:               SPI
Requested Frequency:    176.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.002

                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
SPI|ssm_SBCLKi_inferred_clock     176.2 MHz     149.7 MHz     5.677         6.679         -1.002     inferred     Autoconstr_clkgroup_0
System                            1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
=======================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
SPI|ssm_SBCLKi_inferred_clock  SPI|ssm_SBCLKi_inferred_clock  |  5.677       -1.002  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|ssm_SBCLKi_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                 Arrival           
Instance           Reference                         Type        Pin     Net                Time        Slack 
                   Clock                                                                                      
--------------------------------------------------------------------------------------------------------------
IPDONE_i           SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       IPDONE             0.796       -1.002
trans_count[2]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       N_23_i             0.796       -1.002
start              SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       start              0.796       -0.898
trans_count[0]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       trans_count[0]     0.796       -0.898
trans_count[1]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       trans_count[1]     0.796       -0.774
load_d1            SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       load_d1            0.796       0.958 
pup                SPI|ssm_SBCLKi_inferred_clock     SB_DFFS     Q       pup                0.796       0.958 
load_d2            SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       load_d2            0.796       1.031 
run                SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     Q       run                0.796       1.031 
sb_idle            SPI|ssm_SBCLKi_inferred_clock     SB_DFFS     Q       sb_idle            0.796       1.062 
==============================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                   Required           
Instance           Reference                         Type        Pin     Net                  Time         Slack 
                   Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------
IPDONE_i           SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       IPDONE_i_0           5.522        -1.002
trans_count[0]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       trans_count_3[0]     5.522        -1.002
trans_count[2]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       trans_count_3[2]     5.522        -0.878
trans_count[1]     SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       trans_count_3[1]     5.522        -0.805
pup                SPI|ssm_SBCLKi_inferred_clock     SB_DFFS     D       pup_0                5.522        0.958 
run                SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       run_0                5.522        0.958 
start              SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       start_2              5.522        0.958 
load_d1            SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       load_d1_2_0_i        5.522        1.031 
sb_idle            SPI|ssm_SBCLKi_inferred_clock     SB_DFFS     D       sb_idle_0            5.522        1.031 
strobe             SPI|ssm_SBCLKi_inferred_clock     SB_DFFR     D       strobe_0             5.522        1.031 
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE             Net         -        -       1.599     -           23        
IPDONE_i_RNO_0     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I1       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.589     5.017       -         
IPDONE_i_0         Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.524       -         
================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.002

    Number of logic level(s):                2
    Starting point:                          trans_count[2] / Q
    Ending point:                            trans_count[0] / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
trans_count[2]           SB_DFFR     Q        Out     0.796     0.796       -         
N_23_i                   Net         -        -       1.599     -           18        
trans_count_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
trans_count_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
trans_count_0_1_0[0]     Net         -        -       1.371     -           1         
trans_count_RNO[0]       SB_LUT4     I1       In      -         4.427       -         
trans_count_RNO[0]       SB_LUT4     O        Out     0.589     5.017       -         
trans_count_3[0]         Net         -        -       1.507     -           1         
trans_count[0]           SB_DFFR     D        In      -         6.524       -         
======================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.971

    Number of logic level(s):                2
    Starting point:                          IPDONE_i / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
IPDONE_i           SB_DFFR     Q        Out     0.796     0.796       -         
IPDONE             Net         -        -       1.599     -           23        
IPDONE_i_RNO_1     SB_LUT4     I0       In      -         2.395       -         
IPDONE_i_RNO_1     SB_LUT4     O        Out     0.661     3.056       -         
IPDONE_i_RNO_1     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I2       In      -         4.427       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.558     4.986       -         
IPDONE_i_0         Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.492       -         
================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.929

    Number of logic level(s):                2
    Starting point:                          trans_count[2] / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
trans_count[2]     SB_DFFR     Q        Out     0.796     0.796       -         
N_23_i             Net         -        -       1.599     -           18        
IPDONE_i_RNO_0     SB_LUT4     I1       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.589     2.984       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I1       In      -         4.355       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.589     4.944       -         
IPDONE_i_0         Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.451       -         
================================================================================
Total path delay (propagation time + setup) of 6.606 is 2.129(32.2%) logic and 4.477(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.677
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.522

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                2
    Starting point:                          start / Q
    Ending point:                            IPDONE_i / D
    The start point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C
    The end   point is clocked by            SPI|ssm_SBCLKi_inferred_clock [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
start              SB_DFFR     Q        Out     0.796     0.796       -         
start              Net         -        -       1.599     -           9         
IPDONE_i_RNO_0     SB_LUT4     I2       In      -         2.395       -         
IPDONE_i_RNO_0     SB_LUT4     O        Out     0.558     2.953       -         
IPDONE_i_RNO_0     Net         -        -       1.371     -           1         
IPDONE_i_RNO       SB_LUT4     I1       In      -         4.324       -         
IPDONE_i_RNO       SB_LUT4     O        Out     0.589     4.913       -         
IPDONE_i_0         Net         -        -       1.507     -           1         
IPDONE_i           SB_DFFR     D        In      -         6.420       -         
================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice40ul640swg16
Cell usage:
SB_DFFR         9 uses
SB_DFFS         2 uses
SB_HFOSC        1 use
SB_I2C_FIFO     1 use
SB_LUT4         51 uses

I/O Register bits:                  0
Register bits not including I/Os:   11 (1%)
Total load per clock:
   SPI|ssm_SBCLKi_inferred_clock: 12

@S |Mapping Summary:
Total  LUTs: 51 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 00:54:34 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
Warning: property SDA_OUTPUT_DELAYED doesn't exist at instance SB_I2C_INST_LT. default value (0) is added.
Warning: property I2C_FIFO_ENB doesn't exist at instance SB_I2C_INST_LT. default value (DISABLED) is added.
Warning: Invalid SB_I2C_FIFO parameter name: "SCL_INPUT_FILTERED" SB_I2C_FIFO parameter "SCL_INPUT_FILTERED" is ignored(SB_I2C_FIFO SB_I2C_INST_LT)
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance SB_HFOSC_INST. default value (0) is added.
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI --outdir C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	51
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	1
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	51/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 65
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 65
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
Warning: property SDA_OUTPUT_DELAYED doesn't exist at instance SB_I2C_INST_LT. default value (0) is added.
Warning: property I2C_FIFO_ENB doesn't exist at instance SB_I2C_INST_LT. default value (DISABLED) is added.
Warning: Invalid SB_I2C_FIFO parameter name: "SCL_INPUT_FILTERED" SB_I2C_FIFO parameter "SCL_INPUT_FILTERED" is ignored(SB_I2C_FIFO SB_I2C_INST_LT)
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance SB_HFOSC_INST. default value (0) is added.
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 11:22:15 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ram
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 11:22:15 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 11:22:15 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 11:22:15 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 11:22:16 2021

###########################################################]
Pre-mapping Report

# Wed Dec 01 11:22:17 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|rclk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_1     8    
ram|wclk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     8    
=====================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Found inferred clock ram|wclk which controls 8 sequential elements including mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":17:1:17:6|Found inferred clock ram|rclk which controls 8 sequential elements including dout[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 11:22:17 2021

###########################################################]
Map & Optimize Report

# Wed Dec 01 11:22:17 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|RAM mem[7:0] (in view: work.ram(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":17:1:17:6|Boundary register dout[7:0] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Unbuffered I/O mem_mem_0_0 which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       rclk                port                   1          mem_mem_0_0    
@K:CKID0002       wclk                port                   1          mem_mem_0_0    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock ram|wclk with period 1000.00ns. Please declare a user-defined clock on object "p:wclk"
@W: MT420 |Found inferred clock ram|rclk with period 1000.00ns. Please declare a user-defined clock on object "p:rclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 01 11:22:18 2021
#


Top view:               ram
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
ram|rclk           1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_1
ram|wclk           1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for ram 

Mapping to part: ice40ul640swg16
Cell usage:
SB_RAM512x8     1 use
SB_LUT4         0 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   ram|wclk: 1
   ram|rclk: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 11:22:18 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt
WS2812_Implmnt: newer file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ram...
Warning: The terminal mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ram

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name ram


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ram" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\ram_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ram --outdir C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer\ram_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ram
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812/WS2812_Implmnt\sbt\netlist\oadb-ram/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	37
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	0/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 37
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 37
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name ram
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 11:29:23 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\hf_osc.v" (library work)
@E: CS219 :"C:\Users\thollis\Google Drive\Verilog\WS2812\hf_osc.v":1:0:1:7|Expecting one of the keywords module, primitive or macromodule
@W: CS137 :"C:\Users\thollis\Google Drive\Verilog\WS2812\hf_osc.v":5:15:5:34|Bad property value for ROUTE_THROUGH_FABRIC
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 11:29:23 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 11:29:23 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 11:30:17 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\SPI.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\hf_osc.v" (library work)
@E: CS219 :"C:\Users\thollis\Google Drive\Verilog\WS2812\hf_osc.v":1:0:1:7|Expecting one of the keywords module, primitive or macromodule
@W: CS133 :"C:\Users\thollis\Google Drive\Verilog\WS2812\hf_osc.v":5:15:5:34|Ignoring property ROUTE_THROUGH_FABRIC
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 11:30:17 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 11:30:18 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 15:41:59 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v" (library work)
@E: CS204 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Signal read_en is missing from port list
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":24:0:24:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 15:41:59 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 15:41:59 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Wed Dec 01 15:42:19 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v" (library work)
Verilog syntax check successful!
Selecting top level module ram
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":17:1:17:6|Pruning unused register dout_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":6:17:6:23|Sharing sequential element dout_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 15:42:19 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 15:42:20 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 15:42:20 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812\ram.v":1:7:1:9|Selected library: work cell: ram view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 01 15:42:21 2021

###########################################################]
Pre-mapping Report

# Wed Dec 01 15:42:21 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist ram

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
ram|rclk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     9    
ram|wclk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_1     8    
=====================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Found inferred clock ram|rclk which controls 9 sequential elements including dout_1[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|Found inferred clock ram|wclk which controls 8 sequential elements including mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 15:42:21 2021

###########################################################]
Map & Optimize Report

# Wed Dec 01 15:42:21 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[0] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[1] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[2] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[3] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[4] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[5] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[6] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Boundary register dout_1[7] (in view: work.ram(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":12:1:12:6|RAM mem[7:0] (in view: work.ram(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: FX741 :"c:\users\thollis\google drive\verilog\ws2812\ram.v":6:17:6:23|Part ice40ul640 does not support tristates
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 01 15:42:22 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds12:05:19 PM
