{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674341015131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674341015131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 21 19:43:35 2023 " "Processing started: Sat Jan 21 19:43:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674341015131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341015131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion " "Command: quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341015131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674341015468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674341015468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file source/scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "source/scaler.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/powercompute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/powercompute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerCompute-rtl " "Found design unit 1: powerCompute-rtl" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022434 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerCompute " "Found entity 1: powerCompute" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp2-rtl " "Found design unit 1: bp2-rtl" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022436 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp2 " "Found entity 1: bp2" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp3-rtl " "Found design unit 1: bp3-rtl" {  } { { "source/filters_source/bp3.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022439 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp3 " "Found entity 1: bp3" {  } { { "source/filters_source/bp3.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp4-rtl " "Found design unit 1: bp4-rtl" {  } { { "source/filters_source/bp4.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022441 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp4 " "Found entity 1: bp4" {  } { { "source/filters_source/bp4.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp5-rtl " "Found design unit 1: bp5-rtl" {  } { { "source/filters_source/bp5.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022444 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp5 " "Found entity 1: bp5" {  } { { "source/filters_source/bp5.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp6-rtl " "Found design unit 1: bp6-rtl" {  } { { "source/filters_source/bp6.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022446 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp6 " "Found entity 1: bp6" {  } { { "source/filters_source/bp6.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp7-rtl " "Found design unit 1: bp7-rtl" {  } { { "source/filters_source/bp7.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022449 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp7 " "Found entity 1: bp7" {  } { { "source/filters_source/bp7.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp8-rtl " "Found design unit 1: bp8-rtl" {  } { { "source/filters_source/bp8.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022451 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp8 " "Found entity 1: bp8" {  } { { "source/filters_source/bp8.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp9-rtl " "Found design unit 1: bp9-rtl" {  } { { "source/filters_source/bp9.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022453 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp9 " "Found entity 1: bp9" {  } { { "source/filters_source/bp9.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/lp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/lp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lp1-rtl " "Found design unit 1: lp1-rtl" {  } { { "source/filters_source/lp1.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022456 ""} { "Info" "ISGN_ENTITY_NAME" "1 lp1 " "Found entity 1: lp1" {  } { { "source/filters_source/lp1.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/lp10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/lp10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lp10-rtl " "Found design unit 1: lp10-rtl" {  } { { "source/filters_source/lp10.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022458 ""} { "Info" "ISGN_ENTITY_NAME" "1 lp10 " "Found entity 1: lp10" {  } { { "source/filters_source/lp10.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-Behavior " "Found design unit 1: vga_sync-Behavior" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022460 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/roll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 roll " "Found entity 1: roll" {  } { { "source/roll.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pixel_discriminator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pixel_discriminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_discriminator " "Found entity 1: pixel_discriminator" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/freqs_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/freqs_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqs_display " "Found entity 1: freqs_display" {  } { { "source/freqs_display.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/circular_buffer_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/circular_buffer_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 circular_buffer_mem " "Found entity 1: circular_buffer_mem" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_logic.v(16) " "Verilog HDL information at adc_logic.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "source/adc_logic.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674341022467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_logic " "Found entity 1: adc_logic" {  } { { "source/adc_logic.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integracion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integracion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Integracion " "Found entity 1: Integracion" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filterbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FilterBank " "Found entity 1: FilterBank" {  } { { "FilterBank.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powercalculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file powercalculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PowerCalculator " "Found entity 1: PowerCalculator" {  } { { "PowerCalculator.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/PowerCalculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphMemory " "Found entity 1: GraphMemory" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphiker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphiker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphiker " "Found entity 1: Graphiker" {  } { { "Graphiker.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalerblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scalerblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ScalerBlock " "Found entity 1: ScalerBlock" {  } { { "ScalerBlock.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/ScalerBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341022473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341022473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Integracion " "Elaborating entity \"Integracion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674341023158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphiker Graphiker:graph " "Elaborating entity \"Graphiker\" for hierarchy \"Graphiker:graph\"" {  } { { "Integracion.bdf" "graph" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 128 2200 2432 256 "graph" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_discriminator Graphiker:graph\|pixel_discriminator:PIX_DISCR " "Elaborating entity \"pixel_discriminator\" for hierarchy \"Graphiker:graph\|pixel_discriminator:PIX_DISCR\"" {  } { { "Graphiker.bdf" "PIX_DISCR" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { { 120 904 1088 200 "PIX_DISCR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_discriminator.v(19) " "Verilog HDL assignment warning at pixel_discriminator.v(19): truncated value with size 32 to match size of target (10)" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674341023161 "|Integracion|Graphiker:inst3|pixel_discriminator:PIX_DISCR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync Graphiker:graph\|vga_sync:VGA_SYNC " "Elaborating entity \"vga_sync\" for hierarchy \"Graphiker:graph\|vga_sync:VGA_SYNC\"" {  } { { "Graphiker.bdf" "VGA_SYNC" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { { 400 560 704 544 "VGA_SYNC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphMemory Graphiker:graph\|GraphMemory:GRAPH_MEMORY " "Elaborating entity \"GraphMemory\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\"" {  } { { "Graphiker.bdf" "GRAPH_MEMORY" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { { 120 472 784 248 "GRAPH_MEMORY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023164 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst1 " "Primitive \"NOT\" of instance \"inst1\" not used" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 112 296 344 144 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1674341023164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DP Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborating entity \"LPM_RAM_DP\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "GraphMemory.bdf" "RAM_CIRCULAR_BUFFER" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborated megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Instantiated megafunction \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32768 " "Parameter \"LPM_NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_RDADDRESS_CONTROL REGISTERED " "Parameter \"LPM_RDADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 15 " "Parameter \"LPM_WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WRADDRESS_CONTROL REGISTERED " "Parameter \"LPM_WRADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341023183 ""}  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674341023183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborated megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\", which is child of megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023262 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborated megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugr1 " "Found entity 1: altsyncram_ugr1" {  } { { "db/altsyncram_ugr1.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341023323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341023323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugr1 Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated " "Elaborating entity \"altsyncram_ugr1\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341023360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341023360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_ugr1.tdf" "decode2" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341023399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341023399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|mux_hob:mux3 " "Elaborating entity \"mux_hob\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|mux_hob:mux3\"" {  } { { "db/altsyncram_ugr1.tdf" "mux3" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_buffer_mem Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|circular_buffer_mem:CIRCULAR_BUFFER " "Elaborating entity \"circular_buffer_mem\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|circular_buffer_mem:CIRCULAR_BUFFER\"" {  } { { "GraphMemory.bdf" "CIRCULAR_BUFFER" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 200 464 688 312 "CIRCULAR_BUFFER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 circular_buffer_mem.v(28) " "Verilog HDL assignment warning at circular_buffer_mem.v(28): truncated value with size 32 to match size of target (15)" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674341023403 "|Integracion|Graphiker:inst3|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 circular_buffer_mem.v(33) " "Verilog HDL assignment warning at circular_buffer_mem.v(33): truncated value with size 32 to match size of target (15)" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674341023403 "|Integracion|Graphiker:inst3|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 circular_buffer_mem.v(43) " "Verilog HDL assignment warning at circular_buffer_mem.v(43): truncated value with size 32 to match size of target (15)" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674341023403 "|Integracion|Graphiker:inst3|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqs_display freqs_display:freq_display_ " "Elaborating entity \"freqs_display\" for hierarchy \"freqs_display:freq_display_\"" {  } { { "Integracion.bdf" "freq_display_" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 1824 2080 392 "freq_display_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freqs_display.v(90) " "Verilog HDL assignment warning at freqs_display.v(90): truncated value with size 32 to match size of target (16)" {  } { { "source/freqs_display.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674341023404 "|Integracion|freqs_display:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScalerBlock ScalerBlock:inst12 " "Elaborating entity \"ScalerBlock\" for hierarchy \"ScalerBlock:inst12\"" {  } { { "Integracion.bdf" "inst12" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 1336 1704 344 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler ScalerBlock:inst12\|scaler:scaler101 " "Elaborating entity \"scaler\" for hierarchy \"ScalerBlock:inst12\|scaler:scaler101\"" {  } { { "ScalerBlock.bdf" "scaler101" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/ScalerBlock.bdf" { { 1040 528 744 1120 "scaler101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PowerCalculator PowerCalculator:PowerComputeBlock1 " "Elaborating entity \"PowerCalculator\" for hierarchy \"PowerCalculator:PowerComputeBlock1\"" {  } { { "Integracion.bdf" "PowerComputeBlock1" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 136 912 1296 392 "PowerComputeBlock1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerCompute PowerCalculator:PowerComputeBlock1\|powerCompute:powerCompute10 " "Elaborating entity \"powerCompute\" for hierarchy \"PowerCalculator:PowerComputeBlock1\|powerCompute:powerCompute10\"" {  } { { "PowerCalculator.bdf" "powerCompute10" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/PowerCalculator.bdf" { { 1208 480 760 1320 "powerCompute10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterBank FilterBank:FilterBank1 " "Elaborating entity \"FilterBank\" for hierarchy \"FilterBank:FilterBank1\"" {  } { { "Integracion.bdf" "FilterBank1" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 184 392 800 408 "FilterBank1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lp10 FilterBank:FilterBank1\|lp10:filtro10 " "Elaborating entity \"lp10\" for hierarchy \"FilterBank:FilterBank1\|lp10:filtro10\"" {  } { { "FilterBank.bdf" "filtro10" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 1232 504 712 1344 "filtro10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lp1 FilterBank:FilterBank1\|lp1:filtro1 " "Elaborating entity \"lp1\" for hierarchy \"FilterBank:FilterBank1\|lp1:filtro1\"" {  } { { "FilterBank.bdf" "filtro1" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 8 504 712 120 "filtro1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp2 FilterBank:FilterBank1\|bp2:filtro2 " "Elaborating entity \"bp2\" for hierarchy \"FilterBank:FilterBank1\|bp2:filtro2\"" {  } { { "FilterBank.bdf" "filtro2" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 144 504 712 256 "filtro2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp3 FilterBank:FilterBank1\|bp3:filtro3 " "Elaborating entity \"bp3\" for hierarchy \"FilterBank:FilterBank1\|bp3:filtro3\"" {  } { { "FilterBank.bdf" "filtro3" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 280 504 712 392 "filtro3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp4 FilterBank:FilterBank1\|bp4:filtro4 " "Elaborating entity \"bp4\" for hierarchy \"FilterBank:FilterBank1\|bp4:filtro4\"" {  } { { "FilterBank.bdf" "filtro4" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 416 504 712 528 "filtro4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp6 FilterBank:FilterBank1\|bp6:filtro6 " "Elaborating entity \"bp6\" for hierarchy \"FilterBank:FilterBank1\|bp6:filtro6\"" {  } { { "FilterBank.bdf" "filtro6" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 688 504 712 800 "filtro6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp7 FilterBank:FilterBank1\|bp7:filtro7 " "Elaborating entity \"bp7\" for hierarchy \"FilterBank:FilterBank1\|bp7:filtro7\"" {  } { { "FilterBank.bdf" "filtro7" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 824 504 712 936 "filtro7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp8 FilterBank:FilterBank1\|bp8:filtro8 " "Elaborating entity \"bp8\" for hierarchy \"FilterBank:FilterBank1\|bp8:filtro8\"" {  } { { "FilterBank.bdf" "filtro8" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 960 504 712 1072 "filtro8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp9 FilterBank:FilterBank1\|bp9:filtro9 " "Elaborating entity \"bp9\" for hierarchy \"FilterBank:FilterBank1\|bp9:filtro9\"" {  } { { "FilterBank.bdf" "filtro9" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { { 1096 504 712 1208 "filtro9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_logic adc_logic:inst " "Elaborating entity \"adc_logic\" for hierarchy \"adc_logic:inst\"" {  } { { "Integracion.bdf" "inst" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 232 128 320 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341023459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adc_logic.v(56) " "Verilog HDL assignment warning at adc_logic.v(56): truncated value with size 32 to match size of target (8)" {  } { { "source/adc_logic.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674341023459 "|Integracion|adc_logic:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Graphiker:graph\|pixel_discriminator:PIX_DISCR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Graphiker:graph\|pixel_discriminator:PIX_DISCR\|Div0\"" {  } { { "source/pixel_discriminator.v" "Div0" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341024462 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Graphiker:graph\|vga_sync:VGA_SYNC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Graphiker:graph\|vga_sync:VGA_SYNC\|Mod0\"" {  } { { "source/vga_sync.vhd" "Mod0" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341024462 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674341024462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphiker:graph\|pixel_discriminator:PIX_DISCR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Graphiker:graph\|pixel_discriminator:PIX_DISCR\|lpm_divide:Div0\"" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341024491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphiker:graph\|pixel_discriminator:PIX_DISCR\|lpm_divide:Div0 " "Instantiated megafunction \"Graphiker:graph\|pixel_discriminator:PIX_DISCR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024491 ""}  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674341024491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphiker:graph\|vga_sync:VGA_SYNC\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Graphiker:graph\|vga_sync:VGA_SYNC\|lpm_divide:Mod0\"" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341024619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphiker:graph\|vga_sync:VGA_SYNC\|lpm_divide:Mod0 " "Instantiated megafunction \"Graphiker:graph\|vga_sync:VGA_SYNC\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674341024619 ""}  } { { "source/vga_sync.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674341024619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674341024751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341024751 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1674341025099 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1674341025099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674341026266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674341026902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg " "Generated suppressed messages file C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341026979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674341027142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674341027142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[15\] " "No output dependent on input pin \"presacaler\[15\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[14\] " "No output dependent on input pin \"presacaler\[14\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[13\] " "No output dependent on input pin \"presacaler\[13\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[12\] " "No output dependent on input pin \"presacaler\[12\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[11\] " "No output dependent on input pin \"presacaler\[11\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[10\] " "No output dependent on input pin \"presacaler\[10\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[9\] " "No output dependent on input pin \"presacaler\[9\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[8\] " "No output dependent on input pin \"presacaler\[8\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[7\] " "No output dependent on input pin \"presacaler\[7\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[6\] " "No output dependent on input pin \"presacaler\[6\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[5\] " "No output dependent on input pin \"presacaler\[5\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[4\] " "No output dependent on input pin \"presacaler\[4\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[3\] " "No output dependent on input pin \"presacaler\[3\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[2\] " "No output dependent on input pin \"presacaler\[2\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[1\] " "No output dependent on input pin \"presacaler\[1\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "presacaler\[0\] " "No output dependent on input pin \"presacaler\[0\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 440 1160 1336 456 "presacaler" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|presacaler[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gvjhbjnklml " "No output dependent on input pin \"gvjhbjnklml\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 296 -232 -56 312 "gvjhbjnklml" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|gvjhbjnklml"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xdfchgvjkl " "No output dependent on input pin \"xdfchgvjkl\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 328 -224 -48 344 "xdfchgvjkl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|xdfchgvjkl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[9\] " "No output dependent on input pin \"posx\[9\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[8\] " "No output dependent on input pin \"posx\[8\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[7\] " "No output dependent on input pin \"posx\[7\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[6\] " "No output dependent on input pin \"posx\[6\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[5\] " "No output dependent on input pin \"posx\[5\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[4\] " "No output dependent on input pin \"posx\[4\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[3\] " "No output dependent on input pin \"posx\[3\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[2\] " "No output dependent on input pin \"posx\[2\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[1\] " "No output dependent on input pin \"posx\[1\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posx\[0\] " "No output dependent on input pin \"posx\[0\]\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 456 1784 1960 472 "posx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674341027291 "|Integracion|posx[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674341027291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2143 " "Implemented 2143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674341027292 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674341027292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2062 " "Implemented 2062 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674341027292 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674341027292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674341027292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674341027328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 21 19:43:47 2023 " "Processing ended: Sat Jan 21 19:43:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674341027328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674341027328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674341027328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674341027328 ""}
