<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HRMR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">HRMR, Hyp Reset Management Register</h1><p>The HRMR characteristics are:</p><h2>Purpose</h2>
          <p>If EL2 is the highest implemented Exception level and this register is implemented:</p>
        
          <ul>
            <li>
              A write to the register at EL2 can request a Warm reset.
            </li>
            <li>
              If EL2 can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.
            </li>
          </ul>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Reset management registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register HRMR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-rmr_el2.html">RMR_EL2</a>.
          </p>
          <p>Only implemented if EL2 is the highest implemented Exception level. In this case:</p>
        
          <ul>
            <li>
              If EL2 can use AArch32 and AArch64 then this register must be implemented.
            </li>
            <li>
              If EL2 cannot use AArch64 then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the register is implemented.
            </li>
          </ul>
        
          <p>See the field descriptions for the reset values. These apply whenever the register is implemented.</p>
        <h2>Attributes</h2>
          <p>HRMR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The HRMR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#RR">RR</a></td><td class="lr" colspan="1"><a href="#AA64">AA64</a></td></tr></tbody></table><h4 id="0">
                Bits [31:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RR">RR, bit [1]
              </h4>
              <p>Reset Request. Setting this bit to 1 requests a Warm reset.</p>
            
                  <p>This field resets to 0 on a Warm or Cold reset.</p>
                <h4 id="AA64">AA64, bit [0]
              </h4>
              <p>When EL2 can use AArch64, determines which Execution state the PE boots into after a Warm reset:</p>
            <table class="valuetable"><tr><th>AA64</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>AArch32.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>AArch64.</p>
                </td></tr></table>
              <p>On coming out of the Warm reset, execution starts at the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> reset vector address of the specified Execution state.</p>
            
              <p>If EL2 cannot use AArch64 this bit is RAZ/WI.</p>
            
                  <p>When implemented as a RW field, this field resets to  0 on a Cold reset.</p>
                <div class="access_mechanisms"><h2>Accessing the HRMR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c12, c0, 2</td><td>100</td><td>010</td><td>1100</td><td>1111</td><td>0000</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">Configuration</th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>EL2 is the highest implemented Exception level</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td></tr><tr><td>EL2 is the highest implemented Exception level</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>When HRMR is not implemented, the encoding for this register is <span class="arm-defined-word">UNDEFINED</span>.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
