ISim log file
Running: /home/shivansh/vlsi-project/finalproj/screen_design_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/shivansh/vlsi-project/finalproj/screen_design_tb_isim_beh.wdb 
ISim O.87xd (signature 0x8ddf5b5d)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/shivansh/vlsi-project/final/screen_design.v" Line 56.  For instance uut/show/, width 10 of formal port pix_y is not equal to width 9 of actual signal pix_y.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
