-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    D_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_ce0 : OUT STD_LOGIC;
    D_we0 : OUT STD_LOGIC;
    D_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_1_ce0 : OUT STD_LOGIC;
    D_1_we0 : OUT STD_LOGIC;
    D_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_2_ce0 : OUT STD_LOGIC;
    D_2_we0 : OUT STD_LOGIC;
    D_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_3_ce0 : OUT STD_LOGIC;
    D_3_we0 : OUT STD_LOGIC;
    D_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_4_ce0 : OUT STD_LOGIC;
    D_4_we0 : OUT STD_LOGIC;
    D_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_5_ce0 : OUT STD_LOGIC;
    D_5_we0 : OUT STD_LOGIC;
    D_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_6_ce0 : OUT STD_LOGIC;
    D_6_we0 : OUT STD_LOGIC;
    D_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_7_ce0 : OUT STD_LOGIC;
    D_7_we0 : OUT STD_LOGIC;
    D_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_8_ce0 : OUT STD_LOGIC;
    D_8_we0 : OUT STD_LOGIC;
    D_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_9_ce0 : OUT STD_LOGIC;
    D_9_we0 : OUT STD_LOGIC;
    D_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_10_ce0 : OUT STD_LOGIC;
    D_10_we0 : OUT STD_LOGIC;
    D_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_11_ce0 : OUT STD_LOGIC;
    D_11_we0 : OUT STD_LOGIC;
    D_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_12_ce0 : OUT STD_LOGIC;
    D_12_we0 : OUT STD_LOGIC;
    D_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_13_ce0 : OUT STD_LOGIC;
    D_13_we0 : OUT STD_LOGIC;
    D_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_14_ce0 : OUT STD_LOGIC;
    D_14_we0 : OUT STD_LOGIC;
    D_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    D_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    D_15_ce0 : OUT STD_LOGIC;
    D_15_we0 : OUT STD_LOGIC;
    D_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_213_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_213_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_213_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_213_p_ce : OUT STD_LOGIC;
    grp_fu_236_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_236_p_ce : OUT STD_LOGIC );
end;


architecture behav of mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_40A00000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000101000000000000000000000";
    constant ap_const_lv32_3D800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100000000000000000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln65_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln65_1_fu_405_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln65_1_reg_503 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln65_1_reg_503_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln65_1_reg_503_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln65_1_reg_503_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln65_1_reg_503_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_8_fu_417_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_8_reg_508 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_8_reg_508_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_8_reg_508_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_8_reg_508_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_8_reg_508_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_reg_517 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul3_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_100 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln66_fu_438_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_104 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_108 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln65_fu_373_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_346_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln66_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln65_1_fu_399_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln65_fu_391_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln67_fu_427_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln67_fu_427_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln67_fu_427_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mm_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mm_sitofp_32ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mm_mul_4s_4s_4_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component mm_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sitofp_32ns_32_2_no_dsp_1_U3 : component mm_sitofp_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_346_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_346_p1);

    mul_4s_4s_4_1_1_U4 : component mm_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => mul_ln67_fu_427_p0,
        din1 => mul_ln67_fu_427_p1,
        dout => mul_ln67_fu_427_p2);

    flow_control_loop_pipe_sequential_init_U : component mm_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    i_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln65_fu_367_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_104 <= select_ln65_1_fu_405_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_104 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln65_fu_367_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_108 <= add_ln65_fu_373_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_108 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln65_fu_367_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_100 <= add_ln66_fu_438_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_100 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                conv_reg_517 <= grp_fu_346_p1;
                empty_8_reg_508_pp0_iter1_reg <= empty_8_reg_508;
                select_ln65_1_reg_503_pp0_iter1_reg <= select_ln65_1_reg_503;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                empty_8_reg_508_pp0_iter2_reg <= empty_8_reg_508_pp0_iter1_reg;
                empty_8_reg_508_pp0_iter3_reg <= empty_8_reg_508_pp0_iter2_reg;
                empty_8_reg_508_pp0_iter4_reg <= empty_8_reg_508_pp0_iter3_reg;
                mul3_reg_522 <= grp_fu_213_p_dout0;
                select_ln65_1_reg_503_pp0_iter2_reg <= select_ln65_1_reg_503_pp0_iter1_reg;
                select_ln65_1_reg_503_pp0_iter3_reg <= select_ln65_1_reg_503_pp0_iter2_reg;
                select_ln65_1_reg_503_pp0_iter4_reg <= select_ln65_1_reg_503_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_367_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_8_reg_508 <= empty_8_fu_417_p1;
                select_ln65_1_reg_503 <= select_ln65_1_fu_405_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    D_10_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_10_ce0 <= ap_const_logic_1;
        else 
            D_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_10_d0 <= grp_fu_236_p_dout0;

    D_10_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_A))) then 
            D_10_we0 <= ap_const_logic_1;
        else 
            D_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_11_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_11_ce0 <= ap_const_logic_1;
        else 
            D_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_11_d0 <= grp_fu_236_p_dout0;

    D_11_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_B))) then 
            D_11_we0 <= ap_const_logic_1;
        else 
            D_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_12_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_12_ce0 <= ap_const_logic_1;
        else 
            D_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_12_d0 <= grp_fu_236_p_dout0;

    D_12_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_C))) then 
            D_12_we0 <= ap_const_logic_1;
        else 
            D_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_13_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_13_ce0 <= ap_const_logic_1;
        else 
            D_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_13_d0 <= grp_fu_236_p_dout0;

    D_13_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_D))) then 
            D_13_we0 <= ap_const_logic_1;
        else 
            D_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_14_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_14_ce0 <= ap_const_logic_1;
        else 
            D_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_14_d0 <= grp_fu_236_p_dout0;

    D_14_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_E))) then 
            D_14_we0 <= ap_const_logic_1;
        else 
            D_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_15_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_15_ce0 <= ap_const_logic_1;
        else 
            D_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_15_d0 <= grp_fu_236_p_dout0;

    D_15_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_F))) then 
            D_15_we0 <= ap_const_logic_1;
        else 
            D_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_1_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_1_ce0 <= ap_const_logic_1;
        else 
            D_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_1_d0 <= grp_fu_236_p_dout0;

    D_1_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_1))) then 
            D_1_we0 <= ap_const_logic_1;
        else 
            D_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_2_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_2_ce0 <= ap_const_logic_1;
        else 
            D_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_2_d0 <= grp_fu_236_p_dout0;

    D_2_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_2))) then 
            D_2_we0 <= ap_const_logic_1;
        else 
            D_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_3_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_3_ce0 <= ap_const_logic_1;
        else 
            D_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_3_d0 <= grp_fu_236_p_dout0;

    D_3_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_3))) then 
            D_3_we0 <= ap_const_logic_1;
        else 
            D_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_4_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_4_ce0 <= ap_const_logic_1;
        else 
            D_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_4_d0 <= grp_fu_236_p_dout0;

    D_4_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_4))) then 
            D_4_we0 <= ap_const_logic_1;
        else 
            D_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_5_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_5_ce0 <= ap_const_logic_1;
        else 
            D_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_5_d0 <= grp_fu_236_p_dout0;

    D_5_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_5))) then 
            D_5_we0 <= ap_const_logic_1;
        else 
            D_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_6_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_6_ce0 <= ap_const_logic_1;
        else 
            D_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_6_d0 <= grp_fu_236_p_dout0;

    D_6_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_6))) then 
            D_6_we0 <= ap_const_logic_1;
        else 
            D_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_7_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_7_ce0 <= ap_const_logic_1;
        else 
            D_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_7_d0 <= grp_fu_236_p_dout0;

    D_7_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_7))) then 
            D_7_we0 <= ap_const_logic_1;
        else 
            D_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_8_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_8_ce0 <= ap_const_logic_1;
        else 
            D_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_8_d0 <= grp_fu_236_p_dout0;

    D_8_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_8))) then 
            D_8_we0 <= ap_const_logic_1;
        else 
            D_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_9_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_9_ce0 <= ap_const_logic_1;
        else 
            D_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_9_d0 <= grp_fu_236_p_dout0;

    D_9_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_9))) then 
            D_9_we0 <= ap_const_logic_1;
        else 
            D_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    D_address0 <= zext_ln65_fu_459_p1(4 - 1 downto 0);

    D_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            D_ce0 <= ap_const_logic_1;
        else 
            D_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    D_d0 <= grp_fu_236_p_dout0;

    D_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, empty_8_reg_508_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (empty_8_reg_508_pp0_iter4_reg = ap_const_lv4_0))) then 
            D_we0 <= ap_const_logic_1;
        else 
            D_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln65_1_fu_399_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv5_1));
    add_ln65_fu_373_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv9_1));
    add_ln66_fu_438_p2 <= std_logic_vector(unsigned(select_ln65_fu_391_p3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln65_fu_367_p2)
    begin
        if (((icmp_ln65_fu_367_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_108)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_108;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_100, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_100;
        end if; 
    end process;

    empty_8_fu_417_p1 <= select_ln65_fu_391_p3(4 - 1 downto 0);
    grp_fu_213_p_ce <= ap_const_logic_1;
    grp_fu_213_p_din0 <= conv_reg_517;
    grp_fu_213_p_din1 <= ap_const_lv32_40A00000;
    grp_fu_236_p_ce <= ap_const_logic_1;
    grp_fu_236_p_din0 <= mul3_reg_522;
    grp_fu_236_p_din1 <= ap_const_lv32_3D800000;
    grp_fu_346_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln67_fu_427_p2),32));
    icmp_ln65_fu_367_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv9_100) else "0";
    icmp_ln66_fu_385_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv5_10) else "0";
    mul_ln67_fu_427_p0 <= std_logic_vector(unsigned(empty_8_fu_417_p1) + unsigned(ap_const_lv4_2));
    mul_ln67_fu_427_p1 <= select_ln65_1_fu_405_p3(4 - 1 downto 0);
    select_ln65_1_fu_405_p3 <= 
        add_ln65_1_fu_399_p2 when (icmp_ln66_fu_385_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln65_fu_391_p3 <= 
        ap_const_lv5_0 when (icmp_ln66_fu_385_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    zext_ln65_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_1_reg_503_pp0_iter4_reg),64));
end behav;
