<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86MCCodeEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86MCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86MCCodeEmitter.cpp - Convert X86 code to machine code -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the X86MCCodeEmitter class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86FixupKinds_8h.html">MCTargetDesc/X86FixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MCTargetDesc_8h.html">MCTargetDesc/X86MCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCCodeEmitter_8h.html">llvm/MC/MCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixup_8h.html">llvm/MC/MCFixup.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbol_8h.html">llvm/MC/MCSymbol.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   35</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mccodeemitter&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>X86MCCodeEmitter : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  X86MCCodeEmitter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;mcii, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;ctx)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      : MCII(mcii), Ctx(ctx) {}</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  X86MCCodeEmitter(<span class="keyword">const</span> X86MCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  X86MCCodeEmitter &amp;operator=(<span class="keyword">const</span> X86MCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  ~X86MCCodeEmitter() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">void</span> emitPrefix(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">void</span> encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">unsigned</span> getX86RegNum(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO)<span class="keyword"> const </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">return</span> Ctx.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()) &amp; 0x7;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  }</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">unsigned</span> getX86RegEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum)<span class="keyword"> const </span>{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> Ctx.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// \param MI a single low-level machine instruction.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// \param OpNum the operand #.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// \returns true if the OpNumth operand of MI  require a bit to be set in</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// REX prefix.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isREXExtendedReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum)<span class="keyword"> const </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">return</span> (getX86RegEncoding(MI, OpNum) &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">void</span> emitByte(uint8_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    OS &lt;&lt; (<a class="code" href="classchar.html">char</a>)C;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    ++CurByte;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">void</span> emitConstant(uint64_t Val, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// Output the constant in little endian byte order.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>; ++i) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      emitByte(Val &amp; 255, CurByte, OS);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      Val &gt;&gt;= 8;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">void</span> emitImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Disp, <a class="code" href="classllvm_1_1SMLoc.html">SMLoc</a> Loc, <span class="keywordtype">unsigned</span> ImmSize,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                     <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a>, <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keywordtype">int</span> ImmOffset = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">static</span> uint8_t modRMByte(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942">Mod</a>, <span class="keywordtype">unsigned</span> RegOpcode, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mod &lt; 4 &amp;&amp; RegOpcode &lt; 8 &amp;&amp; RM &lt; 8 &amp;&amp; <span class="stringliteral">&quot;ModRM Fields out of range!&quot;</span>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">return</span> RM | (RegOpcode &lt;&lt; 3) | (Mod &lt;&lt; 6);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">void</span> emitRegModRMByte(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;ModRMReg, <span class="keywordtype">unsigned</span> RegOpcodeFld,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                        <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    emitByte(modRMByte(3, RegOpcodeFld, getX86RegNum(ModRMReg)), CurByte, OS);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">void</span> emitSIBByte(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">SS</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                   <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// SIB byte is in the same format as the modRMByte.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    emitByte(modRMByte(SS, Index, Base), CurByte, OS);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">void</span> emitMemModRMByte(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">unsigned</span> RegOpcodeField,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                        uint64_t TSFlags, <span class="keywordtype">bool</span> Rex, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">void</span> emitPrefixImpl(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurOp, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                  <span class="keywordtype">bool</span> &amp;Rex, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">void</span> emitVEXOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">void</span> emitSegmentOverridePrefix(<span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">unsigned</span> SegOperand,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> emitOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  uint8_t determineREXPrefix(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, uint64_t TSFlags, <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc) <span class="keyword">const</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/// \returns true if this signed displacement fits in a 8-bit sign-extended</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// field.</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">  137</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>) { <span class="keywordflow">return</span> Value == (int8_t)Value; }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/// \returns true if this signed displacement fits in a 8-bit compressed</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/// dispacement field.</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">  141</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a>(uint64_t TSFlags, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">int</span> &amp;CValue) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>) &amp;&amp;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;         <span class="stringliteral">&quot;Compressed 8-bit displacement is only valid for EVEX inst.&quot;</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">unsigned</span> CD8_Scale =</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7074ee69a8effa9193b243dbffb53218">X86II::CD8_Scale_Mask</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac4ed14b7050985cb87f428cce5588018">X86II::CD8_Scale_Shift</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">if</span> (CD8_Scale == 0) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    CValue = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Value);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = CD8_Scale - 1;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((CD8_Scale &amp; Mask) == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid memory object size.&quot;</span>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">if</span> (Value &amp; Mask) <span class="comment">// Unaligned offset</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  Value /= (int)CD8_Scale;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = (Value == (int8_t)Value);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">if</span> (Ret)</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    CValue = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// \returns the appropriate fixup kind to use for an immediate in an</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/// instruction with the specified TSFlags.</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">  166</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(uint64_t TSFlags) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="HexagonMCCodeEmitter_8cpp.html#ab4a04635b13a1e1f8bcdd008f64953b0">isPCRel</a> = <a class="code" href="namespacellvm_1_1X86II.html#aa0654eb4aaf0d4dae00f58a0b176c114">X86II::isImmPCRel</a>(TSFlags);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#afe8aadc3acd1babeaaa102408ac9973b">X86II::isImmSigned</a>(TSFlags)) {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported signed fixup size!&quot;</span>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCFixup.html#a027f3fd5c51a6c8a23501952450f489b">MCFixup::getKindForSize</a>(Size, isPCRel);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/// \param Op operand # of the memory operand.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/// \returns true if the specified instruction has a 16-bit memory operand.</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">  184</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">is16BitMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Disp = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode16Bit) &amp;&amp; BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0 &amp;&amp; Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &lt; 0x10000)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;       X86MCRegisterClasses[X86::GR16RegClassID].contains(BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())) ||</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;       X86MCRegisterClasses[X86::GR16RegClassID].contains(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())))</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/// \param Op operand # of the memory operand.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/// \returns true if the specified instruction has a 32-bit memory operand.</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#aad7dfffbe64dcabe76fb9bb8b22ef6bd">  204</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#aad7dfffbe64dcabe76fb9bb8b22ef6bd">is32BitMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;       X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())) ||</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;       X86MCRegisterClasses[X86::GR32RegClassID].contains(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())))</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">if</span> (BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == X86::EIP) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid eip-based address.&quot;</span>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">if</span> (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == X86::EIZ)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/// \param Op operand # of the memory operand.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/// \returns true if the specified instruction has a 64-bit memory operand.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span><span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#af34e32c88c74f7cd1d8667b52136727f">  226</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#af34e32c88c74f7cd1d8667b52136727f">is64BitMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;BaseReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;       X86MCRegisterClasses[X86::GR64RegClassID].contains(BaseReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())) ||</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0 &amp;&amp;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;       X86MCRegisterClasses[X86::GR64RegClassID].contains(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())))</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">  239</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a> { <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>, <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a>, <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">GOT_SymDiff</a> };</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/// Check if this expression starts with  _GLOBAL_OFFSET_TABLE_ and if it is</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/// of the form _GLOBAL_OFFSET_TABLE_-symbol. This is needed to support PIC on</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/// ELF i386 as _GLOBAL_OFFSET_TABLE_ is magical. We check only simple case that</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/// are know to be used: _GLOBAL_OFFSET_TABLE_ by itself or at the start of a</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/// binary expression.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a3e9dd2df270e8ff9b688dc40af18e54e">  247</a></span>&#160;<a class="code" href="X86MCCodeEmitter_8cpp.html#a3e9dd2df270e8ff9b688dc40af18e54e">startsWithGlobalOffsetTable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *RHS = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">MCExpr::Binary</a>) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *BE = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    Expr = BE-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#ad8d2605d8fdf44fc3045bf9ce1dbf826">getLHS</a>();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    RHS = BE-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#ae0d781d5b0b7d0d042ee06f5f77c21e3">getRHS</a>();</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() != <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *<a class="code" href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea60baadb22e80b147e4885ad16760e569">Ref</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> &amp;S = Ref-&gt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html#aa2c22603ee83610997b9156f8c74eae2">getSymbol</a>();</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="classllvm_1_1MCSymbol.html#a57c7b2b9784361914262eeb0a6f0b18d">getName</a>() != <span class="stringliteral">&quot;_GLOBAL_OFFSET_TABLE_&quot;</span>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">if</span> (RHS &amp;&amp; RHS-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">GOT_SymDiff</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#ab8a1f4390e38136b60ae5a6a3c1195f2">  267</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#ab8a1f4390e38136b60ae5a6a3c1195f2">hasSecRelSymbolRef</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr) {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>) {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *<a class="code" href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea60baadb22e80b147e4885ad16760e569">Ref</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">return</span> Ref-&gt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html#ad860e326e495f296cdee70606908a6b1">getKind</a>() == <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a0cca43f5b196466926fb823727bd8902">MCSymbolRefExpr::VK_SECREL</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="X86MCCodeEmitter_8cpp.html#a3682f9c28dce92228badc39d606d2664">  275</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86MCCodeEmitter_8cpp.html#a3682f9c28dce92228badc39d606d2664">isPCRel32Branch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">if</span> ((Opcode != X86::CALL64pcrel32 &amp;&amp; Opcode != X86::JMP_4) ||</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>) != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a>)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a> *<a class="code" href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea60baadb22e80b147e4885ad16760e569">Ref</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a>&gt;(Op.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>());</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">return</span> Ref &amp;&amp; Ref-&gt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html#ad860e326e495f296cdee70606908a6b1">getKind</a>() == <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3">MCSymbolRefExpr::VK_None</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;}</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::emitImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;DispOp, <a class="code" href="classllvm_1_1SMLoc.html">SMLoc</a> Loc,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                     <span class="keywordtype">int</span> ImmOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">if</span> (DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// If this is a simple integer displacement that doesn&#39;t require a</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// relocation, emit it now.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5">FK_PCRel_1</a> &amp;&amp; <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137">FK_PCRel_2</a> &amp;&amp;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> != <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a>) {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      emitConstant(DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() + ImmOffset, <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, CurByte, OS);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    Expr = <a class="code" href="classllvm_1_1MCConstantExpr.html#afcc48f19c867b449ec4ba0c691c3a0f4">MCConstantExpr::create</a>(DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), Ctx);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    Expr = DispOp.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// If we have an immoffset, add it to the expression.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a> || <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe">FK_Data_8</a> ||</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;       <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>))) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = <a class="code" href="X86MCCodeEmitter_8cpp.html#a3e9dd2df270e8ff9b688dc40af18e54e">startsWithGlobalOffsetTable</a>(Expr);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">if</span> (Kind != <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ImmOffset == 0);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">if</span> (Size == 8) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca178b428b67d947f825484889ea7fae1a">X86::reloc_global_offset_table8</a>);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size == 4);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158">X86::reloc_global_offset_table</a>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">if</span> (Kind == <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a>)</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        ImmOffset = CurByte;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86MCCodeEmitter_8cpp.html#ab8a1f4390e38136b60ae5a6a3c1195f2">hasSecRelSymbolRef</a>(Expr)) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0">FK_SecRel_4</a>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">MCExpr::Binary</a>) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *Bin = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCBinaryExpr.html">MCBinaryExpr</a> *<span class="keyword">&gt;</span>(Expr);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86MCCodeEmitter_8cpp.html#ab8a1f4390e38136b60ae5a6a3c1195f2">hasSecRelSymbolRef</a>(Bin-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#ad8d2605d8fdf44fc3045bf9ce1dbf826">getLHS</a>()) ||</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;          <a class="code" href="X86MCCodeEmitter_8cpp.html#ab8a1f4390e38136b60ae5a6a3c1195f2">hasSecRelSymbolRef</a>(Bin-&gt;<a class="code" href="classllvm_1_1MCBinaryExpr.html#ae0d781d5b0b7d0d042ee06f5f77c21e3">getRHS</a>())) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0">FK_SecRel_4</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">// If the fixup is pc-relative, we need to bias the value to be relative to</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">// the start of the field, not the end of the field.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a> ||</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b">X86::reloc_riprel_4byte</a>) ||</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c">X86::reloc_riprel_4byte_movq_load</a>) ||</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca711b77689359fcf4cb49f96b5571d5c0">X86::reloc_riprel_4byte_relax</a>) ||</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca962ed593088a527512dad825d971922e">X86::reloc_riprel_4byte_relax_rex</a>) ||</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca3b2a5a68543379e2c0ecada70a114244">X86::reloc_branch_4byte_pcrel</a>)) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    ImmOffset -= 4;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">// If this is a pc-relative load off _GLOBAL_OFFSET_TABLE_:</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="comment">// leaq _GLOBAL_OFFSET_TABLE_(%rip), %r15</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// this needs to be a GOTPC32 relocation.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86MCCodeEmitter_8cpp.html#a3e9dd2df270e8ff9b688dc40af18e54e">startsWithGlobalOffsetTable</a>(Expr) != <a class="code" href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a>)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158">X86::reloc_global_offset_table</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137">FK_PCRel_2</a>)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    ImmOffset -= 2;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> == <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5">FK_PCRel_1</a>)</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    ImmOffset -= 1;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">if</span> (ImmOffset)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    Expr = <a class="code" href="classllvm_1_1MCBinaryExpr.html#aa73d498e8575e86dc8ecc84f83e0efa2">MCBinaryExpr::createAdd</a>(Expr, <a class="code" href="classllvm_1_1MCConstantExpr.html#afcc48f19c867b449ec4ba0c691c3a0f4">MCConstantExpr::create</a>(ImmOffset, Ctx),</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                   Ctx);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">// Emit a symbolic constant as a fixup and 4 zeros.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(CurByte, Expr, <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a>, Loc));</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  emitConstant(0, Size, CurByte, OS);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::emitMemModRMByte(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                        <span class="keywordtype">unsigned</span> RegOpcodeField,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                        uint64_t TSFlags, <span class="keywordtype">bool</span> Rex,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;CurByte, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Disp = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Scale = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;IndexReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordtype">unsigned</span> BaseReg = Base.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordtype">bool</span> HasEVEX = (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// Handle %rip relative addressing.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (BaseReg == X86::RIP ||</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      BaseReg == X86::EIP) { <span class="comment">// [disp32+rIP] in X86-64 mode</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode64Bit) &amp;&amp;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;           <span class="stringliteral">&quot;Rip-relative addressing requires 64-bit mode&quot;</span>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0 &amp;&amp; <span class="stringliteral">&quot;Invalid rip-relative address&quot;</span>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    emitByte(modRMByte(0, RegOpcodeField, 5), CurByte, OS);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">// movq loads are handled with a special relocation form which allows the</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// linker to eliminate some loads for GOT references which end up in the</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="comment">// same linkage unit.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = [=]() {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b">X86::reloc_riprel_4byte</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="keywordflow">case</span> X86::MOV64rm:</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Rex);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c">X86::reloc_riprel_4byte_movq_load</a>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <span class="keywordflow">case</span> X86::CALL64m:</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keywordflow">case</span> X86::JMP64m:</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keywordflow">case</span> X86::TAILJMPm64:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">case</span> X86::TEST64mr:</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">case</span> X86::ADC64rm:</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="keywordflow">case</span> X86::ADD64rm:</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="keywordflow">case</span> X86::AND64rm:</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">case</span> X86::CMP64rm:</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <span class="keywordflow">case</span> X86::OR64rm:</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="keywordflow">case</span> X86::SBB64rm:</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="keywordflow">case</span> X86::SUB64rm:</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">case</span> X86::XOR64rm:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <span class="keywordflow">return</span> Rex ? <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca962ed593088a527512dad825d971922e">X86::reloc_riprel_4byte_relax_rex</a></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                   : <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca711b77689359fcf4cb49f96b5571d5c0">X86::reloc_riprel_4byte_relax</a>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      }</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    }();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// rip-relative addressing is actually relative to the *next* instruction.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// Since an immediate can follow the mod/rm byte for an instruction, this</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="comment">// means that we need to bias the displacement field of the instruction with</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">// the size of the immediate field. If we have this case, add it into the</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">// expression to emit.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="comment">// Note: rip-relative addressing using immediate displacement values should</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">// not be adjusted, assuming it was the user&#39;s intent.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordtype">int</span> ImmSize = !Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <a class="code" href="namespacellvm_1_1X86II.html#a3b8bc7d5e78603d3c61a536fd4217eba">X86II::hasImm</a>(TSFlags)</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                      ? <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                      : 0;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(FixupKind), CurByte, OS,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                  <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, -ImmSize);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">unsigned</span> BaseRegNo = BaseReg ? getX86RegNum(Base) : -1U;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">// 16-bit addressing forms of the ModR/M byte have a different encoding for</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// the R/M field and are far more limited in which registers can be used.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">is16BitMemOperand</a>(MI, Op, STI)) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">if</span> (BaseReg) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="comment">// For 32-bit addressing, the row and column values in Table 2-2 are</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="comment">// basically the same. It&#39;s AX/CX/DX/BX/SP/BP/SI/DI in that order, with</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <span class="comment">// some special cases. And getX86RegNum reflects that numbering.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="comment">// For 16-bit addressing it&#39;s more fun, as shown in the SDM Vol 2A,</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="comment">// Table 2-1 &quot;16-Bit Addressing Forms with the ModR/M byte&quot;. We can only</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="comment">// use SI/DI/BP/BX, which have &quot;row&quot; values 4-7 in no particular order,</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="comment">// while values 0-3 indicate the allowed combinations (base+index) of</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="comment">// those: 0 for BX+SI, 1 for BX+DI, 2 for BP+SI, 3 for BP+DI.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="comment">// R16Table[] is a lookup from the normal RegNo, to the row values from</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="comment">// Table 2-1 for 16-bit addressing modes. Where zero means disallowed.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> R16Table[] = {0, 0, 0, 7, 0, 6, 4, 5};</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordtype">unsigned</span> RMfield = R16Table[BaseRegNo];</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RMfield &amp;&amp; <span class="stringliteral">&quot;invalid 16-bit base register&quot;</span>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">if</span> (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="keywordtype">unsigned</span> IndexReg16 = R16Table[getX86RegNum(IndexReg)];</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IndexReg16 &amp;&amp; <span class="stringliteral">&quot;invalid 16-bit index register&quot;</span>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="comment">// We must have one of SI/DI (4,5), and one of BP/BX (6,7).</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((IndexReg16 ^ RMfield) &amp; 2) &amp;&amp;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;               <span class="stringliteral">&quot;invalid 16-bit base/index register combination&quot;</span>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Scale.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 1 &amp;&amp;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;               <span class="stringliteral">&quot;invalid scale for 16-bit memory reference&quot;</span>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="comment">// Allow base/index to appear in either order (although GAS doesn&#39;t).</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="keywordflow">if</span> (IndexReg16 &amp; 2)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;          RMfield = (RMfield &amp; 1) | ((7 - IndexReg16) &lt;&lt; 1);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;          RMfield = (IndexReg16 &amp; 1) | ((7 - RMfield) &lt;&lt; 1);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 0 &amp;&amp; RMfield != 6) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;          <span class="comment">// There is no displacement; just the register.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;          emitByte(modRMByte(0, RegOpcodeField, RMfield), CurByte, OS);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="comment">// Use the [REG]+disp8 form, including for [BP] which cannot be encoded.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        emitByte(modRMByte(1, RegOpcodeField, RMfield), CurByte, OS);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      }</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="comment">// This is the [REG]+disp16 case.</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      emitByte(modRMByte(2, RegOpcodeField, RMfield), CurByte, OS);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="comment">// There is no BaseReg; this is the plain [disp16] case.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      emitByte(modRMByte(0, RegOpcodeField, 6), CurByte, OS);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">// Emit 16-bit displacement for plain disp16 or [REG]+disp16 cases.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 2, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">FK_Data_2</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  }</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="comment">// Determine whether a SIB byte is needed.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// If no BaseReg, issue a RIP relative instruction only if the MCE can</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">// resolve addresses on-the-fly, otherwise use SIB (Intel Manual 2A, table</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="comment">// 2-7) and absolute references.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">if</span> ( <span class="comment">// The SIB byte must be used if there is an index register.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="comment">// The SIB byte must be used if the base is ESP/RSP/R12, all of which</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="comment">// encode to an R/M value of 4, which indicates that a SIB byte is</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <span class="comment">// present.</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      BaseRegNo != <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">N86::ESP</a> &amp;&amp;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <span class="comment">// If there is no base register and we&#39;re in 64-bit mode, we need a SIB</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="comment">// byte to emit an addr that is just &#39;disp32&#39; (the non-RIP relative form).</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      (!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode64Bit) || BaseReg != 0)) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">if</span> (BaseReg == 0) { <span class="comment">// [disp32]     in X86-32 mode</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      emitByte(modRMByte(0, RegOpcodeField, 5), CurByte, OS);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// If the base is not EBP/ESP and there is no displacement, use simple</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">// indirect register encoding, this handles addresses like [EAX].  The</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="comment">// encoding for [EBP] with no displacement means [disp32] so we handle it</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">// by emitting a displacement of 0 below.</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">if</span> (BaseRegNo != <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">N86::EBP</a>) {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 0) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        emitByte(modRMByte(0, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <span class="comment">// If the displacement is @tlscall, treat it as a zero.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <span class="keyword">auto</span> *Sym = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MCSymbolRefExpr.html">MCSymbolRefExpr</a>&gt;(Disp.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>());</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        <span class="keywordflow">if</span> (Sym &amp;&amp; Sym-&gt;getKind() == <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a03bfc9e15ea1f28db8231b2259bac14d">MCSymbolRefExpr::VK_TLSCALL</a>) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;          <span class="comment">// This is exclusively used by call *a@tlscall(base). The relocation</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;          <span class="comment">// (R_386_TLSCALL or R_X86_64_TLSCALL) applies to the beginning.</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;          Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Sym, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a845a63cbed041d42d8c3452991d629c4">FK_NONE</a>, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;          emitByte(modRMByte(0, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="comment">// Otherwise, if the displacement fits in a byte, encode as [REG+disp8].</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">if</span> (!HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())) {</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        emitByte(modRMByte(1, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      <span class="comment">// Try EVEX compressed 8-bit displacement first; if failed, fall back to</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="comment">// 32-bit displacement.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <span class="keywordtype">int</span> CDisp8 = 0;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a>(TSFlags, Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), CDisp8)) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        emitByte(modRMByte(1, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                      CDisp8 - Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// Otherwise, emit the most general non-SIB encoding: [REG+disp32]</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    emitByte(modRMByte(2, RegOpcodeField, BaseRegNo), CurByte, OS);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a> = Opcode == X86::MOV32rm ? <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca372de3ecc0967f0c818089f93138a0de">X86::reloc_signed_4byte_relax</a></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                                                : <a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(FixupKind), CurByte, OS,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                  <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">// We need a SIB byte, so start by outputting the ModR/M byte first</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a> &amp;&amp; IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != X86::RSP &amp;&amp;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;         <span class="stringliteral">&quot;Cannot use ESP as index reg!&quot;</span>);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordtype">bool</span> ForceDisp32 = <span class="keyword">false</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordtype">bool</span> ForceDisp8 = <span class="keyword">false</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordtype">int</span> CDisp8 = 0;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordtype">int</span> ImmOffset = 0;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">if</span> (BaseReg == 0) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="comment">// If there is no base register, we emit the special case SIB byte with</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="comment">// MOD=0, BASE=5, to JUST get the index, scale, and displacement.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    emitByte(modRMByte(0, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    ForceDisp32 = <span class="keyword">true</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Disp.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">// Emit the normal disp32 encoding.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    emitByte(modRMByte(2, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    ForceDisp32 = <span class="keyword">true</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;             <span class="comment">// Base reg can&#39;t be anything that ends up with &#39;5&#39; as the base</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;             <span class="comment">// reg, it is the magic [*] nomenclature that indicates no base.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;             BaseRegNo != <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">N86::EBP</a>) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// Emit no displacement ModR/M byte</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    emitByte(modRMByte(0, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a>(Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())) {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">// Emit the disp8 encoding.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    emitByte(modRMByte(1, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    ForceDisp8 = <span class="keyword">true</span>; <span class="comment">// Make sure to force 8 bit disp if Base=EBP</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (HasEVEX &amp;&amp; <a class="code" href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a>(TSFlags, Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), CDisp8)) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="comment">// Emit the disp8 encoding.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    emitByte(modRMByte(1, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    ForceDisp8 = <span class="keyword">true</span>; <span class="comment">// Make sure to force 8 bit disp if Base=EBP</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    ImmOffset = CDisp8 - Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="comment">// Emit the normal disp32 encoding.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    emitByte(modRMByte(2, RegOpcodeField, 4), CurByte, OS);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  }</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// Calculate what the SS field value should be...</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SSTable[] = {~0U, 0, 1, ~0U, 2, ~0U, ~0U, ~0U, 3};</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">SS</a> = SSTable[Scale.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()];</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">if</span> (BaseReg == 0) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">// Handle the SIB byte for the case where there is no base, see Intel</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="comment">// Manual 2A, table 2-7. The displacement has already been output.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegNo;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordflow">if</span> (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      IndexRegNo = getX86RegNum(IndexReg);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">else</span> <span class="comment">// Examples: [ESP+1*&lt;noreg&gt;+4] or [scaled idx]+disp32 (MOD=0,BASE=5)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      IndexRegNo = 4;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    emitSIBByte(SS, IndexRegNo, 5, CurByte, OS);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegNo;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">if</span> (IndexReg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      IndexRegNo = getX86RegNum(IndexReg);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      IndexRegNo = 4; <span class="comment">// For example [ESP+1*&lt;noreg&gt;+4]</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    emitSIBByte(SS, IndexRegNo, getX86RegNum(Base), CurByte, OS);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  }</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">// Do we need to output a displacement?</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">if</span> (ForceDisp8)</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                  ImmOffset);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ForceDisp32 || Disp.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() != 0)</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    emitImmediate(Disp, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 4, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">X86::reloc_signed_4byte</a>),</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::emitPrefixImpl(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurOp,</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                  <span class="keywordtype">unsigned</span> &amp;CurByte, <span class="keywordtype">bool</span> &amp;Rex,</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">// Determine where the memory operand starts, if present.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordtype">int</span> MemoryOperand = <a class="code" href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(TSFlags);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">if</span> (MemoryOperand != -1)</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    MemoryOperand += CurOp;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="comment">// Emit segment override opcode prefix as needed.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">if</span> (MemoryOperand &gt;= 0)</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    emitSegmentOverridePrefix(CurByte, MemoryOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>, MI,</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                              OS);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Emit the repeat opcode prefix as needed.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordtype">unsigned</span> Flags = MI.<a class="code" href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">getFlags</a>();</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba732a88e3de2655c55ec4eb6f50958493">X86II::REP</a> || Flags &amp; <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">X86::IP_HAS_REPEAT</a>)</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    emitByte(0xF3, CurByte, OS);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">if</span> (Flags &amp; <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">X86::IP_HAS_REPEAT_NE</a>)</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    emitByte(0xF2, CurByte, OS);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">// Emit the address size opcode prefix as needed.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordtype">bool</span> need_address_override;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  uint64_t AdSize = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba50c2f31aba037c4ec3acceb23258ef8f">X86II::AdSizeMask</a>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">if</span> ((STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode16Bit) &amp;&amp; AdSize == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae324586afb9a70d93aa2aba95abcd2d0">X86II::AdSize32</a>) ||</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; AdSize == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab2eec66c1c52ab7579af0cb9130b8ab5">X86II::AdSize16</a>) ||</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode64Bit) &amp;&amp; AdSize == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae324586afb9a70d93aa2aba95abcd2d0">X86II::AdSize32</a>)) {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    need_address_override = <span class="keyword">true</span>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemoryOperand &lt; 0) {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    need_address_override = <span class="keyword">false</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode64Bit)) {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">is16BitMemOperand</a>(MI, MemoryOperand, STI));</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    need_address_override = <a class="code" href="X86MCCodeEmitter_8cpp.html#aad7dfffbe64dcabe76fb9bb8b22ef6bd">is32BitMemOperand</a>(MI, MemoryOperand);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit)) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="X86MCCodeEmitter_8cpp.html#af34e32c88c74f7cd1d8667b52136727f">is64BitMemOperand</a>(MI, MemoryOperand));</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    need_address_override = <a class="code" href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">is16BitMemOperand</a>(MI, MemoryOperand, STI);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode16Bit));</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="X86MCCodeEmitter_8cpp.html#af34e32c88c74f7cd1d8667b52136727f">is64BitMemOperand</a>(MI, MemoryOperand));</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    need_address_override = !<a class="code" href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">is16BitMemOperand</a>(MI, MemoryOperand, STI);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  }</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> (need_address_override)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    emitByte(0x67, CurByte, OS);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="comment">// Encoding type for this instruction.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  uint64_t Encoding = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">if</span> (Encoding == 0)</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    Rex = emitOpcodePrefix(TSFlags, CurByte, MemoryOperand, MI, Desc, STI, OS);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    emitVEXOpcodePrefix(TSFlags, CurByte, MemoryOperand, MI, Desc, OS);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1dwarf.html#a6c06a10ffac779879f6b62a1a904517b">Form</a> = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">switch</span> (Form) {</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0ebbf8b9bdbf40355e1786a06fe3ebdb">X86II::RawFrmDstSrc</a>: {</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordtype">unsigned</span> siReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(1).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((siReg == <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a> &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == X86::DI) ||</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;            (siReg == <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a> &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>) ||</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            (siReg == X86::RSI &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == X86::RDI)) &amp;&amp;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;           <span class="stringliteral">&quot;SI and DI register sizes do not match&quot;</span>);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="comment">// Emit segment override opcode prefix as needed (not for %ds).</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(2).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">X86::DS</a>)</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      emitSegmentOverridePrefix(CurByte, 2, MI, OS);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// Emit AdSize prefix as needed.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">if</span> ((!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; siReg == <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>) ||</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; siReg == <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>))</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      emitByte(0x67, CurByte, OS);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    CurOp += 3; <span class="comment">// Consume operands.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  }</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab93edaca89956bd35deb0830c0a83c32">X86II::RawFrmSrc</a>: {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordtype">unsigned</span> siReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">// Emit segment override opcode prefix as needed (not for %ds).</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(1).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">X86::DS</a>)</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      emitSegmentOverridePrefix(CurByte, 1, MI, OS);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">// Emit AdSize prefix as needed.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">if</span> ((!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; siReg == <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>) ||</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; siReg == <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">X86::SI</a>))</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      emitByte(0x67, CurByte, OS);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    CurOp += 2; <span class="comment">// Consume operands.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba336cd3807e9712aee813c92ab1cbd3c7">X86II::RawFrmDst</a>: {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordtype">unsigned</span> siReg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">// Emit AdSize prefix as needed.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">if</span> ((!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; siReg == <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>) ||</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode32Bit) &amp;&amp; siReg == X86::DI))</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      emitByte(0x67, CurByte, OS);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    ++CurOp; <span class="comment">// Consume operand.</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf45ee1f86f45fd23ef8e084b0069aa17">X86II::RawFrmMemOffs</a>: {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">// Emit segment override opcode prefix as needed.</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    emitSegmentOverridePrefix(CurByte, 1, MI, OS);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/// emitVEXOpcodePrefix - AVX instructions are encoded using a opcode prefix</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/// called VEX.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86MCCodeEmitter::emitVEXOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                                           <span class="keywordtype">int</span> MemOperand, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7d42cf62fdc04de0252fec0978ca907c">X86II::LOCK</a>) &amp;&amp; <span class="stringliteral">&quot;Can&#39;t have LOCK VEX.&quot;</span>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  uint64_t Encoding = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordtype">bool</span> HasEVEX_K = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe6298d9ba729db7fa5c2149de1b21ed">X86II::EVEX_K</a>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordtype">bool</span> HasVEX_4V = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8a71098306ad6ceef2c5cde6440f81ff">X86II::VEX_4V</a>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordtype">bool</span> HasEVEX_RC = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0c7b9207abbba8cff7c96ce0b4439690">X86II::EVEX_RC</a>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="comment">// VEX_R: opcode externsion equivalent to REX.R in</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">// 1&#39;s complement (inverted) form</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">//  1: Same as REX_R=0 (must be 1 in 32-bit mode)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">//  0: Same as REX_R=1 (64 bit mode only)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  uint8_t VEX_R = 0x1;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  uint8_t EVEX_R2 = 0x1;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">// VEX_X: equivalent to REX.X, only used when a</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">// register is used for index in SIB Byte.</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">//  1: Same as REX.X=0 (must be 1 in 32-bit mode)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">//  0: Same as REX.X=1 (64-bit mode only)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  uint8_t VEX_X = 0x1;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// VEX_B:</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">//  1: Same as REX_B=0 (ignored in 32-bit mode)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">//  0: Same as REX_B=1 (64 bit mode only)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  uint8_t VEX_B = 0x1;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">// VEX_W: opcode specific (use like REX.W, or used for</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">// opcode extension, or ignored, depending on the opcode byte)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  uint8_t <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babb7d94bc7530e6b712efe1cf19cc1421">VEX_W</a> = (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babb7d94bc7530e6b712efe1cf19cc1421">X86II::VEX_W</a>) ? 1 : 0;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="comment">// VEX_5M (VEX m-mmmmm field):</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="comment">//  0b00000: Reserved for future use</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">//  0b00001: implied 0F leading opcode</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">//  0b00010: implied 0F 38 leading opcode bytes</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">//  0b00011: implied 0F 3A leading opcode bytes</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="comment">//  0b00100-0b11111: Reserved for future use</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">//  0b01000: XOP map select - 08h instructions with imm byte</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">//  0b01001: XOP map select - 09h instructions with no imm byte</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">//  0b01010: XOP map select - 0Ah instructions with imm dword</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  uint8_t VEX_5M;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba17bada293123ac2f889d0dece275027d">X86II::OpMapMask</a>) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid prefix!&quot;</span>);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6ba65e174dfdcdb111e1aea6b4299b16">X86II::TB</a>:</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    VEX_5M = 0x1;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// 0F</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa77319fb93896ec55033cdf328e8771d">X86II::T8</a>:</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    VEX_5M = 0x2;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// 0F 38</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad254d64df655ab661c3c3330610385af">X86II::TA</a>:</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    VEX_5M = 0x3;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// 0F 3A</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba795f8c500afa7f68a28ab76a7ba51bb3">X86II::XOP8</a>:</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    VEX_5M = 0x8;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baad17d87f0e80d893eb6e7a94ec40e7b5">X86II::XOP9</a>:</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    VEX_5M = 0x9;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae5decae65076102497629dcadb77bc40">X86II::XOPA</a>:</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    VEX_5M = 0xA;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="comment">// VEX_4V (VEX vvvv field): a register specifier</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">// (in 1&#39;s complement form) or 1111 if unused.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  uint8_t <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8a71098306ad6ceef2c5cde6440f81ff">VEX_4V</a> = 0xf;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  uint8_t EVEX_V2 = 0x1;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="comment">// EVEX_L2/VEX_L (Vector Length):</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="comment">// L2 L</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="comment">//  0 0: scalar or 128-bit vector</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="comment">//  0 1: 256-bit vector</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="comment">//  1 0: 512-bit vector</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  uint8_t <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba05c399774dc40c2b03d5ab492e1006c6">VEX_L</a> = (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba05c399774dc40c2b03d5ab492e1006c6">X86II::VEX_L</a>) ? 1 : 0;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  uint8_t <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1b5f21917d273c19ffaa38e025d6b4af">EVEX_L2</a> = (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1b5f21917d273c19ffaa38e025d6b4af">X86II::EVEX_L2</a>) ? 1 : 0;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">// VEX_PP: opcode extension providing equivalent</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// functionality of a SIMD prefix</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="comment">//  0b00: None</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="comment">//  0b01: 66</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">//  0b10: F3</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">//  0b11: F2</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  uint8_t VEX_PP = 0;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafd3ef015d11de7b9cf6d25507774a0a9">X86II::OpPrefixMask</a>) {</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">X86II::PD</a>:</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    VEX_PP = 0x1;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// 66</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad9268658d1be801bae20dba1f1378dcf">X86II::XS</a>:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    VEX_PP = 0x2;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// F3</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5309cc29d36de4eb6d05bae85de58f78">X86II::XD</a>:</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    VEX_PP = 0x3;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// F2</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  }</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="comment">// EVEX_U</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  uint8_t EVEX_U = 1; <span class="comment">// Always &#39;1&#39; so far</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="comment">// EVEX_z</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  uint8_t EVEX_z = (HasEVEX_K &amp;&amp; (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba11f2ede3e2eee190e2ff483d2e28c8c8">X86II::EVEX_Z</a>)) ? 1 : 0;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">// EVEX_b</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  uint8_t EVEX_b = (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba4a0b5ce031c6c73572f1006babe65b47">X86II::EVEX_B</a>) ? 1 : 0;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">// EVEX_rc</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  uint8_t EVEX_rc = 0;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">// EVEX_aaa</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  uint8_t EVEX_aaa = 0;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordtype">bool</span> EncodeRC = <span class="keyword">false</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">// Classify VEX_B, VEX_4V, VEX_R, VEX_X</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected form in emitVEXOpcodePrefix!&quot;</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0418cac03c72116432f2161ba81a9477">X86II::RawFrm</a>:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>: {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="comment">// MRMDestMem instructions forms:</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">//  MemAddr, src1(ModR/M)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">//  MemAddr, src1(VEX_4V), src2(ModR/M)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="comment">//  MemAddr, src1(ModR/M), imm8</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordtype">unsigned</span> BaseRegEnc = getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    VEX_B = ~(BaseRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegEnc =</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    VEX_X = ~(IndexRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">if</span> (!HasVEX_4V) <span class="comment">// Only needed with VSIB which don&#39;t use VVVV.</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      EVEX_V2 = ~(IndexRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    CurOp += <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      EVEX_aaa = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      EVEX_V2 = ~(VRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    EVEX_R2 = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  }</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>: {</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="comment">// MRMSrcMem instructions forms:</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="comment">//  src1(ModR/M), MemAddr</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="comment">//  src1(ModR/M), src2(VEX_4V), MemAddr</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="comment">//  src1(ModR/M), MemAddr, imm8</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="comment">//  src1(ModR/M), MemAddr, src2(Imm[7:4])</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="comment">//  FMA4:</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(ModR/M), src3(Imm[7:4])</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    EVEX_R2 = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      EVEX_aaa = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      EVEX_V2 = ~(VRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordtype">unsigned</span> BaseRegEnc = getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    VEX_B = ~(BaseRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegEnc =</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    VEX_X = ~(IndexRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">if</span> (!HasVEX_4V) <span class="comment">// Only needed with VSIB which don&#39;t use VVVV.</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      EVEX_V2 = ~(IndexRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  }</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba71ff3202ae1a689c037fdde29b3ef3d2">X86II::MRMSrcMem4VOp3</a>: {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="comment">// Instruction format for 4VOp3:</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">//   src1(ModR/M), MemAddr, src3(VEX_4V)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordtype">unsigned</span> BaseRegEnc = getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    VEX_B = ~(BaseRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegEnc =</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    VEX_X = ~(IndexRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    VEX_4V = ~getX86RegEncoding(MI, CurOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>) &amp; 0xf;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  }</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babfcb56e85f0547829052a6f31803159b">X86II::MRMSrcMemOp4</a>: {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(Imm[7:4]), src3(ModR/M),</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <span class="keywordtype">unsigned</span> BaseRegEnc = getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    VEX_B = ~(BaseRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegEnc =</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    VEX_X = ~(IndexRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  }</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>:</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>:</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>:</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>:</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>: {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="comment">// MRM[0-9]m instructions forms:</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="comment">//  MemAddr</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="comment">//  src1(VEX_4V), MemAddr</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      EVEX_V2 = ~(VRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      EVEX_aaa = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordtype">unsigned</span> BaseRegEnc = getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    VEX_B = ~(BaseRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordtype">unsigned</span> IndexRegEnc =</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        getX86RegEncoding(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    VEX_X = ~(IndexRegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">if</span> (!HasVEX_4V) <span class="comment">// Only needed with VSIB which don&#39;t use VVVV.</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      EVEX_V2 = ~(IndexRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>: {</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="comment">// MRMSrcReg instructions forms:</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="comment">//  dst(ModR/M), src1(VEX_4V), src2(ModR/M), src3(Imm[7:4])</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="comment">//  dst(ModR/M), src1(ModR/M)</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="comment">//  dst(ModR/M), src1(ModR/M), imm8</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="comment">//  FMA4:</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(Imm[7:4]), src3(ModR/M),</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    EVEX_R2 = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      EVEX_aaa = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      EVEX_V2 = ~(VRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    }</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    VEX_B = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    VEX_X = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">if</span> (EVEX_b) {</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      <span class="keywordflow">if</span> (HasEVEX_RC) {</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;        <span class="keywordtype">unsigned</span> RcOperand = NumOps - 1;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RcOperand &gt;= CurOp);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;        EVEX_rc = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(RcOperand).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EVEX_rc &lt;= 3 &amp;&amp; <span class="stringliteral">&quot;Invalid rounding control!&quot;</span>);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;      }</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      EncodeRC = <span class="keyword">true</span>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    }</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  }</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baec9007fc8d5e45ac8c8ca70cbc20527c">X86II::MRMSrcReg4VOp3</a>: {</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="comment">// Instruction format for 4VOp3:</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="comment">//   src1(ModR/M), src2(ModR/M), src3(VEX_4V)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    VEX_B = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    VEX_4V = ~getX86RegEncoding(MI, CurOp++) &amp; 0xf;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  }</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa5752d9fbf4eaf48924623fb22345d78">X86II::MRMSrcRegOp4</a>: {</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="comment">//  dst(ModR/M.reg), src1(VEX_4V), src2(Imm[7:4]), src3(ModR/M),</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="comment">// Skip second register source (encoded in Imm[7:4])</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    ++CurOp;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    VEX_B = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    VEX_X = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  }</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe42ba2fb12010736a3d91ff51c00f91">X86II::MRMDestReg</a>: {</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="comment">// MRMDestReg instructions forms:</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="comment">//  dst(ModR/M), src(ModR/M)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="comment">//  dst(ModR/M), src(ModR/M), imm8</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="comment">//  dst(ModR/M), src1(VEX_4V), src2(ModR/M)</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    VEX_B = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    VEX_X = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      EVEX_aaa = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;      <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;      VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      EVEX_V2 = ~(VRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    VEX_R = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    EVEX_R2 = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">if</span> (EVEX_b)</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      EncodeRC = <span class="keyword">true</span>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  }</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>:</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf4593f298ffcbd9b56cccee8c9b08f4f">X86II::MRM1r</a>:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba50b127ece65d9d64ecff049972c908a7">X86II::MRM2r</a>:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae3f4d0f3323d02cfb646af18c329dcc1">X86II::MRM3r</a>:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf2b510dd27c823fbcb97dccc422165dc">X86II::MRM4r</a>:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ccd60dae6f567df2362f05b10053f2c">X86II::MRM5r</a>:</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafe4134fe8da389ed6dbaddff7d04e924">X86II::MRM6r</a>:</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba48bbc6e11eab7158eca421cdbefb4300">X86II::MRM7r</a>: {</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="comment">// MRM0r-MRM7r instructions forms:</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="comment">//  dst(VEX_4V), src(ModR/M), imm8</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) {</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <span class="keywordtype">unsigned</span> VRegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      VEX_4V = ~VRegEnc &amp; 0xf;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      EVEX_V2 = ~(VRegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    }</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      EVEX_aaa = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordtype">unsigned</span> RegEnc = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    VEX_B = ~(RegEnc &gt;&gt; 3) &amp; 1;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    VEX_X = ~(RegEnc &gt;&gt; 4) &amp; 1;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  }</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">if</span> (Encoding == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256">X86II::VEX</a> || Encoding == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503">X86II::XOP</a>) {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="comment">// VEX opcode prefix can have 2 or 3 bytes</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="comment">//  3 bytes:</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="comment">//    +-----+ +--------------+ +-------------------+</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="comment">//    | C4h | | RXB | m-mmmm | | W | vvvv | L | pp |</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="comment">//    +-----+ +--------------+ +-------------------+</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="comment">//  2 bytes:</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="comment">//    +-----+ +-------------------+</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="comment">//    | C5h | | R | vvvv | L | pp |</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="comment">//    +-----+ +-------------------+</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="comment">//  XOP uses a similar prefix:</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="comment">//    +-----+ +--------------+ +-------------------+</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="comment">//    | 8Fh | | RXB | m-mmmm | | W | vvvv | L | pp |</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="comment">//    +-----+ +--------------+ +-------------------+</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    uint8_t LastByte = VEX_PP | (VEX_L &lt;&lt; 2) | (VEX_4V &lt;&lt; 3);</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="comment">// Can we use the 2 byte VEX prefix?</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">if</span> (!(MI.<a class="code" href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">getFlags</a>() &amp; <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a309a39ffd8ae143f947c54ae406451b5">X86::IP_USE_VEX3</a>) &amp;&amp; Encoding == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256">X86II::VEX</a> &amp;&amp;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        VEX_B &amp;&amp; VEX_X &amp;&amp; !VEX_W &amp;&amp; (VEX_5M == 1)) {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      emitByte(0xC5, CurByte, OS);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      emitByte(LastByte | (VEX_R &lt;&lt; 7), CurByte, OS);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    }</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="comment">// 3 byte VEX prefix</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    emitByte(Encoding == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503">X86II::XOP</a> ? 0x8F : 0xC4, CurByte, OS);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    emitByte(VEX_R &lt;&lt; 7 | VEX_X &lt;&lt; 6 | VEX_B &lt;&lt; 5 | VEX_5M, CurByte, OS);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    emitByte(LastByte | (VEX_W &lt;&lt; 7), CurByte, OS);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Encoding == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a> &amp;&amp; <span class="stringliteral">&quot;unknown encoding!&quot;</span>);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="comment">// EVEX opcode prefix can have 4 bytes</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="comment">// +-----+ +--------------+ +-------------------+ +------------------------+</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="comment">// | 62h | | RXBR&#39; | 00mm | | W | vvvv | U | pp | | z | L&#39;L | b | v&#39; | aaa |</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="comment">// +-----+ +--------------+ +-------------------+ +------------------------+</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VEX_5M &amp; 0x3) == VEX_5M &amp;&amp;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;           <span class="stringliteral">&quot;More than 2 significant bits in VEX.m-mmmm fields for EVEX!&quot;</span>);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    emitByte(0x62, CurByte, OS);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    emitByte((VEX_R &lt;&lt; 7) | (VEX_X &lt;&lt; 6) | (VEX_B &lt;&lt; 5) | (EVEX_R2 &lt;&lt; 4) |</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                 VEX_5M,</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;             CurByte, OS);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    emitByte((VEX_W &lt;&lt; 7) | (VEX_4V &lt;&lt; 3) | (EVEX_U &lt;&lt; 2) | VEX_PP, CurByte,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;             OS);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">if</span> (EncodeRC)</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;      emitByte((EVEX_z &lt;&lt; 7) | (EVEX_rc &lt;&lt; 5) | (EVEX_b &lt;&lt; 4) | (EVEX_V2 &lt;&lt; 3) |</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                   EVEX_aaa,</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;               CurByte, OS);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      emitByte((EVEX_z &lt;&lt; 7) | (EVEX_L2 &lt;&lt; 6) | (VEX_L &lt;&lt; 5) | (EVEX_b &lt;&lt; 4) |</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                   (EVEX_V2 &lt;&lt; 3) | EVEX_aaa,</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;               CurByte, OS);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  }</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;}</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/// Determine if the MCInst has to be encoded with a X86-64 REX prefix which</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/// specifies 1) 64-bit instructions, 2) non-default operand size, and 3) use</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">/// of X86-64 extended registers.</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"></span>uint8_t X86MCCodeEmitter::determineREXPrefix(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, uint64_t TSFlags,</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                             <span class="keywordtype">int</span> MemOperand,</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc)<span class="keyword"> const </span>{</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  uint8_t REX = 0;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordtype">bool</span> UsesHighByteReg = <span class="keyword">false</span>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7">X86II::REX_W</a>)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    REX |= 1 &lt;&lt; 3; <span class="comment">// set REX.W</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == 0)</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">return</span> REX;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>();</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="comment">// If it accesses SPL, BPL, SIL, or DIL, then it requires a 0x40 REX prefix.</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = CurOp; i != NumOps; ++i) {</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(i);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">if</span> (Reg == X86::AH || Reg == X86::BH || Reg == X86::CH || Reg == X86::DH)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;      UsesHighByteReg = <span class="keyword">true</span>;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86II.html#a685ff591af4b9e02b3421fea80e7b337">X86II::isX86_64NonExtLowByteReg</a>(Reg))</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <span class="comment">// FIXME: The caller of determineREXPrefix slaps this prefix onto anything</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <span class="comment">// that returns non-zero.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      REX |= 0x40; <span class="comment">// REX fixed encoding prefix</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  }</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) {</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5cd1bb6ca4bb8d7b507c98b61a19ae77">X86II::AddRegFrm</a>:</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 0; <span class="comment">// REX.B</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>:</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac7457861e859e2d45b248505b1ce4d64">X86II::MRMSrcRegCC</a>:</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 2; <span class="comment">// REX.R</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 0; <span class="comment">// REX.B</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>:</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ba28eab105e932f7173e256119df199">X86II::MRMSrcMemCC</a>:</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 2;                        <span class="comment">// REX.R</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    REX |= isREXExtendedReg(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>) &lt;&lt; 0;  <span class="comment">// REX.B</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    REX |= isREXExtendedReg(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>) &lt;&lt; 1; <span class="comment">// REX.X</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    CurOp += <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe42ba2fb12010736a3d91ff51c00f91">X86II::MRMDestReg</a>:</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 0; <span class="comment">// REX.B</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 2; <span class="comment">// REX.R</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>:</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    REX |= isREXExtendedReg(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>) &lt;&lt; 0;  <span class="comment">// REX.B</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    REX |= isREXExtendedReg(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>) &lt;&lt; 1; <span class="comment">// REX.X</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    CurOp += <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 2; <span class="comment">// REX.R</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baae046536d1fe7157266801c5446581f1">X86II::MRMXmCC</a>:</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba580f946ce0c61ee2cb39a53181487908">X86II::MRMXm</a>:</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>:</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>:</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    REX |= isREXExtendedReg(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>) &lt;&lt; 0;  <span class="comment">// REX.B</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    REX |= isREXExtendedReg(MI, MemOperand + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>) &lt;&lt; 1; <span class="comment">// REX.X</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa674367c0dc04c60557b71d6cb873cc0">X86II::MRMXrCC</a>:</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6d334921612f3043e206d194dc882494">X86II::MRMXr</a>:</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>:</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf4593f298ffcbd9b56cccee8c9b08f4f">X86II::MRM1r</a>:</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba50b127ece65d9d64ecff049972c908a7">X86II::MRM2r</a>:</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae3f4d0f3323d02cfb646af18c329dcc1">X86II::MRM3r</a>:</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf2b510dd27c823fbcb97dccc422165dc">X86II::MRM4r</a>:</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ccd60dae6f567df2362f05b10053f2c">X86II::MRM5r</a>:</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafe4134fe8da389ed6dbaddff7d04e924">X86II::MRM6r</a>:</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba48bbc6e11eab7158eca421cdbefb4300">X86II::MRM7r</a>:</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    REX |= isREXExtendedReg(MI, CurOp++) &lt;&lt; 0; <span class="comment">// REX.B</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  }</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">if</span> (REX &amp;&amp; UsesHighByteReg)</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <span class="stringliteral">&quot;Cannot encode high byte register in REX-prefixed instruction&quot;</span>);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">return</span> REX;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;}</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/// Emit segment override opcode prefix as needed.</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86MCCodeEmitter::emitSegmentOverridePrefix(<span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                                                 <span class="keywordtype">unsigned</span> SegOperand,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;                                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="comment">// Check for explicit segment override on memory operand.</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SegOperand).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()) {</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown segment register!&quot;</span>);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> X86::CS:</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    emitByte(0x2E, CurByte, OS);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">X86::SS</a>:</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    emitByte(0x36, CurByte, OS);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">X86::DS</a>:</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    emitByte(0x3E, CurByte, OS);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordflow">case</span> X86::ES:</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    emitByte(0x26, CurByte, OS);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">X86::FS</a>:</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    emitByte(0x64, CurByte, OS);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730">X86::GS</a>:</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    emitByte(0x65, CurByte, OS);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  }</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/// Emit all instruction prefixes prior to the opcode.</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/// \param MemOperand the operand # of the start of a memory operand if present.</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/// If not present, it is -1.</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/// \returns true if a REX prefix was used.</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> X86MCCodeEmitter::emitOpcodePrefix(uint64_t TSFlags, <span class="keywordtype">unsigned</span> &amp;CurByte,</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                                        <span class="keywordtype">int</span> MemOperand, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="comment">// Emit the operand size opcode prefix as needed.</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa27540a3db25622f122837aa4def5efa">X86II::OpSizeMask</a>) ==</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode16Bit) ? <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba71786270c5b7087684f0a07e97048d0c">X86II::OpSize32</a> : <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0ff8c56f8764c2a6ea4c46d3b40e064a">X86II::OpSize16</a>))</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    emitByte(0x66, CurByte, OS);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="comment">// Emit the LOCK opcode prefix.</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7d42cf62fdc04de0252fec0978ca907c">X86II::LOCK</a> || MI.<a class="code" href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">getFlags</a>() &amp; <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">X86::IP_HAS_LOCK</a>)</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    emitByte(0xF0, CurByte, OS);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="comment">// Emit the NOTRACK opcode prefix.</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">if</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3521268aace1e693b0af19b0e4ab54e1">X86II::NOTRACK</a> || MI.<a class="code" href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">getFlags</a>() &amp; <a class="code" href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a2352c35cf1f63002a6e595d1d1700dee">X86::IP_HAS_NOTRACK</a>)</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    emitByte(0x3E, CurByte, OS);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafd3ef015d11de7b9cf6d25507774a0a9">X86II::OpPrefixMask</a>) {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">X86II::PD</a>: <span class="comment">// 66</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    emitByte(0x66, CurByte, OS);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad9268658d1be801bae20dba1f1378dcf">X86II::XS</a>: <span class="comment">// F3</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    emitByte(0xF3, CurByte, OS);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5309cc29d36de4eb6d05bae85de58f78">X86II::XD</a>: <span class="comment">// F2</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    emitByte(0xF2, CurByte, OS);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  }</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="comment">// Handle REX prefix.</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="comment">// FIXME: Can this come before F2 etc to simplify emission?</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode64Bit)) {</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keywordflow">if</span> (uint8_t REX = determineREXPrefix(MI, TSFlags, MemOperand, Desc)) {</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      emitByte(0x40 | REX, CurByte, OS);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      Ret = <span class="keyword">true</span>;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    }</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7">X86II::REX_W</a>) &amp;&amp; <span class="stringliteral">&quot;REX.W requires 64bit mode.&quot;</span>);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  }</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="comment">// 0x0F escape code must be emitted just before the opcode.</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba17bada293123ac2f889d0dece275027d">X86II::OpMapMask</a>) {</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6ba65e174dfdcdb111e1aea6b4299b16">X86II::TB</a>:        <span class="comment">// Two-byte opcode map</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa77319fb93896ec55033cdf328e8771d">X86II::T8</a>:        <span class="comment">// 0F 38</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad254d64df655ab661c3c3330610385af">X86II::TA</a>:        <span class="comment">// 0F 3A</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bace49aa87c8e2d2f284a9a4ce549a97c3">X86II::ThreeDNow</a>: <span class="comment">// 0F 0F, second 0F emitted by caller.</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    emitByte(0x0F, CurByte, OS);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  }</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">switch</span> (TSFlags &amp; X86II::OpMapMask) {</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa77319fb93896ec55033cdf328e8771d">X86II::T8</a>: <span class="comment">// 0F 38</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    emitByte(0x38, CurByte, OS);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad254d64df655ab661c3c3330610385af">X86II::TA</a>: <span class="comment">// 0F 3A</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    emitByte(0x3A, CurByte, OS);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;}</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::emitPrefix(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(Opcode);</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  uint64_t TSFlags = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="comment">// Pseudo instructions don&#39;t get encoded.</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac147ba1bbcbb4cbda038e4fbd6e5bb31">X86II::Pseudo</a>)</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="comment">// Keep track of the current byte being emitted.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordtype">unsigned</span> CurByte = 0;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordtype">bool</span> Rex = <span class="keyword">false</span>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  emitPrefixImpl(TSFlags, CurOp, CurByte, Rex, MI, Desc, STI, OS);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="keywordtype">void</span> X86MCCodeEmitter::encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(Opcode);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  uint64_t TSFlags = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="comment">// Pseudo instructions don&#39;t get encoded.</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac147ba1bbcbb4cbda038e4fbd6e5bb31">X86II::Pseudo</a>)</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordtype">unsigned</span> CurOp = <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="comment">// Keep track of the current byte being emitted.</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordtype">unsigned</span> CurByte = 0;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="keywordtype">bool</span> Rex = <span class="keyword">false</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  emitPrefixImpl(TSFlags, CurOp, CurByte, Rex, MI, Desc, STI, OS);</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="comment">// It uses the VEX.VVVV field?</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordtype">bool</span> HasVEX_4V = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8a71098306ad6ceef2c5cde6440f81ff">X86II::VEX_4V</a>;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordtype">bool</span> HasVEX_I8Reg = (TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba372e5bf78ae924c43fcba961e1ebedb8">X86II::ImmMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba79b6fe6fc9adb2637eb289c0b1f27613">X86II::Imm8Reg</a>;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="comment">// It uses the EVEX.aaa field?</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordtype">bool</span> HasEVEX_K = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe6298d9ba729db7fa5c2149de1b21ed">X86II::EVEX_K</a>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordtype">bool</span> HasEVEX_RC = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0c7b9207abbba8cff7c96ce0b4439690">X86II::EVEX_RC</a>;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="comment">// Used if a register is encoded in 7:4 of immediate.</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordtype">unsigned</span> I8RegNum = 0;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  uint8_t BaseOpcode = <a class="code" href="namespacellvm_1_1X86II.html#ac5e00b79e046b7edec72a31f9398ea75">X86II::getBaseOpcodeFor</a>(TSFlags);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba17bada293123ac2f889d0dece275027d">X86II::OpMapMask</a>) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bace49aa87c8e2d2f284a9a4ce549a97c3">X86II::ThreeDNow</a>)</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    BaseOpcode = 0x0F; <span class="comment">// Weird 3DNow! encoding.</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeOffset = 0;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1dwarf.html#a6c06a10ffac779879f6b62a1a904517b">Form</a> = TSFlags &amp; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">switch</span> (Form) {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;FORM: &quot;</span> &lt;&lt; Form &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown FormMask value in X86MCCodeEmitter!&quot;</span>);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac147ba1bbcbb4cbda038e4fbd6e5bb31">X86II::Pseudo</a>:</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Pseudo instruction shouldn&#39;t be emitted&quot;</span>);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0ebbf8b9bdbf40355e1786a06fe3ebdb">X86II::RawFrmDstSrc</a>:</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab93edaca89956bd35deb0830c0a83c32">X86II::RawFrmSrc</a>:</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba336cd3807e9712aee813c92ab1cbd3c7">X86II::RawFrmDst</a>:</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3db5b7855daab5b642f29a4f8743d1a9">X86II::AddCCFrm</a>: {</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="comment">// This will be added to the opcode in the fallthrough.</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    OpcodeOffset = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(NumOps - 1).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpcodeOffset &lt; 16 &amp;&amp; <span class="stringliteral">&quot;Unexpected opcode offset!&quot;</span>);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    --NumOps; <span class="comment">// Drop the operand from the end.</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0418cac03c72116432f2161ba81a9477">X86II::RawFrm</a>:</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    emitByte(BaseOpcode + OpcodeOffset, CurByte, OS);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Mode64Bit) || !<a class="code" href="X86MCCodeEmitter_8cpp.html#a3682f9c28dce92228badc39d606d2664">isPCRel32Branch</a>(MI, MCII))</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Op = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    emitImmediate(Op, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags),</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                  <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca3b2a5a68543379e2c0ecada70a114244">X86::reloc_branch_4byte_pcrel</a>), CurByte, OS,</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                  <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  }</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf45ee1f86f45fd23ef8e084b0069aa17">X86II::RawFrmMemOffs</a>:</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    emitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(),</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                  <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags),</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    ++CurOp; <span class="comment">// skip segment operand</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba682f4bde7ea50ebb5d09cfc9f8283d87">X86II::RawFrmImm8</a>:</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    emitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(),</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                  <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags),</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    emitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>, CurByte,</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;                  OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab246efb880b0f5ea54ddf3879bced8e3">X86II::RawFrmImm16</a>:</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    emitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(),</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                  <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags),</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    emitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 2, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">FK_Data_2</a>, CurByte,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                  OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5cd1bb6ca4bb8d7b507c98b61a19ae77">X86II::AddRegFrm</a>:</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    emitByte(BaseOpcode + getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++)), CurByte, OS);</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe42ba2fb12010736a3d91ff51c00f91">X86II::MRMDestReg</a>: {</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <span class="keywordtype">unsigned</span> SrcRegNum = CurOp + 1;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp),</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                     getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SrcRegNum)), CurByte, OS);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  }</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>: {</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="keywordtype">unsigned</span> SrcRegNum = CurOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    emitMemModRMByte(MI, CurOp, getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SrcRegNum)), TSFlags,</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                     Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  }</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>: {</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="keywordtype">unsigned</span> SrcRegNum = CurOp + 1;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      ++SrcRegNum;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SrcRegNum),</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                     getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp)), CurByte, OS);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="keywordflow">if</span> (HasVEX_I8Reg)</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;      I8RegNum = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="comment">// do not count the rounding control operand</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_RC)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;      --NumOps;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  }</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baec9007fc8d5e45ac8c8ca70cbc20527c">X86II::MRMSrcReg4VOp3</a>: {</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordtype">unsigned</span> SrcRegNum = CurOp + 1;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SrcRegNum),</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                     getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp)), CurByte, OS);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    ++CurOp; <span class="comment">// Encoded in VEX.VVVV</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  }</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa5752d9fbf4eaf48924623fb22345d78">X86II::MRMSrcRegOp4</a>: {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="keywordtype">unsigned</span> SrcRegNum = CurOp + 1;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="comment">// Skip 1st src (which is encoded in VEX_VVVV)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    ++SrcRegNum;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="comment">// Capture 2nd src (which is encoded in Imm[7:4])</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasVEX_I8Reg &amp;&amp; <span class="stringliteral">&quot;MRMSrcRegOp4 should imply VEX_I8Reg&quot;</span>);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    I8RegNum = getX86RegEncoding(MI, SrcRegNum++);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SrcRegNum),</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                     getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp)), CurByte, OS);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    CurOp = SrcRegNum + 1;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  }</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac7457861e859e2d45b248505b1ce4d64">X86II::MRMSrcRegCC</a>: {</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordtype">unsigned</span> FirstOp = CurOp++;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordtype">unsigned</span> SecondOp = CurOp++;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keywordtype">unsigned</span> CC = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    emitByte(BaseOpcode + CC, CurByte, OS);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(SecondOp),</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;                     getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(FirstOp)), CurByte, OS);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  }</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>: {</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="keywordtype">unsigned</span> FirstMemOp = CurOp + 1;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      ++FirstMemOp;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V)</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;      ++FirstMemOp; <span class="comment">// Skip the register source (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    emitMemModRMByte(MI, FirstMemOp, getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp)),</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;                     TSFlags, Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    CurOp = FirstMemOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <span class="keywordflow">if</span> (HasVEX_I8Reg)</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      I8RegNum = getX86RegEncoding(MI, CurOp++);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  }</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba71ff3202ae1a689c037fdde29b3ef3d2">X86II::MRMSrcMem4VOp3</a>: {</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="keywordtype">unsigned</span> FirstMemOp = CurOp + 1;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    emitMemModRMByte(MI, FirstMemOp, getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp)),</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;                     TSFlags, Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    CurOp = FirstMemOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    ++CurOp; <span class="comment">// Encoded in VEX.VVVV.</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  }</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babfcb56e85f0547829052a6f31803159b">X86II::MRMSrcMemOp4</a>: {</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <span class="keywordtype">unsigned</span> FirstMemOp = CurOp + 1;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    ++FirstMemOp; <span class="comment">// Skip the register source (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="comment">// Capture second register source (encoded in Imm[7:4])</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasVEX_I8Reg &amp;&amp; <span class="stringliteral">&quot;MRMSrcRegOp4 should imply VEX_I8Reg&quot;</span>);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    I8RegNum = getX86RegEncoding(MI, FirstMemOp++);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    emitMemModRMByte(MI, FirstMemOp, getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp)),</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;                     TSFlags, Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    CurOp = FirstMemOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  }</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ba28eab105e932f7173e256119df199">X86II::MRMSrcMemCC</a>: {</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordtype">unsigned</span> RegOp = CurOp++;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="keywordtype">unsigned</span> FirstMemOp = CurOp;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    CurOp = FirstMemOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <span class="keywordtype">unsigned</span> CC = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    emitByte(BaseOpcode + CC, CurByte, OS);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    emitMemModRMByte(MI, FirstMemOp, getX86RegNum(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(RegOp)),</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                     TSFlags, Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa674367c0dc04c60557b71d6cb873cc0">X86II::MRMXrCC</a>: {</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordtype">unsigned</span> RegOp = CurOp++;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <span class="keywordtype">unsigned</span> CC = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    emitByte(BaseOpcode + CC, CurByte, OS);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(RegOp), 0, CurByte, OS);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  }</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6d334921612f3043e206d194dc882494">X86II::MRMXr</a>:</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>:</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf4593f298ffcbd9b56cccee8c9b08f4f">X86II::MRM1r</a>:</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba50b127ece65d9d64ecff049972c908a7">X86II::MRM2r</a>:</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae3f4d0f3323d02cfb646af18c329dcc1">X86II::MRM3r</a>:</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf2b510dd27c823fbcb97dccc422165dc">X86II::MRM4r</a>:</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ccd60dae6f567df2362f05b10053f2c">X86II::MRM5r</a>:</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafe4134fe8da389ed6dbaddff7d04e924">X86II::MRM6r</a>:</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba48bbc6e11eab7158eca421cdbefb4300">X86II::MRM7r</a>:</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip the register dst (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;      ++CurOp;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      ++CurOp;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    emitRegModRMByte(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++),</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                     (Form == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6d334921612f3043e206d194dc882494">X86II::MRMXr</a>) ? 0 : Form - <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba594ebf9b65f24cace8a6ed6cc4c188dc">X86II::MRM0r</a>, CurByte,</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                     OS);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baae046536d1fe7157266801c5446581f1">X86II::MRMXmCC</a>: {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordtype">unsigned</span> FirstMemOp = CurOp;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    CurOp = FirstMemOp + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordtype">unsigned</span> CC = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    emitByte(BaseOpcode + CC, CurByte, OS);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    emitMemModRMByte(MI, FirstMemOp, 0, TSFlags, Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  }</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba580f946ce0c61ee2cb39a53181487908">X86II::MRMXm</a>:</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>:</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>:</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>:</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>:</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>:</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="keywordflow">if</span> (HasVEX_4V) <span class="comment">// Skip the register dst (which is encoded in VEX_VVVV).</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      ++CurOp;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="keywordflow">if</span> (HasEVEX_K) <span class="comment">// Skip writemask</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      ++CurOp;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    emitMemModRMByte(MI, CurOp,</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;                     (Form == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba580f946ce0c61ee2cb39a53181487908">X86II::MRMXm</a>) ? 0 : Form - <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>, TSFlags,</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;                     Rex, CurByte, OS, Fixups, STI);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    CurOp += <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2af966e37189622a1946ce35593a47c1">X86II::MRM_C0</a>:</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7badf13526f9c198e6d3c44b18fade1cdaa">X86II::MRM_C1</a>:</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba189edb0057c77e393b6cd48c6a57844f">X86II::MRM_C2</a>:</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0b8663d52f6013c3c4c44ee6b3e4c221">X86II::MRM_C3</a>:</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baec272046d5dd90472121b5a374c10c13">X86II::MRM_C4</a>:</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2a6bc67c716424a75afd98493ce44ca7">X86II::MRM_C5</a>:</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1511d6f7eff51b12b38d9f86c132b3a5">X86II::MRM_C6</a>:</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba20fa7bc944e07c156d78ee9f5ee4c04c">X86II::MRM_C7</a>:</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba37445de2099407dfca0ec37ff35fe5d5">X86II::MRM_C8</a>:</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0125d0cd4af4273d1367a6c462839199">X86II::MRM_C9</a>:</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5b915593c95df3a2d84c96327151320d">X86II::MRM_CA</a>:</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba395918f662de770c178e7f7e544934ba">X86II::MRM_CB</a>:</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8fbd1ccdaf11ee40122c547614c78a10">X86II::MRM_CC</a>:</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba776deddd1d12c851740c6c5a42da0fd0">X86II::MRM_CD</a>:</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7a707f8b06bf47ba3bfe19ddd4a4de26">X86II::MRM_CE</a>:</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba4f3138e38a1ffc21e8e279506282fdc4">X86II::MRM_CF</a>:</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa9cc16d23eb1dbbd266f08d5b72c9d3b">X86II::MRM_D0</a>:</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3bcf50adb50e141c86c2207c2665a914">X86II::MRM_D1</a>:</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba19e5fd422fa45df8331f702e30a3b23d">X86II::MRM_D2</a>:</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bacf475f7fa1990d9771867a43a5cb85b2">X86II::MRM_D3</a>:</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baeaa884b20defdb5c6e68fad5b0292c5e">X86II::MRM_D4</a>:</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0463837736d6ed75cc0575e546ad9769">X86II::MRM_D5</a>:</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba272fc77667a050402a169a058b0a4743">X86II::MRM_D6</a>:</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3bd2db5d167f57e231a3cbda8b47328b">X86II::MRM_D7</a>:</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7a240d439831945855485d9f668be73d">X86II::MRM_D8</a>:</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5502e099f8608464260941952d44efd6">X86II::MRM_D9</a>:</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab93028e02236b5c4c5d824a31d68805d">X86II::MRM_DA</a>:</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba9a3b74dbd24dd89ad5cdca90b5fd868f">X86II::MRM_DB</a>:</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba16edad2aa61ba14cb331d3741526c0bc">X86II::MRM_DC</a>:</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba571898bf7abbdc75ca1da8810cde5e0f">X86II::MRM_DD</a>:</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba248e1fc19cfe5ff9230b7ed6dbf9cd72">X86II::MRM_DE</a>:</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baccca1bfb3adb4527dfd581b8d68540a6">X86II::MRM_DF</a>:</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3063db197181757a6cd1e36cede73a30">X86II::MRM_E0</a>:</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ab2637fb82524a013ea7c723f8c8f63">X86II::MRM_E1</a>:</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba75edf85ddb193d591093ce26d7767e4f">X86II::MRM_E2</a>:</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babd41e93afa5098b8fbdc4283a4715554">X86II::MRM_E3</a>:</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baeeac690144cf1f43a36406182ad141ee">X86II::MRM_E4</a>:</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2bad450ca1a94ce69ae415089410766c">X86II::MRM_E5</a>:</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba252613e02ec044540f82c75f89f36eef">X86II::MRM_E6</a>:</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba00d46302e861a9c7fd9fecff66f57d43">X86II::MRM_E7</a>:</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5d145c66ae6d756f9e9ad6ca5679fc30">X86II::MRM_E8</a>:</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2926981e23657a2d17b45aa1e8deeb32">X86II::MRM_E9</a>:</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf0e0ba20c47f32af24167f89de05ea2b">X86II::MRM_EA</a>:</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5e1a684c375625f7e37e9fe1e51e8b11">X86II::MRM_EB</a>:</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba404988f54ad3626aa9083dffa10af417">X86II::MRM_EC</a>:</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6d741c96d1bb53548d70ba69e64dd87f">X86II::MRM_ED</a>:</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7badfb7936fa0afa17e28a206fcdbc56f0c">X86II::MRM_EE</a>:</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae82cd5ecc861d5194f989105b9b1a703">X86II::MRM_EF</a>:</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba936de17cbfd634fac5595a37a533f95f">X86II::MRM_F0</a>:</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad6e835cdd73242accfc715f15582d01d">X86II::MRM_F1</a>:</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad97baea9720ca2d954726b6740b7809d">X86II::MRM_F2</a>:</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1956e66a1c51c45ba25231fcb34a6aaa">X86II::MRM_F3</a>:</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babc0b630f1cb9d56814a374cc7c8e70c7">X86II::MRM_F4</a>:</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba88119e0502acf1a1ec6650f4435f9924">X86II::MRM_F5</a>:</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba421213d9262af8d681a60931da2ea361">X86II::MRM_F6</a>:</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba599cbf1248343a8255a40b76010a699f">X86II::MRM_F7</a>:</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baaf1c2bcbf66b594cb5ef0710023eaa2a">X86II::MRM_F8</a>:</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba44d10b054bc67d9b6f1a07b9dc0d18ee">X86II::MRM_F9</a>:</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2d11d20093f76b091589d4ef0eaceae4">X86II::MRM_FA</a>:</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6f05cf3244440c8e67134b48bc940c36">X86II::MRM_FB</a>:</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac2a2c7a6e424ee9aa0011460a4d21a06">X86II::MRM_FC</a>:</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8f7673a5f185e5d03e0b82c20e00a482">X86II::MRM_FD</a>:</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad28e78f91e2f75cc5ad3d84154e7438b">X86II::MRM_FE</a>:</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bacb535be85414635d6cbbaa53f67167cd">X86II::MRM_FF</a>:</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    emitByte(BaseOpcode, CurByte, OS);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    emitByte(0xC0 + Form - <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2af966e37189622a1946ce35593a47c1">X86II::MRM_C0</a>, CurByte, OS);</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  }</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">if</span> (HasVEX_I8Reg) {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="comment">// The last source register of a 4 operand instruction in AVX is encoded</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <span class="comment">// in bits[7:4] of a immediate byte.</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I8RegNum &lt; 16 &amp;&amp; <span class="stringliteral">&quot;Register encoding out of range&quot;</span>);</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    I8RegNum &lt;&lt;= 4;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keywordflow">if</span> (CurOp != NumOps) {</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;      <span class="keywordtype">unsigned</span> Val = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 16 &amp;&amp; <span class="stringliteral">&quot;Immediate operand value out of range&quot;</span>);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;      I8RegNum |= Val;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    }</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    emitImmediate(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(I8RegNum), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(), 1, <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">FK_Data_1</a>,</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;                  CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <span class="comment">// If there is a remaining operand, it must be a trailing immediate. Emit it</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="comment">// according to the right size for the instruction. Some instructions</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    <span class="comment">// (SSE4a extrq and insertq) have two trailing immediates.</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    <span class="keywordflow">while</span> (CurOp != NumOps &amp;&amp; NumOps - CurOp &lt;= 2) {</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;      emitImmediate(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(CurOp++), MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>(),</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                    <a class="code" href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">X86II::getSizeOfImm</a>(TSFlags), <a class="code" href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a>(TSFlags),</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                    CurByte, OS, <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    }</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  }</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; X86II::OpMapMask) == <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bace49aa87c8e2d2f284a9a4ce549a97c3">X86II::ThreeDNow</a>)</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    emitByte(<a class="code" href="namespacellvm_1_1X86II.html#ac5e00b79e046b7edec72a31f9398ea75">X86II::getBaseOpcodeFor</a>(TSFlags), CurByte, OS);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="comment">// FIXME: Verify.</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <span class="keywordflow">if</span> (<span class="comment">/*!Desc.isVariadic() &amp;&amp;*/</span> CurOp != NumOps) {</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot encode all operands of: &quot;</span>;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    MI.<a class="code" href="classllvm_1_1MCInst.html#ab8aa6b74c6bb82576347afb756807f20">dump</a>();</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    abort();</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  }</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;}</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6"> 1783</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">llvm::createX86MCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                                            <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> X86MCCodeEmitter(MCII, Ctx);</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0463837736d6ed75cc0575e546ad9769"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0463837736d6ed75cc0575e546ad9769">llvm::X86II::MRM_D5</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00675">X86BaseInfo.h:675</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcac5689c8a9dd3bf74dbf81b1f3d34b158">llvm::X86::reloc_global_offset_table</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00028">X86FixupKinds.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba71ff3202ae1a689c037fdde29b3ef3d2"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba71ff3202ae1a689c037fdde29b3ef3d2">llvm::X86II::MRMSrcMem4VOp3</a></div><div class="ttdoc">MRMSrcMem4VOp3 - This form is used for instructions that encode operand 3 with VEX.VVVV and load from memory. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00602">X86BaseInfo.h:602</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_ab8a1f4390e38136b60ae5a6a3c1195f2"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#ab8a1f4390e38136b60ae5a6a3c1195f2">hasSecRelSymbolRef</a></div><div class="ttdeci">static bool hasSecRelSymbolRef(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00267">X86MCCodeEmitter.cpp:267</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a3682f9c28dce92228badc39d606d2664"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a3682f9c28dce92228badc39d606d2664">isPCRel32Branch</a></div><div class="ttdeci">static bool isPCRel32Branch(const MCInst &amp;MI, const MCInstrInfo &amp;MCII)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00275">X86MCCodeEmitter.cpp:275</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3ab2637fb82524a013ea7c723f8c8f63"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ab2637fb82524a013ea7c723f8c8f63">llvm::X86II::MRM_E1</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00678">X86BaseInfo.h:678</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00882">raw_ostream.cpp:882</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a3e9dd2df270e8ff9b688dc40af18e54e"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a3e9dd2df270e8ff9b688dc40af18e54e">startsWithGlobalOffsetTable</a></div><div class="ttdeci">static GlobalOffsetTableExprKind startsWithGlobalOffsetTable(const MCExpr *Expr)</div><div class="ttdoc">Check if this expression starts with GLOBAL_OFFSET_TABLE and if it is of the form GLOBAL_OFFSET_TABLE...</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00247">X86MCCodeEmitter.cpp:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a685ff591af4b9e02b3421fea80e7b337"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a685ff591af4b9e02b3421fea80e7b337">llvm::X86II::isX86_64NonExtLowByteReg</a></div><div class="ttdeci">bool isX86_64NonExtLowByteReg(unsigned reg)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01130">X86BaseInfo.h:1130</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00017">AArch64FixupKinds.h:17</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1511d6f7eff51b12b38d9f86c132b3a5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1511d6f7eff51b12b38d9f86c132b3a5">llvm::X86II::MRM_C6</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00671">X86BaseInfo.h:671</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3521268aace1e693b0af19b0e4ab54e1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3521268aace1e693b0af19b0e4ab54e1">llvm::X86II::NOTRACK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00900">X86BaseInfo.h:900</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdoc">MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00041">MCSymbol.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_ad860e326e495f296cdee70606908a6b1"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#ad860e326e495f296cdee70606908a6b1">llvm::MCSymbolRefExpr::getKind</a></div><div class="ttdeci">VariantKind getKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00344">MCExpr.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0ebbf8b9bdbf40355e1786a06fe3ebdb"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0ebbf8b9bdbf40355e1786a06fe3ebdb">llvm::X86II::RawFrmDstSrc</a></div><div class="ttdoc">RawFrmDstSrc - This form is for instructions that use the source index register SI/ESI/RSI with a pos...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00567">X86BaseInfo.h:567</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_aae3d9f3efd7545eff05e36cf39146c1d"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a></div><div class="ttdeci">static bool isDisp8(int Value)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00137">X86MCCodeEmitter.cpp:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baa674367c0dc04c60557b71d6cb873cc0"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa674367c0dc04c60557b71d6cb873cc0">llvm::X86II::MRMXrCC</a></div><div class="ttdoc">MRMXCCr - This form is used for instructions that use the Mod/RM byte to specify a register source...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00658">X86BaseInfo.h:658</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a23ba89d557b505943a448113e3a1b027">GOT_Normal</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00239">X86MCCodeEmitter.cpp:239</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba5cd1bb6ca4bb8d7b507c98b61a19ae77"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5cd1bb6ca4bb8d7b507c98b61a19ae77">llvm::X86II::AddRegFrm</a></div><div class="ttdoc">AddRegFrm - This form is used for instructions like &amp;#39;push r32&amp;#39; that have their one register operand a...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00550">X86BaseInfo.h:550</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba05c399774dc40c2b03d5ab492e1006c6"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba05c399774dc40c2b03d5ab492e1006c6">llvm::X86II::VEX_L</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00872">X86BaseInfo.h:872</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba5b915593c95df3a2d84c96327151320d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5b915593c95df3a2d84c96327151320d">llvm::X86II::MRM_CA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00672">X86BaseInfo.h:672</a></div></div>
<div class="ttc" id="X86FixupKinds_8h_html"><div class="ttname"><a href="X86FixupKinds_8h.html">X86FixupKinds.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a6c06a10ffac779879f6b62a1a904517b"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a6c06a10ffac779879f6b62a1a904517b">llvm::dwarf::Form</a></div><div class="ttdeci">Form</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00110">Dwarf.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba9a3b74dbd24dd89ad5cdca90b5fd868f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba9a3b74dbd24dd89ad5cdca90b5fd868f">llvm::X86II::MRM_DB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00676">X86BaseInfo.h:676</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baad17d87f0e80d893eb6e7a94ec40e7b5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baad17d87f0e80d893eb6e7a94ec40e7b5">llvm::X86II::XOP9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00752">X86BaseInfo.h:752</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad254d64df655ab661c3c3330610385af"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad254d64df655ab661c3c3330610385af">llvm::X86II::TA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00746">X86BaseInfo.h:746</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba2bad450ca1a94ce69ae415089410766c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2bad450ca1a94ce69ae415089410766c">llvm::X86II::MRM_E5</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00679">X86BaseInfo.h:679</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0ff8c56f8764c2a6ea4c46d3b40e064a"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0ff8c56f8764c2a6ea4c46d3b40e064a">llvm::X86II::OpSize16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00700">X86BaseInfo.h:700</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca711b77689359fcf4cb49f96b5571d5c0"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca711b77689359fcf4cb49f96b5571d5c0">llvm::X86::reloc_riprel_4byte_relax</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00019">X86FixupKinds.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aac4169d78e1c6de9b189f31b90f1c2691">llvm::X86::AddrNumOperands</a></div><div class="ttdoc">AddrNumOperands - Total number of operands in a memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00041">X86BaseInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439adfc954cdc04c361a27f2e46d64f1cf52">GOT_SymDiff</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00239">X86MCCodeEmitter.cpp:239</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a2352c35cf1f63002a6e595d1d1700dee"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a2352c35cf1f63002a6e595d1d1700dee">llvm::X86::IP_HAS_NOTRACK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00063">X86BaseInfo.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_ad8d2605d8fdf44fc3045bf9ce1dbf826"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#ad8d2605d8fdf44fc3045bf9ce1dbf826">llvm::MCBinaryExpr::getLHS</a></div><div class="ttdeci">const MCExpr * getLHS() const</div><div class="ttdoc">Get the left-hand side expression of the binary operator. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00570">MCExpr.h:570</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad6e835cdd73242accfc715f15582d01d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad6e835cdd73242accfc715f15582d01d">llvm::X86II::MRM_F1</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00682">X86BaseInfo.h:682</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba7a707f8b06bf47ba3bfe19ddd4a4de26"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7a707f8b06bf47ba3bfe19ddd4a4de26">llvm::X86II::MRM_CE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00673">X86BaseInfo.h:673</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba75edf85ddb193d591093ce26d7767e4f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba75edf85ddb193d591093ce26d7767e4f">llvm::X86II::MRM_E2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00678">X86BaseInfo.h:678</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babfcb56e85f0547829052a6f31803159b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babfcb56e85f0547829052a6f31803159b">llvm::X86II::MRMSrcMemOp4</a></div><div class="ttdoc">MRMSrcMemOp4 - This form is used for instructions that use the Mod/RM byte to specify the fourth sour...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00607">X86BaseInfo.h:607</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">llvm::X86::IP_HAS_LOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00062">X86BaseInfo.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba594ebf9b65f24cace8a6ed6cc4c188dc"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba594ebf9b65f24cace8a6ed6cc4c188dc">llvm::X86II::MRM0r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00666">X86BaseInfo.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6d334921612f3043e206d194dc882494"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6d334921612f3043e206d194dc882494">llvm::X86II::MRMXr</a></div><div class="ttdoc">MRMXr - This form is used for instructions that use the Mod/RM byte to specify a register source...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00663">X86BaseInfo.h:663</a></div></div>
<div class="ttc" id="namespacellvm_html_a7d3d3a355228d2f64fa312abbd7abfbf"><div class="ttname"><a href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">llvm::FixupKind</a></div><div class="ttdeci">static Lanai::Fixups FixupKind(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="LanaiMCCodeEmitter_8cpp_source.html#l00090">LanaiMCCodeEmitter.cpp:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baa27540a3db25622f122837aa4def5efa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa27540a3db25622f122837aa4def5efa">llvm::X86II::OpSizeMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00697">X86BaseInfo.h:697</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bab93028e02236b5c4c5d824a31d68805d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab93028e02236b5c4c5d824a31d68805d">llvm::X86II::MRM_DA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00676">X86BaseInfo.h:676</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba5d145c66ae6d756f9e9ad6ca5679fc30"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5d145c66ae6d756f9e9ad6ca5679fc30">llvm::X86II::MRM_E8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00680">X86BaseInfo.h:680</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba16edad2aa61ba14cb331d3741526c0bc"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba16edad2aa61ba14cb331d3741526c0bc">llvm::X86II::MRM_DC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00677">X86BaseInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a01bc6396c4d841a7ea268c3cbf62d3b3">llvm::MCSymbolRefExpr::VK_None</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00172">MCExpr.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba7074ee69a8effa9193b243dbffb53218"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7074ee69a8effa9193b243dbffb53218">llvm::X86II::CD8_Scale_Mask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00892">X86BaseInfo.h:892</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bab5eb1a156b44a8263348720cefb0f078"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab5eb1a156b44a8263348720cefb0f078">llvm::X86II::MRMSrcReg</a></div><div class="ttdoc">MRMSrcReg - This form is used for instructions that use the Mod/RM byte to specify a source...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00637">X86BaseInfo.h:637</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa93474770cf1401679ba37e1833632e58">llvm::X86::AddrDisp</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babc0b630f1cb9d56814a374cc7c8e70c7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babc0b630f1cb9d56814a374cc7c8e70c7">llvm::X86II::MRM_F4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00683">X86BaseInfo.h:683</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba421213d9262af8d681a60931da2ea361"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba421213d9262af8d681a60931da2ea361">llvm::X86II::MRM_F6</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00683">X86BaseInfo.h:683</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58ac6095ed6f2c30887aef8adc449b1efa5">llvm::FK_PCRel_1</a></div><div class="ttdoc">A one-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00029">MCFixup.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babe42ba2fb12010736a3d91ff51c00f91"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe42ba2fb12010736a3d91ff51c00f91">llvm::X86II::MRMDestReg</a></div><div class="ttdoc">MRMDestReg - This form is used for instructions that use the Mod/RM byte to specify a destination...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00632">X86BaseInfo.h:632</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba20fa7bc944e07c156d78ee9f5ee4c04c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba20fa7bc944e07c156d78ee9f5ee4c04c">llvm::X86II::MRM_C7</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00671">X86BaseInfo.h:671</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba395918f662de770c178e7f7e544934ba"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba395918f662de770c178e7f7e544934ba">llvm::X86II::MRM_CB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00672">X86BaseInfo.h:672</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a2184fa2e589e64df24af8dcf61b8c55d"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a2184fa2e589e64df24af8dcf61b8c55d">is16BitMemOperand</a></div><div class="ttdeci">static bool is16BitMemOperand(const MCInst &amp;MI, unsigned Op, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00184">X86MCCodeEmitter.cpp:184</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba71786270c5b7087684f0a07e97048d0c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba71786270c5b7087684f0a07e97048d0c">llvm::X86II::OpSize32</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00701">X86BaseInfo.h:701</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bafd3ef015d11de7b9cf6d25507774a0a9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafd3ef015d11de7b9cf6d25507774a0a9">llvm::X86II::OpPrefixMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00721">X86BaseInfo.h:721</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bace49aa87c8e2d2f284a9a4ce549a97c3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bace49aa87c8e2d2f284a9a4ce549a97c3">llvm::X86II::ThreeDNow</a></div><div class="ttdoc">ThreeDNow - This indicates that the instruction uses the wacky 0x0F 0x0F prefix for 3DNow! instructio...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00763">X86BaseInfo.h:763</a></div></div>
<div class="ttc" id="namespacellvm_html_a97331bfc44f8175f0eb93e9d8a0673c6"><div class="ttname"><a href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l01783">X86MCCodeEmitter.cpp:1783</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac147ba1bbcbb4cbda038e4fbd6e5bb31"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac147ba1bbcbb4cbda038e4fbd6e5bb31">llvm::X86II::Pseudo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00542">X86BaseInfo.h:542</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0125d0cd4af4273d1367a6c462839199"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0125d0cd4af4273d1367a6c462839199">llvm::X86II::MRM_C9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00672">X86BaseInfo.h:672</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baf45ee1f86f45fd23ef8e084b0069aa17"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf45ee1f86f45fd23ef8e084b0069aa17">llvm::X86II::RawFrmMemOffs</a></div><div class="ttdoc">RawFrmMemOffs - This form is for instructions that store an absolute memory offset as an immediate wi...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00554">X86BaseInfo.h:554</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba404988f54ad3626aa9083dffa10af417"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba404988f54ad3626aa9083dffa10af417">llvm::X86II::MRM_EC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00681">X86BaseInfo.h:681</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bab2b54a959754806bbcc10c7d415869b4"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab2b54a959754806bbcc10c7d415869b4">llvm::X86II::MRM2m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00626">X86BaseInfo.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba599cbf1248343a8255a40b76010a699f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba599cbf1248343a8255a40b76010a699f">llvm::X86II::MRM_F7</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00683">X86BaseInfo.h:683</a></div></div>
<div class="ttc" id="namespacellvm_html_a9db8c44b250b90e3ab7e4d144e7c9c2ea60baadb22e80b147e4885ad16760e569"><div class="ttname"><a href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea60baadb22e80b147e4885ad16760e569">llvm::ModRefInfo::Ref</a></div><div class="ttdoc">The access may reference the value stored in memory. </div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baa77319fb93896ec55033cdf328e8771d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa77319fb93896ec55033cdf328e8771d">llvm::X86II::T8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00746">X86BaseInfo.h:746</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babeb3b7e6c5b8fde8b53c453b462f0aae"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babeb3b7e6c5b8fde8b53c453b462f0aae">llvm::X86II::MRMSrcMem</a></div><div class="ttdoc">MRMSrcMem - This form is used for instructions that use the Mod/RM byte to specify a source...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00597">X86BaseInfo.h:597</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html">llvm::MCSymbolRefExpr</a></div><div class="ttdoc">Represent a reference to a symbol from inside an expression. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00169">MCExpr.h:169</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a8b2acba82b6d0830ab47d67eb8f1ccf0">llvm::FK_SecRel_4</a></div><div class="ttdoc">A four-byte section relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00043">MCFixup.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba2d11d20093f76b091589d4ef0eaceae4"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2d11d20093f76b091589d4ef0eaceae4">llvm::X86II::MRM_FA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00684">X86BaseInfo.h:684</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00032">X86BaseInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca372de3ecc0967f0c818089f93138a0de"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca372de3ecc0967f0c818089f93138a0de">llvm::X86::reloc_signed_4byte_relax</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00026">X86FixupKinds.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">llvm::FK_Data_4</a></div><div class="ttdoc">A four-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00026">MCFixup.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bae5decae65076102497629dcadb77bc40"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae5decae65076102497629dcadb77bc40">llvm::X86II::XOPA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00755">X86BaseInfo.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baec9007fc8d5e45ac8c8ca70cbc20527c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baec9007fc8d5e45ac8c8ca70cbc20527c">llvm::X86II::MRMSrcReg4VOp3</a></div><div class="ttdoc">MRMSrcReg4VOp3 - This form is used for instructions that encode operand 3 with VEX.VVVV and do not load from memory. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00642">X86BaseInfo.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2ae6c7f069a983c84ea52c71b384ad2730">llvm::X86AS::GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00156">X86.h:156</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba50c2f31aba037c4ec3acceb23258ef8f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba50c2f31aba037c4ec3acceb23258ef8f">llvm::X86II::AdSizeMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00708">X86BaseInfo.h:708</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6702853ec24d45d810d71e321eb9e256">llvm::X86II::VEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00842">X86BaseInfo.h:842</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca962ed593088a527512dad825d971922e"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca962ed593088a527512dad825d971922e">llvm::X86::reloc_riprel_4byte_relax_rex</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00021">X86FixupKinds.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ac5e00b79e046b7edec72a31f9398ea75"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ac5e00b79e046b7edec72a31f9398ea75">llvm::X86II::getBaseOpcodeFor</a></div><div class="ttdeci">uint8_t getBaseOpcodeFor(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00905">X86BaseInfo.h:905</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_ae0d781d5b0b7d0d042ee06f5f77c21e3"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#ae0d781d5b0b7d0d042ee06f5f77c21e3">llvm::MCBinaryExpr::getRHS</a></div><div class="ttdeci">const MCExpr * getRHS() const</div><div class="ttdoc">Get the right-hand side expression of the binary operator. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00573">MCExpr.h:573</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba5e1a684c375625f7e37e9fe1e51e8b11"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5e1a684c375625f7e37e9fe1e51e8b11">llvm::X86II::MRM_EB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00680">X86BaseInfo.h:680</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad9268658d1be801bae20dba1f1378dcf"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad9268658d1be801bae20dba1f1378dcf">llvm::X86II::XS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00729">X86BaseInfo.h:729</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba580f946ce0c61ee2cb39a53181487908"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba580f946ce0c61ee2cb39a53181487908">llvm::X86II::MRMXm</a></div><div class="ttdoc">MRMXm - This form is used for instructions that use the Mod/RM byte to specify a memory source...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00623">X86BaseInfo.h:623</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba776deddd1d12c851740c6c5a42da0fd0"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba776deddd1d12c851740c6c5a42da0fd0">llvm::X86II::MRM_CD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00673">X86BaseInfo.h:673</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba792ba63c3af3d1eed02519bbc1f883c2"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba792ba63c3af3d1eed02519bbc1f883c2">llvm::X86II::MRM7m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00627">X86BaseInfo.h:627</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bae3f4d0f3323d02cfb646af18c329dcc1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae3f4d0f3323d02cfb646af18c329dcc1">llvm::X86II::MRM3r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00666">X86BaseInfo.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_aa73d498e8575e86dc8ecc84f83e0efa2"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#aa73d498e8575e86dc8ecc84f83e0efa2">llvm::MCBinaryExpr::createAdd</a></div><div class="ttdeci">static const MCBinaryExpr * createAdd(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00467">MCExpr.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a3b8bc7d5e78603d3c61a536fd4217eba"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a3b8bc7d5e78603d3c61a536fd4217eba">llvm::X86II::hasImm</a></div><div class="ttdeci">bool hasImm(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00909">X86BaseInfo.h:909</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac9be8e1d01f704feb05bd77f9454d9c4"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac9be8e1d01f704feb05bd77f9454d9c4">llvm::X86II::MRM0m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00626">X86BaseInfo.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a03bfc9e15ea1f28db8231b2259bac14d"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a03bfc9e15ea1f28db8231b2259bac14d">llvm::MCSymbolRefExpr::VK_TLSCALL</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00189">MCExpr.h:189</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba795f8c500afa7f68a28ab76a7ba51bb3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba795f8c500afa7f68a28ab76a7ba51bb3">llvm::X86II::XOP8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00749">X86BaseInfo.h:749</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba2907aae414f1869eede11975c90ca55e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2907aae414f1869eede11975c90ca55e">llvm::X86II::MRM1m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00626">X86BaseInfo.h:626</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_adddd8cbba472edbf650986776090c5a4"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#adddd8cbba472edbf650986776090c5a4">isCDisp8</a></div><div class="ttdeci">static bool isCDisp8(uint64_t TSFlags, int Value, int &amp;CValue)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00141">X86MCCodeEmitter.cpp:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baaf1c2bcbf66b594cb5ef0710023eaa2a"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baaf1c2bcbf66b594cb5ef0710023eaa2a">llvm::X86II::MRM_F8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00684">X86BaseInfo.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1MCConstantExpr_html_afcc48f19c867b449ec4ba0c691c3a0f4"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html#afcc48f19c867b449ec4ba0c691c3a0f4">llvm::MCConstantExpr::create</a></div><div class="ttdeci">static const MCConstantExpr * create(int64_t Value, MCContext &amp;Ctx, bool PrintInHex=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00169">MCExpr.cpp:169</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1956e66a1c51c45ba25231fcb34a6aaa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1956e66a1c51c45ba25231fcb34a6aaa">llvm::X86II::MRM_F3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00682">X86BaseInfo.h:682</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1b5f21917d273c19ffaa38e025d6b4af"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1b5f21917d273c19ffaa38e025d6b4af">llvm::X86II::EVEX_L2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00884">X86BaseInfo.h:884</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba272fc77667a050402a169a058b0a4743"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba272fc77667a050402a169a058b0a4743">llvm::X86II::MRM_D6</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00675">X86BaseInfo.h:675</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca3b2a5a68543379e2c0ecada70a114244"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca3b2a5a68543379e2c0ecada70a114244">llvm::X86::reloc_branch_4byte_pcrel</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00032">X86FixupKinds.h:32</a></div></div>
<div class="ttc" id="MCCodeEmitter_8h_html"><div class="ttname"><a href="MCCodeEmitter_8h.html">MCCodeEmitter.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a2f19df74000cc1d12eb853e57c867afb"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a2f19df74000cc1d12eb853e57c867afb">getImmFixupKind</a></div><div class="ttdeci">static MCFixupKind getImmFixupKind(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00166">X86MCCodeEmitter.cpp:166</a></div></div>
<div class="ttc" id="X86MCTargetDesc_8h_html"><div class="ttname"><a href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba50b127ece65d9d64ecff049972c908a7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba50b127ece65d9d64ecff049972c908a7">llvm::X86II::MRM2r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00666">X86BaseInfo.h:666</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babd41e93afa5098b8fbdc4283a4715554"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babd41e93afa5098b8fbdc4283a4715554">llvm::X86II::MRM_E3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00678">X86BaseInfo.h:678</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba79b6fe6fc9adb2637eb289c0b1f27613"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba79b6fe6fc9adb2637eb289c0b1f27613">llvm::X86II::Imm8Reg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00781">X86BaseInfo.h:781</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3b73d9e91703e440c64df61ab7cc1997"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3b73d9e91703e440c64df61ab7cc1997">llvm::X86II::MRM4m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00627">X86BaseInfo.h:627</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba37445de2099407dfca0ec37ff35fe5d5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba37445de2099407dfca0ec37ff35fe5d5">llvm::X86II::MRM_C8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00672">X86BaseInfo.h:672</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad28e78f91e2f75cc5ad3d84154e7438b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad28e78f91e2f75cc5ad3d84154e7438b">llvm::X86II::MRM_FE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00685">X86BaseInfo.h:685</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baf4593f298ffcbd9b56cccee8c9b08f4f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf4593f298ffcbd9b56cccee8c9b08f4f">llvm::X86II::MRM1r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00666">X86BaseInfo.h:666</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3db5b7855daab5b642f29a4f8743d1a9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3db5b7855daab5b642f29a4f8743d1a9">llvm::X86II::AddCCFrm</a></div><div class="ttdoc">AddCCFrm - This form is used for Jcc that encode the condition code in the lower 4 bits of the opcode...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00582">X86BaseInfo.h:582</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba88119e0502acf1a1ec6650f4435f9924"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba88119e0502acf1a1ec6650f4435f9924">llvm::X86II::MRM_F5</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00683">X86BaseInfo.h:683</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a518d09ad3fe41943c92e577a98fe374c"><div class="ttname"><a href="classllvm_1_1MCInst.html#a518d09ad3fe41943c92e577a98fe374c">llvm::MCInst::getFlags</a></div><div class="ttdeci">unsigned getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00175">MCInst.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1ba28eab105e932f7173e256119df199"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ba28eab105e932f7173e256119df199">llvm::X86II::MRMSrcMemCC</a></div><div class="ttdoc">MRMSrcMemCC - This form is used for instructions that use the Mod/RM byte to specify the operands and...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00612">X86BaseInfo.h:612</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba4a0b5ce031c6c73572f1006babe65b47"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba4a0b5ce031c6c73572f1006babe65b47">llvm::X86II::EVEX_B</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00888">X86BaseInfo.h:888</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bab2eec66c1c52ab7579af0cb9130b8ab5"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab2eec66c1c52ab7579af0cb9130b8ab5">llvm::X86II::AdSize16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00711">X86BaseInfo.h:711</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0420bc5bdfc993b20046f32d50fa0753"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0420bc5bdfc993b20046f32d50fa0753">llvm::X86II::MRM5m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00627">X86BaseInfo.h:627</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba2a6bc67c716424a75afd98493ce44ca7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2a6bc67c716424a75afd98493ce44ca7">llvm::X86II::MRM_C5</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00671">X86BaseInfo.h:671</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba7a240d439831945855485d9f668be73d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7a240d439831945855485d9f668be73d">llvm::X86II::MRM_D8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00676">X86BaseInfo.h:676</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8f7673a5f185e5d03e0b82c20e00a482"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8f7673a5f185e5d03e0b82c20e00a482">llvm::X86II::MRM_FD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00685">X86BaseInfo.h:685</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad97baea9720ca2d954726b6740b7809d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad97baea9720ca2d954726b6740b7809d">llvm::X86II::MRM_F2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00682">X86BaseInfo.h:682</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bae324586afb9a70d93aa2aba95abcd2d0"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae324586afb9a70d93aa2aba95abcd2d0">llvm::X86II::AdSize32</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00712">X86BaseInfo.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babb7d94bc7530e6b712efe1cf19cc1421"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babb7d94bc7530e6b712efe1cf19cc1421">llvm::X86II::VEX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00859">X86BaseInfo.h:859</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bab93edaca89956bd35deb0830c0a83c32"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab93edaca89956bd35deb0830c0a83c32">llvm::X86II::RawFrmSrc</a></div><div class="ttdoc">RawFrmSrc - This form is for instructions that use the source index register SI/ESI/RSI with a possib...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00558">X86BaseInfo.h:558</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_af0baab1b1dfea49cbffeb8727aebd429"><div class="ttname"><a href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">llvm::X86II::getOperandBias</a></div><div class="ttdeci">unsigned getOperandBias(const MCInstrDesc &amp;Desc)</div><div class="ttdoc">Compute whether all of the def operands are repeated in the uses and therefore should be skipped...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00975">X86BaseInfo.h:975</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baf1e55f460320e2a89ccd653477a81909"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf1e55f460320e2a89ccd653477a81909">llvm::X86II::MRM6m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00627">X86BaseInfo.h:627</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a309a39ffd8ae143f947c54ae406451b5"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a309a39ffd8ae143f947c54ae406451b5">llvm::X86::IP_USE_VEX3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00064">X86BaseInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa353f20f0404222671129b3d31f7ffc7b">llvm::X86::AddrScaleAmt</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baf0e0ba20c47f32af24167f89de05ea2b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf0e0ba20c47f32af24167f89de05ea2b">llvm::X86II::MRM_EA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00680">X86BaseInfo.h:680</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8a71098306ad6ceef2c5cde6440f81ff"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8a71098306ad6ceef2c5cde6440f81ff">llvm::X86II::VEX_4V</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00865">X86BaseInfo.h:865</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html">llvm::MCBinaryExpr</a></div><div class="ttdoc">Binary assembler expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00423">MCExpr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_abdf37854fa6eb68017b96486df443a32"><div class="ttname"><a href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a></div><div class="ttdeci">static MCFixup create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00093">MCFixup.h:93</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a4aee2a3e203379bbb0c9639d4ef31b6e">llvm::FK_Data_1</a></div><div class="ttdoc">A one-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00024">MCFixup.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac4ed14b7050985cb87f428cce5588018"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac4ed14b7050985cb87f428cce5588018">llvm::X86II::CD8_Scale_Shift</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00891">X86BaseInfo.h:891</a></div></div>
<div class="ttc" id="MCSymbol_8h_html"><div class="ttname"><a href="MCSymbol_8h.html">MCSymbol.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7babe6298d9ba729db7fa5c2149de1b21ed"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7babe6298d9ba729db7fa5c2149de1b21ed">llvm::X86II::EVEX_K</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00876">X86BaseInfo.h:876</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6bfb2e744793a1d413a8890afedb2503">llvm::X86II::XOP</a></div><div class="ttdoc">XOP - Opcode prefix used by XOP instructions. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00845">X86BaseInfo.h:845</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439a55d43838f5bf59832ce51b3368fad9f3">GOT_None</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00239">X86MCCodeEmitter.cpp:239</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">llvm::X86II::PD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00725">X86BaseInfo.h:725</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bafe4134fe8da389ed6dbaddff7d04e924"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bafe4134fe8da389ed6dbaddff7d04e924">llvm::X86II::MRM6r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00667">X86BaseInfo.h:667</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a11803cd0814af72a9d078ac0f7a33137">llvm::FK_PCRel_2</a></div><div class="ttdoc">A two-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00030">MCFixup.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_afe8aadc3acd1babeaaa102408ac9973b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#afe8aadc3acd1babeaaa102408ac9973b">llvm::X86II::isImmSigned</a></div><div class="ttdeci">bool isImmSigned(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00951">X86BaseInfo.h:951</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ab8aa6b74c6bb82576347afb756807f20"><div class="ttname"><a href="classllvm_1_1MCInst.html#ab8aa6b74c6bb82576347afb756807f20">llvm::MCInst::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8cpp_source.html#l00094">MCInst.cpp:94</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">llvm::FK_PCRel_4</a></div><div class="ttdoc">A four-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00031">MCFixup.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baa5752d9fbf4eaf48924623fb22345d78"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa5752d9fbf4eaf48924623fb22345d78">llvm::X86II::MRMSrcRegOp4</a></div><div class="ttdoc">MRMSrcRegOp4 - This form is used for instructions that use the Mod/RM byte to specify the fourth sour...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00647">X86BaseInfo.h:647</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_aa2c22603ee83610997b9156f8c74eae2"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#aa2c22603ee83610997b9156f8c74eae2">llvm::MCSymbolRefExpr::getSymbol</a></div><div class="ttdeci">const MCSymbol &amp; getSymbol() const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00342">MCExpr.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_af5d6e67c11188675c1309e098afac194"><div class="ttname"><a href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">llvm::MCExpr::getKind</a></div><div class="ttdeci">ExprKind getKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00068">MCExpr.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a845a63cbed041d42d8c3452991d629c4"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a845a63cbed041d42d8c3452991d629c4">llvm::FK_NONE</a></div><div class="ttdoc">A no-op fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00023">MCFixup.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa8fed367c46e025e4269e9725a94391b6">llvm::X86::AddrSegmentReg</a></div><div class="ttdoc">AddrSegmentReg - The operand # of the segment in the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00038">X86BaseInfo.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6d741c96d1bb53548d70ba69e64dd87f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6d741c96d1bb53548d70ba69e64dd87f">llvm::X86II::MRM_ED</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00681">X86BaseInfo.h:681</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac2a2c7a6e424ee9aa0011460a4d21a06"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac2a2c7a6e424ee9aa0011460a4d21a06">llvm::X86II::MRM_FC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00685">X86BaseInfo.h:685</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcacd0ed684ad2d4c067ca938d45567540c">llvm::X86::reloc_riprel_4byte_movq_load</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00018">X86FixupKinds.h:18</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba11f2ede3e2eee190e2ff483d2e28c8c8"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba11f2ede3e2eee190e2ff483d2e28c8c8">llvm::X86II::EVEX_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00880">X86BaseInfo.h:880</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca178b428b67d947f825484889ea7fae1a"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca178b428b67d947f825484889ea7fae1a">llvm::X86::reloc_global_offset_table8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00031">X86FixupKinds.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baeeac690144cf1f43a36406182ad141ee"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baeeac690144cf1f43a36406182ad141ee">llvm::X86II::MRM_E4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00679">X86BaseInfo.h:679</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350aecd65b1d4484960a4b47c1ec3fbe5e75">llvm::X86::IP_HAS_REPEAT_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00060">X86BaseInfo.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba5502e099f8608464260941952d44efd6"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5502e099f8608464260941952d44efd6">llvm::X86II::MRM_D9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00676">X86BaseInfo.h:676</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba5309cc29d36de4eb6d05bae85de58f78"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba5309cc29d36de4eb6d05bae85de58f78">llvm::X86II::XD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00729">X86BaseInfo.h:729</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3bcf50adb50e141c86c2207c2665a914"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3bcf50adb50e141c86c2207c2665a914">llvm::X86II::MRM_D1</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00674">X86BaseInfo.h:674</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6f05cf3244440c8e67134b48bc940c36"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6f05cf3244440c8e67134b48bc940c36">llvm::X86II::MRM_FB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00684">X86BaseInfo.h:684</a></div></div>
<div class="ttc" id="namespacellvm_html_a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942"><div class="ttname"><a href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942">llvm::ModRefInfo::Mod</a></div><div class="ttdoc">The access may modify the value stored in memory. </div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba248e1fc19cfe5ff9230b7ed6dbf9cd72"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba248e1fc19cfe5ff9230b7ed6dbf9cd72">llvm::X86II::MRM_DE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00677">X86BaseInfo.h:677</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba44d10b054bc67d9b6f1a07b9dc0d18ee"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba44d10b054bc67d9b6f1a07b9dc0d18ee">llvm::X86II::MRM_F9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00684">X86BaseInfo.h:684</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba4f3138e38a1ffc21e8e279506282fdc4"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba4f3138e38a1ffc21e8e279506282fdc4">llvm::X86II::MRM_CF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00673">X86BaseInfo.h:673</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a40c7fb73978096ed317dd71fb8a84cf4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">llvm::MCInst::getLoc</a></div><div class="ttdeci">SMLoc getLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00178">MCInst.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bacb535be85414635d6cbbaa53f67167cd"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bacb535be85414635d6cbbaa53f67167cd">llvm::X86II::MRM_FF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00685">X86BaseInfo.h:685</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baccca1bfb3adb4527dfd581b8d68540a6"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baccca1bfb3adb4527dfd581b8d68540a6">llvm::X86II::MRM_DF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00677">X86BaseInfo.h:677</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0418cac03c72116432f2161ba81a9477"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0418cac03c72116432f2161ba81a9477">llvm::X86II::RawFrm</a></div><div class="ttdoc">Raw - This form is for instructions that don&amp;#39;t have any operands, so they are just a fixed opcode val...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00546">X86BaseInfo.h:546</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba17bada293123ac2f889d0dece275027d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba17bada293123ac2f889d0dece275027d">llvm::X86II::OpMapMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00736">X86BaseInfo.h:736</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_aad7dfffbe64dcabe76fb9bb8b22ef6bd"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#aad7dfffbe64dcabe76fb9bb8b22ef6bd">is32BitMemOperand</a></div><div class="ttdeci">static bool is32BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00204">X86MCCodeEmitter.cpp:204</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bacf475f7fa1990d9771867a43a5cb85b2"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bacf475f7fa1990d9771867a43a5cb85b2">llvm::X86II::MRM_D3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00674">X86BaseInfo.h:674</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba252613e02ec044540f82c75f89f36eef"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba252613e02ec044540f82c75f89f36eef">llvm::X86II::MRM_E6</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00679">X86BaseInfo.h:679</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_af34e32c88c74f7cd1d8667b52136727f"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#af34e32c88c74f7cd1d8667b52136727f">is64BitMemOperand</a></div><div class="ttdeci">static bool is64BitMemOperand(const MCInst &amp;MI, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00226">X86MCCodeEmitter.cpp:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baeaa884b20defdb5c6e68fad5b0292c5e"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baeaa884b20defdb5c6e68fad5b0292c5e">llvm::X86II::MRM_D4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00675">X86BaseInfo.h:675</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba732a88e3de2655c55ec4eb6f50958493"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba732a88e3de2655c55ec4eb6f50958493">llvm::X86II::REP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00831">X86BaseInfo.h:831</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba2926981e23657a2d17b45aa1e8deeb32"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2926981e23657a2d17b45aa1e8deeb32">llvm::X86II::MRM_E9</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00680">X86BaseInfo.h:680</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bad5bbb0f8b7dfd268d7ca01219b5ec3aa">llvm::X86II::EncodingMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00839">X86BaseInfo.h:839</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ab80f6be5c11059e150772326c6a5e293"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ab80f6be5c11059e150772326c6a5e293">llvm::X86II::getSizeOfImm</a></div><div class="ttdeci">unsigned getSizeOfImm(uint64_t TSFlags)</div><div class="ttdoc">Decode the &quot;size of immediate&quot; field from the TSFlags field of the specified instruction. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00915">X86BaseInfo.h:915</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac7457861e859e2d45b248505b1ce4d64"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac7457861e859e2d45b248505b1ce4d64">llvm::X86II::MRMSrcRegCC</a></div><div class="ttdoc">MRMSrcRegCC - This form is used for instructions that use the Mod/RM byte to specify the operands and...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00652">X86BaseInfo.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bae6c25fb53fc239290474f16af2896017"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae6c25fb53fc239290474f16af2896017">llvm::X86II::MRM3m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00626">X86BaseInfo.h:626</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8fbd1ccdaf11ee40122c547614c78a10"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8fbd1ccdaf11ee40122c547614c78a10">llvm::X86II::MRM_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00673">X86BaseInfo.h:673</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba2af966e37189622a1946ce35593a47c1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba2af966e37189622a1946ce35593a47c1">llvm::X86II::MRM_C0</a></div><div class="ttdoc">MRM_XX - A mod/rm byte of exactly 0xXX. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00670">X86BaseInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0ad14e9a81239b54fd64089b3290bfde"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">llvm::MCSubtargetInfo::hasFeature</a></div><div class="ttdeci">bool hasFeature(unsigned Feature) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00112">MCSubtargetInfo.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8de627e0b4d8f49621aaffaf22768ccf"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8de627e0b4d8f49621aaffaf22768ccf">llvm::X86II::MRMDestMem</a></div><div class="ttdoc">MRM[0-7][rm] - These forms are used to represent instructions that use a Mod/RM byte, and use the middle field to hold extended opcode information. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00592">X86BaseInfo.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe">llvm::FK_Data_8</a></div><div class="ttdoc">A eight-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00027">MCFixup.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bab246efb880b0f5ea54ddf3879bced8e3"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bab246efb880b0f5ea54ddf3879bced8e3">llvm::X86II::RawFrmImm16</a></div><div class="ttdoc">RawFrmImm16 - This is used for CALL FAR instructions, which have two immediates, the first of which i...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00578">X86BaseInfo.h:578</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">llvm::MCExpr::SymbolRef</a></div><div class="ttdoc">References to labels and assigned expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00040">MCExpr.h:40</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3bd2db5d167f57e231a3cbda8b47328b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3bd2db5d167f57e231a3cbda8b47328b">llvm::X86II::MRM_D7</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00675">X86BaseInfo.h:675</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba189edb0057c77e393b6cd48c6a57844f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba189edb0057c77e393b6cd48c6a57844f">llvm::X86II::MRM_C2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00670">X86BaseInfo.h:670</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba936de17cbfd634fac5595a37a533f95f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba936de17cbfd634fac5595a37a533f95f">llvm::X86II::MRM_F0</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00682">X86BaseInfo.h:682</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3ae6529df02b311ddca2a678a0bfaf64">llvm::X86II::FormMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00687">X86BaseInfo.h:687</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fcaea3ac30c46fc4086e0fac8473ece1f8b">llvm::X86::reloc_riprel_4byte</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00017">X86FixupKinds.h:17</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0c7b9207abbba8cff7c96ce0b4439690"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0c7b9207abbba8cff7c96ce0b4439690">llvm::X86II::EVEX_RC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00896">X86BaseInfo.h:896</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1224cf85d21a6023de72b90c2f225241">llvm::X86II::EVEX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00851">X86BaseInfo.h:851</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baf2b510dd27c823fbcb97dccc422165dc"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baf2b510dd27c823fbcb97dccc422165dc">llvm::X86II::MRM4r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00667">X86BaseInfo.h:667</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html_a57c7b2b9784361914262eeb0a6f0b18d"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#a57c7b2b9784361914262eeb0a6f0b18d">llvm::MCSymbol::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Get the symbol name. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00196">MCSymbol.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_a027f3fd5c51a6c8a23501952450f489b"><div class="ttname"><a href="classllvm_1_1MCFixup.html#a027f3fd5c51a6c8a23501952450f489b">llvm::MCFixup::getKindForSize</a></div><div class="ttdeci">static MCFixupKind getKindForSize(unsigned Size, bool IsPCRel)</div><div class="ttdoc">Return the generic fixup kind for a value with the given size. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00137">MCFixup.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a0cca43f5b196466926fb823727bd8902"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a0cca43f5b196466926fb823727bd8902">llvm::MCSymbolRefExpr::VK_SECREL</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00198">MCExpr.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba48bbc6e11eab7158eca421cdbefb4300"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba48bbc6e11eab7158eca421cdbefb4300">llvm::X86II::MRM7r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00667">X86BaseInfo.h:667</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7badf13526f9c198e6d3c44b18fade1cdaa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7badf13526f9c198e6d3c44b18fade1cdaa">llvm::X86II::MRM_C1</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00670">X86BaseInfo.h:670</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7badfb7936fa0afa17e28a206fcdbc56f0c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7badfb7936fa0afa17e28a206fcdbc56f0c">llvm::X86II::MRM_EE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00681">X86BaseInfo.h:681</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baae046536d1fe7157266801c5446581f1"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baae046536d1fe7157266801c5446581f1">llvm::X86II::MRMXmCC</a></div><div class="ttdoc">MRMXm - This form is used for instructions that use the Mod/RM byte to specify a memory source...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00618">X86BaseInfo.h:618</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baec272046d5dd90472121b5a374c10c13"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baec272046d5dd90472121b5a374c10c13">llvm::X86II::MRM_C4</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00671">X86BaseInfo.h:671</a></div></div>
<div class="ttc" id="classchar_html"><div class="ttname"><a href="classchar.html">char</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_a4c59f0784e520b79b9965b489ab21ceb"><div class="ttname"><a href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00320">MCContext.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">llvm::X86AS::SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00158">X86.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba336cd3807e9712aee813c92ab1cbd3c7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba336cd3807e9712aee813c92ab1cbd3c7">llvm::X86II::RawFrmDst</a></div><div class="ttdoc">RawFrmDst - This form is for instructions that use the destination index register DI/EDI/RDI...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00562">X86BaseInfo.h:562</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba00d46302e861a9c7fd9fecff66f57d43"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba00d46302e861a9c7fd9fecff66f57d43">llvm::X86II::MRM_E7</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00679">X86BaseInfo.h:679</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">llvm::MCExpr::Binary</a></div><div class="ttdoc">Binary expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00038">MCExpr.h:38</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba1ccd60dae6f567df2362f05b10053f2c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba1ccd60dae6f567df2362f05b10053f2c">llvm::X86II::MRM5r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00667">X86BaseInfo.h:667</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba19e5fd422fa45df8331f702e30a3b23d"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba19e5fd422fa45df8331f702e30a3b23d">llvm::X86II::MRM_D2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00674">X86BaseInfo.h:674</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba3063db197181757a6cd1e36cede73a30"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba3063db197181757a6cd1e36cede73a30">llvm::X86II::MRM_E0</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00678">X86BaseInfo.h:678</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08"><div class="ttname"><a href="namespacellvm_1_1X86.html#af437e70f011e7e19b5614a0b8f9531fca8b029ea6e687fd2d4caf13cbbe2cde08">llvm::X86::reloc_signed_4byte</a></div><div class="ttdef"><b>Definition:</b> <a href="X86FixupKinds_8h_source.html#l00023">X86FixupKinds.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_aa0654eb4aaf0d4dae00f58a0b176c114"><div class="ttname"><a href="namespacellvm_1_1X86II.html#aa0654eb4aaf0d4dae00f58a0b176c114">llvm::X86II::isImmPCRel</a></div><div class="ttdeci">bool isImmPCRel(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00932">X86BaseInfo.h:932</a></div></div>
<div class="ttc" id="X86MCCodeEmitter_8cpp_html_a915df166a7947d2f4c658f916b4e7439"><div class="ttname"><a href="X86MCCodeEmitter_8cpp.html#a915df166a7947d2f4c658f916b4e7439">GlobalOffsetTableExprKind</a></div><div class="ttdeci">GlobalOffsetTableExprKind</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00239">X86MCCodeEmitter.cpp:239</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab45f29eafca4acc2a7240156af5ec350a6afdb4f34129d1756d5983acde2125ea">llvm::X86::IP_HAS_REPEAT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00061">X86BaseInfo.h:61</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="HexagonMCCodeEmitter_8cpp_html_ab4a04635b13a1e1f8bcdd008f64953b0"><div class="ttname"><a href="HexagonMCCodeEmitter_8cpp.html#ab4a04635b13a1e1f8bcdd008f64953b0">isPCRel</a></div><div class="ttdeci">static bool isPCRel(unsigned Kind)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCCodeEmitter_8cpp_source.html#l00558">HexagonMCCodeEmitter.cpp:558</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba682f4bde7ea50ebb5d09cfc9f8283d87"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba682f4bde7ea50ebb5d09cfc9f8283d87">llvm::X86II::RawFrmImm8</a></div><div class="ttdoc">RawFrmImm8 - This is used for the ENTER instruction, which has two immediates, the first of which is ...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00572">X86BaseInfo.h:572</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba372e5bf78ae924c43fcba961e1ebedb8"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba372e5bf78ae924c43fcba961e1ebedb8">llvm::X86II::ImmMask</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00778">X86BaseInfo.h:778</a></div></div>
<div class="ttc" id="classllvm_1_1SMLoc_html"><div class="ttname"><a href="classllvm_1_1SMLoc.html">llvm::SMLoc</a></div><div class="ttdoc">Represents a location in source code. </div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00023">SMLoc.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba7d42cf62fdc04de0252fec0978ca907c"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba7d42cf62fdc04de0252fec0978ca907c">llvm::X86II::LOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00827">X86BaseInfo.h:827</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba571898bf7abbdc75ca1da8810cde5e0f"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba571898bf7abbdc75ca1da8810cde5e0f">llvm::X86II::MRM_DD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00677">X86BaseInfo.h:677</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba0b8663d52f6013c3c4c44ee6b3e4c221"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba0b8663d52f6013c3c4c44ee6b3e4c221">llvm::X86II::MRM_C3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00670">X86BaseInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba6ba65e174dfdcdb111e1aea6b4299b16"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba6ba65e174dfdcdb111e1aea6b4299b16">llvm::X86II::TB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00743">X86BaseInfo.h:743</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">llvm::FK_Data_2</a></div><div class="ttdoc">A two-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00025">MCFixup.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bae82cd5ecc861d5194f989105b9b1a703"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bae82cd5ecc861d5194f989105b9b1a703">llvm::X86II::MRM_EF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00681">X86BaseInfo.h:681</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba12e1b321252ff4c31f9a6b563d8d18b7">llvm::X86II::REX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00772">X86BaseInfo.h:772</a></div></div>
<div class="ttc" id="MCFixup_8h_html"><div class="ttname"><a href="MCFixup_8h.html">MCFixup.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ad571a5a542b484586224d3a8df631646"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">llvm::X86II::getMemoryOperandNo</a></div><div class="ttdeci">int getMemoryOperandNo(uint64_t TSFlags)</div><div class="ttdoc">The function returns the MCInst operand # for the first field of the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01015">X86BaseInfo.h:1015</a></div></div>
<div class="ttc" id="X86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baa9cc16d23eb1dbbd266f08d5b72c9d3b"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa9cc16d23eb1dbbd266f08d5b72c9d3b">llvm::X86II::MRM_D0</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00674">X86BaseInfo.h:674</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:01 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
