INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/rippleCarry_16bAddSub/rippleCarry_16bAddSub.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/rippleCarry_16bAddSub/rippleCarry_16bAddSub.srcs/sources_1/new/ripple_16bAddSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_16bAddSub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/rippleCarry_16bAddSub/rippleCarry_16bAddSub.srcs/sim_1/new/ripple_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_sim
