//!Peripheral access API for CH32V00XXX microcontrollers (generated using svd2rust v0.31.5 ( ))
//!
//!You can find an overview of the generated API [here].
//!
//!API features to be included in the [next]
//!svd2rust release can be generated by cloning the svd2rust [repository], checking out the above commit, and running `cargo doc --open`.
//!
//![here]: https://docs.rs/svd2rust/0.31.5/svd2rust/#peripheral-api
//![next]: https://github.com/rust-embedded/svd2rust/blob/master/CHANGELOG.md#unreleased
//![repository]: https://github.com/rust-embedded/svd2rust
use core::marker::PhantomData;
use core::ops::Deref;
#[cfg(feature = "rt")]
extern "C" {
    fn WWDG();
    fn PVD();
    fn FLASH();
    fn RCC();
    fn EXTI7_0();
    fn AWU();
    fn DMA1_CHANNEL1();
    fn DMA1_CHANNEL2();
    fn DMA1_CHANNEL3();
    fn DMA1_CHANNEL4();
    fn DMA1_CHANNEL5();
    fn DMA1_CHANNEL6();
    fn DMA1_CHANNEL7();
    fn ADC();
    fn I2C1_EV();
    fn I2C1_ER();
    fn USART1();
    fn SPI1();
    fn TIM1_BRK();
    fn TIM1_UP();
    fn TIM1_TRG_COM();
    fn TIM1_CC();
    fn TIM2();
}
#[doc(hidden)]
#[repr(C)]
pub union Vector {
    pub _handler: unsafe extern "C" fn(),
    pub _reserved: usize,
}
#[cfg(feature = "rt")]
#[doc(hidden)]
#[no_mangle]
pub static __EXTERNAL_INTERRUPTS: [Vector; 39] = [
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _reserved: 0 },
    Vector { _handler: WWDG },
    Vector { _handler: PVD },
    Vector { _handler: FLASH },
    Vector { _handler: RCC },
    Vector { _handler: EXTI7_0 },
    Vector { _handler: AWU },
    Vector {
        _handler: DMA1_CHANNEL1,
    },
    Vector {
        _handler: DMA1_CHANNEL2,
    },
    Vector {
        _handler: DMA1_CHANNEL3,
    },
    Vector {
        _handler: DMA1_CHANNEL4,
    },
    Vector {
        _handler: DMA1_CHANNEL5,
    },
    Vector {
        _handler: DMA1_CHANNEL6,
    },
    Vector {
        _handler: DMA1_CHANNEL7,
    },
    Vector { _handler: ADC },
    Vector { _handler: I2C1_EV },
    Vector { _handler: I2C1_ER },
    Vector { _handler: USART1 },
    Vector { _handler: SPI1 },
    Vector { _handler: TIM1_BRK },
    Vector { _handler: TIM1_UP },
    Vector {
        _handler: TIM1_TRG_COM,
    },
    Vector { _handler: TIM1_CC },
    Vector { _handler: TIM2 },
];
#[doc(hidden)]
pub mod interrupt {
    ///Enumeration of all the interrupts.
    #[derive(Copy, Clone, Debug, PartialEq, Eq)]
    #[repr(u16)]
    pub enum Interrupt {
        ///16 - Window Watchdog interrupt
        WWDG = 16,
        ///17 - PVD through EXTI line detection interrupt
        PVD = 17,
        ///18 - Flash global interrupt
        FLASH = 18,
        ///19 - RCC global interrupt
        RCC = 19,
        ///20 - EXTI Line\[7:0\]
        ///interrupt
        EXTI7_0 = 20,
        ///21 - AWU global interrupt
        AWU = 21,
        ///22 - DMA1 Channel1 global interrupt
        DMA1_CHANNEL1 = 22,
        ///23 - DMA1 Channel2 global interrupt
        DMA1_CHANNEL2 = 23,
        ///24 - DMA1 Channel3 global interrupt
        DMA1_CHANNEL3 = 24,
        ///25 - DMA1 Channel4 global interrupt
        DMA1_CHANNEL4 = 25,
        ///26 - DMA1 Channel5 global interrupt
        DMA1_CHANNEL5 = 26,
        ///27 - DMA1 Channel6 global interrupt
        DMA1_CHANNEL6 = 27,
        ///28 - DMA1 Channel7 global interrupt
        DMA1_CHANNEL7 = 28,
        ///29 - ADC global interrupt
        ADC = 29,
        ///30 - I2C1 event interrupt
        I2C1_EV = 30,
        ///31 - I2C1 error interrupt
        I2C1_ER = 31,
        ///32 - USART1 global interrupt
        USART1 = 32,
        ///33 - SPI1 global interrupt
        SPI1 = 33,
        ///34 - TIM1 Break interrupt
        TIM1_BRK = 34,
        ///35 - TIM1 Update interrupt
        TIM1_UP = 35,
        ///36 - TIM1 Trigger and Commutation interrupts
        TIM1_TRG_COM = 36,
        ///37 - TIM1 Capture Compare interrupt
        TIM1_CC = 37,
        ///38 - TIM2 global interrupt
        TIM2 = 38,
    }
    /// TryFromInterruptError
    #[derive(Debug, Copy, Clone)]
    pub struct TryFromInterruptError(());
    impl Interrupt {
        /// Attempt to convert a given value into an `Interrupt`
        #[inline]
        pub fn try_from(value: u8) -> Result<Self, TryFromInterruptError> {
            match value {
                16 => Ok(Interrupt::WWDG),
                17 => Ok(Interrupt::PVD),
                18 => Ok(Interrupt::FLASH),
                19 => Ok(Interrupt::RCC),
                20 => Ok(Interrupt::EXTI7_0),
                21 => Ok(Interrupt::AWU),
                22 => Ok(Interrupt::DMA1_CHANNEL1),
                23 => Ok(Interrupt::DMA1_CHANNEL2),
                24 => Ok(Interrupt::DMA1_CHANNEL3),
                25 => Ok(Interrupt::DMA1_CHANNEL4),
                26 => Ok(Interrupt::DMA1_CHANNEL5),
                27 => Ok(Interrupt::DMA1_CHANNEL6),
                28 => Ok(Interrupt::DMA1_CHANNEL7),
                29 => Ok(Interrupt::ADC),
                30 => Ok(Interrupt::I2C1_EV),
                31 => Ok(Interrupt::I2C1_ER),
                32 => Ok(Interrupt::USART1),
                33 => Ok(Interrupt::SPI1),
                34 => Ok(Interrupt::TIM1_BRK),
                35 => Ok(Interrupt::TIM1_UP),
                36 => Ok(Interrupt::TIM1_TRG_COM),
                37 => Ok(Interrupt::TIM1_CC),
                38 => Ok(Interrupt::TIM2),
                _ => Err(TryFromInterruptError(())),
            }
        }
    }
    #[cfg(feature = "rt")]
    #[macro_export]
    /// Assigns a handler to an interrupt
    ///
    /// This macro takes two arguments: the name of an interrupt and the path to the
    /// function that will be used as the handler of that interrupt. That function
    /// must have signature `fn()`.
    ///
    /// Optionally, a third argument may be used to declare interrupt local data.
    /// The handler will have exclusive access to these *local* variables on each
    /// invocation. If the third argument is used then the signature of the handler
    /// function must be `fn(&mut $NAME::Locals)` where `$NAME` is the first argument
    /// passed to the macro.
    ///
    /// # Example
    ///
    /// ``` ignore
    /// interrupt!(TIM2, periodic);
    ///
    /// fn periodic() {
    ///     print!(".");
    /// }
    ///
    /// interrupt!(TIM3, tick, locals: {
    ///     tick: bool = false;
    /// });
    ///
    /// fn tick(locals: &mut TIM3::Locals) {
    ///     locals.tick = !locals.tick;
    ///
    ///     if locals.tick {
    ///         println!("Tick");
    ///     } else {
    ///         println!("Tock");
    ///     }
    /// }
    /// ```
    macro_rules ! interrupt { ($ NAME : ident , $ path : path , locals : { $ ($ lvar : ident : $ lty : ty = $ lval : expr ;) * }) => { # [allow (non_snake_case)]
mod $ NAME { pub struct Locals { $ (pub $ lvar : $ lty ,) * } } # [allow (non_snake_case)]
# [no_mangle]
pub extern "C" fn $ NAME () { let _ = $ crate :: interrupt :: Interrupt :: $ NAME ; static mut LOCALS : self :: $ NAME :: Locals = self :: $ NAME :: Locals { $ ($ lvar : $ lval ,) * } ; let f : fn (& mut self :: $ NAME :: Locals) = $ path ; f (unsafe { & mut LOCALS }) ; } } ; ($ NAME : ident , $ path : path) => { # [allow (non_snake_case)]
# [no_mangle]
pub extern "C" fn $ NAME () { let _ = $ crate :: interrupt :: Interrupt :: $ NAME ; let f : fn () = $ path ; f () ; } } }
}
pub use self::interrupt::Interrupt;
///Power control
pub struct PWR {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for PWR {}
impl PWR {
    ///Pointer to the register block
    pub const PTR: *const pwr::RegisterBlock = 0x4000_7000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const pwr::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for PWR {
    type Target = pwr::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for PWR {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PWR").finish()
    }
}
///Power control
pub mod pwr {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr: CTLR,
        csr: CSR,
        awucsr: AWUCSR,
        awuapr: AWUAPR,
        awupsc: AWUPSC,
    }
    impl RegisterBlock {
        ///0x00 - Power control register (PWR_CTRL)
        #[inline(always)]
        pub const fn ctlr(&self) -> &CTLR {
            &self.ctlr
        }
        ///0x04 - Power control state register (PWR_CSR)
        #[inline(always)]
        pub const fn csr(&self) -> &CSR {
            &self.csr
        }
        ///0x08 - Automatic wake-up control state register (PWR_AWUCSR)
        #[inline(always)]
        pub const fn awucsr(&self) -> &AWUCSR {
            &self.awucsr
        }
        ///0x0c - Automatic wake window comparison value register (PWR_AWUAPR)
        #[inline(always)]
        pub const fn awuapr(&self) -> &AWUAPR {
            &self.awuapr
        }
        ///0x10 - Automatic wake-up prescaler register (PWR_AWUPSC)
        #[inline(always)]
        pub const fn awupsc(&self) -> &AWUPSC {
            &self.awupsc
        }
    }
    ///CTLR (rw) register accessor: Power control register (PWR_CTRL)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr`]
    ///module
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Power control register (PWR_CTRL)
    pub mod ctlr {
        ///Register `CTLR` reader
        pub type R = crate::R<CTLR_SPEC>;
        ///Register `CTLR` writer
        pub type W = crate::W<CTLR_SPEC>;
        ///Field `PDDS` reader - Power Down Deep Sleep
        pub type PDDS_R = crate::BitReader;
        ///Field `PDDS` writer - Power Down Deep Sleep
        pub type PDDS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PVDE` reader - Power Voltage Detector Enable
        pub type PVDE_R = crate::BitReader;
        ///Field `PVDE` writer - Power Voltage Detector Enable
        pub type PVDE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PLS` reader - PVD Level Selection
        pub type PLS_R = crate::FieldReader;
        ///Field `PLS` writer - PVD Level Selection
        pub type PLS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        impl R {
            ///Bit 1 - Power Down Deep Sleep
            #[inline(always)]
            pub fn pdds(&self) -> PDDS_R {
                PDDS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 4 - Power Voltage Detector Enable
            #[inline(always)]
            pub fn pvde(&self) -> PVDE_R {
                PVDE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:7 - PVD Level Selection
            #[inline(always)]
            pub fn pls(&self) -> PLS_R {
                PLS_R::new(((self.bits >> 5) & 7) as u8)
            }
        }
        impl W {
            ///Bit 1 - Power Down Deep Sleep
            #[inline(always)]
            #[must_use]
            pub fn pdds(&mut self) -> PDDS_W<CTLR_SPEC> {
                PDDS_W::new(self, 1)
            }
            ///Bit 4 - Power Voltage Detector Enable
            #[inline(always)]
            #[must_use]
            pub fn pvde(&mut self) -> PVDE_W<CTLR_SPEC> {
                PVDE_W::new(self, 4)
            }
            ///Bits 5:7 - PVD Level Selection
            #[inline(always)]
            #[must_use]
            pub fn pls(&mut self) -> PLS_W<CTLR_SPEC> {
                PLS_W::new(self, 5)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Power control register (PWR_CTRL)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr::R`](R) reader structure
        impl crate::Readable for CTLR_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr::W`](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CSR (r) register accessor: Power control state register (PWR_CSR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`csr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@csr`]
    ///module
    pub type CSR = crate::Reg<csr::CSR_SPEC>;
    ///Power control state register (PWR_CSR)
    pub mod csr {
        ///Register `CSR` reader
        pub type R = crate::R<CSR_SPEC>;
        ///Field `PVDO` reader - PVD Output
        pub type PVDO_R = crate::BitReader;
        impl R {
            ///Bit 2 - PVD Output
            #[inline(always)]
            pub fn pvdo(&self) -> PVDO_R {
                PVDO_R::new(((self.bits >> 2) & 1) != 0)
            }
        }
        ///Power control state register (PWR_CSR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`csr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CSR_SPEC;
        impl crate::RegisterSpec for CSR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`csr::R`](R) reader structure
        impl crate::Readable for CSR_SPEC {}
        ///`reset()` method sets CSR to value 0
        impl crate::Resettable for CSR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///AWUCSR (rw) register accessor: Automatic wake-up control state register (PWR_AWUCSR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`awucsr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`awucsr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@awucsr`]
    ///module
    pub type AWUCSR = crate::Reg<awucsr::AWUCSR_SPEC>;
    ///Automatic wake-up control state register (PWR_AWUCSR)
    pub mod awucsr {
        ///Register `AWUCSR` reader
        pub type R = crate::R<AWUCSR_SPEC>;
        ///Register `AWUCSR` writer
        pub type W = crate::W<AWUCSR_SPEC>;
        ///Field `AWUEN` reader - Automatic wake-up enable
        pub type AWUEN_R = crate::BitReader;
        ///Field `AWUEN` writer - Automatic wake-up enable
        pub type AWUEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 1 - Automatic wake-up enable
            #[inline(always)]
            pub fn awuen(&self) -> AWUEN_R {
                AWUEN_R::new(((self.bits >> 1) & 1) != 0)
            }
        }
        impl W {
            ///Bit 1 - Automatic wake-up enable
            #[inline(always)]
            #[must_use]
            pub fn awuen(&mut self) -> AWUEN_W<AWUCSR_SPEC> {
                AWUEN_W::new(self, 1)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Automatic wake-up control state register (PWR_AWUCSR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`awucsr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`awucsr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct AWUCSR_SPEC;
        impl crate::RegisterSpec for AWUCSR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`awucsr::R`](R) reader structure
        impl crate::Readable for AWUCSR_SPEC {}
        ///`write(|w| ..)` method takes [`awucsr::W`](W) writer structure
        impl crate::Writable for AWUCSR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets AWUCSR to value 0
        impl crate::Resettable for AWUCSR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///AWUAPR (rw) register accessor: Automatic wake window comparison value register (PWR_AWUAPR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`awuapr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`awuapr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@awuapr`]
    ///module
    pub type AWUAPR = crate::Reg<awuapr::AWUAPR_SPEC>;
    ///Automatic wake window comparison value register (PWR_AWUAPR)
    pub mod awuapr {
        ///Register `AWUAPR` reader
        pub type R = crate::R<AWUAPR_SPEC>;
        ///Register `AWUAPR` writer
        pub type W = crate::W<AWUAPR_SPEC>;
        ///Field `AWUAPR` reader - AWU window value
        pub type AWUAPR_R = crate::FieldReader;
        ///Field `AWUAPR` writer - AWU window value
        pub type AWUAPR_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
        impl R {
            ///Bits 0:5 - AWU window value
            #[inline(always)]
            pub fn awuapr(&self) -> AWUAPR_R {
                AWUAPR_R::new((self.bits & 0x3f) as u8)
            }
        }
        impl W {
            ///Bits 0:5 - AWU window value
            #[inline(always)]
            #[must_use]
            pub fn awuapr(&mut self) -> AWUAPR_W<AWUAPR_SPEC> {
                AWUAPR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Automatic wake window comparison value register (PWR_AWUAPR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`awuapr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`awuapr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct AWUAPR_SPEC;
        impl crate::RegisterSpec for AWUAPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`awuapr::R`](R) reader structure
        impl crate::Readable for AWUAPR_SPEC {}
        ///`write(|w| ..)` method takes [`awuapr::W`](W) writer structure
        impl crate::Writable for AWUAPR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets AWUAPR to value 0x3f
        impl crate::Resettable for AWUAPR_SPEC {
            const RESET_VALUE: u32 = 0x3f;
        }
    }
    ///AWUPSC (rw) register accessor: Automatic wake-up prescaler register (PWR_AWUPSC)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`awupsc::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`awupsc::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@awupsc`]
    ///module
    pub type AWUPSC = crate::Reg<awupsc::AWUPSC_SPEC>;
    ///Automatic wake-up prescaler register (PWR_AWUPSC)
    pub mod awupsc {
        ///Register `AWUPSC` reader
        pub type R = crate::R<AWUPSC_SPEC>;
        ///Register `AWUPSC` writer
        pub type W = crate::W<AWUPSC_SPEC>;
        ///Field `AWUPSC` reader - Wake-up prescaler
        pub type AWUPSC_R = crate::FieldReader;
        ///Field `AWUPSC` writer - Wake-up prescaler
        pub type AWUPSC_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        impl R {
            ///Bits 0:3 - Wake-up prescaler
            #[inline(always)]
            pub fn awupsc(&self) -> AWUPSC_R {
                AWUPSC_R::new((self.bits & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:3 - Wake-up prescaler
            #[inline(always)]
            #[must_use]
            pub fn awupsc(&mut self) -> AWUPSC_W<AWUPSC_SPEC> {
                AWUPSC_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Automatic wake-up prescaler register (PWR_AWUPSC)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`awupsc::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`awupsc::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct AWUPSC_SPEC;
        impl crate::RegisterSpec for AWUPSC_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`awupsc::R`](R) reader structure
        impl crate::Readable for AWUPSC_SPEC {}
        ///`write(|w| ..)` method takes [`awupsc::W`](W) writer structure
        impl crate::Writable for AWUPSC_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets AWUPSC to value 0
        impl crate::Resettable for AWUPSC_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Reset and clock control
pub struct RCC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for RCC {}
impl RCC {
    ///Pointer to the register block
    pub const PTR: *const rcc::RegisterBlock = 0x4002_1000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const rcc::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for RCC {
    type Target = rcc::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for RCC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RCC").finish()
    }
}
///Reset and clock control
pub mod rcc {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr: CTLR,
        cfgr0: CFGR0,
        intr: INTR,
        apb2prstr: APB2PRSTR,
        apb1prstr: APB1PRSTR,
        ahbpcenr: AHBPCENR,
        apb2pcenr: APB2PCENR,
        apb1pcenr: APB1PCENR,
        _reserved8: [u8; 0x04],
        rstsckr: RSTSCKR,
    }
    impl RegisterBlock {
        ///0x00 - Clock control register
        #[inline(always)]
        pub const fn ctlr(&self) -> &CTLR {
            &self.ctlr
        }
        ///0x04 - Clock configuration register (RCC_CFGR0)
        #[inline(always)]
        pub const fn cfgr0(&self) -> &CFGR0 {
            &self.cfgr0
        }
        ///0x08 - Clock interrupt register (RCC_INTR)
        #[inline(always)]
        pub const fn intr(&self) -> &INTR {
            &self.intr
        }
        ///0x0c - APB2 peripheral reset register (RCC_APB2PRSTR)
        #[inline(always)]
        pub const fn apb2prstr(&self) -> &APB2PRSTR {
            &self.apb2prstr
        }
        ///0x10 - APB1 peripheral reset register (RCC_APB1PRSTR)
        #[inline(always)]
        pub const fn apb1prstr(&self) -> &APB1PRSTR {
            &self.apb1prstr
        }
        ///0x14 - AHB Peripheral Clock enable register (RCC_AHBPCENR)
        #[inline(always)]
        pub const fn ahbpcenr(&self) -> &AHBPCENR {
            &self.ahbpcenr
        }
        ///0x18 - APB2 peripheral clock enable register (RCC_APB2PCENR)
        #[inline(always)]
        pub const fn apb2pcenr(&self) -> &APB2PCENR {
            &self.apb2pcenr
        }
        ///0x1c - APB1 peripheral clock enable register (RCC_APB1PCENR)
        #[inline(always)]
        pub const fn apb1pcenr(&self) -> &APB1PCENR {
            &self.apb1pcenr
        }
        ///0x24 - Control/status register (RCC_RSTSCKR)
        #[inline(always)]
        pub const fn rstsckr(&self) -> &RSTSCKR {
            &self.rstsckr
        }
    }
    ///CTLR (rw) register accessor: Clock control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr`]
    ///module
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Clock control register
    pub mod ctlr {
        ///Register `CTLR` reader
        pub type R = crate::R<CTLR_SPEC>;
        ///Register `CTLR` writer
        pub type W = crate::W<CTLR_SPEC>;
        ///Field `HSION` reader - Internal High Speed clock enable
        pub type HSION_R = crate::BitReader;
        ///Field `HSION` writer - Internal High Speed clock enable
        pub type HSION_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HSIRDY` reader - Internal High Speed clock ready flag
        pub type HSIRDY_R = crate::BitReader;
        ///Field `HSITRIM` reader - Internal High Speed clock trimming
        pub type HSITRIM_R = crate::FieldReader;
        ///Field `HSITRIM` writer - Internal High Speed clock trimming
        pub type HSITRIM_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `HSICAL` reader - Internal High Speed clock Calibration
        pub type HSICAL_R = crate::FieldReader;
        ///Field `HSEON` reader - External High Speed clock enable
        pub type HSEON_R = crate::BitReader;
        ///Field `HSEON` writer - External High Speed clock enable
        pub type HSEON_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HSERDY` reader - External High Speed clock ready flag
        pub type HSERDY_R = crate::BitReader;
        ///Field `HSEBYP` reader - External High Speed clock Bypass
        pub type HSEBYP_R = crate::BitReader;
        ///Field `HSEBYP` writer - External High Speed clock Bypass
        pub type HSEBYP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CSSON` reader - Clock Security System enable
        pub type CSSON_R = crate::BitReader;
        ///Field `CSSON` writer - Clock Security System enable
        pub type CSSON_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PLLON` reader - PLL enable
        pub type PLLON_R = crate::BitReader;
        ///Field `PLLON` writer - PLL enable
        pub type PLLON_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PLLRDY` reader - PLL clock ready flag
        pub type PLLRDY_R = crate::BitReader;
        impl R {
            ///Bit 0 - Internal High Speed clock enable
            #[inline(always)]
            pub fn hsion(&self) -> HSION_R {
                HSION_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Internal High Speed clock ready flag
            #[inline(always)]
            pub fn hsirdy(&self) -> HSIRDY_R {
                HSIRDY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bits 3:7 - Internal High Speed clock trimming
            #[inline(always)]
            pub fn hsitrim(&self) -> HSITRIM_R {
                HSITRIM_R::new(((self.bits >> 3) & 0x1f) as u8)
            }
            ///Bits 8:15 - Internal High Speed clock Calibration
            #[inline(always)]
            pub fn hsical(&self) -> HSICAL_R {
                HSICAL_R::new(((self.bits >> 8) & 0xff) as u8)
            }
            ///Bit 16 - External High Speed clock enable
            #[inline(always)]
            pub fn hseon(&self) -> HSEON_R {
                HSEON_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - External High Speed clock ready flag
            #[inline(always)]
            pub fn hserdy(&self) -> HSERDY_R {
                HSERDY_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - External High Speed clock Bypass
            #[inline(always)]
            pub fn hsebyp(&self) -> HSEBYP_R {
                HSEBYP_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - Clock Security System enable
            #[inline(always)]
            pub fn csson(&self) -> CSSON_R {
                CSSON_R::new(((self.bits >> 19) & 1) != 0)
            }
            ///Bit 24 - PLL enable
            #[inline(always)]
            pub fn pllon(&self) -> PLLON_R {
                PLLON_R::new(((self.bits >> 24) & 1) != 0)
            }
            ///Bit 25 - PLL clock ready flag
            #[inline(always)]
            pub fn pllrdy(&self) -> PLLRDY_R {
                PLLRDY_R::new(((self.bits >> 25) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Internal High Speed clock enable
            #[inline(always)]
            #[must_use]
            pub fn hsion(&mut self) -> HSION_W<CTLR_SPEC> {
                HSION_W::new(self, 0)
            }
            ///Bits 3:7 - Internal High Speed clock trimming
            #[inline(always)]
            #[must_use]
            pub fn hsitrim(&mut self) -> HSITRIM_W<CTLR_SPEC> {
                HSITRIM_W::new(self, 3)
            }
            ///Bit 16 - External High Speed clock enable
            #[inline(always)]
            #[must_use]
            pub fn hseon(&mut self) -> HSEON_W<CTLR_SPEC> {
                HSEON_W::new(self, 16)
            }
            ///Bit 18 - External High Speed clock Bypass
            #[inline(always)]
            #[must_use]
            pub fn hsebyp(&mut self) -> HSEBYP_W<CTLR_SPEC> {
                HSEBYP_W::new(self, 18)
            }
            ///Bit 19 - Clock Security System enable
            #[inline(always)]
            #[must_use]
            pub fn csson(&mut self) -> CSSON_W<CTLR_SPEC> {
                CSSON_W::new(self, 19)
            }
            ///Bit 24 - PLL enable
            #[inline(always)]
            #[must_use]
            pub fn pllon(&mut self) -> PLLON_W<CTLR_SPEC> {
                PLLON_W::new(self, 24)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Clock control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr::R`](R) reader structure
        impl crate::Readable for CTLR_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr::W`](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR to value 0x83
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: u32 = 0x83;
        }
    }
    ///CFGR0 (rw) register accessor: Clock configuration register (RCC_CFGR0)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr0`]
    ///module
    pub type CFGR0 = crate::Reg<cfgr0::CFGR0_SPEC>;
    ///Clock configuration register (RCC_CFGR0)
    pub mod cfgr0 {
        ///Register `CFGR0` reader
        pub type R = crate::R<CFGR0_SPEC>;
        ///Register `CFGR0` writer
        pub type W = crate::W<CFGR0_SPEC>;
        ///Field `SW` reader - System clock Switch
        pub type SW_R = crate::FieldReader;
        ///Field `SW` writer - System clock Switch
        pub type SW_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `SWS` reader - System Clock Switch Status
        pub type SWS_R = crate::FieldReader;
        ///Field `HPRE` reader - AHB prescaler
        pub type HPRE_R = crate::FieldReader;
        ///Field `HPRE` writer - AHB prescaler
        pub type HPRE_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `PPRE1` reader - APB Low speed prescaler (APB1)
        pub type PPRE1_R = crate::FieldReader;
        ///Field `PPRE1` writer - APB Low speed prescaler (APB1)
        pub type PPRE1_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `PPRE2` reader - APB High speed prescaler (APB2)
        pub type PPRE2_R = crate::FieldReader;
        ///Field `PPRE2` writer - APB High speed prescaler (APB2)
        pub type PPRE2_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `ADCPRE` reader - ADC prescaler
        pub type ADCPRE_R = crate::FieldReader;
        ///Field `ADCPRE` writer - ADC prescaler
        pub type ADCPRE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PLLSRC` reader - PLL entry clock source
        pub type PLLSRC_R = crate::FieldReader<PLLSRC_A>;
        ///PLL entry clock source
        ///
        ///Value on reset: 0
        #[derive(Clone, Copy, Debug, PartialEq, Eq)]
        #[repr(u8)]
        pub enum PLLSRC_A {
            ///0: HSI clock divided by 2 selected as PLL input clock
            HsiMul2 = 0,
            ///3: HSE clock divided by 2 selected as PLL input clock
            HseMul2 = 3,
        }
        impl From<PLLSRC_A> for u8 {
            #[inline(always)]
            fn from(variant: PLLSRC_A) -> Self {
                variant as _
            }
        }
        impl crate::FieldSpec for PLLSRC_A {
            type Ux = u8;
        }
        impl PLLSRC_R {
            ///Get enumerated values variant
            #[inline(always)]
            pub const fn variant(&self) -> Option<PLLSRC_A> {
                match self.bits {
                    0 => Some(PLLSRC_A::HsiMul2),
                    3 => Some(PLLSRC_A::HseMul2),
                    _ => None,
                }
            }
            ///HSI clock divided by 2 selected as PLL input clock
            #[inline(always)]
            pub fn is_hsi_mul2(&self) -> bool {
                *self == PLLSRC_A::HsiMul2
            }
            ///HSE clock divided by 2 selected as PLL input clock
            #[inline(always)]
            pub fn is_hse_mul2(&self) -> bool {
                *self == PLLSRC_A::HseMul2
            }
        }
        ///Field `PLLSRC` writer - PLL entry clock source
        pub type PLLSRC_W<'a, REG> = crate::FieldWriter<'a, REG, 2, PLLSRC_A>;
        impl<'a, REG> PLLSRC_W<'a, REG>
        where
            REG: crate::Writable + crate::RegisterSpec,
            REG::Ux: From<u8>,
        {
            ///HSI clock divided by 2 selected as PLL input clock
            #[inline(always)]
            pub fn hsi_mul2(self) -> &'a mut crate::W<REG> {
                self.variant(PLLSRC_A::HsiMul2)
            }
            ///HSE clock divided by 2 selected as PLL input clock
            #[inline(always)]
            pub fn hse_mul2(self) -> &'a mut crate::W<REG> {
                self.variant(PLLSRC_A::HseMul2)
            }
        }
        ///Field `MCO` reader - Microcontroller clock output
        pub type MCO_R = crate::FieldReader;
        ///Field `MCO` writer - Microcontroller clock output
        pub type MCO_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        impl R {
            ///Bits 0:1 - System clock Switch
            #[inline(always)]
            pub fn sw(&self) -> SW_R {
                SW_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - System Clock Switch Status
            #[inline(always)]
            pub fn sws(&self) -> SWS_R {
                SWS_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - AHB prescaler
            #[inline(always)]
            pub fn hpre(&self) -> HPRE_R {
                HPRE_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:10 - APB Low speed prescaler (APB1)
            #[inline(always)]
            pub fn ppre1(&self) -> PPRE1_R {
                PPRE1_R::new(((self.bits >> 8) & 7) as u8)
            }
            ///Bits 11:13 - APB High speed prescaler (APB2)
            #[inline(always)]
            pub fn ppre2(&self) -> PPRE2_R {
                PPRE2_R::new(((self.bits >> 11) & 7) as u8)
            }
            ///Bits 14:15 - ADC prescaler
            #[inline(always)]
            pub fn adcpre(&self) -> ADCPRE_R {
                ADCPRE_R::new(((self.bits >> 14) & 3) as u8)
            }
            ///Bits 16:17 - PLL entry clock source
            #[inline(always)]
            pub fn pllsrc(&self) -> PLLSRC_R {
                PLLSRC_R::new(((self.bits >> 16) & 3) as u8)
            }
            ///Bits 24:26 - Microcontroller clock output
            #[inline(always)]
            pub fn mco(&self) -> MCO_R {
                MCO_R::new(((self.bits >> 24) & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - System clock Switch
            #[inline(always)]
            #[must_use]
            pub fn sw(&mut self) -> SW_W<CFGR0_SPEC> {
                SW_W::new(self, 0)
            }
            ///Bits 4:7 - AHB prescaler
            #[inline(always)]
            #[must_use]
            pub fn hpre(&mut self) -> HPRE_W<CFGR0_SPEC> {
                HPRE_W::new(self, 4)
            }
            ///Bits 8:10 - APB Low speed prescaler (APB1)
            #[inline(always)]
            #[must_use]
            pub fn ppre1(&mut self) -> PPRE1_W<CFGR0_SPEC> {
                PPRE1_W::new(self, 8)
            }
            ///Bits 11:13 - APB High speed prescaler (APB2)
            #[inline(always)]
            #[must_use]
            pub fn ppre2(&mut self) -> PPRE2_W<CFGR0_SPEC> {
                PPRE2_W::new(self, 11)
            }
            ///Bits 14:15 - ADC prescaler
            #[inline(always)]
            #[must_use]
            pub fn adcpre(&mut self) -> ADCPRE_W<CFGR0_SPEC> {
                ADCPRE_W::new(self, 14)
            }
            ///Bits 16:17 - PLL entry clock source
            #[inline(always)]
            #[must_use]
            pub fn pllsrc(&mut self) -> PLLSRC_W<CFGR0_SPEC> {
                PLLSRC_W::new(self, 16)
            }
            ///Bits 24:26 - Microcontroller clock output
            #[inline(always)]
            #[must_use]
            pub fn mco(&mut self) -> MCO_W<CFGR0_SPEC> {
                MCO_W::new(self, 24)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Clock configuration register (RCC_CFGR0)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR0_SPEC;
        impl crate::RegisterSpec for CFGR0_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr0::R`](R) reader structure
        impl crate::Readable for CFGR0_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr0::W`](W) writer structure
        impl crate::Writable for CFGR0_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR0 to value 0
        impl crate::Resettable for CFGR0_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///INTR (rw) register accessor: Clock interrupt register (RCC_INTR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`intr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intr`]
    ///module
    pub type INTR = crate::Reg<intr::INTR_SPEC>;
    ///Clock interrupt register (RCC_INTR)
    pub mod intr {
        ///Register `INTR` reader
        pub type R = crate::R<INTR_SPEC>;
        ///Register `INTR` writer
        pub type W = crate::W<INTR_SPEC>;
        ///Field `LSIRDYF` reader - LSI Ready Interrupt flag
        pub type LSIRDYF_R = crate::BitReader;
        ///Field `HSIRDYF` reader - HSI Ready Interrupt flag
        pub type HSIRDYF_R = crate::BitReader;
        ///Field `HSERDYF` reader - HSE Ready Interrupt flag
        pub type HSERDYF_R = crate::BitReader;
        ///Field `PLLRDYF` reader - PLL Ready Interrupt flag
        pub type PLLRDYF_R = crate::BitReader;
        ///Field `CSSF` reader - Clock Security System Interrupt flag
        pub type CSSF_R = crate::BitReader;
        ///Field `LSIRDYIE` reader - LSI Ready Interrupt Enable
        pub type LSIRDYIE_R = crate::BitReader;
        ///Field `LSIRDYIE` writer - LSI Ready Interrupt Enable
        pub type LSIRDYIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HSIRDYIE` reader - HSI Ready Interrupt Enable
        pub type HSIRDYIE_R = crate::BitReader;
        ///Field `HSIRDYIE` writer - HSI Ready Interrupt Enable
        pub type HSIRDYIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HSERDYIE` reader - HSE Ready Interrupt Enable
        pub type HSERDYIE_R = crate::BitReader;
        ///Field `HSERDYIE` writer - HSE Ready Interrupt Enable
        pub type HSERDYIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PLLRDYIE` reader - PLL Ready Interrupt Enable
        pub type PLLRDYIE_R = crate::BitReader;
        ///Field `PLLRDYIE` writer - PLL Ready Interrupt Enable
        pub type PLLRDYIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LSIRDYC` writer - LSI Ready Interrupt Clear
        pub type LSIRDYC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HSIRDYC` writer - HSI Ready Interrupt Clear
        pub type HSIRDYC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HSERDYC` writer - HSE Ready Interrupt Clear
        pub type HSERDYC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PLLRDYC` writer - PLL Ready Interrupt Clear
        pub type PLLRDYC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CSSC` writer - Clock security system interrupt clear
        pub type CSSC_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - LSI Ready Interrupt flag
            #[inline(always)]
            pub fn lsirdyf(&self) -> LSIRDYF_R {
                LSIRDYF_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - HSI Ready Interrupt flag
            #[inline(always)]
            pub fn hsirdyf(&self) -> HSIRDYF_R {
                HSIRDYF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - HSE Ready Interrupt flag
            #[inline(always)]
            pub fn hserdyf(&self) -> HSERDYF_R {
                HSERDYF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - PLL Ready Interrupt flag
            #[inline(always)]
            pub fn pllrdyf(&self) -> PLLRDYF_R {
                PLLRDYF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 7 - Clock Security System Interrupt flag
            #[inline(always)]
            pub fn cssf(&self) -> CSSF_R {
                CSSF_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - LSI Ready Interrupt Enable
            #[inline(always)]
            pub fn lsirdyie(&self) -> LSIRDYIE_R {
                LSIRDYIE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 10 - HSI Ready Interrupt Enable
            #[inline(always)]
            pub fn hsirdyie(&self) -> HSIRDYIE_R {
                HSIRDYIE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - HSE Ready Interrupt Enable
            #[inline(always)]
            pub fn hserdyie(&self) -> HSERDYIE_R {
                HSERDYIE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - PLL Ready Interrupt Enable
            #[inline(always)]
            pub fn pllrdyie(&self) -> PLLRDYIE_R {
                PLLRDYIE_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 8 - LSI Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn lsirdyie(&mut self) -> LSIRDYIE_W<INTR_SPEC> {
                LSIRDYIE_W::new(self, 8)
            }
            ///Bit 10 - HSI Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn hsirdyie(&mut self) -> HSIRDYIE_W<INTR_SPEC> {
                HSIRDYIE_W::new(self, 10)
            }
            ///Bit 11 - HSE Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn hserdyie(&mut self) -> HSERDYIE_W<INTR_SPEC> {
                HSERDYIE_W::new(self, 11)
            }
            ///Bit 12 - PLL Ready Interrupt Enable
            #[inline(always)]
            #[must_use]
            pub fn pllrdyie(&mut self) -> PLLRDYIE_W<INTR_SPEC> {
                PLLRDYIE_W::new(self, 12)
            }
            ///Bit 16 - LSI Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn lsirdyc(&mut self) -> LSIRDYC_W<INTR_SPEC> {
                LSIRDYC_W::new(self, 16)
            }
            ///Bit 18 - HSI Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn hsirdyc(&mut self) -> HSIRDYC_W<INTR_SPEC> {
                HSIRDYC_W::new(self, 18)
            }
            ///Bit 19 - HSE Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn hserdyc(&mut self) -> HSERDYC_W<INTR_SPEC> {
                HSERDYC_W::new(self, 19)
            }
            ///Bit 20 - PLL Ready Interrupt Clear
            #[inline(always)]
            #[must_use]
            pub fn pllrdyc(&mut self) -> PLLRDYC_W<INTR_SPEC> {
                PLLRDYC_W::new(self, 20)
            }
            ///Bit 23 - Clock security system interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cssc(&mut self) -> CSSC_W<INTR_SPEC> {
                CSSC_W::new(self, 23)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Clock interrupt register (RCC_INTR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`intr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTR_SPEC;
        impl crate::RegisterSpec for INTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`intr::R`](R) reader structure
        impl crate::Readable for INTR_SPEC {}
        ///`write(|w| ..)` method takes [`intr::W`](W) writer structure
        impl crate::Writable for INTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets INTR to value 0
        impl crate::Resettable for INTR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///APB2PRSTR (rw) register accessor: APB2 peripheral reset register (RCC_APB2PRSTR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`apb2prstr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb2prstr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@apb2prstr`]
    ///module
    pub type APB2PRSTR = crate::Reg<apb2prstr::APB2PRSTR_SPEC>;
    ///APB2 peripheral reset register (RCC_APB2PRSTR)
    pub mod apb2prstr {
        ///Register `APB2PRSTR` reader
        pub type R = crate::R<APB2PRSTR_SPEC>;
        ///Register `APB2PRSTR` writer
        pub type W = crate::W<APB2PRSTR_SPEC>;
        ///Field `AFIORST` reader - Alternate function I/O reset
        pub type AFIORST_R = crate::BitReader;
        ///Field `AFIORST` writer - Alternate function I/O reset
        pub type AFIORST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IOPARST` reader - IO port A reset
        pub type IOPARST_R = crate::BitReader;
        ///Field `IOPARST` writer - IO port A reset
        pub type IOPARST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IOPCRST` reader - IO port C reset
        pub type IOPCRST_R = crate::BitReader;
        ///Field `IOPCRST` writer - IO port C reset
        pub type IOPCRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IOPDRST` reader - IO port D reset
        pub type IOPDRST_R = crate::BitReader;
        ///Field `IOPDRST` writer - IO port D reset
        pub type IOPDRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADC1RST` reader - ADC 1 interface reset
        pub type ADC1RST_R = crate::BitReader;
        ///Field `ADC1RST` writer - ADC 1 interface reset
        pub type ADC1RST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIM1RST` reader - TIM1 timer reset
        pub type TIM1RST_R = crate::BitReader;
        ///Field `TIM1RST` writer - TIM1 timer reset
        pub type TIM1RST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SPI1RST` reader - SPI 1 reset
        pub type SPI1RST_R = crate::BitReader;
        ///Field `SPI1RST` writer - SPI 1 reset
        pub type SPI1RST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `USART1RST` reader - USART1 reset
        pub type USART1RST_R = crate::BitReader;
        ///Field `USART1RST` writer - USART1 reset
        pub type USART1RST_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Alternate function I/O reset
            #[inline(always)]
            pub fn afiorst(&self) -> AFIORST_R {
                AFIORST_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - IO port A reset
            #[inline(always)]
            pub fn ioparst(&self) -> IOPARST_R {
                IOPARST_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - IO port C reset
            #[inline(always)]
            pub fn iopcrst(&self) -> IOPCRST_R {
                IOPCRST_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - IO port D reset
            #[inline(always)]
            pub fn iopdrst(&self) -> IOPDRST_R {
                IOPDRST_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 9 - ADC 1 interface reset
            #[inline(always)]
            pub fn adc1rst(&self) -> ADC1RST_R {
                ADC1RST_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 11 - TIM1 timer reset
            #[inline(always)]
            pub fn tim1rst(&self) -> TIM1RST_R {
                TIM1RST_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - SPI 1 reset
            #[inline(always)]
            pub fn spi1rst(&self) -> SPI1RST_R {
                SPI1RST_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - USART1 reset
            #[inline(always)]
            pub fn usart1rst(&self) -> USART1RST_R {
                USART1RST_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Alternate function I/O reset
            #[inline(always)]
            #[must_use]
            pub fn afiorst(&mut self) -> AFIORST_W<APB2PRSTR_SPEC> {
                AFIORST_W::new(self, 0)
            }
            ///Bit 2 - IO port A reset
            #[inline(always)]
            #[must_use]
            pub fn ioparst(&mut self) -> IOPARST_W<APB2PRSTR_SPEC> {
                IOPARST_W::new(self, 2)
            }
            ///Bit 4 - IO port C reset
            #[inline(always)]
            #[must_use]
            pub fn iopcrst(&mut self) -> IOPCRST_W<APB2PRSTR_SPEC> {
                IOPCRST_W::new(self, 4)
            }
            ///Bit 5 - IO port D reset
            #[inline(always)]
            #[must_use]
            pub fn iopdrst(&mut self) -> IOPDRST_W<APB2PRSTR_SPEC> {
                IOPDRST_W::new(self, 5)
            }
            ///Bit 9 - ADC 1 interface reset
            #[inline(always)]
            #[must_use]
            pub fn adc1rst(&mut self) -> ADC1RST_W<APB2PRSTR_SPEC> {
                ADC1RST_W::new(self, 9)
            }
            ///Bit 11 - TIM1 timer reset
            #[inline(always)]
            #[must_use]
            pub fn tim1rst(&mut self) -> TIM1RST_W<APB2PRSTR_SPEC> {
                TIM1RST_W::new(self, 11)
            }
            ///Bit 12 - SPI 1 reset
            #[inline(always)]
            #[must_use]
            pub fn spi1rst(&mut self) -> SPI1RST_W<APB2PRSTR_SPEC> {
                SPI1RST_W::new(self, 12)
            }
            ///Bit 14 - USART1 reset
            #[inline(always)]
            #[must_use]
            pub fn usart1rst(&mut self) -> USART1RST_W<APB2PRSTR_SPEC> {
                USART1RST_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///APB2 peripheral reset register (RCC_APB2PRSTR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`apb2prstr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb2prstr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct APB2PRSTR_SPEC;
        impl crate::RegisterSpec for APB2PRSTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`apb2prstr::R`](R) reader structure
        impl crate::Readable for APB2PRSTR_SPEC {}
        ///`write(|w| ..)` method takes [`apb2prstr::W`](W) writer structure
        impl crate::Writable for APB2PRSTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets APB2PRSTR to value 0
        impl crate::Resettable for APB2PRSTR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///APB1PRSTR (rw) register accessor: APB1 peripheral reset register (RCC_APB1PRSTR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`apb1prstr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb1prstr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@apb1prstr`]
    ///module
    pub type APB1PRSTR = crate::Reg<apb1prstr::APB1PRSTR_SPEC>;
    ///APB1 peripheral reset register (RCC_APB1PRSTR)
    pub mod apb1prstr {
        ///Register `APB1PRSTR` reader
        pub type R = crate::R<APB1PRSTR_SPEC>;
        ///Register `APB1PRSTR` writer
        pub type W = crate::W<APB1PRSTR_SPEC>;
        ///Field `WWDGRST` reader - Window watchdog reset
        pub type WWDGRST_R = crate::BitReader;
        ///Field `WWDGRST` writer - Window watchdog reset
        pub type WWDGRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `I2C1RST` reader - I2C1 reset
        pub type I2C1RST_R = crate::BitReader;
        ///Field `I2C1RST` writer - I2C1 reset
        pub type I2C1RST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PWRRST` reader - Power interface reset
        pub type PWRRST_R = crate::BitReader;
        ///Field `PWRRST` writer - Power interface reset
        pub type PWRRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 11 - Window watchdog reset
            #[inline(always)]
            pub fn wwdgrst(&self) -> WWDGRST_R {
                WWDGRST_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 21 - I2C1 reset
            #[inline(always)]
            pub fn i2c1rst(&self) -> I2C1RST_R {
                I2C1RST_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 28 - Power interface reset
            #[inline(always)]
            pub fn pwrrst(&self) -> PWRRST_R {
                PWRRST_R::new(((self.bits >> 28) & 1) != 0)
            }
        }
        impl W {
            ///Bit 11 - Window watchdog reset
            #[inline(always)]
            #[must_use]
            pub fn wwdgrst(&mut self) -> WWDGRST_W<APB1PRSTR_SPEC> {
                WWDGRST_W::new(self, 11)
            }
            ///Bit 21 - I2C1 reset
            #[inline(always)]
            #[must_use]
            pub fn i2c1rst(&mut self) -> I2C1RST_W<APB1PRSTR_SPEC> {
                I2C1RST_W::new(self, 21)
            }
            ///Bit 28 - Power interface reset
            #[inline(always)]
            #[must_use]
            pub fn pwrrst(&mut self) -> PWRRST_W<APB1PRSTR_SPEC> {
                PWRRST_W::new(self, 28)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///APB1 peripheral reset register (RCC_APB1PRSTR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`apb1prstr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb1prstr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct APB1PRSTR_SPEC;
        impl crate::RegisterSpec for APB1PRSTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`apb1prstr::R`](R) reader structure
        impl crate::Readable for APB1PRSTR_SPEC {}
        ///`write(|w| ..)` method takes [`apb1prstr::W`](W) writer structure
        impl crate::Writable for APB1PRSTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets APB1PRSTR to value 0
        impl crate::Resettable for APB1PRSTR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///AHBPCENR (rw) register accessor: AHB Peripheral Clock enable register (RCC_AHBPCENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ahbpcenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ahbpcenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ahbpcenr`]
    ///module
    pub type AHBPCENR = crate::Reg<ahbpcenr::AHBPCENR_SPEC>;
    ///AHB Peripheral Clock enable register (RCC_AHBPCENR)
    pub mod ahbpcenr {
        ///Register `AHBPCENR` reader
        pub type R = crate::R<AHBPCENR_SPEC>;
        ///Register `AHBPCENR` writer
        pub type W = crate::W<AHBPCENR_SPEC>;
        ///Field `DMA1EN` reader - DMA clock enable
        pub type DMA1EN_R = crate::BitReader;
        ///Field `DMA1EN` writer - DMA clock enable
        pub type DMA1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SRAMEN` reader - SRAM interface clock enable
        pub type SRAMEN_R = crate::BitReader;
        ///Field `SRAMEN` writer - SRAM interface clock enable
        pub type SRAMEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - DMA clock enable
            #[inline(always)]
            pub fn dma1en(&self) -> DMA1EN_R {
                DMA1EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - SRAM interface clock enable
            #[inline(always)]
            pub fn sramen(&self) -> SRAMEN_R {
                SRAMEN_R::new(((self.bits >> 2) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DMA clock enable
            #[inline(always)]
            #[must_use]
            pub fn dma1en(&mut self) -> DMA1EN_W<AHBPCENR_SPEC> {
                DMA1EN_W::new(self, 0)
            }
            ///Bit 2 - SRAM interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn sramen(&mut self) -> SRAMEN_W<AHBPCENR_SPEC> {
                SRAMEN_W::new(self, 2)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///AHB Peripheral Clock enable register (RCC_AHBPCENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ahbpcenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ahbpcenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct AHBPCENR_SPEC;
        impl crate::RegisterSpec for AHBPCENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ahbpcenr::R`](R) reader structure
        impl crate::Readable for AHBPCENR_SPEC {}
        ///`write(|w| ..)` method takes [`ahbpcenr::W`](W) writer structure
        impl crate::Writable for AHBPCENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets AHBPCENR to value 0x04
        impl crate::Resettable for AHBPCENR_SPEC {
            const RESET_VALUE: u32 = 0x04;
        }
    }
    ///APB2PCENR (rw) register accessor: APB2 peripheral clock enable register (RCC_APB2PCENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`apb2pcenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb2pcenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@apb2pcenr`]
    ///module
    pub type APB2PCENR = crate::Reg<apb2pcenr::APB2PCENR_SPEC>;
    ///APB2 peripheral clock enable register (RCC_APB2PCENR)
    pub mod apb2pcenr {
        ///Register `APB2PCENR` reader
        pub type R = crate::R<APB2PCENR_SPEC>;
        ///Register `APB2PCENR` writer
        pub type W = crate::W<APB2PCENR_SPEC>;
        ///Field `AFIOEN` reader - Alternate function I/O clock enable
        pub type AFIOEN_R = crate::BitReader;
        ///Field `AFIOEN` writer - Alternate function I/O clock enable
        pub type AFIOEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IOPAEN` reader - I/O port A clock enable
        pub type IOPAEN_R = crate::BitReader;
        ///Field `IOPAEN` writer - I/O port A clock enable
        pub type IOPAEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IOPCEN` reader - I/O port C clock enable
        pub type IOPCEN_R = crate::BitReader;
        ///Field `IOPCEN` writer - I/O port C clock enable
        pub type IOPCEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IOPDEN` reader - I/O port D clock enable
        pub type IOPDEN_R = crate::BitReader;
        ///Field `IOPDEN` writer - I/O port D clock enable
        pub type IOPDEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADC1EN` reader - ADC1 interface clock enable
        pub type ADC1EN_R = crate::BitReader;
        ///Field `ADC1EN` writer - ADC1 interface clock enable
        pub type ADC1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIM1EN` reader - TIM1 Timer clock enable
        pub type TIM1EN_R = crate::BitReader;
        ///Field `TIM1EN` writer - TIM1 Timer clock enable
        pub type TIM1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SPI1EN` reader - SPI 1 clock enable
        pub type SPI1EN_R = crate::BitReader;
        ///Field `SPI1EN` writer - SPI 1 clock enable
        pub type SPI1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `USART1EN` reader - USART1 clock enable
        pub type USART1EN_R = crate::BitReader;
        ///Field `USART1EN` writer - USART1 clock enable
        pub type USART1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Alternate function I/O clock enable
            #[inline(always)]
            pub fn afioen(&self) -> AFIOEN_R {
                AFIOEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - I/O port A clock enable
            #[inline(always)]
            pub fn iopaen(&self) -> IOPAEN_R {
                IOPAEN_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - I/O port C clock enable
            #[inline(always)]
            pub fn iopcen(&self) -> IOPCEN_R {
                IOPCEN_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - I/O port D clock enable
            #[inline(always)]
            pub fn iopden(&self) -> IOPDEN_R {
                IOPDEN_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 9 - ADC1 interface clock enable
            #[inline(always)]
            pub fn adc1en(&self) -> ADC1EN_R {
                ADC1EN_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 11 - TIM1 Timer clock enable
            #[inline(always)]
            pub fn tim1en(&self) -> TIM1EN_R {
                TIM1EN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - SPI 1 clock enable
            #[inline(always)]
            pub fn spi1en(&self) -> SPI1EN_R {
                SPI1EN_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - USART1 clock enable
            #[inline(always)]
            pub fn usart1en(&self) -> USART1EN_R {
                USART1EN_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Alternate function I/O clock enable
            #[inline(always)]
            #[must_use]
            pub fn afioen(&mut self) -> AFIOEN_W<APB2PCENR_SPEC> {
                AFIOEN_W::new(self, 0)
            }
            ///Bit 2 - I/O port A clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopaen(&mut self) -> IOPAEN_W<APB2PCENR_SPEC> {
                IOPAEN_W::new(self, 2)
            }
            ///Bit 4 - I/O port C clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopcen(&mut self) -> IOPCEN_W<APB2PCENR_SPEC> {
                IOPCEN_W::new(self, 4)
            }
            ///Bit 5 - I/O port D clock enable
            #[inline(always)]
            #[must_use]
            pub fn iopden(&mut self) -> IOPDEN_W<APB2PCENR_SPEC> {
                IOPDEN_W::new(self, 5)
            }
            ///Bit 9 - ADC1 interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn adc1en(&mut self) -> ADC1EN_W<APB2PCENR_SPEC> {
                ADC1EN_W::new(self, 9)
            }
            ///Bit 11 - TIM1 Timer clock enable
            #[inline(always)]
            #[must_use]
            pub fn tim1en(&mut self) -> TIM1EN_W<APB2PCENR_SPEC> {
                TIM1EN_W::new(self, 11)
            }
            ///Bit 12 - SPI 1 clock enable
            #[inline(always)]
            #[must_use]
            pub fn spi1en(&mut self) -> SPI1EN_W<APB2PCENR_SPEC> {
                SPI1EN_W::new(self, 12)
            }
            ///Bit 14 - USART1 clock enable
            #[inline(always)]
            #[must_use]
            pub fn usart1en(&mut self) -> USART1EN_W<APB2PCENR_SPEC> {
                USART1EN_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///APB2 peripheral clock enable register (RCC_APB2PCENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`apb2pcenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb2pcenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct APB2PCENR_SPEC;
        impl crate::RegisterSpec for APB2PCENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`apb2pcenr::R`](R) reader structure
        impl crate::Readable for APB2PCENR_SPEC {}
        ///`write(|w| ..)` method takes [`apb2pcenr::W`](W) writer structure
        impl crate::Writable for APB2PCENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets APB2PCENR to value 0
        impl crate::Resettable for APB2PCENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///APB1PCENR (rw) register accessor: APB1 peripheral clock enable register (RCC_APB1PCENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`apb1pcenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb1pcenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@apb1pcenr`]
    ///module
    pub type APB1PCENR = crate::Reg<apb1pcenr::APB1PCENR_SPEC>;
    ///APB1 peripheral clock enable register (RCC_APB1PCENR)
    pub mod apb1pcenr {
        ///Register `APB1PCENR` reader
        pub type R = crate::R<APB1PCENR_SPEC>;
        ///Register `APB1PCENR` writer
        pub type W = crate::W<APB1PCENR_SPEC>;
        ///Field `TIM2EN` reader - Timer 2 clock enable
        pub type TIM2EN_R = crate::BitReader;
        ///Field `TIM2EN` writer - Timer 2 clock enable
        pub type TIM2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `WWDGEN` reader - Window watchdog clock enable
        pub type WWDGEN_R = crate::BitReader;
        ///Field `WWDGEN` writer - Window watchdog clock enable
        pub type WWDGEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `I2C1EN` reader - I2C 1 clock enable
        pub type I2C1EN_R = crate::BitReader;
        ///Field `I2C1EN` writer - I2C 1 clock enable
        pub type I2C1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PWREN` reader - Power interface clock enable
        pub type PWREN_R = crate::BitReader;
        ///Field `PWREN` writer - Power interface clock enable
        pub type PWREN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Timer 2 clock enable
            #[inline(always)]
            pub fn tim2en(&self) -> TIM2EN_R {
                TIM2EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 11 - Window watchdog clock enable
            #[inline(always)]
            pub fn wwdgen(&self) -> WWDGEN_R {
                WWDGEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 21 - I2C 1 clock enable
            #[inline(always)]
            pub fn i2c1en(&self) -> I2C1EN_R {
                I2C1EN_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 28 - Power interface clock enable
            #[inline(always)]
            pub fn pwren(&self) -> PWREN_R {
                PWREN_R::new(((self.bits >> 28) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Timer 2 clock enable
            #[inline(always)]
            #[must_use]
            pub fn tim2en(&mut self) -> TIM2EN_W<APB1PCENR_SPEC> {
                TIM2EN_W::new(self, 0)
            }
            ///Bit 11 - Window watchdog clock enable
            #[inline(always)]
            #[must_use]
            pub fn wwdgen(&mut self) -> WWDGEN_W<APB1PCENR_SPEC> {
                WWDGEN_W::new(self, 11)
            }
            ///Bit 21 - I2C 1 clock enable
            #[inline(always)]
            #[must_use]
            pub fn i2c1en(&mut self) -> I2C1EN_W<APB1PCENR_SPEC> {
                I2C1EN_W::new(self, 21)
            }
            ///Bit 28 - Power interface clock enable
            #[inline(always)]
            #[must_use]
            pub fn pwren(&mut self) -> PWREN_W<APB1PCENR_SPEC> {
                PWREN_W::new(self, 28)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///APB1 peripheral clock enable register (RCC_APB1PCENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`apb1pcenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`apb1pcenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct APB1PCENR_SPEC;
        impl crate::RegisterSpec for APB1PCENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`apb1pcenr::R`](R) reader structure
        impl crate::Readable for APB1PCENR_SPEC {}
        ///`write(|w| ..)` method takes [`apb1pcenr::W`](W) writer structure
        impl crate::Writable for APB1PCENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets APB1PCENR to value 0
        impl crate::Resettable for APB1PCENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RSTSCKR (rw) register accessor: Control/status register (RCC_RSTSCKR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rstsckr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rstsckr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rstsckr`]
    ///module
    pub type RSTSCKR = crate::Reg<rstsckr::RSTSCKR_SPEC>;
    ///Control/status register (RCC_RSTSCKR)
    pub mod rstsckr {
        ///Register `RSTSCKR` reader
        pub type R = crate::R<RSTSCKR_SPEC>;
        ///Register `RSTSCKR` writer
        pub type W = crate::W<RSTSCKR_SPEC>;
        ///Field `LSION` reader - Internal low speed oscillator enable
        pub type LSION_R = crate::BitReader;
        ///Field `LSION` writer - Internal low speed oscillator enable
        pub type LSION_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LSIRDY` reader - Internal low speed oscillator ready
        pub type LSIRDY_R = crate::BitReader;
        ///Field `RMVF` reader - Remove reset flag
        pub type RMVF_R = crate::BitReader;
        ///Field `RMVF` writer - Remove reset flag
        pub type RMVF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINRSTF` reader - PIN reset flag
        pub type PINRSTF_R = crate::BitReader;
        ///Field `PORRSTF` reader - POR/PDR reset flag
        pub type PORRSTF_R = crate::BitReader;
        ///Field `SFTRSTF` reader - Software reset flag
        pub type SFTRSTF_R = crate::BitReader;
        ///Field `IWDGRSTF` reader - Independent watchdog reset flag
        pub type IWDGRSTF_R = crate::BitReader;
        ///Field `WWDGRSTF` reader - Window watchdog reset flag
        pub type WWDGRSTF_R = crate::BitReader;
        ///Field `LPWRRSTF` reader - Low-power reset flag
        pub type LPWRRSTF_R = crate::BitReader;
        impl R {
            ///Bit 0 - Internal low speed oscillator enable
            #[inline(always)]
            pub fn lsion(&self) -> LSION_R {
                LSION_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Internal low speed oscillator ready
            #[inline(always)]
            pub fn lsirdy(&self) -> LSIRDY_R {
                LSIRDY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 24 - Remove reset flag
            #[inline(always)]
            pub fn rmvf(&self) -> RMVF_R {
                RMVF_R::new(((self.bits >> 24) & 1) != 0)
            }
            ///Bit 26 - PIN reset flag
            #[inline(always)]
            pub fn pinrstf(&self) -> PINRSTF_R {
                PINRSTF_R::new(((self.bits >> 26) & 1) != 0)
            }
            ///Bit 27 - POR/PDR reset flag
            #[inline(always)]
            pub fn porrstf(&self) -> PORRSTF_R {
                PORRSTF_R::new(((self.bits >> 27) & 1) != 0)
            }
            ///Bit 28 - Software reset flag
            #[inline(always)]
            pub fn sftrstf(&self) -> SFTRSTF_R {
                SFTRSTF_R::new(((self.bits >> 28) & 1) != 0)
            }
            ///Bit 29 - Independent watchdog reset flag
            #[inline(always)]
            pub fn iwdgrstf(&self) -> IWDGRSTF_R {
                IWDGRSTF_R::new(((self.bits >> 29) & 1) != 0)
            }
            ///Bit 30 - Window watchdog reset flag
            #[inline(always)]
            pub fn wwdgrstf(&self) -> WWDGRSTF_R {
                WWDGRSTF_R::new(((self.bits >> 30) & 1) != 0)
            }
            ///Bit 31 - Low-power reset flag
            #[inline(always)]
            pub fn lpwrrstf(&self) -> LPWRRSTF_R {
                LPWRRSTF_R::new(((self.bits >> 31) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Internal low speed oscillator enable
            #[inline(always)]
            #[must_use]
            pub fn lsion(&mut self) -> LSION_W<RSTSCKR_SPEC> {
                LSION_W::new(self, 0)
            }
            ///Bit 24 - Remove reset flag
            #[inline(always)]
            #[must_use]
            pub fn rmvf(&mut self) -> RMVF_W<RSTSCKR_SPEC> {
                RMVF_W::new(self, 24)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control/status register (RCC_RSTSCKR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rstsckr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rstsckr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RSTSCKR_SPEC;
        impl crate::RegisterSpec for RSTSCKR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rstsckr::R`](R) reader structure
        impl crate::Readable for RSTSCKR_SPEC {}
        ///`write(|w| ..)` method takes [`rstsckr::W`](W) writer structure
        impl crate::Writable for RSTSCKR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RSTSCKR to value 0x0c00_0000
        impl crate::Resettable for RSTSCKR_SPEC {
            const RESET_VALUE: u32 = 0x0c00_0000;
        }
    }
}
///Extend configuration
pub struct EXTEND {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for EXTEND {}
impl EXTEND {
    ///Pointer to the register block
    pub const PTR: *const extend::RegisterBlock = 0x4002_3800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const extend::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for EXTEND {
    type Target = extend::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for EXTEND {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTEND").finish()
    }
}
///Extend configuration
pub mod extend {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        extend_ctr: EXTEND_CTR,
        extend_kr: EXTEND_KR,
    }
    impl RegisterBlock {
        ///0x00 - Configure the extended control register
        #[inline(always)]
        pub const fn extend_ctr(&self) -> &EXTEND_CTR {
            &self.extend_ctr
        }
        ///0x04 - Configure the extended key register
        #[inline(always)]
        pub const fn extend_kr(&self) -> &EXTEND_KR {
            &self.extend_kr
        }
    }
    ///EXTEND_CTR (rw) register accessor: Configure the extended control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`extend_ctr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`extend_ctr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@extend_ctr`]
    ///module
    pub type EXTEND_CTR = crate::Reg<extend_ctr::EXTEND_CTR_SPEC>;
    ///Configure the extended control register
    pub mod extend_ctr {
        ///Register `EXTEND_CTR` reader
        pub type R = crate::R<EXTEND_CTR_SPEC>;
        ///Register `EXTEND_CTR` writer
        pub type W = crate::W<EXTEND_CTR_SPEC>;
        ///Field `PLL_CFG` reader - Configure the PLL clock delay time
        pub type PLL_CFG_R = crate::FieldReader;
        ///Field `PLL_CFG` writer - Configure the PLL clock delay time
        pub type PLL_CFG_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `LOCKUP_EN` reader - LOCKUP_Enable
        pub type LOCKUP_EN_R = crate::BitReader;
        ///Field `LOCKUP_EN` writer - LOCKUP_Enable
        pub type LOCKUP_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LOCKUP_RESET` reader - LOCKUP RESET
        pub type LOCKUP_RESET_R = crate::BitReader;
        ///Field `LOCKUP_RESET` writer - LOCKUP RESET
        pub type LOCKUP_RESET_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LDO_TRIM` reader - LDO_TRIM
        pub type LDO_TRIM_R = crate::BitReader;
        ///Field `LDO_TRIM` writer - LDO_TRIM
        pub type LDO_TRIM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `FLASH_CLK_TRIM` reader - FLASH clock trimming
        pub type FLASH_CLK_TRIM_R = crate::FieldReader;
        ///Field `FLASH_CLK_TRIM` writer - FLASH clock trimming
        pub type FLASH_CLK_TRIM_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `WR_EN` reader - Control Register write enable
        pub type WR_EN_R = crate::BitReader;
        ///Field `WR_EN` writer - Control Register write enable
        pub type WR_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `WR_LOCK` reader - Control Register write lock
        pub type WR_LOCK_R = crate::BitReader;
        ///Field `WR_LOCK` writer - Control Register write lock
        pub type WR_LOCK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OPA_EN` reader - OPA Enalbe
        pub type OPA_EN_R = crate::BitReader;
        ///Field `OPA_EN` writer - OPA Enalbe
        pub type OPA_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OPA_NSEL` reader - OPA negative end channel selection
        pub type OPA_NSEL_R = crate::BitReader;
        ///Field `OPA_NSEL` writer - OPA negative end channel selection
        pub type OPA_NSEL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OPA_PSEL` reader - OPA positive end channel selection
        pub type OPA_PSEL_R = crate::BitReader;
        ///Field `OPA_PSEL` writer - OPA positive end channel selection
        pub type OPA_PSEL_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:3 - Configure the PLL clock delay time
            #[inline(always)]
            pub fn pll_cfg(&self) -> PLL_CFG_R {
                PLL_CFG_R::new((self.bits & 0x0f) as u8)
            }
            ///Bit 6 - LOCKUP_Enable
            #[inline(always)]
            pub fn lockup_en(&self) -> LOCKUP_EN_R {
                LOCKUP_EN_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - LOCKUP RESET
            #[inline(always)]
            pub fn lockup_reset(&self) -> LOCKUP_RESET_R {
                LOCKUP_RESET_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 10 - LDO_TRIM
            #[inline(always)]
            pub fn ldo_trim(&self) -> LDO_TRIM_R {
                LDO_TRIM_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bits 11:13 - FLASH clock trimming
            #[inline(always)]
            pub fn flash_clk_trim(&self) -> FLASH_CLK_TRIM_R {
                FLASH_CLK_TRIM_R::new(((self.bits >> 11) & 7) as u8)
            }
            ///Bit 14 - Control Register write enable
            #[inline(always)]
            pub fn wr_en(&self) -> WR_EN_R {
                WR_EN_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Control Register write lock
            #[inline(always)]
            pub fn wr_lock(&self) -> WR_LOCK_R {
                WR_LOCK_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - OPA Enalbe
            #[inline(always)]
            pub fn opa_en(&self) -> OPA_EN_R {
                OPA_EN_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - OPA negative end channel selection
            #[inline(always)]
            pub fn opa_nsel(&self) -> OPA_NSEL_R {
                OPA_NSEL_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - OPA positive end channel selection
            #[inline(always)]
            pub fn opa_psel(&self) -> OPA_PSEL_R {
                OPA_PSEL_R::new(((self.bits >> 18) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Configure the PLL clock delay time
            #[inline(always)]
            #[must_use]
            pub fn pll_cfg(&mut self) -> PLL_CFG_W<EXTEND_CTR_SPEC> {
                PLL_CFG_W::new(self, 0)
            }
            ///Bit 6 - LOCKUP_Enable
            #[inline(always)]
            #[must_use]
            pub fn lockup_en(&mut self) -> LOCKUP_EN_W<EXTEND_CTR_SPEC> {
                LOCKUP_EN_W::new(self, 6)
            }
            ///Bit 7 - LOCKUP RESET
            #[inline(always)]
            #[must_use]
            pub fn lockup_reset(&mut self) -> LOCKUP_RESET_W<EXTEND_CTR_SPEC> {
                LOCKUP_RESET_W::new(self, 7)
            }
            ///Bit 10 - LDO_TRIM
            #[inline(always)]
            #[must_use]
            pub fn ldo_trim(&mut self) -> LDO_TRIM_W<EXTEND_CTR_SPEC> {
                LDO_TRIM_W::new(self, 10)
            }
            ///Bits 11:13 - FLASH clock trimming
            #[inline(always)]
            #[must_use]
            pub fn flash_clk_trim(&mut self) -> FLASH_CLK_TRIM_W<EXTEND_CTR_SPEC> {
                FLASH_CLK_TRIM_W::new(self, 11)
            }
            ///Bit 14 - Control Register write enable
            #[inline(always)]
            #[must_use]
            pub fn wr_en(&mut self) -> WR_EN_W<EXTEND_CTR_SPEC> {
                WR_EN_W::new(self, 14)
            }
            ///Bit 15 - Control Register write lock
            #[inline(always)]
            #[must_use]
            pub fn wr_lock(&mut self) -> WR_LOCK_W<EXTEND_CTR_SPEC> {
                WR_LOCK_W::new(self, 15)
            }
            ///Bit 16 - OPA Enalbe
            #[inline(always)]
            #[must_use]
            pub fn opa_en(&mut self) -> OPA_EN_W<EXTEND_CTR_SPEC> {
                OPA_EN_W::new(self, 16)
            }
            ///Bit 17 - OPA negative end channel selection
            #[inline(always)]
            #[must_use]
            pub fn opa_nsel(&mut self) -> OPA_NSEL_W<EXTEND_CTR_SPEC> {
                OPA_NSEL_W::new(self, 17)
            }
            ///Bit 18 - OPA positive end channel selection
            #[inline(always)]
            #[must_use]
            pub fn opa_psel(&mut self) -> OPA_PSEL_W<EXTEND_CTR_SPEC> {
                OPA_PSEL_W::new(self, 18)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Configure the extended control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`extend_ctr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`extend_ctr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct EXTEND_CTR_SPEC;
        impl crate::RegisterSpec for EXTEND_CTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`extend_ctr::R`](R) reader structure
        impl crate::Readable for EXTEND_CTR_SPEC {}
        ///`write(|w| ..)` method takes [`extend_ctr::W`](W) writer structure
        impl crate::Writable for EXTEND_CTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets EXTEND_CTR to value 0x40
        impl crate::Resettable for EXTEND_CTR_SPEC {
            const RESET_VALUE: u32 = 0x40;
        }
    }
    ///EXTEND_KR (w) register accessor: Configure the extended key register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`extend_kr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@extend_kr`]
    ///module
    pub type EXTEND_KR = crate::Reg<extend_kr::EXTEND_KR_SPEC>;
    ///Configure the extended key register
    pub mod extend_kr {
        ///Register `EXTEND_KR` writer
        pub type W = crate::W<EXTEND_KR_SPEC>;
        ///Field `KEY` writer - Write key value
        pub type KEY_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - Write key value
            #[inline(always)]
            #[must_use]
            pub fn key(&mut self) -> KEY_W<EXTEND_KR_SPEC> {
                KEY_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Configure the extended key register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`extend_kr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct EXTEND_KR_SPEC;
        impl crate::RegisterSpec for EXTEND_KR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`extend_kr::W`](W) writer structure
        impl crate::Writable for EXTEND_KR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets EXTEND_KR to value 0
        impl crate::Resettable for EXTEND_KR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///General purpose I/O
pub struct GPIOA {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOA {}
impl GPIOA {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_0800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for GPIOA {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOA").finish()
    }
}
///General purpose I/O
pub mod gpioa {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        cfglr: CFGLR,
        _reserved1: [u8; 0x04],
        indr: INDR,
        outdr: OUTDR,
        bshr: BSHR,
        bcr: BCR,
        lckr: LCKR,
    }
    impl RegisterBlock {
        ///0x00 - Port configuration register low (GPIOn_CFGLR)
        #[inline(always)]
        pub const fn cfglr(&self) -> &CFGLR {
            &self.cfglr
        }
        ///0x08 - Port input data register (GPIOn_INDR)
        #[inline(always)]
        pub const fn indr(&self) -> &INDR {
            &self.indr
        }
        ///0x0c - Port output data register (GPIOn_OUTDR)
        #[inline(always)]
        pub const fn outdr(&self) -> &OUTDR {
            &self.outdr
        }
        ///0x10 - Port bit set/reset register (GPIOn_BSHR)
        #[inline(always)]
        pub const fn bshr(&self) -> &BSHR {
            &self.bshr
        }
        ///0x14 - Port bit reset register (GPIOn_BCR)
        #[inline(always)]
        pub const fn bcr(&self) -> &BCR {
            &self.bcr
        }
        ///0x18 - Port configuration lock register
        #[inline(always)]
        pub const fn lckr(&self) -> &LCKR {
            &self.lckr
        }
    }
    ///CFGLR (rw) register accessor: Port configuration register low (GPIOn_CFGLR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfglr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfglr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfglr`]
    ///module
    pub type CFGLR = crate::Reg<cfglr::CFGLR_SPEC>;
    ///Port configuration register low (GPIOn_CFGLR)
    pub mod cfglr {
        ///Register `CFGLR` reader
        pub type R = crate::R<CFGLR_SPEC>;
        ///Register `CFGLR` writer
        pub type W = crate::W<CFGLR_SPEC>;
        ///Field `MODE0` reader - Port n.0 mode bits
        pub type MODE0_R = crate::FieldReader;
        ///Field `MODE0` writer - Port n.0 mode bits
        pub type MODE0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF0` reader - Port n.0 configuration bits
        pub type CNF0_R = crate::FieldReader;
        ///Field `CNF0` writer - Port n.0 configuration bits
        pub type CNF0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE1` reader - Port n.1 mode bits
        pub type MODE1_R = crate::FieldReader;
        ///Field `MODE1` writer - Port n.1 mode bits
        pub type MODE1_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF1` reader - Port n.1 configuration bits
        pub type CNF1_R = crate::FieldReader;
        ///Field `CNF1` writer - Port n.1 configuration bits
        pub type CNF1_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE2` reader - Port n.2 mode bits
        pub type MODE2_R = crate::FieldReader;
        ///Field `MODE2` writer - Port n.2 mode bits
        pub type MODE2_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF2` reader - Port n.2 configuration bits
        pub type CNF2_R = crate::FieldReader;
        ///Field `CNF2` writer - Port n.2 configuration bits
        pub type CNF2_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE3` reader - Port n.3 mode bits
        pub type MODE3_R = crate::FieldReader;
        ///Field `MODE3` writer - Port n.3 mode bits
        pub type MODE3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF3` reader - Port n.3 configuration bits
        pub type CNF3_R = crate::FieldReader;
        ///Field `CNF3` writer - Port n.3 configuration bits
        pub type CNF3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE4` reader - Port n.4 mode bits
        pub type MODE4_R = crate::FieldReader;
        ///Field `MODE4` writer - Port n.4 mode bits
        pub type MODE4_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF4` reader - Port n.4 configuration bits
        pub type CNF4_R = crate::FieldReader;
        ///Field `CNF4` writer - Port n.4 configuration bits
        pub type CNF4_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE5` reader - Port n.5 mode bits
        pub type MODE5_R = crate::FieldReader;
        ///Field `MODE5` writer - Port n.5 mode bits
        pub type MODE5_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF5` reader - Port n.5 configuration bits
        pub type CNF5_R = crate::FieldReader;
        ///Field `CNF5` writer - Port n.5 configuration bits
        pub type CNF5_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE6` reader - Port n.6 mode bits
        pub type MODE6_R = crate::FieldReader;
        ///Field `MODE6` writer - Port n.6 mode bits
        pub type MODE6_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF6` reader - Port n.6 configuration bits
        pub type CNF6_R = crate::FieldReader;
        ///Field `CNF6` writer - Port n.6 configuration bits
        pub type CNF6_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MODE7` reader - Port n.7 mode bits
        pub type MODE7_R = crate::FieldReader;
        ///Field `MODE7` writer - Port n.7 mode bits
        pub type MODE7_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `CNF7` reader - Port n.7 configuration bits
        pub type CNF7_R = crate::FieldReader;
        ///Field `CNF7` writer - Port n.7 configuration bits
        pub type CNF7_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        impl R {
            ///Bits 0:1 - Port n.0 mode bits
            #[inline(always)]
            pub fn mode0(&self) -> MODE0_R {
                MODE0_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Port n.0 configuration bits
            #[inline(always)]
            pub fn cnf0(&self) -> CNF0_R {
                CNF0_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:5 - Port n.1 mode bits
            #[inline(always)]
            pub fn mode1(&self) -> MODE1_R {
                MODE1_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bits 6:7 - Port n.1 configuration bits
            #[inline(always)]
            pub fn cnf1(&self) -> CNF1_R {
                CNF1_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:9 - Port n.2 mode bits
            #[inline(always)]
            pub fn mode2(&self) -> MODE2_R {
                MODE2_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Port n.2 configuration bits
            #[inline(always)]
            pub fn cnf2(&self) -> CNF2_R {
                CNF2_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Port n.3 mode bits
            #[inline(always)]
            pub fn mode3(&self) -> MODE3_R {
                MODE3_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bits 14:15 - Port n.3 configuration bits
            #[inline(always)]
            pub fn cnf3(&self) -> CNF3_R {
                CNF3_R::new(((self.bits >> 14) & 3) as u8)
            }
            ///Bits 16:17 - Port n.4 mode bits
            #[inline(always)]
            pub fn mode4(&self) -> MODE4_R {
                MODE4_R::new(((self.bits >> 16) & 3) as u8)
            }
            ///Bits 18:19 - Port n.4 configuration bits
            #[inline(always)]
            pub fn cnf4(&self) -> CNF4_R {
                CNF4_R::new(((self.bits >> 18) & 3) as u8)
            }
            ///Bits 20:21 - Port n.5 mode bits
            #[inline(always)]
            pub fn mode5(&self) -> MODE5_R {
                MODE5_R::new(((self.bits >> 20) & 3) as u8)
            }
            ///Bits 22:23 - Port n.5 configuration bits
            #[inline(always)]
            pub fn cnf5(&self) -> CNF5_R {
                CNF5_R::new(((self.bits >> 22) & 3) as u8)
            }
            ///Bits 24:25 - Port n.6 mode bits
            #[inline(always)]
            pub fn mode6(&self) -> MODE6_R {
                MODE6_R::new(((self.bits >> 24) & 3) as u8)
            }
            ///Bits 26:27 - Port n.6 configuration bits
            #[inline(always)]
            pub fn cnf6(&self) -> CNF6_R {
                CNF6_R::new(((self.bits >> 26) & 3) as u8)
            }
            ///Bits 28:29 - Port n.7 mode bits
            #[inline(always)]
            pub fn mode7(&self) -> MODE7_R {
                MODE7_R::new(((self.bits >> 28) & 3) as u8)
            }
            ///Bits 30:31 - Port n.7 configuration bits
            #[inline(always)]
            pub fn cnf7(&self) -> CNF7_R {
                CNF7_R::new(((self.bits >> 30) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Port n.0 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode0(&mut self) -> MODE0_W<CFGLR_SPEC> {
                MODE0_W::new(self, 0)
            }
            ///Bits 2:3 - Port n.0 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf0(&mut self) -> CNF0_W<CFGLR_SPEC> {
                CNF0_W::new(self, 2)
            }
            ///Bits 4:5 - Port n.1 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode1(&mut self) -> MODE1_W<CFGLR_SPEC> {
                MODE1_W::new(self, 4)
            }
            ///Bits 6:7 - Port n.1 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf1(&mut self) -> CNF1_W<CFGLR_SPEC> {
                CNF1_W::new(self, 6)
            }
            ///Bits 8:9 - Port n.2 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode2(&mut self) -> MODE2_W<CFGLR_SPEC> {
                MODE2_W::new(self, 8)
            }
            ///Bits 10:11 - Port n.2 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf2(&mut self) -> CNF2_W<CFGLR_SPEC> {
                CNF2_W::new(self, 10)
            }
            ///Bits 12:13 - Port n.3 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode3(&mut self) -> MODE3_W<CFGLR_SPEC> {
                MODE3_W::new(self, 12)
            }
            ///Bits 14:15 - Port n.3 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf3(&mut self) -> CNF3_W<CFGLR_SPEC> {
                CNF3_W::new(self, 14)
            }
            ///Bits 16:17 - Port n.4 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode4(&mut self) -> MODE4_W<CFGLR_SPEC> {
                MODE4_W::new(self, 16)
            }
            ///Bits 18:19 - Port n.4 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf4(&mut self) -> CNF4_W<CFGLR_SPEC> {
                CNF4_W::new(self, 18)
            }
            ///Bits 20:21 - Port n.5 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode5(&mut self) -> MODE5_W<CFGLR_SPEC> {
                MODE5_W::new(self, 20)
            }
            ///Bits 22:23 - Port n.5 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf5(&mut self) -> CNF5_W<CFGLR_SPEC> {
                CNF5_W::new(self, 22)
            }
            ///Bits 24:25 - Port n.6 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode6(&mut self) -> MODE6_W<CFGLR_SPEC> {
                MODE6_W::new(self, 24)
            }
            ///Bits 26:27 - Port n.6 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf6(&mut self) -> CNF6_W<CFGLR_SPEC> {
                CNF6_W::new(self, 26)
            }
            ///Bits 28:29 - Port n.7 mode bits
            #[inline(always)]
            #[must_use]
            pub fn mode7(&mut self) -> MODE7_W<CFGLR_SPEC> {
                MODE7_W::new(self, 28)
            }
            ///Bits 30:31 - Port n.7 configuration bits
            #[inline(always)]
            #[must_use]
            pub fn cnf7(&mut self) -> CNF7_W<CFGLR_SPEC> {
                CNF7_W::new(self, 30)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Port configuration register low (GPIOn_CFGLR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfglr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfglr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGLR_SPEC;
        impl crate::RegisterSpec for CFGLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfglr::R`](R) reader structure
        impl crate::Readable for CFGLR_SPEC {}
        ///`write(|w| ..)` method takes [`cfglr::W`](W) writer structure
        impl crate::Writable for CFGLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGLR to value 0x4444_4444
        impl crate::Resettable for CFGLR_SPEC {
            const RESET_VALUE: u32 = 0x4444_4444;
        }
    }
    ///INDR (r) register accessor: Port input data register (GPIOn_INDR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`indr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@indr`]
    ///module
    pub type INDR = crate::Reg<indr::INDR_SPEC>;
    ///Port input data register (GPIOn_INDR)
    pub mod indr {
        ///Register `INDR` reader
        pub type R = crate::R<INDR_SPEC>;
        ///Field `IDR0` reader - Port input data
        pub type IDR0_R = crate::BitReader;
        ///Field `IDR1` reader - Port input data
        pub type IDR1_R = crate::BitReader;
        ///Field `IDR2` reader - Port input data
        pub type IDR2_R = crate::BitReader;
        ///Field `IDR3` reader - Port input data
        pub type IDR3_R = crate::BitReader;
        ///Field `IDR4` reader - Port input data
        pub type IDR4_R = crate::BitReader;
        ///Field `IDR5` reader - Port input data
        pub type IDR5_R = crate::BitReader;
        ///Field `IDR6` reader - Port input data
        pub type IDR6_R = crate::BitReader;
        ///Field `IDR7` reader - Port input data
        pub type IDR7_R = crate::BitReader;
        impl R {
            ///Bit 0 - Port input data
            #[inline(always)]
            pub fn idr0(&self) -> IDR0_R {
                IDR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Port input data
            #[inline(always)]
            pub fn idr1(&self) -> IDR1_R {
                IDR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Port input data
            #[inline(always)]
            pub fn idr2(&self) -> IDR2_R {
                IDR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Port input data
            #[inline(always)]
            pub fn idr3(&self) -> IDR3_R {
                IDR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Port input data
            #[inline(always)]
            pub fn idr4(&self) -> IDR4_R {
                IDR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Port input data
            #[inline(always)]
            pub fn idr5(&self) -> IDR5_R {
                IDR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Port input data
            #[inline(always)]
            pub fn idr6(&self) -> IDR6_R {
                IDR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Port input data
            #[inline(always)]
            pub fn idr7(&self) -> IDR7_R {
                IDR7_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        ///Port input data register (GPIOn_INDR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`indr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INDR_SPEC;
        impl crate::RegisterSpec for INDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`indr::R`](R) reader structure
        impl crate::Readable for INDR_SPEC {}
        ///`reset()` method sets INDR to value 0
        impl crate::Resettable for INDR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///OUTDR (rw) register accessor: Port output data register (GPIOn_OUTDR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`outdr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`outdr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@outdr`]
    ///module
    pub type OUTDR = crate::Reg<outdr::OUTDR_SPEC>;
    ///Port output data register (GPIOn_OUTDR)
    pub mod outdr {
        ///Register `OUTDR` reader
        pub type R = crate::R<OUTDR_SPEC>;
        ///Register `OUTDR` writer
        pub type W = crate::W<OUTDR_SPEC>;
        ///Field `ODR0` reader - Port output data
        pub type ODR0_R = crate::BitReader;
        ///Field `ODR0` writer - Port output data
        pub type ODR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR1` reader - Port output data
        pub type ODR1_R = crate::BitReader;
        ///Field `ODR1` writer - Port output data
        pub type ODR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR2` reader - Port output data
        pub type ODR2_R = crate::BitReader;
        ///Field `ODR2` writer - Port output data
        pub type ODR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR3` reader - Port output data
        pub type ODR3_R = crate::BitReader;
        ///Field `ODR3` writer - Port output data
        pub type ODR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR4` reader - Port output data
        pub type ODR4_R = crate::BitReader;
        ///Field `ODR4` writer - Port output data
        pub type ODR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR5` reader - Port output data
        pub type ODR5_R = crate::BitReader;
        ///Field `ODR5` writer - Port output data
        pub type ODR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR6` reader - Port output data
        pub type ODR6_R = crate::BitReader;
        ///Field `ODR6` writer - Port output data
        pub type ODR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ODR7` reader - Port output data
        pub type ODR7_R = crate::BitReader;
        ///Field `ODR7` writer - Port output data
        pub type ODR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Port output data
            #[inline(always)]
            pub fn odr0(&self) -> ODR0_R {
                ODR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Port output data
            #[inline(always)]
            pub fn odr1(&self) -> ODR1_R {
                ODR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Port output data
            #[inline(always)]
            pub fn odr2(&self) -> ODR2_R {
                ODR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Port output data
            #[inline(always)]
            pub fn odr3(&self) -> ODR3_R {
                ODR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Port output data
            #[inline(always)]
            pub fn odr4(&self) -> ODR4_R {
                ODR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Port output data
            #[inline(always)]
            pub fn odr5(&self) -> ODR5_R {
                ODR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Port output data
            #[inline(always)]
            pub fn odr6(&self) -> ODR6_R {
                ODR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Port output data
            #[inline(always)]
            pub fn odr7(&self) -> ODR7_R {
                ODR7_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr0(&mut self) -> ODR0_W<OUTDR_SPEC> {
                ODR0_W::new(self, 0)
            }
            ///Bit 1 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr1(&mut self) -> ODR1_W<OUTDR_SPEC> {
                ODR1_W::new(self, 1)
            }
            ///Bit 2 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr2(&mut self) -> ODR2_W<OUTDR_SPEC> {
                ODR2_W::new(self, 2)
            }
            ///Bit 3 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr3(&mut self) -> ODR3_W<OUTDR_SPEC> {
                ODR3_W::new(self, 3)
            }
            ///Bit 4 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr4(&mut self) -> ODR4_W<OUTDR_SPEC> {
                ODR4_W::new(self, 4)
            }
            ///Bit 5 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr5(&mut self) -> ODR5_W<OUTDR_SPEC> {
                ODR5_W::new(self, 5)
            }
            ///Bit 6 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr6(&mut self) -> ODR6_W<OUTDR_SPEC> {
                ODR6_W::new(self, 6)
            }
            ///Bit 7 - Port output data
            #[inline(always)]
            #[must_use]
            pub fn odr7(&mut self) -> ODR7_W<OUTDR_SPEC> {
                ODR7_W::new(self, 7)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Port output data register (GPIOn_OUTDR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`outdr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`outdr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct OUTDR_SPEC;
        impl crate::RegisterSpec for OUTDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`outdr::R`](R) reader structure
        impl crate::Readable for OUTDR_SPEC {}
        ///`write(|w| ..)` method takes [`outdr::W`](W) writer structure
        impl crate::Writable for OUTDR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets OUTDR to value 0
        impl crate::Resettable for OUTDR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///BSHR (w) register accessor: Port bit set/reset register (GPIOn_BSHR)
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`bshr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@bshr`]
    ///module
    pub type BSHR = crate::Reg<bshr::BSHR_SPEC>;
    ///Port bit set/reset register (GPIOn_BSHR)
    pub mod bshr {
        ///Register `BSHR` writer
        pub type W = crate::W<BSHR_SPEC>;
        ///Field `BS0` writer - Set bit 0
        pub type BS0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS1` writer - Set bit 1
        pub type BS1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS2` writer - Set bit 1
        pub type BS2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS3` writer - Set bit 3
        pub type BS3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS4` writer - Set bit 4
        pub type BS4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS5` writer - Set bit 5
        pub type BS5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS6` writer - Set bit 6
        pub type BS6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BS7` writer - Set bit 7
        pub type BS7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR0` writer - Reset bit 0
        pub type BR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR1` writer - Reset bit 1
        pub type BR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR2` writer - Reset bit 2
        pub type BR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR3` writer - Reset bit 3
        pub type BR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR4` writer - Reset bit 4
        pub type BR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR5` writer - Reset bit 5
        pub type BR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR6` writer - Reset bit 6
        pub type BR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR7` writer - Reset bit 7
        pub type BR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl W {
            ///Bit 0 - Set bit 0
            #[inline(always)]
            #[must_use]
            pub fn bs0(&mut self) -> BS0_W<BSHR_SPEC> {
                BS0_W::new(self, 0)
            }
            ///Bit 1 - Set bit 1
            #[inline(always)]
            #[must_use]
            pub fn bs1(&mut self) -> BS1_W<BSHR_SPEC> {
                BS1_W::new(self, 1)
            }
            ///Bit 2 - Set bit 1
            #[inline(always)]
            #[must_use]
            pub fn bs2(&mut self) -> BS2_W<BSHR_SPEC> {
                BS2_W::new(self, 2)
            }
            ///Bit 3 - Set bit 3
            #[inline(always)]
            #[must_use]
            pub fn bs3(&mut self) -> BS3_W<BSHR_SPEC> {
                BS3_W::new(self, 3)
            }
            ///Bit 4 - Set bit 4
            #[inline(always)]
            #[must_use]
            pub fn bs4(&mut self) -> BS4_W<BSHR_SPEC> {
                BS4_W::new(self, 4)
            }
            ///Bit 5 - Set bit 5
            #[inline(always)]
            #[must_use]
            pub fn bs5(&mut self) -> BS5_W<BSHR_SPEC> {
                BS5_W::new(self, 5)
            }
            ///Bit 6 - Set bit 6
            #[inline(always)]
            #[must_use]
            pub fn bs6(&mut self) -> BS6_W<BSHR_SPEC> {
                BS6_W::new(self, 6)
            }
            ///Bit 7 - Set bit 7
            #[inline(always)]
            #[must_use]
            pub fn bs7(&mut self) -> BS7_W<BSHR_SPEC> {
                BS7_W::new(self, 7)
            }
            ///Bit 16 - Reset bit 0
            #[inline(always)]
            #[must_use]
            pub fn br0(&mut self) -> BR0_W<BSHR_SPEC> {
                BR0_W::new(self, 16)
            }
            ///Bit 17 - Reset bit 1
            #[inline(always)]
            #[must_use]
            pub fn br1(&mut self) -> BR1_W<BSHR_SPEC> {
                BR1_W::new(self, 17)
            }
            ///Bit 18 - Reset bit 2
            #[inline(always)]
            #[must_use]
            pub fn br2(&mut self) -> BR2_W<BSHR_SPEC> {
                BR2_W::new(self, 18)
            }
            ///Bit 19 - Reset bit 3
            #[inline(always)]
            #[must_use]
            pub fn br3(&mut self) -> BR3_W<BSHR_SPEC> {
                BR3_W::new(self, 19)
            }
            ///Bit 20 - Reset bit 4
            #[inline(always)]
            #[must_use]
            pub fn br4(&mut self) -> BR4_W<BSHR_SPEC> {
                BR4_W::new(self, 20)
            }
            ///Bit 21 - Reset bit 5
            #[inline(always)]
            #[must_use]
            pub fn br5(&mut self) -> BR5_W<BSHR_SPEC> {
                BR5_W::new(self, 21)
            }
            ///Bit 22 - Reset bit 6
            #[inline(always)]
            #[must_use]
            pub fn br6(&mut self) -> BR6_W<BSHR_SPEC> {
                BR6_W::new(self, 22)
            }
            ///Bit 23 - Reset bit 7
            #[inline(always)]
            #[must_use]
            pub fn br7(&mut self) -> BR7_W<BSHR_SPEC> {
                BR7_W::new(self, 23)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Port bit set/reset register (GPIOn_BSHR)
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`bshr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct BSHR_SPEC;
        impl crate::RegisterSpec for BSHR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`bshr::W`](W) writer structure
        impl crate::Writable for BSHR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets BSHR to value 0
        impl crate::Resettable for BSHR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///BCR (w) register accessor: Port bit reset register (GPIOn_BCR)
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`bcr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@bcr`]
    ///module
    pub type BCR = crate::Reg<bcr::BCR_SPEC>;
    ///Port bit reset register (GPIOn_BCR)
    pub mod bcr {
        ///Register `BCR` writer
        pub type W = crate::W<BCR_SPEC>;
        ///Field `BR0` writer - Reset bit 0
        pub type BR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR1` writer - Reset bit 1
        pub type BR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR2` writer - Reset bit 1
        pub type BR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR3` writer - Reset bit 3
        pub type BR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR4` writer - Reset bit 4
        pub type BR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR5` writer - Reset bit 5
        pub type BR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR6` writer - Reset bit 6
        pub type BR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR7` writer - Reset bit 7
        pub type BR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl W {
            ///Bit 0 - Reset bit 0
            #[inline(always)]
            #[must_use]
            pub fn br0(&mut self) -> BR0_W<BCR_SPEC> {
                BR0_W::new(self, 0)
            }
            ///Bit 1 - Reset bit 1
            #[inline(always)]
            #[must_use]
            pub fn br1(&mut self) -> BR1_W<BCR_SPEC> {
                BR1_W::new(self, 1)
            }
            ///Bit 2 - Reset bit 1
            #[inline(always)]
            #[must_use]
            pub fn br2(&mut self) -> BR2_W<BCR_SPEC> {
                BR2_W::new(self, 2)
            }
            ///Bit 3 - Reset bit 3
            #[inline(always)]
            #[must_use]
            pub fn br3(&mut self) -> BR3_W<BCR_SPEC> {
                BR3_W::new(self, 3)
            }
            ///Bit 4 - Reset bit 4
            #[inline(always)]
            #[must_use]
            pub fn br4(&mut self) -> BR4_W<BCR_SPEC> {
                BR4_W::new(self, 4)
            }
            ///Bit 5 - Reset bit 5
            #[inline(always)]
            #[must_use]
            pub fn br5(&mut self) -> BR5_W<BCR_SPEC> {
                BR5_W::new(self, 5)
            }
            ///Bit 6 - Reset bit 6
            #[inline(always)]
            #[must_use]
            pub fn br6(&mut self) -> BR6_W<BCR_SPEC> {
                BR6_W::new(self, 6)
            }
            ///Bit 7 - Reset bit 7
            #[inline(always)]
            #[must_use]
            pub fn br7(&mut self) -> BR7_W<BCR_SPEC> {
                BR7_W::new(self, 7)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Port bit reset register (GPIOn_BCR)
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`bcr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct BCR_SPEC;
        impl crate::RegisterSpec for BCR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`bcr::W`](W) writer structure
        impl crate::Writable for BCR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets BCR to value 0
        impl crate::Resettable for BCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///LCKR (rw) register accessor: Port configuration lock register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`lckr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`lckr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@lckr`]
    ///module
    pub type LCKR = crate::Reg<lckr::LCKR_SPEC>;
    ///Port configuration lock register
    pub mod lckr {
        ///Register `LCKR` reader
        pub type R = crate::R<LCKR_SPEC>;
        ///Register `LCKR` writer
        pub type W = crate::W<LCKR_SPEC>;
        ///Field `LCK0` reader - Port A Lock bit 0
        pub type LCK0_R = crate::BitReader;
        ///Field `LCK0` writer - Port A Lock bit 0
        pub type LCK0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK1` reader - Port A Lock bit 1
        pub type LCK1_R = crate::BitReader;
        ///Field `LCK1` writer - Port A Lock bit 1
        pub type LCK1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK2` reader - Port A Lock bit 2
        pub type LCK2_R = crate::BitReader;
        ///Field `LCK2` writer - Port A Lock bit 2
        pub type LCK2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK3` reader - Port A Lock bit 3
        pub type LCK3_R = crate::BitReader;
        ///Field `LCK3` writer - Port A Lock bit 3
        pub type LCK3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK4` reader - Port A Lock bit 4
        pub type LCK4_R = crate::BitReader;
        ///Field `LCK4` writer - Port A Lock bit 4
        pub type LCK4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK5` reader - Port A Lock bit 5
        pub type LCK5_R = crate::BitReader;
        ///Field `LCK5` writer - Port A Lock bit 5
        pub type LCK5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK6` reader - Port A Lock bit 6
        pub type LCK6_R = crate::BitReader;
        ///Field `LCK6` writer - Port A Lock bit 6
        pub type LCK6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCK7` reader - Port A Lock bit 7
        pub type LCK7_R = crate::BitReader;
        ///Field `LCK7` writer - Port A Lock bit 7
        pub type LCK7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LCKK` reader - Lock key
        pub type LCKK_R = crate::BitReader;
        ///Field `LCKK` writer - Lock key
        pub type LCKK_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Port A Lock bit 0
            #[inline(always)]
            pub fn lck0(&self) -> LCK0_R {
                LCK0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Port A Lock bit 1
            #[inline(always)]
            pub fn lck1(&self) -> LCK1_R {
                LCK1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Port A Lock bit 2
            #[inline(always)]
            pub fn lck2(&self) -> LCK2_R {
                LCK2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Port A Lock bit 3
            #[inline(always)]
            pub fn lck3(&self) -> LCK3_R {
                LCK3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Port A Lock bit 4
            #[inline(always)]
            pub fn lck4(&self) -> LCK4_R {
                LCK4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Port A Lock bit 5
            #[inline(always)]
            pub fn lck5(&self) -> LCK5_R {
                LCK5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Port A Lock bit 6
            #[inline(always)]
            pub fn lck6(&self) -> LCK6_R {
                LCK6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Port A Lock bit 7
            #[inline(always)]
            pub fn lck7(&self) -> LCK7_R {
                LCK7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Lock key
            #[inline(always)]
            pub fn lckk(&self) -> LCKK_R {
                LCKK_R::new(((self.bits >> 8) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Port A Lock bit 0
            #[inline(always)]
            #[must_use]
            pub fn lck0(&mut self) -> LCK0_W<LCKR_SPEC> {
                LCK0_W::new(self, 0)
            }
            ///Bit 1 - Port A Lock bit 1
            #[inline(always)]
            #[must_use]
            pub fn lck1(&mut self) -> LCK1_W<LCKR_SPEC> {
                LCK1_W::new(self, 1)
            }
            ///Bit 2 - Port A Lock bit 2
            #[inline(always)]
            #[must_use]
            pub fn lck2(&mut self) -> LCK2_W<LCKR_SPEC> {
                LCK2_W::new(self, 2)
            }
            ///Bit 3 - Port A Lock bit 3
            #[inline(always)]
            #[must_use]
            pub fn lck3(&mut self) -> LCK3_W<LCKR_SPEC> {
                LCK3_W::new(self, 3)
            }
            ///Bit 4 - Port A Lock bit 4
            #[inline(always)]
            #[must_use]
            pub fn lck4(&mut self) -> LCK4_W<LCKR_SPEC> {
                LCK4_W::new(self, 4)
            }
            ///Bit 5 - Port A Lock bit 5
            #[inline(always)]
            #[must_use]
            pub fn lck5(&mut self) -> LCK5_W<LCKR_SPEC> {
                LCK5_W::new(self, 5)
            }
            ///Bit 6 - Port A Lock bit 6
            #[inline(always)]
            #[must_use]
            pub fn lck6(&mut self) -> LCK6_W<LCKR_SPEC> {
                LCK6_W::new(self, 6)
            }
            ///Bit 7 - Port A Lock bit 7
            #[inline(always)]
            #[must_use]
            pub fn lck7(&mut self) -> LCK7_W<LCKR_SPEC> {
                LCK7_W::new(self, 7)
            }
            ///Bit 8 - Lock key
            #[inline(always)]
            #[must_use]
            pub fn lckk(&mut self) -> LCKK_W<LCKR_SPEC> {
                LCKK_W::new(self, 8)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Port configuration lock register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`lckr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`lckr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct LCKR_SPEC;
        impl crate::RegisterSpec for LCKR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`lckr::R`](R) reader structure
        impl crate::Readable for LCKR_SPEC {}
        ///`write(|w| ..)` method takes [`lckr::W`](W) writer structure
        impl crate::Writable for LCKR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets LCKR to value 0
        impl crate::Resettable for LCKR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///General purpose I/O
pub struct GPIOC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOC {}
impl GPIOC {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_1000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for GPIOC {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOC").finish()
    }
}
///General purpose I/O
pub use self::gpioa as gpioc;
///General purpose I/O
pub struct GPIOD {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for GPIOD {}
impl GPIOD {
    ///Pointer to the register block
    pub const PTR: *const gpioa::RegisterBlock = 0x4001_1400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const gpioa::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for GPIOD {
    type Target = gpioa::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for GPIOD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOD").finish()
    }
}
///General purpose I/O
pub use self::gpioa as gpiod;
///Alternate function I/O
pub struct AFIO {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for AFIO {}
impl AFIO {
    ///Pointer to the register block
    pub const PTR: *const afio::RegisterBlock = 0x4001_0000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const afio::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for AFIO {
    type Target = afio::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for AFIO {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AFIO").finish()
    }
}
///Alternate function I/O
pub mod afio {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        _reserved0: [u8; 0x04],
        pcfr: PCFR,
        exticr: EXTICR,
    }
    impl RegisterBlock {
        ///0x04 - AF remap and debug I/O configuration register (AFIO_PCFR)
        #[inline(always)]
        pub const fn pcfr(&self) -> &PCFR {
            &self.pcfr
        }
        ///0x08 - External interrupt configuration register (AFIO_EXTICR)
        #[inline(always)]
        pub const fn exticr(&self) -> &EXTICR {
            &self.exticr
        }
    }
    ///PCFR (rw) register accessor: AF remap and debug I/O configuration register (AFIO_PCFR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`pcfr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pcfr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@pcfr`]
    ///module
    pub type PCFR = crate::Reg<pcfr::PCFR_SPEC>;
    ///AF remap and debug I/O configuration register (AFIO_PCFR)
    pub mod pcfr {
        ///Register `PCFR` reader
        pub type R = crate::R<PCFR_SPEC>;
        ///Register `PCFR` writer
        pub type W = crate::W<PCFR_SPEC>;
        ///Field `SPI1RM` reader - SPI1 remapping
        pub type SPI1RM_R = crate::BitReader;
        ///Field `SPI1RM` writer - SPI1 remapping
        pub type SPI1RM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `I2C1RM` reader - I2C1 remapping
        pub type I2C1RM_R = crate::BitReader;
        ///Field `I2C1RM` writer - I2C1 remapping
        pub type I2C1RM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `USART1RM` reader - USART1 remapping
        pub type USART1RM_R = crate::BitReader;
        ///Field `USART1RM` writer - USART1 remapping
        pub type USART1RM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIM1RM` reader - TIM1 remapping
        pub type TIM1RM_R = crate::FieldReader;
        ///Field `TIM1RM` writer - TIM1 remapping
        pub type TIM1RM_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `TIM2RM` reader - TIM2 remapping
        pub type TIM2RM_R = crate::FieldReader;
        ///Field `TIM2RM` writer - TIM2 remapping
        pub type TIM2RM_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PA12RM` reader - Port A1/Port A2 mapping on OSCIN/OSCOUT
        pub type PA12RM_R = crate::BitReader;
        ///Field `PA12RM` writer - Port A1/Port A2 mapping on OSCIN/OSCOUT
        pub type PA12RM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADC1_ETRGINJ_RM` reader - ADC 1 External trigger injected conversion remapping
        pub type ADC1_ETRGINJ_RM_R = crate::BitReader;
        ///Field `ADC1_ETRGINJ_RM` writer - ADC 1 External trigger injected conversion remapping
        pub type ADC1_ETRGINJ_RM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADC1_ETRGREG_RM` reader - ADC 1 external trigger regular conversion remapping
        pub type ADC1_ETRGREG_RM_R = crate::BitReader;
        ///Field `ADC1_ETRGREG_RM` writer - ADC 1 external trigger regular conversion remapping
        pub type ADC1_ETRGREG_RM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `USART1REMAP1` reader - USART1 remapping
        pub type USART1REMAP1_R = crate::BitReader;
        ///Field `USART1REMAP1` writer - USART1 remapping
        pub type USART1REMAP1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `I2C1REMAP1` reader - I2C1 remapping
        pub type I2C1REMAP1_R = crate::BitReader;
        ///Field `I2C1REMAP1` writer - I2C1 remapping
        pub type I2C1REMAP1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIM1_IREMAP` reader - TIM1_CH1 channel selection
        pub type TIM1_IREMAP_R = crate::BitReader;
        ///Field `TIM1_IREMAP` writer - TIM1_CH1 channel selection
        pub type TIM1_IREMAP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWCFG` writer - Serial wire JTAG configuration
        pub type SWCFG_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        impl R {
            ///Bit 0 - SPI1 remapping
            #[inline(always)]
            pub fn spi1rm(&self) -> SPI1RM_R {
                SPI1RM_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - I2C1 remapping
            #[inline(always)]
            pub fn i2c1rm(&self) -> I2C1RM_R {
                I2C1RM_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - USART1 remapping
            #[inline(always)]
            pub fn usart1rm(&self) -> USART1RM_R {
                USART1RM_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bits 6:7 - TIM1 remapping
            #[inline(always)]
            pub fn tim1rm(&self) -> TIM1RM_R {
                TIM1RM_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:9 - TIM2 remapping
            #[inline(always)]
            pub fn tim2rm(&self) -> TIM2RM_R {
                TIM2RM_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 15 - Port A1/Port A2 mapping on OSCIN/OSCOUT
            #[inline(always)]
            pub fn pa12rm(&self) -> PA12RM_R {
                PA12RM_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 17 - ADC 1 External trigger injected conversion remapping
            #[inline(always)]
            pub fn adc1_etrginj_rm(&self) -> ADC1_ETRGINJ_RM_R {
                ADC1_ETRGINJ_RM_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - ADC 1 external trigger regular conversion remapping
            #[inline(always)]
            pub fn adc1_etrgreg_rm(&self) -> ADC1_ETRGREG_RM_R {
                ADC1_ETRGREG_RM_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 21 - USART1 remapping
            #[inline(always)]
            pub fn usart1remap1(&self) -> USART1REMAP1_R {
                USART1REMAP1_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - I2C1 remapping
            #[inline(always)]
            pub fn i2c1remap1(&self) -> I2C1REMAP1_R {
                I2C1REMAP1_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - TIM1_CH1 channel selection
            #[inline(always)]
            pub fn tim1_iremap(&self) -> TIM1_IREMAP_R {
                TIM1_IREMAP_R::new(((self.bits >> 23) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - SPI1 remapping
            #[inline(always)]
            #[must_use]
            pub fn spi1rm(&mut self) -> SPI1RM_W<PCFR_SPEC> {
                SPI1RM_W::new(self, 0)
            }
            ///Bit 1 - I2C1 remapping
            #[inline(always)]
            #[must_use]
            pub fn i2c1rm(&mut self) -> I2C1RM_W<PCFR_SPEC> {
                I2C1RM_W::new(self, 1)
            }
            ///Bit 2 - USART1 remapping
            #[inline(always)]
            #[must_use]
            pub fn usart1rm(&mut self) -> USART1RM_W<PCFR_SPEC> {
                USART1RM_W::new(self, 2)
            }
            ///Bits 6:7 - TIM1 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim1rm(&mut self) -> TIM1RM_W<PCFR_SPEC> {
                TIM1RM_W::new(self, 6)
            }
            ///Bits 8:9 - TIM2 remapping
            #[inline(always)]
            #[must_use]
            pub fn tim2rm(&mut self) -> TIM2RM_W<PCFR_SPEC> {
                TIM2RM_W::new(self, 8)
            }
            ///Bit 15 - Port A1/Port A2 mapping on OSCIN/OSCOUT
            #[inline(always)]
            #[must_use]
            pub fn pa12rm(&mut self) -> PA12RM_W<PCFR_SPEC> {
                PA12RM_W::new(self, 15)
            }
            ///Bit 17 - ADC 1 External trigger injected conversion remapping
            #[inline(always)]
            #[must_use]
            pub fn adc1_etrginj_rm(&mut self) -> ADC1_ETRGINJ_RM_W<PCFR_SPEC> {
                ADC1_ETRGINJ_RM_W::new(self, 17)
            }
            ///Bit 18 - ADC 1 external trigger regular conversion remapping
            #[inline(always)]
            #[must_use]
            pub fn adc1_etrgreg_rm(&mut self) -> ADC1_ETRGREG_RM_W<PCFR_SPEC> {
                ADC1_ETRGREG_RM_W::new(self, 18)
            }
            ///Bit 21 - USART1 remapping
            #[inline(always)]
            #[must_use]
            pub fn usart1remap1(&mut self) -> USART1REMAP1_W<PCFR_SPEC> {
                USART1REMAP1_W::new(self, 21)
            }
            ///Bit 22 - I2C1 remapping
            #[inline(always)]
            #[must_use]
            pub fn i2c1remap1(&mut self) -> I2C1REMAP1_W<PCFR_SPEC> {
                I2C1REMAP1_W::new(self, 22)
            }
            ///Bit 23 - TIM1_CH1 channel selection
            #[inline(always)]
            #[must_use]
            pub fn tim1_iremap(&mut self) -> TIM1_IREMAP_W<PCFR_SPEC> {
                TIM1_IREMAP_W::new(self, 23)
            }
            ///Bits 24:26 - Serial wire JTAG configuration
            #[inline(always)]
            #[must_use]
            pub fn swcfg(&mut self) -> SWCFG_W<PCFR_SPEC> {
                SWCFG_W::new(self, 24)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///AF remap and debug I/O configuration register (AFIO_PCFR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`pcfr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pcfr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PCFR_SPEC;
        impl crate::RegisterSpec for PCFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`pcfr::R`](R) reader structure
        impl crate::Readable for PCFR_SPEC {}
        ///`write(|w| ..)` method takes [`pcfr::W`](W) writer structure
        impl crate::Writable for PCFR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PCFR to value 0
        impl crate::Resettable for PCFR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///EXTICR (rw) register accessor: External interrupt configuration register (AFIO_EXTICR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`exticr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`exticr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@exticr`]
    ///module
    pub type EXTICR = crate::Reg<exticr::EXTICR_SPEC>;
    ///External interrupt configuration register (AFIO_EXTICR)
    pub mod exticr {
        ///Register `EXTICR` reader
        pub type R = crate::R<EXTICR_SPEC>;
        ///Register `EXTICR` writer
        pub type W = crate::W<EXTICR_SPEC>;
        ///Field `EXTI0` reader - EXTI0 configuration
        pub type EXTI0_R = crate::FieldReader;
        ///Field `EXTI0` writer - EXTI0 configuration
        pub type EXTI0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI1` reader - EXTI1 configuration
        pub type EXTI1_R = crate::FieldReader;
        ///Field `EXTI1` writer - EXTI1 configuration
        pub type EXTI1_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI2` reader - EXTI2 configuration
        pub type EXTI2_R = crate::FieldReader;
        ///Field `EXTI2` writer - EXTI2 configuration
        pub type EXTI2_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI3` reader - EXTI3 configuration
        pub type EXTI3_R = crate::FieldReader;
        ///Field `EXTI3` writer - EXTI3 configuration
        pub type EXTI3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI4` reader - EXTI4 configuration
        pub type EXTI4_R = crate::FieldReader;
        ///Field `EXTI4` writer - EXTI4 configuration
        pub type EXTI4_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI5` reader - EXTI5 configuration
        pub type EXTI5_R = crate::FieldReader;
        ///Field `EXTI5` writer - EXTI5 configuration
        pub type EXTI5_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI6` reader - EXTI6 configuration
        pub type EXTI6_R = crate::FieldReader;
        ///Field `EXTI6` writer - EXTI6 configuration
        pub type EXTI6_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EXTI7` reader - EXTI7 configuration
        pub type EXTI7_R = crate::FieldReader;
        ///Field `EXTI7` writer - EXTI7 configuration
        pub type EXTI7_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        impl R {
            ///Bits 0:1 - EXTI0 configuration
            #[inline(always)]
            pub fn exti0(&self) -> EXTI0_R {
                EXTI0_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - EXTI1 configuration
            #[inline(always)]
            pub fn exti1(&self) -> EXTI1_R {
                EXTI1_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:5 - EXTI2 configuration
            #[inline(always)]
            pub fn exti2(&self) -> EXTI2_R {
                EXTI2_R::new(((self.bits >> 4) & 3) as u8)
            }
            ///Bits 6:7 - EXTI3 configuration
            #[inline(always)]
            pub fn exti3(&self) -> EXTI3_R {
                EXTI3_R::new(((self.bits >> 6) & 3) as u8)
            }
            ///Bits 8:9 - EXTI4 configuration
            #[inline(always)]
            pub fn exti4(&self) -> EXTI4_R {
                EXTI4_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - EXTI5 configuration
            #[inline(always)]
            pub fn exti5(&self) -> EXTI5_R {
                EXTI5_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - EXTI6 configuration
            #[inline(always)]
            pub fn exti6(&self) -> EXTI6_R {
                EXTI6_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bits 14:15 - EXTI7 configuration
            #[inline(always)]
            pub fn exti7(&self) -> EXTI7_R {
                EXTI7_R::new(((self.bits >> 14) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - EXTI0 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti0(&mut self) -> EXTI0_W<EXTICR_SPEC> {
                EXTI0_W::new(self, 0)
            }
            ///Bits 2:3 - EXTI1 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti1(&mut self) -> EXTI1_W<EXTICR_SPEC> {
                EXTI1_W::new(self, 2)
            }
            ///Bits 4:5 - EXTI2 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti2(&mut self) -> EXTI2_W<EXTICR_SPEC> {
                EXTI2_W::new(self, 4)
            }
            ///Bits 6:7 - EXTI3 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti3(&mut self) -> EXTI3_W<EXTICR_SPEC> {
                EXTI3_W::new(self, 6)
            }
            ///Bits 8:9 - EXTI4 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti4(&mut self) -> EXTI4_W<EXTICR_SPEC> {
                EXTI4_W::new(self, 8)
            }
            ///Bits 10:11 - EXTI5 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti5(&mut self) -> EXTI5_W<EXTICR_SPEC> {
                EXTI5_W::new(self, 10)
            }
            ///Bits 12:13 - EXTI6 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti6(&mut self) -> EXTI6_W<EXTICR_SPEC> {
                EXTI6_W::new(self, 12)
            }
            ///Bits 14:15 - EXTI7 configuration
            #[inline(always)]
            #[must_use]
            pub fn exti7(&mut self) -> EXTI7_W<EXTICR_SPEC> {
                EXTI7_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///External interrupt configuration register (AFIO_EXTICR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`exticr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`exticr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct EXTICR_SPEC;
        impl crate::RegisterSpec for EXTICR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`exticr::R`](R) reader structure
        impl crate::Readable for EXTICR_SPEC {}
        ///`write(|w| ..)` method takes [`exticr::W`](W) writer structure
        impl crate::Writable for EXTICR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets EXTICR to value 0
        impl crate::Resettable for EXTICR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///EXTI
pub struct EXTI {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for EXTI {}
impl EXTI {
    ///Pointer to the register block
    pub const PTR: *const exti::RegisterBlock = 0x4001_0400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const exti::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for EXTI {
    type Target = exti::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for EXTI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI").finish()
    }
}
///EXTI
pub mod exti {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        intenr: INTENR,
        evenr: EVENR,
        rtenr: RTENR,
        ftenr: FTENR,
        swievr: SWIEVR,
        intfr: INTFR,
    }
    impl RegisterBlock {
        ///0x00 - Interrupt mask register (EXTI_INTENR)
        #[inline(always)]
        pub const fn intenr(&self) -> &INTENR {
            &self.intenr
        }
        ///0x04 - Event mask register (EXTI_EVENR)
        #[inline(always)]
        pub const fn evenr(&self) -> &EVENR {
            &self.evenr
        }
        ///0x08 - Rising Trigger selection register (EXTI_RTENR)
        #[inline(always)]
        pub const fn rtenr(&self) -> &RTENR {
            &self.rtenr
        }
        ///0x0c - Falling Trigger selection register (EXTI_FTENR)
        #[inline(always)]
        pub const fn ftenr(&self) -> &FTENR {
            &self.ftenr
        }
        ///0x10 - Software interrupt event register (EXTI_SWIEVR)
        #[inline(always)]
        pub const fn swievr(&self) -> &SWIEVR {
            &self.swievr
        }
        ///0x14 - Pending register (EXTI_INTFR)
        #[inline(always)]
        pub const fn intfr(&self) -> &INTFR {
            &self.intfr
        }
    }
    ///INTENR (rw) register accessor: Interrupt mask register (EXTI_INTENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`intenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intenr`]
    ///module
    pub type INTENR = crate::Reg<intenr::INTENR_SPEC>;
    ///Interrupt mask register (EXTI_INTENR)
    pub mod intenr {
        ///Register `INTENR` reader
        pub type R = crate::R<INTENR_SPEC>;
        ///Register `INTENR` writer
        pub type W = crate::W<INTENR_SPEC>;
        ///Field `MR0` reader - Interrupt Mask on line 0
        pub type MR0_R = crate::BitReader;
        ///Field `MR0` writer - Interrupt Mask on line 0
        pub type MR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR1` reader - Interrupt Mask on line 1
        pub type MR1_R = crate::BitReader;
        ///Field `MR1` writer - Interrupt Mask on line 1
        pub type MR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR2` reader - Interrupt Mask on line 2
        pub type MR2_R = crate::BitReader;
        ///Field `MR2` writer - Interrupt Mask on line 2
        pub type MR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR3` reader - Interrupt Mask on line 3
        pub type MR3_R = crate::BitReader;
        ///Field `MR3` writer - Interrupt Mask on line 3
        pub type MR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR4` reader - Interrupt Mask on line 4
        pub type MR4_R = crate::BitReader;
        ///Field `MR4` writer - Interrupt Mask on line 4
        pub type MR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR5` reader - Interrupt Mask on line 5
        pub type MR5_R = crate::BitReader;
        ///Field `MR5` writer - Interrupt Mask on line 5
        pub type MR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR6` reader - Interrupt Mask on line 6
        pub type MR6_R = crate::BitReader;
        ///Field `MR6` writer - Interrupt Mask on line 6
        pub type MR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR7` reader - Interrupt Mask on line 7
        pub type MR7_R = crate::BitReader;
        ///Field `MR7` writer - Interrupt Mask on line 7
        pub type MR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR8` reader - Interrupt Mask on line 8
        pub type MR8_R = crate::BitReader;
        ///Field `MR8` writer - Interrupt Mask on line 8
        pub type MR8_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR9` reader - Interrupt Mask on line 9
        pub type MR9_R = crate::BitReader;
        ///Field `MR9` writer - Interrupt Mask on line 9
        pub type MR9_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Interrupt Mask on line 0
            #[inline(always)]
            pub fn mr0(&self) -> MR0_R {
                MR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Interrupt Mask on line 1
            #[inline(always)]
            pub fn mr1(&self) -> MR1_R {
                MR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Interrupt Mask on line 2
            #[inline(always)]
            pub fn mr2(&self) -> MR2_R {
                MR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Interrupt Mask on line 3
            #[inline(always)]
            pub fn mr3(&self) -> MR3_R {
                MR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Interrupt Mask on line 4
            #[inline(always)]
            pub fn mr4(&self) -> MR4_R {
                MR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Interrupt Mask on line 5
            #[inline(always)]
            pub fn mr5(&self) -> MR5_R {
                MR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Interrupt Mask on line 6
            #[inline(always)]
            pub fn mr6(&self) -> MR6_R {
                MR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Interrupt Mask on line 7
            #[inline(always)]
            pub fn mr7(&self) -> MR7_R {
                MR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Interrupt Mask on line 8
            #[inline(always)]
            pub fn mr8(&self) -> MR8_R {
                MR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Interrupt Mask on line 9
            #[inline(always)]
            pub fn mr9(&self) -> MR9_R {
                MR9_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Interrupt Mask on line 0
            #[inline(always)]
            #[must_use]
            pub fn mr0(&mut self) -> MR0_W<INTENR_SPEC> {
                MR0_W::new(self, 0)
            }
            ///Bit 1 - Interrupt Mask on line 1
            #[inline(always)]
            #[must_use]
            pub fn mr1(&mut self) -> MR1_W<INTENR_SPEC> {
                MR1_W::new(self, 1)
            }
            ///Bit 2 - Interrupt Mask on line 2
            #[inline(always)]
            #[must_use]
            pub fn mr2(&mut self) -> MR2_W<INTENR_SPEC> {
                MR2_W::new(self, 2)
            }
            ///Bit 3 - Interrupt Mask on line 3
            #[inline(always)]
            #[must_use]
            pub fn mr3(&mut self) -> MR3_W<INTENR_SPEC> {
                MR3_W::new(self, 3)
            }
            ///Bit 4 - Interrupt Mask on line 4
            #[inline(always)]
            #[must_use]
            pub fn mr4(&mut self) -> MR4_W<INTENR_SPEC> {
                MR4_W::new(self, 4)
            }
            ///Bit 5 - Interrupt Mask on line 5
            #[inline(always)]
            #[must_use]
            pub fn mr5(&mut self) -> MR5_W<INTENR_SPEC> {
                MR5_W::new(self, 5)
            }
            ///Bit 6 - Interrupt Mask on line 6
            #[inline(always)]
            #[must_use]
            pub fn mr6(&mut self) -> MR6_W<INTENR_SPEC> {
                MR6_W::new(self, 6)
            }
            ///Bit 7 - Interrupt Mask on line 7
            #[inline(always)]
            #[must_use]
            pub fn mr7(&mut self) -> MR7_W<INTENR_SPEC> {
                MR7_W::new(self, 7)
            }
            ///Bit 8 - Interrupt Mask on line 8
            #[inline(always)]
            #[must_use]
            pub fn mr8(&mut self) -> MR8_W<INTENR_SPEC> {
                MR8_W::new(self, 8)
            }
            ///Bit 9 - Interrupt Mask on line 9
            #[inline(always)]
            #[must_use]
            pub fn mr9(&mut self) -> MR9_W<INTENR_SPEC> {
                MR9_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt mask register (EXTI_INTENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`intenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTENR_SPEC;
        impl crate::RegisterSpec for INTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`intenr::R`](R) reader structure
        impl crate::Readable for INTENR_SPEC {}
        ///`write(|w| ..)` method takes [`intenr::W`](W) writer structure
        impl crate::Writable for INTENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets INTENR to value 0
        impl crate::Resettable for INTENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///EVENR (rw) register accessor: Event mask register (EXTI_EVENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`evenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`evenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@evenr`]
    ///module
    pub type EVENR = crate::Reg<evenr::EVENR_SPEC>;
    ///Event mask register (EXTI_EVENR)
    pub mod evenr {
        ///Register `EVENR` reader
        pub type R = crate::R<EVENR_SPEC>;
        ///Register `EVENR` writer
        pub type W = crate::W<EVENR_SPEC>;
        ///Field `MR0` reader - Event Mask on line 0
        pub type MR0_R = crate::BitReader;
        ///Field `MR0` writer - Event Mask on line 0
        pub type MR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR1` reader - Event Mask on line 1
        pub type MR1_R = crate::BitReader;
        ///Field `MR1` writer - Event Mask on line 1
        pub type MR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR2` reader - Event Mask on line 2
        pub type MR2_R = crate::BitReader;
        ///Field `MR2` writer - Event Mask on line 2
        pub type MR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR3` reader - Event Mask on line 3
        pub type MR3_R = crate::BitReader;
        ///Field `MR3` writer - Event Mask on line 3
        pub type MR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR4` reader - Event Mask on line 4
        pub type MR4_R = crate::BitReader;
        ///Field `MR4` writer - Event Mask on line 4
        pub type MR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR5` reader - Event Mask on line 5
        pub type MR5_R = crate::BitReader;
        ///Field `MR5` writer - Event Mask on line 5
        pub type MR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR6` reader - Event Mask on line 6
        pub type MR6_R = crate::BitReader;
        ///Field `MR6` writer - Event Mask on line 6
        pub type MR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR7` reader - Event Mask on line 7
        pub type MR7_R = crate::BitReader;
        ///Field `MR7` writer - Event Mask on line 7
        pub type MR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR8` reader - Event Mask on line 8
        pub type MR8_R = crate::BitReader;
        ///Field `MR8` writer - Event Mask on line 8
        pub type MR8_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MR9` reader - Event Mask on line 9
        pub type MR9_R = crate::BitReader;
        ///Field `MR9` writer - Event Mask on line 9
        pub type MR9_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Event Mask on line 0
            #[inline(always)]
            pub fn mr0(&self) -> MR0_R {
                MR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Event Mask on line 1
            #[inline(always)]
            pub fn mr1(&self) -> MR1_R {
                MR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Event Mask on line 2
            #[inline(always)]
            pub fn mr2(&self) -> MR2_R {
                MR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Event Mask on line 3
            #[inline(always)]
            pub fn mr3(&self) -> MR3_R {
                MR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Event Mask on line 4
            #[inline(always)]
            pub fn mr4(&self) -> MR4_R {
                MR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Event Mask on line 5
            #[inline(always)]
            pub fn mr5(&self) -> MR5_R {
                MR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Event Mask on line 6
            #[inline(always)]
            pub fn mr6(&self) -> MR6_R {
                MR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Event Mask on line 7
            #[inline(always)]
            pub fn mr7(&self) -> MR7_R {
                MR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Event Mask on line 8
            #[inline(always)]
            pub fn mr8(&self) -> MR8_R {
                MR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Event Mask on line 9
            #[inline(always)]
            pub fn mr9(&self) -> MR9_R {
                MR9_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Event Mask on line 0
            #[inline(always)]
            #[must_use]
            pub fn mr0(&mut self) -> MR0_W<EVENR_SPEC> {
                MR0_W::new(self, 0)
            }
            ///Bit 1 - Event Mask on line 1
            #[inline(always)]
            #[must_use]
            pub fn mr1(&mut self) -> MR1_W<EVENR_SPEC> {
                MR1_W::new(self, 1)
            }
            ///Bit 2 - Event Mask on line 2
            #[inline(always)]
            #[must_use]
            pub fn mr2(&mut self) -> MR2_W<EVENR_SPEC> {
                MR2_W::new(self, 2)
            }
            ///Bit 3 - Event Mask on line 3
            #[inline(always)]
            #[must_use]
            pub fn mr3(&mut self) -> MR3_W<EVENR_SPEC> {
                MR3_W::new(self, 3)
            }
            ///Bit 4 - Event Mask on line 4
            #[inline(always)]
            #[must_use]
            pub fn mr4(&mut self) -> MR4_W<EVENR_SPEC> {
                MR4_W::new(self, 4)
            }
            ///Bit 5 - Event Mask on line 5
            #[inline(always)]
            #[must_use]
            pub fn mr5(&mut self) -> MR5_W<EVENR_SPEC> {
                MR5_W::new(self, 5)
            }
            ///Bit 6 - Event Mask on line 6
            #[inline(always)]
            #[must_use]
            pub fn mr6(&mut self) -> MR6_W<EVENR_SPEC> {
                MR6_W::new(self, 6)
            }
            ///Bit 7 - Event Mask on line 7
            #[inline(always)]
            #[must_use]
            pub fn mr7(&mut self) -> MR7_W<EVENR_SPEC> {
                MR7_W::new(self, 7)
            }
            ///Bit 8 - Event Mask on line 8
            #[inline(always)]
            #[must_use]
            pub fn mr8(&mut self) -> MR8_W<EVENR_SPEC> {
                MR8_W::new(self, 8)
            }
            ///Bit 9 - Event Mask on line 9
            #[inline(always)]
            #[must_use]
            pub fn mr9(&mut self) -> MR9_W<EVENR_SPEC> {
                MR9_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Event mask register (EXTI_EVENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`evenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`evenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct EVENR_SPEC;
        impl crate::RegisterSpec for EVENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`evenr::R`](R) reader structure
        impl crate::Readable for EVENR_SPEC {}
        ///`write(|w| ..)` method takes [`evenr::W`](W) writer structure
        impl crate::Writable for EVENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets EVENR to value 0
        impl crate::Resettable for EVENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RTENR (rw) register accessor: Rising Trigger selection register (EXTI_RTENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rtenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rtenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rtenr`]
    ///module
    pub type RTENR = crate::Reg<rtenr::RTENR_SPEC>;
    ///Rising Trigger selection register (EXTI_RTENR)
    pub mod rtenr {
        ///Register `RTENR` reader
        pub type R = crate::R<RTENR_SPEC>;
        ///Register `RTENR` writer
        pub type W = crate::W<RTENR_SPEC>;
        ///Field `TR0` reader - Rising trigger event configuration of line 0
        pub type TR0_R = crate::BitReader;
        ///Field `TR0` writer - Rising trigger event configuration of line 0
        pub type TR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR1` reader - Rising trigger event configuration of line 1
        pub type TR1_R = crate::BitReader;
        ///Field `TR1` writer - Rising trigger event configuration of line 1
        pub type TR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR2` reader - Rising trigger event configuration of line 2
        pub type TR2_R = crate::BitReader;
        ///Field `TR2` writer - Rising trigger event configuration of line 2
        pub type TR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR3` reader - Rising trigger event configuration of line 3
        pub type TR3_R = crate::BitReader;
        ///Field `TR3` writer - Rising trigger event configuration of line 3
        pub type TR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR4` reader - Rising trigger event configuration of line 4
        pub type TR4_R = crate::BitReader;
        ///Field `TR4` writer - Rising trigger event configuration of line 4
        pub type TR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR5` reader - Rising trigger event configuration of line 5
        pub type TR5_R = crate::BitReader;
        ///Field `TR5` writer - Rising trigger event configuration of line 5
        pub type TR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR6` reader - Rising trigger event configuration of line 6
        pub type TR6_R = crate::BitReader;
        ///Field `TR6` writer - Rising trigger event configuration of line 6
        pub type TR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR7` reader - Rising trigger event configuration of line 7
        pub type TR7_R = crate::BitReader;
        ///Field `TR7` writer - Rising trigger event configuration of line 7
        pub type TR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR8` reader - Rising trigger event configuration of line 8
        pub type TR8_R = crate::BitReader;
        ///Field `TR8` writer - Rising trigger event configuration of line 8
        pub type TR8_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR9` reader - Rising trigger event configuration of line 9
        pub type TR9_R = crate::BitReader;
        ///Field `TR9` writer - Rising trigger event configuration of line 9
        pub type TR9_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Rising trigger event configuration of line 0
            #[inline(always)]
            pub fn tr0(&self) -> TR0_R {
                TR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Rising trigger event configuration of line 1
            #[inline(always)]
            pub fn tr1(&self) -> TR1_R {
                TR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Rising trigger event configuration of line 2
            #[inline(always)]
            pub fn tr2(&self) -> TR2_R {
                TR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Rising trigger event configuration of line 3
            #[inline(always)]
            pub fn tr3(&self) -> TR3_R {
                TR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Rising trigger event configuration of line 4
            #[inline(always)]
            pub fn tr4(&self) -> TR4_R {
                TR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Rising trigger event configuration of line 5
            #[inline(always)]
            pub fn tr5(&self) -> TR5_R {
                TR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Rising trigger event configuration of line 6
            #[inline(always)]
            pub fn tr6(&self) -> TR6_R {
                TR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Rising trigger event configuration of line 7
            #[inline(always)]
            pub fn tr7(&self) -> TR7_R {
                TR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Rising trigger event configuration of line 8
            #[inline(always)]
            pub fn tr8(&self) -> TR8_R {
                TR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Rising trigger event configuration of line 9
            #[inline(always)]
            pub fn tr9(&self) -> TR9_R {
                TR9_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Rising trigger event configuration of line 0
            #[inline(always)]
            #[must_use]
            pub fn tr0(&mut self) -> TR0_W<RTENR_SPEC> {
                TR0_W::new(self, 0)
            }
            ///Bit 1 - Rising trigger event configuration of line 1
            #[inline(always)]
            #[must_use]
            pub fn tr1(&mut self) -> TR1_W<RTENR_SPEC> {
                TR1_W::new(self, 1)
            }
            ///Bit 2 - Rising trigger event configuration of line 2
            #[inline(always)]
            #[must_use]
            pub fn tr2(&mut self) -> TR2_W<RTENR_SPEC> {
                TR2_W::new(self, 2)
            }
            ///Bit 3 - Rising trigger event configuration of line 3
            #[inline(always)]
            #[must_use]
            pub fn tr3(&mut self) -> TR3_W<RTENR_SPEC> {
                TR3_W::new(self, 3)
            }
            ///Bit 4 - Rising trigger event configuration of line 4
            #[inline(always)]
            #[must_use]
            pub fn tr4(&mut self) -> TR4_W<RTENR_SPEC> {
                TR4_W::new(self, 4)
            }
            ///Bit 5 - Rising trigger event configuration of line 5
            #[inline(always)]
            #[must_use]
            pub fn tr5(&mut self) -> TR5_W<RTENR_SPEC> {
                TR5_W::new(self, 5)
            }
            ///Bit 6 - Rising trigger event configuration of line 6
            #[inline(always)]
            #[must_use]
            pub fn tr6(&mut self) -> TR6_W<RTENR_SPEC> {
                TR6_W::new(self, 6)
            }
            ///Bit 7 - Rising trigger event configuration of line 7
            #[inline(always)]
            #[must_use]
            pub fn tr7(&mut self) -> TR7_W<RTENR_SPEC> {
                TR7_W::new(self, 7)
            }
            ///Bit 8 - Rising trigger event configuration of line 8
            #[inline(always)]
            #[must_use]
            pub fn tr8(&mut self) -> TR8_W<RTENR_SPEC> {
                TR8_W::new(self, 8)
            }
            ///Bit 9 - Rising trigger event configuration of line 9
            #[inline(always)]
            #[must_use]
            pub fn tr9(&mut self) -> TR9_W<RTENR_SPEC> {
                TR9_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Rising Trigger selection register (EXTI_RTENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rtenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rtenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RTENR_SPEC;
        impl crate::RegisterSpec for RTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rtenr::R`](R) reader structure
        impl crate::Readable for RTENR_SPEC {}
        ///`write(|w| ..)` method takes [`rtenr::W`](W) writer structure
        impl crate::Writable for RTENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RTENR to value 0
        impl crate::Resettable for RTENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///FTENR (rw) register accessor: Falling Trigger selection register (EXTI_FTENR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ftenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ftenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ftenr`]
    ///module
    pub type FTENR = crate::Reg<ftenr::FTENR_SPEC>;
    ///Falling Trigger selection register (EXTI_FTENR)
    pub mod ftenr {
        ///Register `FTENR` reader
        pub type R = crate::R<FTENR_SPEC>;
        ///Register `FTENR` writer
        pub type W = crate::W<FTENR_SPEC>;
        ///Field `TR0` reader - Falling trigger event configuration of line 0
        pub type TR0_R = crate::BitReader;
        ///Field `TR0` writer - Falling trigger event configuration of line 0
        pub type TR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR1` reader - Falling trigger event configuration of line 1
        pub type TR1_R = crate::BitReader;
        ///Field `TR1` writer - Falling trigger event configuration of line 1
        pub type TR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR2` reader - Falling trigger event configuration of line 2
        pub type TR2_R = crate::BitReader;
        ///Field `TR2` writer - Falling trigger event configuration of line 2
        pub type TR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR3` reader - Falling trigger event configuration of line 3
        pub type TR3_R = crate::BitReader;
        ///Field `TR3` writer - Falling trigger event configuration of line 3
        pub type TR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR4` reader - Falling trigger event configuration of line 4
        pub type TR4_R = crate::BitReader;
        ///Field `TR4` writer - Falling trigger event configuration of line 4
        pub type TR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR5` reader - Falling trigger event configuration of line 5
        pub type TR5_R = crate::BitReader;
        ///Field `TR5` writer - Falling trigger event configuration of line 5
        pub type TR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR6` reader - Falling trigger event configuration of line 6
        pub type TR6_R = crate::BitReader;
        ///Field `TR6` writer - Falling trigger event configuration of line 6
        pub type TR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR7` reader - Falling trigger event configuration of line 7
        pub type TR7_R = crate::BitReader;
        ///Field `TR7` writer - Falling trigger event configuration of line 7
        pub type TR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR8` reader - Falling trigger event configuration of line 8
        pub type TR8_R = crate::BitReader;
        ///Field `TR8` writer - Falling trigger event configuration of line 8
        pub type TR8_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TR9` reader - Falling trigger event configuration of line 9
        pub type TR9_R = crate::BitReader;
        ///Field `TR9` writer - Falling trigger event configuration of line 9
        pub type TR9_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Falling trigger event configuration of line 0
            #[inline(always)]
            pub fn tr0(&self) -> TR0_R {
                TR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Falling trigger event configuration of line 1
            #[inline(always)]
            pub fn tr1(&self) -> TR1_R {
                TR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Falling trigger event configuration of line 2
            #[inline(always)]
            pub fn tr2(&self) -> TR2_R {
                TR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Falling trigger event configuration of line 3
            #[inline(always)]
            pub fn tr3(&self) -> TR3_R {
                TR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Falling trigger event configuration of line 4
            #[inline(always)]
            pub fn tr4(&self) -> TR4_R {
                TR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Falling trigger event configuration of line 5
            #[inline(always)]
            pub fn tr5(&self) -> TR5_R {
                TR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Falling trigger event configuration of line 6
            #[inline(always)]
            pub fn tr6(&self) -> TR6_R {
                TR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Falling trigger event configuration of line 7
            #[inline(always)]
            pub fn tr7(&self) -> TR7_R {
                TR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Falling trigger event configuration of line 8
            #[inline(always)]
            pub fn tr8(&self) -> TR8_R {
                TR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Falling trigger event configuration of line 9
            #[inline(always)]
            pub fn tr9(&self) -> TR9_R {
                TR9_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Falling trigger event configuration of line 0
            #[inline(always)]
            #[must_use]
            pub fn tr0(&mut self) -> TR0_W<FTENR_SPEC> {
                TR0_W::new(self, 0)
            }
            ///Bit 1 - Falling trigger event configuration of line 1
            #[inline(always)]
            #[must_use]
            pub fn tr1(&mut self) -> TR1_W<FTENR_SPEC> {
                TR1_W::new(self, 1)
            }
            ///Bit 2 - Falling trigger event configuration of line 2
            #[inline(always)]
            #[must_use]
            pub fn tr2(&mut self) -> TR2_W<FTENR_SPEC> {
                TR2_W::new(self, 2)
            }
            ///Bit 3 - Falling trigger event configuration of line 3
            #[inline(always)]
            #[must_use]
            pub fn tr3(&mut self) -> TR3_W<FTENR_SPEC> {
                TR3_W::new(self, 3)
            }
            ///Bit 4 - Falling trigger event configuration of line 4
            #[inline(always)]
            #[must_use]
            pub fn tr4(&mut self) -> TR4_W<FTENR_SPEC> {
                TR4_W::new(self, 4)
            }
            ///Bit 5 - Falling trigger event configuration of line 5
            #[inline(always)]
            #[must_use]
            pub fn tr5(&mut self) -> TR5_W<FTENR_SPEC> {
                TR5_W::new(self, 5)
            }
            ///Bit 6 - Falling trigger event configuration of line 6
            #[inline(always)]
            #[must_use]
            pub fn tr6(&mut self) -> TR6_W<FTENR_SPEC> {
                TR6_W::new(self, 6)
            }
            ///Bit 7 - Falling trigger event configuration of line 7
            #[inline(always)]
            #[must_use]
            pub fn tr7(&mut self) -> TR7_W<FTENR_SPEC> {
                TR7_W::new(self, 7)
            }
            ///Bit 8 - Falling trigger event configuration of line 8
            #[inline(always)]
            #[must_use]
            pub fn tr8(&mut self) -> TR8_W<FTENR_SPEC> {
                TR8_W::new(self, 8)
            }
            ///Bit 9 - Falling trigger event configuration of line 9
            #[inline(always)]
            #[must_use]
            pub fn tr9(&mut self) -> TR9_W<FTENR_SPEC> {
                TR9_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Falling Trigger selection register (EXTI_FTENR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ftenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ftenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct FTENR_SPEC;
        impl crate::RegisterSpec for FTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ftenr::R`](R) reader structure
        impl crate::Readable for FTENR_SPEC {}
        ///`write(|w| ..)` method takes [`ftenr::W`](W) writer structure
        impl crate::Writable for FTENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets FTENR to value 0
        impl crate::Resettable for FTENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SWIEVR (rw) register accessor: Software interrupt event register (EXTI_SWIEVR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`swievr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`swievr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@swievr`]
    ///module
    pub type SWIEVR = crate::Reg<swievr::SWIEVR_SPEC>;
    ///Software interrupt event register (EXTI_SWIEVR)
    pub mod swievr {
        ///Register `SWIEVR` reader
        pub type R = crate::R<SWIEVR_SPEC>;
        ///Register `SWIEVR` writer
        pub type W = crate::W<SWIEVR_SPEC>;
        ///Field `SWIER0` reader - Software Interrupt on line 0
        pub type SWIER0_R = crate::BitReader;
        ///Field `SWIER0` writer - Software Interrupt on line 0
        pub type SWIER0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER1` reader - Software Interrupt on line 1
        pub type SWIER1_R = crate::BitReader;
        ///Field `SWIER1` writer - Software Interrupt on line 1
        pub type SWIER1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER2` reader - Software Interrupt on line 2
        pub type SWIER2_R = crate::BitReader;
        ///Field `SWIER2` writer - Software Interrupt on line 2
        pub type SWIER2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER3` reader - Software Interrupt on line 3
        pub type SWIER3_R = crate::BitReader;
        ///Field `SWIER3` writer - Software Interrupt on line 3
        pub type SWIER3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER4` reader - Software Interrupt on line 4
        pub type SWIER4_R = crate::BitReader;
        ///Field `SWIER4` writer - Software Interrupt on line 4
        pub type SWIER4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER5` reader - Software Interrupt on line 5
        pub type SWIER5_R = crate::BitReader;
        ///Field `SWIER5` writer - Software Interrupt on line 5
        pub type SWIER5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER6` reader - Software Interrupt on line 6
        pub type SWIER6_R = crate::BitReader;
        ///Field `SWIER6` writer - Software Interrupt on line 6
        pub type SWIER6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER7` reader - Software Interrupt on line 7
        pub type SWIER7_R = crate::BitReader;
        ///Field `SWIER7` writer - Software Interrupt on line 7
        pub type SWIER7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER8` reader - Software Interrupt on line 8
        pub type SWIER8_R = crate::BitReader;
        ///Field `SWIER8` writer - Software Interrupt on line 8
        pub type SWIER8_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIER9` reader - Software Interrupt on line 9
        pub type SWIER9_R = crate::BitReader;
        ///Field `SWIER9` writer - Software Interrupt on line 9
        pub type SWIER9_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Software Interrupt on line 0
            #[inline(always)]
            pub fn swier0(&self) -> SWIER0_R {
                SWIER0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Software Interrupt on line 1
            #[inline(always)]
            pub fn swier1(&self) -> SWIER1_R {
                SWIER1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Software Interrupt on line 2
            #[inline(always)]
            pub fn swier2(&self) -> SWIER2_R {
                SWIER2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Software Interrupt on line 3
            #[inline(always)]
            pub fn swier3(&self) -> SWIER3_R {
                SWIER3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Software Interrupt on line 4
            #[inline(always)]
            pub fn swier4(&self) -> SWIER4_R {
                SWIER4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Software Interrupt on line 5
            #[inline(always)]
            pub fn swier5(&self) -> SWIER5_R {
                SWIER5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Software Interrupt on line 6
            #[inline(always)]
            pub fn swier6(&self) -> SWIER6_R {
                SWIER6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Software Interrupt on line 7
            #[inline(always)]
            pub fn swier7(&self) -> SWIER7_R {
                SWIER7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Software Interrupt on line 8
            #[inline(always)]
            pub fn swier8(&self) -> SWIER8_R {
                SWIER8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Software Interrupt on line 9
            #[inline(always)]
            pub fn swier9(&self) -> SWIER9_R {
                SWIER9_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Software Interrupt on line 0
            #[inline(always)]
            #[must_use]
            pub fn swier0(&mut self) -> SWIER0_W<SWIEVR_SPEC> {
                SWIER0_W::new(self, 0)
            }
            ///Bit 1 - Software Interrupt on line 1
            #[inline(always)]
            #[must_use]
            pub fn swier1(&mut self) -> SWIER1_W<SWIEVR_SPEC> {
                SWIER1_W::new(self, 1)
            }
            ///Bit 2 - Software Interrupt on line 2
            #[inline(always)]
            #[must_use]
            pub fn swier2(&mut self) -> SWIER2_W<SWIEVR_SPEC> {
                SWIER2_W::new(self, 2)
            }
            ///Bit 3 - Software Interrupt on line 3
            #[inline(always)]
            #[must_use]
            pub fn swier3(&mut self) -> SWIER3_W<SWIEVR_SPEC> {
                SWIER3_W::new(self, 3)
            }
            ///Bit 4 - Software Interrupt on line 4
            #[inline(always)]
            #[must_use]
            pub fn swier4(&mut self) -> SWIER4_W<SWIEVR_SPEC> {
                SWIER4_W::new(self, 4)
            }
            ///Bit 5 - Software Interrupt on line 5
            #[inline(always)]
            #[must_use]
            pub fn swier5(&mut self) -> SWIER5_W<SWIEVR_SPEC> {
                SWIER5_W::new(self, 5)
            }
            ///Bit 6 - Software Interrupt on line 6
            #[inline(always)]
            #[must_use]
            pub fn swier6(&mut self) -> SWIER6_W<SWIEVR_SPEC> {
                SWIER6_W::new(self, 6)
            }
            ///Bit 7 - Software Interrupt on line 7
            #[inline(always)]
            #[must_use]
            pub fn swier7(&mut self) -> SWIER7_W<SWIEVR_SPEC> {
                SWIER7_W::new(self, 7)
            }
            ///Bit 8 - Software Interrupt on line 8
            #[inline(always)]
            #[must_use]
            pub fn swier8(&mut self) -> SWIER8_W<SWIEVR_SPEC> {
                SWIER8_W::new(self, 8)
            }
            ///Bit 9 - Software Interrupt on line 9
            #[inline(always)]
            #[must_use]
            pub fn swier9(&mut self) -> SWIER9_W<SWIEVR_SPEC> {
                SWIER9_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Software interrupt event register (EXTI_SWIEVR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`swievr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`swievr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SWIEVR_SPEC;
        impl crate::RegisterSpec for SWIEVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`swievr::R`](R) reader structure
        impl crate::Readable for SWIEVR_SPEC {}
        ///`write(|w| ..)` method takes [`swievr::W`](W) writer structure
        impl crate::Writable for SWIEVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SWIEVR to value 0
        impl crate::Resettable for SWIEVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///INTFR (rw) register accessor: Pending register (EXTI_INTFR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intfr`]
    ///module
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///Pending register (EXTI_INTFR)
    pub mod intfr {
        ///Register `INTFR` reader
        pub type R = crate::R<INTFR_SPEC>;
        ///Register `INTFR` writer
        pub type W = crate::W<INTFR_SPEC>;
        ///Field `PR0` reader - Pending bit 0
        pub type PR0_R = crate::BitReader;
        ///Field `PR0` writer - Pending bit 0
        pub type PR0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR1` reader - Pending bit 1
        pub type PR1_R = crate::BitReader;
        ///Field `PR1` writer - Pending bit 1
        pub type PR1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR2` reader - Pending bit 2
        pub type PR2_R = crate::BitReader;
        ///Field `PR2` writer - Pending bit 2
        pub type PR2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR3` reader - Pending bit 3
        pub type PR3_R = crate::BitReader;
        ///Field `PR3` writer - Pending bit 3
        pub type PR3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR4` reader - Pending bit 4
        pub type PR4_R = crate::BitReader;
        ///Field `PR4` writer - Pending bit 4
        pub type PR4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR5` reader - Pending bit 5
        pub type PR5_R = crate::BitReader;
        ///Field `PR5` writer - Pending bit 5
        pub type PR5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR6` reader - Pending bit 6
        pub type PR6_R = crate::BitReader;
        ///Field `PR6` writer - Pending bit 6
        pub type PR6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR7` reader - Pending bit 7
        pub type PR7_R = crate::BitReader;
        ///Field `PR7` writer - Pending bit 7
        pub type PR7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR8` reader - Pending bit 8
        pub type PR8_R = crate::BitReader;
        ///Field `PR8` writer - Pending bit 8
        pub type PR8_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PR9` reader - Pending bit 9
        pub type PR9_R = crate::BitReader;
        ///Field `PR9` writer - Pending bit 9
        pub type PR9_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Pending bit 0
            #[inline(always)]
            pub fn pr0(&self) -> PR0_R {
                PR0_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Pending bit 1
            #[inline(always)]
            pub fn pr1(&self) -> PR1_R {
                PR1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Pending bit 2
            #[inline(always)]
            pub fn pr2(&self) -> PR2_R {
                PR2_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Pending bit 3
            #[inline(always)]
            pub fn pr3(&self) -> PR3_R {
                PR3_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Pending bit 4
            #[inline(always)]
            pub fn pr4(&self) -> PR4_R {
                PR4_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Pending bit 5
            #[inline(always)]
            pub fn pr5(&self) -> PR5_R {
                PR5_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Pending bit 6
            #[inline(always)]
            pub fn pr6(&self) -> PR6_R {
                PR6_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Pending bit 7
            #[inline(always)]
            pub fn pr7(&self) -> PR7_R {
                PR7_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Pending bit 8
            #[inline(always)]
            pub fn pr8(&self) -> PR8_R {
                PR8_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Pending bit 9
            #[inline(always)]
            pub fn pr9(&self) -> PR9_R {
                PR9_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Pending bit 0
            #[inline(always)]
            #[must_use]
            pub fn pr0(&mut self) -> PR0_W<INTFR_SPEC> {
                PR0_W::new(self, 0)
            }
            ///Bit 1 - Pending bit 1
            #[inline(always)]
            #[must_use]
            pub fn pr1(&mut self) -> PR1_W<INTFR_SPEC> {
                PR1_W::new(self, 1)
            }
            ///Bit 2 - Pending bit 2
            #[inline(always)]
            #[must_use]
            pub fn pr2(&mut self) -> PR2_W<INTFR_SPEC> {
                PR2_W::new(self, 2)
            }
            ///Bit 3 - Pending bit 3
            #[inline(always)]
            #[must_use]
            pub fn pr3(&mut self) -> PR3_W<INTFR_SPEC> {
                PR3_W::new(self, 3)
            }
            ///Bit 4 - Pending bit 4
            #[inline(always)]
            #[must_use]
            pub fn pr4(&mut self) -> PR4_W<INTFR_SPEC> {
                PR4_W::new(self, 4)
            }
            ///Bit 5 - Pending bit 5
            #[inline(always)]
            #[must_use]
            pub fn pr5(&mut self) -> PR5_W<INTFR_SPEC> {
                PR5_W::new(self, 5)
            }
            ///Bit 6 - Pending bit 6
            #[inline(always)]
            #[must_use]
            pub fn pr6(&mut self) -> PR6_W<INTFR_SPEC> {
                PR6_W::new(self, 6)
            }
            ///Bit 7 - Pending bit 7
            #[inline(always)]
            #[must_use]
            pub fn pr7(&mut self) -> PR7_W<INTFR_SPEC> {
                PR7_W::new(self, 7)
            }
            ///Bit 8 - Pending bit 8
            #[inline(always)]
            #[must_use]
            pub fn pr8(&mut self) -> PR8_W<INTFR_SPEC> {
                PR8_W::new(self, 8)
            }
            ///Bit 9 - Pending bit 9
            #[inline(always)]
            #[must_use]
            pub fn pr9(&mut self) -> PR9_W<INTFR_SPEC> {
                PR9_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Pending register (EXTI_INTFR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`intfr::R`](R) reader structure
        impl crate::Readable for INTFR_SPEC {}
        ///`write(|w| ..)` method takes [`intfr::W`](W) writer structure
        impl crate::Writable for INTFR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///DMA1 controller
pub struct DMA1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for DMA1 {}
impl DMA1 {
    ///Pointer to the register block
    pub const PTR: *const dma1::RegisterBlock = 0x4002_0000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const dma1::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for DMA1 {
    type Target = dma1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for DMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA1").finish()
    }
}
///DMA1 controller
pub mod dma1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        intfr: INTFR,
        intfcr: INTFCR,
        cfgr1: CFGR1,
        cntr1: CNTR1,
        paddr1: PADDR1,
        maddr1: MADDR1,
        _reserved6: [u8; 0x04],
        cfgr2: CFGR2,
        cntr2: CNTR2,
        paddr2: PADDR2,
        maddr2: MADDR2,
        _reserved10: [u8; 0x04],
        cfgr3: CFGR3,
        cntr3: CNTR3,
        paddr3: PADDR3,
        maddr3: MADDR3,
        _reserved14: [u8; 0x04],
        cfgr4: CFGR4,
        cntr4: CNTR4,
        paddr4: PADDR4,
        maddr4: MADDR4,
        _reserved18: [u8; 0x04],
        cfgr5: CFGR5,
        cntr5: CNTR5,
        paddr5: PADDR5,
        maddr5: MADDR5,
        _reserved22: [u8; 0x04],
        cfgr6: CFGR6,
        cntr6: CNTR6,
        paddr6: PADDR6,
        maddr6: MADDR6,
        _reserved26: [u8; 0x04],
        cfgr7: CFGR7,
        cntr7: CNTR7,
        paddr7: PADDR7,
        maddr7: MADDR7,
    }
    impl RegisterBlock {
        ///0x00 - DMA interrupt status register (DMA_INTFR)
        #[inline(always)]
        pub const fn intfr(&self) -> &INTFR {
            &self.intfr
        }
        ///0x04 - DMA interrupt flag clear register (DMA_INTFCR)
        #[inline(always)]
        pub const fn intfcr(&self) -> &INTFCR {
            &self.intfcr
        }
        ///0x08 - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr1(&self) -> &CFGR1 {
            &self.cfgr1
        }
        ///0x0c - DMA channel 1 number of data register
        #[inline(always)]
        pub const fn cntr1(&self) -> &CNTR1 {
            &self.cntr1
        }
        ///0x10 - DMA channel 1 peripheral address register
        #[inline(always)]
        pub const fn paddr1(&self) -> &PADDR1 {
            &self.paddr1
        }
        ///0x14 - DMA channel 1 memory address register
        #[inline(always)]
        pub const fn maddr1(&self) -> &MADDR1 {
            &self.maddr1
        }
        ///0x1c - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr2(&self) -> &CFGR2 {
            &self.cfgr2
        }
        ///0x20 - DMA channel 2 number of data register
        #[inline(always)]
        pub const fn cntr2(&self) -> &CNTR2 {
            &self.cntr2
        }
        ///0x24 - DMA channel 2 peripheral address register
        #[inline(always)]
        pub const fn paddr2(&self) -> &PADDR2 {
            &self.paddr2
        }
        ///0x28 - DMA channel 2 memory address register
        #[inline(always)]
        pub const fn maddr2(&self) -> &MADDR2 {
            &self.maddr2
        }
        ///0x30 - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr3(&self) -> &CFGR3 {
            &self.cfgr3
        }
        ///0x34 - DMA channel 3 number of data register
        #[inline(always)]
        pub const fn cntr3(&self) -> &CNTR3 {
            &self.cntr3
        }
        ///0x38 - DMA channel 3 peripheral address register
        #[inline(always)]
        pub const fn paddr3(&self) -> &PADDR3 {
            &self.paddr3
        }
        ///0x3c - DMA channel 3 memory address register
        #[inline(always)]
        pub const fn maddr3(&self) -> &MADDR3 {
            &self.maddr3
        }
        ///0x44 - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr4(&self) -> &CFGR4 {
            &self.cfgr4
        }
        ///0x48 - DMA channel 4 number of data register
        #[inline(always)]
        pub const fn cntr4(&self) -> &CNTR4 {
            &self.cntr4
        }
        ///0x4c - DMA channel 4 peripheral address register
        #[inline(always)]
        pub const fn paddr4(&self) -> &PADDR4 {
            &self.paddr4
        }
        ///0x50 - DMA channel 4 memory address register
        #[inline(always)]
        pub const fn maddr4(&self) -> &MADDR4 {
            &self.maddr4
        }
        ///0x58 - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr5(&self) -> &CFGR5 {
            &self.cfgr5
        }
        ///0x5c - DMA channel 5 number of data register
        #[inline(always)]
        pub const fn cntr5(&self) -> &CNTR5 {
            &self.cntr5
        }
        ///0x60 - DMA channel 5 peripheral address register
        #[inline(always)]
        pub const fn paddr5(&self) -> &PADDR5 {
            &self.paddr5
        }
        ///0x64 - DMA channel 5 memory address register
        #[inline(always)]
        pub const fn maddr5(&self) -> &MADDR5 {
            &self.maddr5
        }
        ///0x6c - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr6(&self) -> &CFGR6 {
            &self.cfgr6
        }
        ///0x70 - DMA channel 6 number of data register
        #[inline(always)]
        pub const fn cntr6(&self) -> &CNTR6 {
            &self.cntr6
        }
        ///0x74 - DMA channel 6 peripheral address register
        #[inline(always)]
        pub const fn paddr6(&self) -> &PADDR6 {
            &self.paddr6
        }
        ///0x78 - DMA channel 6 memory address register
        #[inline(always)]
        pub const fn maddr6(&self) -> &MADDR6 {
            &self.maddr6
        }
        ///0x80 - DMA channel configuration register (DMA_CFGR)
        #[inline(always)]
        pub const fn cfgr7(&self) -> &CFGR7 {
            &self.cfgr7
        }
        ///0x84 - DMA channel 7 number of data register
        #[inline(always)]
        pub const fn cntr7(&self) -> &CNTR7 {
            &self.cntr7
        }
        ///0x88 - DMA channel 7 peripheral address register
        #[inline(always)]
        pub const fn paddr7(&self) -> &PADDR7 {
            &self.paddr7
        }
        ///0x8c - DMA channel 7 memory address register
        #[inline(always)]
        pub const fn maddr7(&self) -> &MADDR7 {
            &self.maddr7
        }
    }
    ///INTFR (r) register accessor: DMA interrupt status register (DMA_INTFR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intfr`]
    ///module
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///DMA interrupt status register (DMA_INTFR)
    pub mod intfr {
        ///Register `INTFR` reader
        pub type R = crate::R<INTFR_SPEC>;
        ///Field `GIF1` reader - Channel 1 Global interrupt flag
        pub type GIF1_R = crate::BitReader;
        ///Field `TCIF1` reader - Channel 1 Transfer Complete flag
        pub type TCIF1_R = crate::BitReader;
        ///Field `HTIF1` reader - Channel 1 Half Transfer Complete flag
        pub type HTIF1_R = crate::BitReader;
        ///Field `TEIF1` reader - Channel 1 Transfer Error flag
        pub type TEIF1_R = crate::BitReader;
        ///Field `GIF2` reader - Channel 2 Global interrupt flag
        pub type GIF2_R = crate::BitReader;
        ///Field `TCIF2` reader - Channel 2 Transfer Complete flag
        pub type TCIF2_R = crate::BitReader;
        ///Field `HTIF2` reader - Channel 2 Half Transfer Complete flag
        pub type HTIF2_R = crate::BitReader;
        ///Field `TEIF2` reader - Channel 2 Transfer Error flag
        pub type TEIF2_R = crate::BitReader;
        ///Field `GIF3` reader - Channel 3 Global interrupt flag
        pub type GIF3_R = crate::BitReader;
        ///Field `TCIF3` reader - Channel 3 Transfer Complete flag
        pub type TCIF3_R = crate::BitReader;
        ///Field `HTIF3` reader - Channel 3 Half Transfer Complete flag
        pub type HTIF3_R = crate::BitReader;
        ///Field `TEIF3` reader - Channel 3 Transfer Error flag
        pub type TEIF3_R = crate::BitReader;
        ///Field `GIF4` reader - Channel 4 Global interrupt flag
        pub type GIF4_R = crate::BitReader;
        ///Field `TCIF4` reader - Channel 4 Transfer Complete flag
        pub type TCIF4_R = crate::BitReader;
        ///Field `HTIF4` reader - Channel 4 Half Transfer Complete flag
        pub type HTIF4_R = crate::BitReader;
        ///Field `TEIF4` reader - Channel 4 Transfer Error flag
        pub type TEIF4_R = crate::BitReader;
        ///Field `GIF5` reader - Channel 5 Global interrupt flag
        pub type GIF5_R = crate::BitReader;
        ///Field `TCIF5` reader - Channel 5 Transfer Complete flag
        pub type TCIF5_R = crate::BitReader;
        ///Field `HTIF5` reader - Channel 5 Half Transfer Complete flag
        pub type HTIF5_R = crate::BitReader;
        ///Field `TEIF5` reader - Channel 5 Transfer Error flag
        pub type TEIF5_R = crate::BitReader;
        ///Field `GIF6` reader - Channel 6 Global interrupt flag
        pub type GIF6_R = crate::BitReader;
        ///Field `TCIF6` reader - Channel 6 Transfer Complete flag
        pub type TCIF6_R = crate::BitReader;
        ///Field `HTIF6` reader - Channel 6 Half Transfer Complete flag
        pub type HTIF6_R = crate::BitReader;
        ///Field `TEIF6` reader - Channel 6 Transfer Error flag
        pub type TEIF6_R = crate::BitReader;
        ///Field `GIF7` reader - Channel 7 Global interrupt flag
        pub type GIF7_R = crate::BitReader;
        ///Field `TCIF7` reader - Channel 7 Transfer Complete flag
        pub type TCIF7_R = crate::BitReader;
        ///Field `HTIF7` reader - Channel 7 Half Transfer Complete flag
        pub type HTIF7_R = crate::BitReader;
        ///Field `TEIF7` reader - Channel 7 Transfer Error flag
        pub type TEIF7_R = crate::BitReader;
        impl R {
            ///Bit 0 - Channel 1 Global interrupt flag
            #[inline(always)]
            pub fn gif1(&self) -> GIF1_R {
                GIF1_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Channel 1 Transfer Complete flag
            #[inline(always)]
            pub fn tcif1(&self) -> TCIF1_R {
                TCIF1_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Channel 1 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif1(&self) -> HTIF1_R {
                HTIF1_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Channel 1 Transfer Error flag
            #[inline(always)]
            pub fn teif1(&self) -> TEIF1_R {
                TEIF1_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Channel 2 Global interrupt flag
            #[inline(always)]
            pub fn gif2(&self) -> GIF2_R {
                GIF2_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Channel 2 Transfer Complete flag
            #[inline(always)]
            pub fn tcif2(&self) -> TCIF2_R {
                TCIF2_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Channel 2 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif2(&self) -> HTIF2_R {
                HTIF2_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Channel 2 Transfer Error flag
            #[inline(always)]
            pub fn teif2(&self) -> TEIF2_R {
                TEIF2_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Channel 3 Global interrupt flag
            #[inline(always)]
            pub fn gif3(&self) -> GIF3_R {
                GIF3_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Channel 3 Transfer Complete flag
            #[inline(always)]
            pub fn tcif3(&self) -> TCIF3_R {
                TCIF3_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Channel 3 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif3(&self) -> HTIF3_R {
                HTIF3_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Channel 3 Transfer Error flag
            #[inline(always)]
            pub fn teif3(&self) -> TEIF3_R {
                TEIF3_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Channel 4 Global interrupt flag
            #[inline(always)]
            pub fn gif4(&self) -> GIF4_R {
                GIF4_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Channel 4 Transfer Complete flag
            #[inline(always)]
            pub fn tcif4(&self) -> TCIF4_R {
                TCIF4_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Channel 4 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif4(&self) -> HTIF4_R {
                HTIF4_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Channel 4 Transfer Error flag
            #[inline(always)]
            pub fn teif4(&self) -> TEIF4_R {
                TEIF4_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Channel 5 Global interrupt flag
            #[inline(always)]
            pub fn gif5(&self) -> GIF5_R {
                GIF5_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Channel 5 Transfer Complete flag
            #[inline(always)]
            pub fn tcif5(&self) -> TCIF5_R {
                TCIF5_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Channel 5 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif5(&self) -> HTIF5_R {
                HTIF5_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - Channel 5 Transfer Error flag
            #[inline(always)]
            pub fn teif5(&self) -> TEIF5_R {
                TEIF5_R::new(((self.bits >> 19) & 1) != 0)
            }
            ///Bit 20 - Channel 6 Global interrupt flag
            #[inline(always)]
            pub fn gif6(&self) -> GIF6_R {
                GIF6_R::new(((self.bits >> 20) & 1) != 0)
            }
            ///Bit 21 - Channel 6 Transfer Complete flag
            #[inline(always)]
            pub fn tcif6(&self) -> TCIF6_R {
                TCIF6_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - Channel 6 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif6(&self) -> HTIF6_R {
                HTIF6_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - Channel 6 Transfer Error flag
            #[inline(always)]
            pub fn teif6(&self) -> TEIF6_R {
                TEIF6_R::new(((self.bits >> 23) & 1) != 0)
            }
            ///Bit 24 - Channel 7 Global interrupt flag
            #[inline(always)]
            pub fn gif7(&self) -> GIF7_R {
                GIF7_R::new(((self.bits >> 24) & 1) != 0)
            }
            ///Bit 25 - Channel 7 Transfer Complete flag
            #[inline(always)]
            pub fn tcif7(&self) -> TCIF7_R {
                TCIF7_R::new(((self.bits >> 25) & 1) != 0)
            }
            ///Bit 26 - Channel 7 Half Transfer Complete flag
            #[inline(always)]
            pub fn htif7(&self) -> HTIF7_R {
                HTIF7_R::new(((self.bits >> 26) & 1) != 0)
            }
            ///Bit 27 - Channel 7 Transfer Error flag
            #[inline(always)]
            pub fn teif7(&self) -> TEIF7_R {
                TEIF7_R::new(((self.bits >> 27) & 1) != 0)
            }
        }
        ///DMA interrupt status register (DMA_INTFR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`intfr::R`](R) reader structure
        impl crate::Readable for INTFR_SPEC {}
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///INTFCR (w) register accessor: DMA interrupt flag clear register (DMA_INTFCR)
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfcr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intfcr`]
    ///module
    pub type INTFCR = crate::Reg<intfcr::INTFCR_SPEC>;
    ///DMA interrupt flag clear register (DMA_INTFCR)
    pub mod intfcr {
        ///Register `INTFCR` writer
        pub type W = crate::W<INTFCR_SPEC>;
        ///Field `CGIF1` writer - Channel 1 Global interrupt clear
        pub type CGIF1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF1` writer - Channel 1 Transfer Complete clear
        pub type CTCIF1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF1` writer - Channel 1 Half Transfer clear
        pub type CHTIF1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF1` writer - Channel 1 Transfer Error clear
        pub type CTEIF1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CGIF2` writer - Channel 2 Global interrupt clear
        pub type CGIF2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF2` writer - Channel 2 Transfer Complete clear
        pub type CTCIF2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF2` writer - Channel 2 Half Transfer clear
        pub type CHTIF2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF2` writer - Channel 2 Transfer Error clear
        pub type CTEIF2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CGIF3` writer - Channel 3 Global interrupt clear
        pub type CGIF3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF3` writer - Channel 3 Transfer Complete clear
        pub type CTCIF3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF3` writer - Channel 3 Half Transfer clear
        pub type CHTIF3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF3` writer - Channel 3 Transfer Error clear
        pub type CTEIF3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CGIF4` writer - Channel 4 Global interrupt clear
        pub type CGIF4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF4` writer - Channel 4 Transfer Complete clear
        pub type CTCIF4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF4` writer - Channel 4 Half Transfer clear
        pub type CHTIF4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF4` writer - Channel 4 Transfer Error clear
        pub type CTEIF4_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CGIF5` writer - Channel 5 Global interrupt clear
        pub type CGIF5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF5` writer - Channel 5 Transfer Complete clear
        pub type CTCIF5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF5` writer - Channel 5 Half Transfer clear
        pub type CHTIF5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF5` writer - Channel 5 Transfer Error clear
        pub type CTEIF5_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CGIF6` writer - Channel 6 Global interrupt clear
        pub type CGIF6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF6` writer - Channel 6 Transfer Complete clear
        pub type CTCIF6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF6` writer - Channel 6 Half Transfer clear
        pub type CHTIF6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF6` writer - Channel 6 Transfer Error clear
        pub type CTEIF6_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CGIF7` writer - Channel 7 Global interrupt clear
        pub type CGIF7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTCIF7` writer - Channel 7 Transfer Complete clear
        pub type CTCIF7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CHTIF7` writer - Channel 7 Half Transfer clear
        pub type CHTIF7_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTEIF7` writer - Channel 7 Transfer Error clear
        pub type CTEIF7_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl W {
            ///Bit 0 - Channel 1 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif1(&mut self) -> CGIF1_W<INTFCR_SPEC> {
                CGIF1_W::new(self, 0)
            }
            ///Bit 1 - Channel 1 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif1(&mut self) -> CTCIF1_W<INTFCR_SPEC> {
                CTCIF1_W::new(self, 1)
            }
            ///Bit 2 - Channel 1 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif1(&mut self) -> CHTIF1_W<INTFCR_SPEC> {
                CHTIF1_W::new(self, 2)
            }
            ///Bit 3 - Channel 1 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif1(&mut self) -> CTEIF1_W<INTFCR_SPEC> {
                CTEIF1_W::new(self, 3)
            }
            ///Bit 4 - Channel 2 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif2(&mut self) -> CGIF2_W<INTFCR_SPEC> {
                CGIF2_W::new(self, 4)
            }
            ///Bit 5 - Channel 2 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif2(&mut self) -> CTCIF2_W<INTFCR_SPEC> {
                CTCIF2_W::new(self, 5)
            }
            ///Bit 6 - Channel 2 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif2(&mut self) -> CHTIF2_W<INTFCR_SPEC> {
                CHTIF2_W::new(self, 6)
            }
            ///Bit 7 - Channel 2 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif2(&mut self) -> CTEIF2_W<INTFCR_SPEC> {
                CTEIF2_W::new(self, 7)
            }
            ///Bit 8 - Channel 3 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif3(&mut self) -> CGIF3_W<INTFCR_SPEC> {
                CGIF3_W::new(self, 8)
            }
            ///Bit 9 - Channel 3 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif3(&mut self) -> CTCIF3_W<INTFCR_SPEC> {
                CTCIF3_W::new(self, 9)
            }
            ///Bit 10 - Channel 3 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif3(&mut self) -> CHTIF3_W<INTFCR_SPEC> {
                CHTIF3_W::new(self, 10)
            }
            ///Bit 11 - Channel 3 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif3(&mut self) -> CTEIF3_W<INTFCR_SPEC> {
                CTEIF3_W::new(self, 11)
            }
            ///Bit 12 - Channel 4 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif4(&mut self) -> CGIF4_W<INTFCR_SPEC> {
                CGIF4_W::new(self, 12)
            }
            ///Bit 13 - Channel 4 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif4(&mut self) -> CTCIF4_W<INTFCR_SPEC> {
                CTCIF4_W::new(self, 13)
            }
            ///Bit 14 - Channel 4 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif4(&mut self) -> CHTIF4_W<INTFCR_SPEC> {
                CHTIF4_W::new(self, 14)
            }
            ///Bit 15 - Channel 4 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif4(&mut self) -> CTEIF4_W<INTFCR_SPEC> {
                CTEIF4_W::new(self, 15)
            }
            ///Bit 16 - Channel 5 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif5(&mut self) -> CGIF5_W<INTFCR_SPEC> {
                CGIF5_W::new(self, 16)
            }
            ///Bit 17 - Channel 5 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif5(&mut self) -> CTCIF5_W<INTFCR_SPEC> {
                CTCIF5_W::new(self, 17)
            }
            ///Bit 18 - Channel 5 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif5(&mut self) -> CHTIF5_W<INTFCR_SPEC> {
                CHTIF5_W::new(self, 18)
            }
            ///Bit 19 - Channel 5 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif5(&mut self) -> CTEIF5_W<INTFCR_SPEC> {
                CTEIF5_W::new(self, 19)
            }
            ///Bit 20 - Channel 6 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif6(&mut self) -> CGIF6_W<INTFCR_SPEC> {
                CGIF6_W::new(self, 20)
            }
            ///Bit 21 - Channel 6 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif6(&mut self) -> CTCIF6_W<INTFCR_SPEC> {
                CTCIF6_W::new(self, 21)
            }
            ///Bit 22 - Channel 6 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif6(&mut self) -> CHTIF6_W<INTFCR_SPEC> {
                CHTIF6_W::new(self, 22)
            }
            ///Bit 23 - Channel 6 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif6(&mut self) -> CTEIF6_W<INTFCR_SPEC> {
                CTEIF6_W::new(self, 23)
            }
            ///Bit 24 - Channel 7 Global interrupt clear
            #[inline(always)]
            #[must_use]
            pub fn cgif7(&mut self) -> CGIF7_W<INTFCR_SPEC> {
                CGIF7_W::new(self, 24)
            }
            ///Bit 25 - Channel 7 Transfer Complete clear
            #[inline(always)]
            #[must_use]
            pub fn ctcif7(&mut self) -> CTCIF7_W<INTFCR_SPEC> {
                CTCIF7_W::new(self, 25)
            }
            ///Bit 26 - Channel 7 Half Transfer clear
            #[inline(always)]
            #[must_use]
            pub fn chtif7(&mut self) -> CHTIF7_W<INTFCR_SPEC> {
                CHTIF7_W::new(self, 26)
            }
            ///Bit 27 - Channel 7 Transfer Error clear
            #[inline(always)]
            #[must_use]
            pub fn cteif7(&mut self) -> CTEIF7_W<INTFCR_SPEC> {
                CTEIF7_W::new(self, 27)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA interrupt flag clear register (DMA_INTFCR)
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfcr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTFCR_SPEC;
        impl crate::RegisterSpec for INTFCR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`intfcr::W`](W) writer structure
        impl crate::Writable for INTFCR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets INTFCR to value 0
        impl crate::Resettable for INTFCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR1 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr1`]
    ///module
    pub type CFGR1 = crate::Reg<cfgr1::CFGR1_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr1 {
        ///Register `CFGR1` reader
        pub type R = crate::R<CFGR1_SPEC>;
        ///Register `CFGR1` writer
        pub type W = crate::W<CFGR1_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR1_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR1_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR1_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR1_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR1_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR1_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR1_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR1_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR1_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR1_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR1_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR1_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR1_SPEC;
        impl crate::RegisterSpec for CFGR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr1::R`](R) reader structure
        impl crate::Readable for CFGR1_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr1::W`](W) writer structure
        impl crate::Writable for CFGR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR1 to value 0
        impl crate::Resettable for CFGR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR1 (rw) register accessor: DMA channel 1 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr1`]
    ///module
    pub type CNTR1 = crate::Reg<cntr1::CNTR1_SPEC>;
    ///DMA channel 1 number of data register
    pub mod cntr1 {
        ///Register `CNTR1` reader
        pub type R = crate::R<CNTR1_SPEC>;
        ///Register `CNTR1` writer
        pub type W = crate::W<CNTR1_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR1_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 1 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR1_SPEC;
        impl crate::RegisterSpec for CNTR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr1::R`](R) reader structure
        impl crate::Readable for CNTR1_SPEC {}
        ///`write(|w| ..)` method takes [`cntr1::W`](W) writer structure
        impl crate::Writable for CNTR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR1 to value 0
        impl crate::Resettable for CNTR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR1 (rw) register accessor: DMA channel 1 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr1`]
    ///module
    pub type PADDR1 = crate::Reg<paddr1::PADDR1_SPEC>;
    ///DMA channel 1 peripheral address register
    pub mod paddr1 {
        ///Register `PADDR1` reader
        pub type R = crate::R<PADDR1_SPEC>;
        ///Register `PADDR1` writer
        pub type W = crate::W<PADDR1_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR1_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 1 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR1_SPEC;
        impl crate::RegisterSpec for PADDR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr1::R`](R) reader structure
        impl crate::Readable for PADDR1_SPEC {}
        ///`write(|w| ..)` method takes [`paddr1::W`](W) writer structure
        impl crate::Writable for PADDR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR1 to value 0
        impl crate::Resettable for PADDR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR1 (rw) register accessor: DMA channel 1 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr1`]
    ///module
    pub type MADDR1 = crate::Reg<maddr1::MADDR1_SPEC>;
    ///DMA channel 1 memory address register
    pub mod maddr1 {
        ///Register `MADDR1` reader
        pub type R = crate::R<MADDR1_SPEC>;
        ///Register `MADDR1` writer
        pub type W = crate::W<MADDR1_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR1_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 1 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR1_SPEC;
        impl crate::RegisterSpec for MADDR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr1::R`](R) reader structure
        impl crate::Readable for MADDR1_SPEC {}
        ///`write(|w| ..)` method takes [`maddr1::W`](W) writer structure
        impl crate::Writable for MADDR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR1 to value 0
        impl crate::Resettable for MADDR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR2 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr2`]
    ///module
    pub type CFGR2 = crate::Reg<cfgr2::CFGR2_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr2 {
        ///Register `CFGR2` reader
        pub type R = crate::R<CFGR2_SPEC>;
        ///Register `CFGR2` writer
        pub type W = crate::W<CFGR2_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR2_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR2_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR2_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR2_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR2_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR2_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR2_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR2_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR2_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR2_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR2_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR2_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR2_SPEC;
        impl crate::RegisterSpec for CFGR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr2::R`](R) reader structure
        impl crate::Readable for CFGR2_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr2::W`](W) writer structure
        impl crate::Writable for CFGR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR2 to value 0
        impl crate::Resettable for CFGR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR2 (rw) register accessor: DMA channel 2 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr2`]
    ///module
    pub type CNTR2 = crate::Reg<cntr2::CNTR2_SPEC>;
    ///DMA channel 2 number of data register
    pub mod cntr2 {
        ///Register `CNTR2` reader
        pub type R = crate::R<CNTR2_SPEC>;
        ///Register `CNTR2` writer
        pub type W = crate::W<CNTR2_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR2_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 2 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR2_SPEC;
        impl crate::RegisterSpec for CNTR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr2::R`](R) reader structure
        impl crate::Readable for CNTR2_SPEC {}
        ///`write(|w| ..)` method takes [`cntr2::W`](W) writer structure
        impl crate::Writable for CNTR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR2 to value 0
        impl crate::Resettable for CNTR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR2 (rw) register accessor: DMA channel 2 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr2`]
    ///module
    pub type PADDR2 = crate::Reg<paddr2::PADDR2_SPEC>;
    ///DMA channel 2 peripheral address register
    pub mod paddr2 {
        ///Register `PADDR2` reader
        pub type R = crate::R<PADDR2_SPEC>;
        ///Register `PADDR2` writer
        pub type W = crate::W<PADDR2_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR2_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 2 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR2_SPEC;
        impl crate::RegisterSpec for PADDR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr2::R`](R) reader structure
        impl crate::Readable for PADDR2_SPEC {}
        ///`write(|w| ..)` method takes [`paddr2::W`](W) writer structure
        impl crate::Writable for PADDR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR2 to value 0
        impl crate::Resettable for PADDR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR2 (rw) register accessor: DMA channel 2 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr2`]
    ///module
    pub type MADDR2 = crate::Reg<maddr2::MADDR2_SPEC>;
    ///DMA channel 2 memory address register
    pub mod maddr2 {
        ///Register `MADDR2` reader
        pub type R = crate::R<MADDR2_SPEC>;
        ///Register `MADDR2` writer
        pub type W = crate::W<MADDR2_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR2_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 2 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR2_SPEC;
        impl crate::RegisterSpec for MADDR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr2::R`](R) reader structure
        impl crate::Readable for MADDR2_SPEC {}
        ///`write(|w| ..)` method takes [`maddr2::W`](W) writer structure
        impl crate::Writable for MADDR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR2 to value 0
        impl crate::Resettable for MADDR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR3 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr3`]
    ///module
    pub type CFGR3 = crate::Reg<cfgr3::CFGR3_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr3 {
        ///Register `CFGR3` reader
        pub type R = crate::R<CFGR3_SPEC>;
        ///Register `CFGR3` writer
        pub type W = crate::W<CFGR3_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR3_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR3_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR3_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR3_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR3_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR3_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR3_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR3_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR3_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR3_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR3_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR3_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR3_SPEC;
        impl crate::RegisterSpec for CFGR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr3::R`](R) reader structure
        impl crate::Readable for CFGR3_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr3::W`](W) writer structure
        impl crate::Writable for CFGR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR3 to value 0
        impl crate::Resettable for CFGR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR3 (rw) register accessor: DMA channel 3 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr3`]
    ///module
    pub type CNTR3 = crate::Reg<cntr3::CNTR3_SPEC>;
    ///DMA channel 3 number of data register
    pub mod cntr3 {
        ///Register `CNTR3` reader
        pub type R = crate::R<CNTR3_SPEC>;
        ///Register `CNTR3` writer
        pub type W = crate::W<CNTR3_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR3_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 3 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR3_SPEC;
        impl crate::RegisterSpec for CNTR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr3::R`](R) reader structure
        impl crate::Readable for CNTR3_SPEC {}
        ///`write(|w| ..)` method takes [`cntr3::W`](W) writer structure
        impl crate::Writable for CNTR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR3 to value 0
        impl crate::Resettable for CNTR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR3 (rw) register accessor: DMA channel 3 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr3`]
    ///module
    pub type PADDR3 = crate::Reg<paddr3::PADDR3_SPEC>;
    ///DMA channel 3 peripheral address register
    pub mod paddr3 {
        ///Register `PADDR3` reader
        pub type R = crate::R<PADDR3_SPEC>;
        ///Register `PADDR3` writer
        pub type W = crate::W<PADDR3_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR3_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 3 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR3_SPEC;
        impl crate::RegisterSpec for PADDR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr3::R`](R) reader structure
        impl crate::Readable for PADDR3_SPEC {}
        ///`write(|w| ..)` method takes [`paddr3::W`](W) writer structure
        impl crate::Writable for PADDR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR3 to value 0
        impl crate::Resettable for PADDR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR3 (rw) register accessor: DMA channel 3 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr3`]
    ///module
    pub type MADDR3 = crate::Reg<maddr3::MADDR3_SPEC>;
    ///DMA channel 3 memory address register
    pub mod maddr3 {
        ///Register `MADDR3` reader
        pub type R = crate::R<MADDR3_SPEC>;
        ///Register `MADDR3` writer
        pub type W = crate::W<MADDR3_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR3_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 3 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR3_SPEC;
        impl crate::RegisterSpec for MADDR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr3::R`](R) reader structure
        impl crate::Readable for MADDR3_SPEC {}
        ///`write(|w| ..)` method takes [`maddr3::W`](W) writer structure
        impl crate::Writable for MADDR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR3 to value 0
        impl crate::Resettable for MADDR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR4 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr4`]
    ///module
    pub type CFGR4 = crate::Reg<cfgr4::CFGR4_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr4 {
        ///Register `CFGR4` reader
        pub type R = crate::R<CFGR4_SPEC>;
        ///Register `CFGR4` writer
        pub type W = crate::W<CFGR4_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR4_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR4_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR4_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR4_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR4_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR4_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR4_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR4_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR4_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR4_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR4_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR4_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR4_SPEC;
        impl crate::RegisterSpec for CFGR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr4::R`](R) reader structure
        impl crate::Readable for CFGR4_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr4::W`](W) writer structure
        impl crate::Writable for CFGR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR4 to value 0
        impl crate::Resettable for CFGR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR4 (rw) register accessor: DMA channel 4 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr4`]
    ///module
    pub type CNTR4 = crate::Reg<cntr4::CNTR4_SPEC>;
    ///DMA channel 4 number of data register
    pub mod cntr4 {
        ///Register `CNTR4` reader
        pub type R = crate::R<CNTR4_SPEC>;
        ///Register `CNTR4` writer
        pub type W = crate::W<CNTR4_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR4_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 4 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR4_SPEC;
        impl crate::RegisterSpec for CNTR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr4::R`](R) reader structure
        impl crate::Readable for CNTR4_SPEC {}
        ///`write(|w| ..)` method takes [`cntr4::W`](W) writer structure
        impl crate::Writable for CNTR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR4 to value 0
        impl crate::Resettable for CNTR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR4 (rw) register accessor: DMA channel 4 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr4`]
    ///module
    pub type PADDR4 = crate::Reg<paddr4::PADDR4_SPEC>;
    ///DMA channel 4 peripheral address register
    pub mod paddr4 {
        ///Register `PADDR4` reader
        pub type R = crate::R<PADDR4_SPEC>;
        ///Register `PADDR4` writer
        pub type W = crate::W<PADDR4_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR4_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 4 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR4_SPEC;
        impl crate::RegisterSpec for PADDR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr4::R`](R) reader structure
        impl crate::Readable for PADDR4_SPEC {}
        ///`write(|w| ..)` method takes [`paddr4::W`](W) writer structure
        impl crate::Writable for PADDR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR4 to value 0
        impl crate::Resettable for PADDR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR4 (rw) register accessor: DMA channel 4 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr4`]
    ///module
    pub type MADDR4 = crate::Reg<maddr4::MADDR4_SPEC>;
    ///DMA channel 4 memory address register
    pub mod maddr4 {
        ///Register `MADDR4` reader
        pub type R = crate::R<MADDR4_SPEC>;
        ///Register `MADDR4` writer
        pub type W = crate::W<MADDR4_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR4_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 4 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR4_SPEC;
        impl crate::RegisterSpec for MADDR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr4::R`](R) reader structure
        impl crate::Readable for MADDR4_SPEC {}
        ///`write(|w| ..)` method takes [`maddr4::W`](W) writer structure
        impl crate::Writable for MADDR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR4 to value 0
        impl crate::Resettable for MADDR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR5 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr5`]
    ///module
    pub type CFGR5 = crate::Reg<cfgr5::CFGR5_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr5 {
        ///Register `CFGR5` reader
        pub type R = crate::R<CFGR5_SPEC>;
        ///Register `CFGR5` writer
        pub type W = crate::W<CFGR5_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR5_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR5_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR5_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR5_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR5_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR5_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR5_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR5_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR5_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR5_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR5_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR5_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR5_SPEC;
        impl crate::RegisterSpec for CFGR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr5::R`](R) reader structure
        impl crate::Readable for CFGR5_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr5::W`](W) writer structure
        impl crate::Writable for CFGR5_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR5 to value 0
        impl crate::Resettable for CFGR5_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR5 (rw) register accessor: DMA channel 5 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr5`]
    ///module
    pub type CNTR5 = crate::Reg<cntr5::CNTR5_SPEC>;
    ///DMA channel 5 number of data register
    pub mod cntr5 {
        ///Register `CNTR5` reader
        pub type R = crate::R<CNTR5_SPEC>;
        ///Register `CNTR5` writer
        pub type W = crate::W<CNTR5_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR5_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 5 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR5_SPEC;
        impl crate::RegisterSpec for CNTR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr5::R`](R) reader structure
        impl crate::Readable for CNTR5_SPEC {}
        ///`write(|w| ..)` method takes [`cntr5::W`](W) writer structure
        impl crate::Writable for CNTR5_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR5 to value 0
        impl crate::Resettable for CNTR5_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR5 (rw) register accessor: DMA channel 5 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr5`]
    ///module
    pub type PADDR5 = crate::Reg<paddr5::PADDR5_SPEC>;
    ///DMA channel 5 peripheral address register
    pub mod paddr5 {
        ///Register `PADDR5` reader
        pub type R = crate::R<PADDR5_SPEC>;
        ///Register `PADDR5` writer
        pub type W = crate::W<PADDR5_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR5_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 5 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR5_SPEC;
        impl crate::RegisterSpec for PADDR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr5::R`](R) reader structure
        impl crate::Readable for PADDR5_SPEC {}
        ///`write(|w| ..)` method takes [`paddr5::W`](W) writer structure
        impl crate::Writable for PADDR5_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR5 to value 0
        impl crate::Resettable for PADDR5_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR5 (rw) register accessor: DMA channel 5 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr5`]
    ///module
    pub type MADDR5 = crate::Reg<maddr5::MADDR5_SPEC>;
    ///DMA channel 5 memory address register
    pub mod maddr5 {
        ///Register `MADDR5` reader
        pub type R = crate::R<MADDR5_SPEC>;
        ///Register `MADDR5` writer
        pub type W = crate::W<MADDR5_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR5_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 5 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR5_SPEC;
        impl crate::RegisterSpec for MADDR5_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr5::R`](R) reader structure
        impl crate::Readable for MADDR5_SPEC {}
        ///`write(|w| ..)` method takes [`maddr5::W`](W) writer structure
        impl crate::Writable for MADDR5_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR5 to value 0
        impl crate::Resettable for MADDR5_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR6 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr6`]
    ///module
    pub type CFGR6 = crate::Reg<cfgr6::CFGR6_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr6 {
        ///Register `CFGR6` reader
        pub type R = crate::R<CFGR6_SPEC>;
        ///Register `CFGR6` writer
        pub type W = crate::W<CFGR6_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR6_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR6_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR6_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR6_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR6_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR6_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR6_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR6_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR6_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR6_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR6_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR6_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr6::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr6::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR6_SPEC;
        impl crate::RegisterSpec for CFGR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr6::R`](R) reader structure
        impl crate::Readable for CFGR6_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr6::W`](W) writer structure
        impl crate::Writable for CFGR6_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR6 to value 0
        impl crate::Resettable for CFGR6_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR6 (rw) register accessor: DMA channel 6 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr6`]
    ///module
    pub type CNTR6 = crate::Reg<cntr6::CNTR6_SPEC>;
    ///DMA channel 6 number of data register
    pub mod cntr6 {
        ///Register `CNTR6` reader
        pub type R = crate::R<CNTR6_SPEC>;
        ///Register `CNTR6` writer
        pub type W = crate::W<CNTR6_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR6_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 6 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr6::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr6::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR6_SPEC;
        impl crate::RegisterSpec for CNTR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr6::R`](R) reader structure
        impl crate::Readable for CNTR6_SPEC {}
        ///`write(|w| ..)` method takes [`cntr6::W`](W) writer structure
        impl crate::Writable for CNTR6_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR6 to value 0
        impl crate::Resettable for CNTR6_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR6 (rw) register accessor: DMA channel 6 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr6`]
    ///module
    pub type PADDR6 = crate::Reg<paddr6::PADDR6_SPEC>;
    ///DMA channel 6 peripheral address register
    pub mod paddr6 {
        ///Register `PADDR6` reader
        pub type R = crate::R<PADDR6_SPEC>;
        ///Register `PADDR6` writer
        pub type W = crate::W<PADDR6_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR6_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 6 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr6::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr6::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR6_SPEC;
        impl crate::RegisterSpec for PADDR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr6::R`](R) reader structure
        impl crate::Readable for PADDR6_SPEC {}
        ///`write(|w| ..)` method takes [`paddr6::W`](W) writer structure
        impl crate::Writable for PADDR6_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR6 to value 0
        impl crate::Resettable for PADDR6_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR6 (rw) register accessor: DMA channel 6 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr6`]
    ///module
    pub type MADDR6 = crate::Reg<maddr6::MADDR6_SPEC>;
    ///DMA channel 6 memory address register
    pub mod maddr6 {
        ///Register `MADDR6` reader
        pub type R = crate::R<MADDR6_SPEC>;
        ///Register `MADDR6` writer
        pub type W = crate::W<MADDR6_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR6_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 6 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr6::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr6::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR6_SPEC;
        impl crate::RegisterSpec for MADDR6_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr6::R`](R) reader structure
        impl crate::Readable for MADDR6_SPEC {}
        ///`write(|w| ..)` method takes [`maddr6::W`](W) writer structure
        impl crate::Writable for MADDR6_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR6 to value 0
        impl crate::Resettable for MADDR6_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR7 (rw) register accessor: DMA channel configuration register (DMA_CFGR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr7`]
    ///module
    pub type CFGR7 = crate::Reg<cfgr7::CFGR7_SPEC>;
    ///DMA channel configuration register (DMA_CFGR)
    pub mod cfgr7 {
        ///Register `CFGR7` reader
        pub type R = crate::R<CFGR7_SPEC>;
        ///Register `CFGR7` writer
        pub type W = crate::W<CFGR7_SPEC>;
        ///Field `EN` reader - Channel enable
        pub type EN_R = crate::BitReader;
        ///Field `EN` writer - Channel enable
        pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transfer complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transfer complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HTIE` reader - Half Transfer interrupt enable
        pub type HTIE_R = crate::BitReader;
        ///Field `HTIE` writer - Half Transfer interrupt enable
        pub type HTIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TEIE` reader - Transfer error interrupt enable
        pub type TEIE_R = crate::BitReader;
        ///Field `TEIE` writer - Transfer error interrupt enable
        pub type TEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Data transfer direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Data transfer direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CIRC` reader - Circular mode
        pub type CIRC_R = crate::BitReader;
        ///Field `CIRC` writer - Circular mode
        pub type CIRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PINC` reader - Peripheral increment mode
        pub type PINC_R = crate::BitReader;
        ///Field `PINC` writer - Peripheral increment mode
        pub type PINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MINC` reader - Memory increment mode
        pub type MINC_R = crate::BitReader;
        ///Field `MINC` writer - Memory increment mode
        pub type MINC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PSIZE` reader - Peripheral size
        pub type PSIZE_R = crate::FieldReader;
        ///Field `PSIZE` writer - Peripheral size
        pub type PSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MSIZE` reader - Memory size
        pub type MSIZE_R = crate::FieldReader;
        ///Field `MSIZE` writer - Memory size
        pub type MSIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PL` reader - Channel Priority level
        pub type PL_R = crate::FieldReader;
        ///Field `PL` writer - Channel Priority level
        pub type PL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `MEM2MEM` reader - Memory to memory mode
        pub type MEM2MEM_R = crate::BitReader;
        ///Field `MEM2MEM` writer - Memory to memory mode
        pub type MEM2MEM_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Channel enable
            #[inline(always)]
            pub fn en(&self) -> EN_R {
                EN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            pub fn htie(&self) -> HTIE_R {
                HTIE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            pub fn teie(&self) -> TEIE_R {
                TEIE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            pub fn circ(&self) -> CIRC_R {
                CIRC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            pub fn pinc(&self) -> PINC_R {
                PINC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            pub fn minc(&self) -> MINC_R {
                MINC_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            pub fn psize(&self) -> PSIZE_R {
                PSIZE_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            pub fn msize(&self) -> MSIZE_R {
                MSIZE_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            pub fn pl(&self) -> PL_R {
                PL_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            pub fn mem2mem(&self) -> MEM2MEM_R {
                MEM2MEM_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Channel enable
            #[inline(always)]
            #[must_use]
            pub fn en(&mut self) -> EN_W<CFGR7_SPEC> {
                EN_W::new(self, 0)
            }
            ///Bit 1 - Transfer complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CFGR7_SPEC> {
                TCIE_W::new(self, 1)
            }
            ///Bit 2 - Half Transfer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn htie(&mut self) -> HTIE_W<CFGR7_SPEC> {
                HTIE_W::new(self, 2)
            }
            ///Bit 3 - Transfer error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn teie(&mut self) -> TEIE_W<CFGR7_SPEC> {
                TEIE_W::new(self, 3)
            }
            ///Bit 4 - Data transfer direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CFGR7_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bit 5 - Circular mode
            #[inline(always)]
            #[must_use]
            pub fn circ(&mut self) -> CIRC_W<CFGR7_SPEC> {
                CIRC_W::new(self, 5)
            }
            ///Bit 6 - Peripheral increment mode
            #[inline(always)]
            #[must_use]
            pub fn pinc(&mut self) -> PINC_W<CFGR7_SPEC> {
                PINC_W::new(self, 6)
            }
            ///Bit 7 - Memory increment mode
            #[inline(always)]
            #[must_use]
            pub fn minc(&mut self) -> MINC_W<CFGR7_SPEC> {
                MINC_W::new(self, 7)
            }
            ///Bits 8:9 - Peripheral size
            #[inline(always)]
            #[must_use]
            pub fn psize(&mut self) -> PSIZE_W<CFGR7_SPEC> {
                PSIZE_W::new(self, 8)
            }
            ///Bits 10:11 - Memory size
            #[inline(always)]
            #[must_use]
            pub fn msize(&mut self) -> MSIZE_W<CFGR7_SPEC> {
                MSIZE_W::new(self, 10)
            }
            ///Bits 12:13 - Channel Priority level
            #[inline(always)]
            #[must_use]
            pub fn pl(&mut self) -> PL_W<CFGR7_SPEC> {
                PL_W::new(self, 12)
            }
            ///Bit 14 - Memory to memory mode
            #[inline(always)]
            #[must_use]
            pub fn mem2mem(&mut self) -> MEM2MEM_W<CFGR7_SPEC> {
                MEM2MEM_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel configuration register (DMA_CFGR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr7::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr7::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR7_SPEC;
        impl crate::RegisterSpec for CFGR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr7::R`](R) reader structure
        impl crate::Readable for CFGR7_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr7::W`](W) writer structure
        impl crate::Writable for CFGR7_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR7 to value 0
        impl crate::Resettable for CFGR7_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNTR7 (rw) register accessor: DMA channel 7 number of data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cntr7`]
    ///module
    pub type CNTR7 = crate::Reg<cntr7::CNTR7_SPEC>;
    ///DMA channel 7 number of data register
    pub mod cntr7 {
        ///Register `CNTR7` reader
        pub type R = crate::R<CNTR7_SPEC>;
        ///Register `CNTR7` writer
        pub type W = crate::W<CNTR7_SPEC>;
        ///Field `NDT` reader - Number of data to transfer
        pub type NDT_R = crate::FieldReader<u16>;
        ///Field `NDT` writer - Number of data to transfer
        pub type NDT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            pub fn ndt(&self) -> NDT_R {
                NDT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Number of data to transfer
            #[inline(always)]
            #[must_use]
            pub fn ndt(&mut self) -> NDT_W<CNTR7_SPEC> {
                NDT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 7 number of data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cntr7::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cntr7::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNTR7_SPEC;
        impl crate::RegisterSpec for CNTR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cntr7::R`](R) reader structure
        impl crate::Readable for CNTR7_SPEC {}
        ///`write(|w| ..)` method takes [`cntr7::W`](W) writer structure
        impl crate::Writable for CNTR7_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNTR7 to value 0
        impl crate::Resettable for CNTR7_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PADDR7 (rw) register accessor: DMA channel 7 peripheral address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@paddr7`]
    ///module
    pub type PADDR7 = crate::Reg<paddr7::PADDR7_SPEC>;
    ///DMA channel 7 peripheral address register
    pub mod paddr7 {
        ///Register `PADDR7` reader
        pub type R = crate::R<PADDR7_SPEC>;
        ///Register `PADDR7` writer
        pub type W = crate::W<PADDR7_SPEC>;
        ///Field `PA` reader - Peripheral address
        pub type PA_R = crate::FieldReader<u32>;
        ///Field `PA` writer - Peripheral address
        pub type PA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            pub fn pa(&self) -> PA_R {
                PA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Peripheral address
            #[inline(always)]
            #[must_use]
            pub fn pa(&mut self) -> PA_W<PADDR7_SPEC> {
                PA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 7 peripheral address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`paddr7::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`paddr7::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PADDR7_SPEC;
        impl crate::RegisterSpec for PADDR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`paddr7::R`](R) reader structure
        impl crate::Readable for PADDR7_SPEC {}
        ///`write(|w| ..)` method takes [`paddr7::W`](W) writer structure
        impl crate::Writable for PADDR7_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PADDR7 to value 0
        impl crate::Resettable for PADDR7_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///MADDR7 (rw) register accessor: DMA channel 7 memory address register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@maddr7`]
    ///module
    pub type MADDR7 = crate::Reg<maddr7::MADDR7_SPEC>;
    ///DMA channel 7 memory address register
    pub mod maddr7 {
        ///Register `MADDR7` reader
        pub type R = crate::R<MADDR7_SPEC>;
        ///Register `MADDR7` writer
        pub type W = crate::W<MADDR7_SPEC>;
        ///Field `MA` reader - Memory address
        pub type MA_R = crate::FieldReader<u32>;
        ///Field `MA` writer - Memory address
        pub type MA_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            pub fn ma(&self) -> MA_R {
                MA_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - Memory address
            #[inline(always)]
            #[must_use]
            pub fn ma(&mut self) -> MA_W<MADDR7_SPEC> {
                MA_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA channel 7 memory address register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`maddr7::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`maddr7::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MADDR7_SPEC;
        impl crate::RegisterSpec for MADDR7_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`maddr7::R`](R) reader structure
        impl crate::Readable for MADDR7_SPEC {}
        ///`write(|w| ..)` method takes [`maddr7::W`](W) writer structure
        impl crate::Writable for MADDR7_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MADDR7 to value 0
        impl crate::Resettable for MADDR7_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Independent watchdog
pub struct IWDG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for IWDG {}
impl IWDG {
    ///Pointer to the register block
    pub const PTR: *const iwdg::RegisterBlock = 0x4000_3000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const iwdg::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for IWDG {
    type Target = iwdg::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for IWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IWDG").finish()
    }
}
///Independent watchdog
pub mod iwdg {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr: CTLR,
        pscr: PSCR,
        rldr: RLDR,
        statr: STATR,
    }
    impl RegisterBlock {
        ///0x00 - Key register (IWDG_CTLR)
        #[inline(always)]
        pub const fn ctlr(&self) -> &CTLR {
            &self.ctlr
        }
        ///0x04 - Prescaler register (IWDG_PSCR)
        #[inline(always)]
        pub const fn pscr(&self) -> &PSCR {
            &self.pscr
        }
        ///0x08 - Reload register (IWDG_RLDR)
        #[inline(always)]
        pub const fn rldr(&self) -> &RLDR {
            &self.rldr
        }
        ///0x0c - Status register (IWDG_SR)
        #[inline(always)]
        pub const fn statr(&self) -> &STATR {
            &self.statr
        }
    }
    ///CTLR (w) register accessor: Key register (IWDG_CTLR)
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr`]
    ///module
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Key register (IWDG_CTLR)
    pub mod ctlr {
        ///Register `CTLR` writer
        pub type W = crate::W<CTLR_SPEC>;
        ///Field `KEY` writer - Key value
        pub type KEY_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl W {
            ///Bits 0:15 - Key value
            #[inline(always)]
            #[must_use]
            pub fn key(&mut self) -> KEY_W<CTLR_SPEC> {
                KEY_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Key register (IWDG_CTLR)
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ctlr::W`](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PSCR (rw) register accessor: Prescaler register (IWDG_PSCR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`pscr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pscr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@pscr`]
    ///module
    pub type PSCR = crate::Reg<pscr::PSCR_SPEC>;
    ///Prescaler register (IWDG_PSCR)
    pub mod pscr {
        ///Register `PSCR` reader
        pub type R = crate::R<PSCR_SPEC>;
        ///Register `PSCR` writer
        pub type W = crate::W<PSCR_SPEC>;
        ///Field `PR` reader - Prescaler divider
        pub type PR_R = crate::FieldReader;
        ///Field `PR` writer - Prescaler divider
        pub type PR_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        impl R {
            ///Bits 0:2 - Prescaler divider
            #[inline(always)]
            pub fn pr(&self) -> PR_R {
                PR_R::new((self.bits & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:2 - Prescaler divider
            #[inline(always)]
            #[must_use]
            pub fn pr(&mut self) -> PR_W<PSCR_SPEC> {
                PR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Prescaler register (IWDG_PSCR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`pscr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pscr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PSCR_SPEC;
        impl crate::RegisterSpec for PSCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`pscr::R`](R) reader structure
        impl crate::Readable for PSCR_SPEC {}
        ///`write(|w| ..)` method takes [`pscr::W`](W) writer structure
        impl crate::Writable for PSCR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PSCR to value 0
        impl crate::Resettable for PSCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RLDR (rw) register accessor: Reload register (IWDG_RLDR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rldr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rldr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rldr`]
    ///module
    pub type RLDR = crate::Reg<rldr::RLDR_SPEC>;
    ///Reload register (IWDG_RLDR)
    pub mod rldr {
        ///Register `RLDR` reader
        pub type R = crate::R<RLDR_SPEC>;
        ///Register `RLDR` writer
        pub type W = crate::W<RLDR_SPEC>;
        ///Field `RL` reader - Watchdog counter reload value
        pub type RL_R = crate::FieldReader<u16>;
        ///Field `RL` writer - Watchdog counter reload value
        pub type RL_W<'a, REG> = crate::FieldWriter<'a, REG, 12, u16>;
        impl R {
            ///Bits 0:11 - Watchdog counter reload value
            #[inline(always)]
            pub fn rl(&self) -> RL_R {
                RL_R::new((self.bits & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:11 - Watchdog counter reload value
            #[inline(always)]
            #[must_use]
            pub fn rl(&mut self) -> RL_W<RLDR_SPEC> {
                RL_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Reload register (IWDG_RLDR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rldr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rldr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RLDR_SPEC;
        impl crate::RegisterSpec for RLDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rldr::R`](R) reader structure
        impl crate::Readable for RLDR_SPEC {}
        ///`write(|w| ..)` method takes [`rldr::W`](W) writer structure
        impl crate::Writable for RLDR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RLDR to value 0x0fff
        impl crate::Resettable for RLDR_SPEC {
            const RESET_VALUE: u32 = 0x0fff;
        }
    }
    ///STATR (r) register accessor: Status register (IWDG_SR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@statr`]
    ///module
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register (IWDG_SR)
    pub mod statr {
        ///Register `STATR` reader
        pub type R = crate::R<STATR_SPEC>;
        ///Field `PVU` reader - Watchdog prescaler value update
        pub type PVU_R = crate::BitReader;
        ///Field `RVU` reader - Watchdog counter reload value update
        pub type RVU_R = crate::BitReader;
        impl R {
            ///Bit 0 - Watchdog prescaler value update
            #[inline(always)]
            pub fn pvu(&self) -> PVU_R {
                PVU_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Watchdog counter reload value update
            #[inline(always)]
            pub fn rvu(&self) -> RVU_R {
                RVU_R::new(((self.bits >> 1) & 1) != 0)
            }
        }
        ///Status register (IWDG_SR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`statr::R`](R) reader structure
        impl crate::Readable for STATR_SPEC {}
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Window watchdog
pub struct WWDG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for WWDG {}
impl WWDG {
    ///Pointer to the register block
    pub const PTR: *const wwdg::RegisterBlock = 0x4000_2c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const wwdg::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for WWDG {
    type Target = wwdg::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for WWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WWDG").finish()
    }
}
///Window watchdog
pub mod wwdg {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr: CTLR,
        cfgr: CFGR,
        statr: STATR,
    }
    impl RegisterBlock {
        ///0x00 - Control register (WWDG_CR)
        #[inline(always)]
        pub const fn ctlr(&self) -> &CTLR {
            &self.ctlr
        }
        ///0x04 - Configuration register (WWDG_CFR)
        #[inline(always)]
        pub const fn cfgr(&self) -> &CFGR {
            &self.cfgr
        }
        ///0x08 - Status register (WWDG_SR)
        #[inline(always)]
        pub const fn statr(&self) -> &STATR {
            &self.statr
        }
    }
    ///CTLR (rw) register accessor: Control register (WWDG_CR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr`]
    ///module
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Control register (WWDG_CR)
    pub mod ctlr {
        ///Register `CTLR` reader
        pub type R = crate::R<CTLR_SPEC>;
        ///Register `CTLR` writer
        pub type W = crate::W<CTLR_SPEC>;
        ///Field `T` reader - 7-bit counter (MSB to LSB)
        pub type T_R = crate::FieldReader;
        ///Field `T` writer - 7-bit counter (MSB to LSB)
        pub type T_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
        ///Field `WDGA` reader - Activation bit
        pub type WDGA_R = crate::BitReader;
        ///Field `WDGA` writer - Activation bit
        pub type WDGA_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:6 - 7-bit counter (MSB to LSB)
            #[inline(always)]
            pub fn t(&self) -> T_R {
                T_R::new((self.bits & 0x7f) as u8)
            }
            ///Bit 7 - Activation bit
            #[inline(always)]
            pub fn wdga(&self) -> WDGA_R {
                WDGA_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - 7-bit counter (MSB to LSB)
            #[inline(always)]
            #[must_use]
            pub fn t(&mut self) -> T_W<CTLR_SPEC> {
                T_W::new(self, 0)
            }
            ///Bit 7 - Activation bit
            #[inline(always)]
            #[must_use]
            pub fn wdga(&mut self) -> WDGA_W<CTLR_SPEC> {
                WDGA_W::new(self, 7)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register (WWDG_CR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr::R`](R) reader structure
        impl crate::Readable for CTLR_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr::W`](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR to value 0x7f
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: u32 = 0x7f;
        }
    }
    ///CFGR (rw) register accessor: Configuration register (WWDG_CFR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr`]
    ///module
    pub type CFGR = crate::Reg<cfgr::CFGR_SPEC>;
    ///Configuration register (WWDG_CFR)
    pub mod cfgr {
        ///Register `CFGR` reader
        pub type R = crate::R<CFGR_SPEC>;
        ///Register `CFGR` writer
        pub type W = crate::W<CFGR_SPEC>;
        ///Field `W` reader - 7-bit window value
        pub type W_R = crate::FieldReader;
        ///Field `W` writer - 7-bit window value
        pub type W_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
        ///Field `WDGTB` reader - Timer Base
        pub type WDGTB_R = crate::FieldReader;
        ///Field `WDGTB` writer - Timer Base
        pub type WDGTB_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `EWI` reader - Early Wakeup Interrupt
        pub type EWI_R = crate::BitReader;
        ///Field `EWI` writer - Early Wakeup Interrupt
        pub type EWI_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:6 - 7-bit window value
            #[inline(always)]
            pub fn w(&self) -> W_R {
                W_R::new((self.bits & 0x7f) as u8)
            }
            ///Bits 7:8 - Timer Base
            #[inline(always)]
            pub fn wdgtb(&self) -> WDGTB_R {
                WDGTB_R::new(((self.bits >> 7) & 3) as u8)
            }
            ///Bit 9 - Early Wakeup Interrupt
            #[inline(always)]
            pub fn ewi(&self) -> EWI_R {
                EWI_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:6 - 7-bit window value
            #[inline(always)]
            #[must_use]
            pub fn w(&mut self) -> W_W<CFGR_SPEC> {
                W_W::new(self, 0)
            }
            ///Bits 7:8 - Timer Base
            #[inline(always)]
            #[must_use]
            pub fn wdgtb(&mut self) -> WDGTB_W<CFGR_SPEC> {
                WDGTB_W::new(self, 7)
            }
            ///Bit 9 - Early Wakeup Interrupt
            #[inline(always)]
            #[must_use]
            pub fn ewi(&mut self) -> EWI_W<CFGR_SPEC> {
                EWI_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Configuration register (WWDG_CFR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR_SPEC;
        impl crate::RegisterSpec for CFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr::R`](R) reader structure
        impl crate::Readable for CFGR_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr::W`](W) writer structure
        impl crate::Writable for CFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR to value 0x7f
        impl crate::Resettable for CFGR_SPEC {
            const RESET_VALUE: u32 = 0x7f;
        }
    }
    ///STATR (rw) register accessor: Status register (WWDG_SR)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@statr`]
    ///module
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register (WWDG_SR)
    pub mod statr {
        ///Register `STATR` reader
        pub type R = crate::R<STATR_SPEC>;
        ///Register `STATR` writer
        pub type W = crate::W<STATR_SPEC>;
        ///Field `WEIF` reader - Early Wakeup Interrupt Flag
        pub type WEIF_R = crate::BitReader;
        ///Field `WEIF` writer - Early Wakeup Interrupt Flag
        pub type WEIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Early Wakeup Interrupt Flag
            #[inline(always)]
            pub fn weif(&self) -> WEIF_R {
                WEIF_R::new((self.bits & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Early Wakeup Interrupt Flag
            #[inline(always)]
            #[must_use]
            pub fn weif(&mut self) -> WEIF_W<STATR_SPEC> {
                WEIF_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Status register (WWDG_SR)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`statr::R`](R) reader structure
        impl crate::Readable for STATR_SPEC {}
        ///`write(|w| ..)` method takes [`statr::W`](W) writer structure
        impl crate::Writable for STATR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Advanced timer
pub struct TIM1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for TIM1 {}
impl TIM1 {
    ///Pointer to the register block
    pub const PTR: *const tim1::RegisterBlock = 0x4001_2c00 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const tim1::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for TIM1 {
    type Target = tim1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for TIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM1").finish()
    }
}
///Advanced timer
pub mod tim1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr1: CTLR1,
        ctlr2: CTLR2,
        smcfgr: SMCFGR,
        dmaintenr: DMAINTENR,
        intfr: INTFR,
        swevgr: SWEVGR,
        _reserved_6_chctlr1: [u8; 0x04],
        _reserved_7_chctlr2: [u8; 0x04],
        ccer: CCER,
        cnt: CNT,
        psc: PSC,
        atrlr: ATRLR,
        rptcr: RPTCR,
        ch1cvr: CH1CVR,
        ch2cvr: CH2CVR,
        ch3cvr: CH3CVR,
        ch4cvr: CH4CVR,
        bdtr: BDTR,
        dmacfgr: DMACFGR,
        dmaadr: DMAADR,
    }
    impl RegisterBlock {
        ///0x00 - control register 1
        #[inline(always)]
        pub const fn ctlr1(&self) -> &CTLR1 {
            &self.ctlr1
        }
        ///0x04 - control register 2
        #[inline(always)]
        pub const fn ctlr2(&self) -> &CTLR2 {
            &self.ctlr2
        }
        ///0x08 - slave mode control register
        #[inline(always)]
        pub const fn smcfgr(&self) -> &SMCFGR {
            &self.smcfgr
        }
        ///0x0c - DMA/Interrupt enable register
        #[inline(always)]
        pub const fn dmaintenr(&self) -> &DMAINTENR {
            &self.dmaintenr
        }
        ///0x10 - status register
        #[inline(always)]
        pub const fn intfr(&self) -> &INTFR {
            &self.intfr
        }
        ///0x14 - event generation register
        #[inline(always)]
        pub const fn swevgr(&self) -> &SWEVGR {
            &self.swevgr
        }
        ///0x18 - capture/compare mode register 1 (input mode)
        #[inline(always)]
        pub const fn chctlr1_input(&self) -> &CHCTLR1_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24).cast() }
        }
        ///0x18 - capture/compare mode register (output mode)
        #[inline(always)]
        pub const fn chctlr1_output(&self) -> &CHCTLR1_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24).cast() }
        }
        ///0x1c - capture/compare mode register 2 (input mode)
        #[inline(always)]
        pub const fn chctlr2_input(&self) -> &CHCTLR2_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28).cast() }
        }
        ///0x1c - capture/compare mode register (output mode)
        #[inline(always)]
        pub const fn chctlr2_output(&self) -> &CHCTLR2_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28).cast() }
        }
        ///0x20 - capture/compare enable register
        #[inline(always)]
        pub const fn ccer(&self) -> &CCER {
            &self.ccer
        }
        ///0x24 - counter
        #[inline(always)]
        pub const fn cnt(&self) -> &CNT {
            &self.cnt
        }
        ///0x28 - prescaler
        #[inline(always)]
        pub const fn psc(&self) -> &PSC {
            &self.psc
        }
        ///0x2c - auto-reload register
        #[inline(always)]
        pub const fn atrlr(&self) -> &ATRLR {
            &self.atrlr
        }
        ///0x30 - repetition counter register
        #[inline(always)]
        pub const fn rptcr(&self) -> &RPTCR {
            &self.rptcr
        }
        ///0x34 - capture/compare register 1
        #[inline(always)]
        pub const fn ch1cvr(&self) -> &CH1CVR {
            &self.ch1cvr
        }
        ///0x38 - capture/compare register 2
        #[inline(always)]
        pub const fn ch2cvr(&self) -> &CH2CVR {
            &self.ch2cvr
        }
        ///0x3c - capture/compare register 3
        #[inline(always)]
        pub const fn ch3cvr(&self) -> &CH3CVR {
            &self.ch3cvr
        }
        ///0x40 - capture/compare register 4
        #[inline(always)]
        pub const fn ch4cvr(&self) -> &CH4CVR {
            &self.ch4cvr
        }
        ///0x44 - break and dead-time register
        #[inline(always)]
        pub const fn bdtr(&self) -> &BDTR {
            &self.bdtr
        }
        ///0x48 - DMA control register
        #[inline(always)]
        pub const fn dmacfgr(&self) -> &DMACFGR {
            &self.dmacfgr
        }
        ///0x4c - DMA address for full transfer
        #[inline(always)]
        pub const fn dmaadr(&self) -> &DMAADR {
            &self.dmaadr
        }
    }
    ///CTLR1 (rw) register accessor: control register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr1`]
    ///module
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub type R = crate::R<CTLR1_SPEC>;
        ///Register `CTLR1` writer
        pub type W = crate::W<CTLR1_SPEC>;
        ///Field `CEN` reader - Counter enable
        pub type CEN_R = crate::BitReader;
        ///Field `CEN` writer - Counter enable
        pub type CEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `UDIS` reader - Update disable
        pub type UDIS_R = crate::BitReader;
        ///Field `UDIS` writer - Update disable
        pub type UDIS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `URS` reader - Update request source
        pub type URS_R = crate::BitReader;
        ///Field `URS` writer - Update request source
        pub type URS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OPM` reader - One-pulse mode
        pub type OPM_R = crate::BitReader;
        ///Field `OPM` writer - One-pulse mode
        pub type OPM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CMS` reader - Center-aligned mode selection
        pub type CMS_R = crate::FieldReader;
        ///Field `CMS` writer - Center-aligned mode selection
        pub type CMS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `ARPE` reader - Auto-reload preload enable
        pub type ARPE_R = crate::BitReader;
        ///Field `ARPE` writer - Auto-reload preload enable
        pub type ARPE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CKD` reader - Clock division
        pub type CKD_R = crate::FieldReader;
        ///Field `CKD` writer - Clock division
        pub type CKD_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `TMR_CAP_OV_EN` reader - Timer capture value configuration enable
        pub type TMR_CAP_OV_EN_R = crate::BitReader;
        ///Field `TMR_CAP_OV_EN` writer - Timer capture value configuration enable
        pub type TMR_CAP_OV_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TMR_CAP_LVL_EN` reader - Timer capture level indication enable
        pub type TMR_CAP_LVL_EN_R = crate::BitReader;
        ///Field `TMR_CAP_LVL_EN` writer - Timer capture level indication enable
        pub type TMR_CAP_LVL_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Counter enable
            #[inline(always)]
            pub fn cen(&self) -> CEN_R {
                CEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            pub fn udis(&self) -> UDIS_R {
                UDIS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            pub fn urs(&self) -> URS_R {
                URS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            pub fn opm(&self) -> OPM_R {
                OPM_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            pub fn cms(&self) -> CMS_R {
                CMS_R::new(((self.bits >> 5) & 3) as u8)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            pub fn arpe(&self) -> ARPE_R {
                ARPE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            pub fn ckd(&self) -> CKD_R {
                CKD_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 14 - Timer capture value configuration enable
            #[inline(always)]
            pub fn tmr_cap_ov_en(&self) -> TMR_CAP_OV_EN_R {
                TMR_CAP_OV_EN_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Timer capture level indication enable
            #[inline(always)]
            pub fn tmr_cap_lvl_en(&self) -> TMR_CAP_LVL_EN_R {
                TMR_CAP_LVL_EN_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Counter enable
            #[inline(always)]
            #[must_use]
            pub fn cen(&mut self) -> CEN_W<CTLR1_SPEC> {
                CEN_W::new(self, 0)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            #[must_use]
            pub fn udis(&mut self) -> UDIS_W<CTLR1_SPEC> {
                UDIS_W::new(self, 1)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            #[must_use]
            pub fn urs(&mut self) -> URS_W<CTLR1_SPEC> {
                URS_W::new(self, 2)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            #[must_use]
            pub fn opm(&mut self) -> OPM_W<CTLR1_SPEC> {
                OPM_W::new(self, 3)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CTLR1_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            #[must_use]
            pub fn cms(&mut self) -> CMS_W<CTLR1_SPEC> {
                CMS_W::new(self, 5)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            #[must_use]
            pub fn arpe(&mut self) -> ARPE_W<CTLR1_SPEC> {
                ARPE_W::new(self, 7)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            #[must_use]
            pub fn ckd(&mut self) -> CKD_W<CTLR1_SPEC> {
                CKD_W::new(self, 8)
            }
            ///Bit 14 - Timer capture value configuration enable
            #[inline(always)]
            #[must_use]
            pub fn tmr_cap_ov_en(&mut self) -> TMR_CAP_OV_EN_W<CTLR1_SPEC> {
                TMR_CAP_OV_EN_W::new(self, 14)
            }
            ///Bit 15 - Timer capture level indication enable
            #[inline(always)]
            #[must_use]
            pub fn tmr_cap_lvl_en(&mut self) -> TMR_CAP_LVL_EN_W<CTLR1_SPEC> {
                TMR_CAP_LVL_EN_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr1::R`](R) reader structure
        impl crate::Readable for CTLR1_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr1::W`](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR2 (rw) register accessor: control register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr2`]
    ///module
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub type R = crate::R<CTLR2_SPEC>;
        ///Register `CTLR2` writer
        pub type W = crate::W<CTLR2_SPEC>;
        ///Field `CCPC` reader - Capture/compare preloaded control
        pub type CCPC_R = crate::BitReader;
        ///Field `CCPC` writer - Capture/compare preloaded control
        pub type CCPC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CCUS` reader - Capture/compare control update selection
        pub type CCUS_R = crate::BitReader;
        ///Field `CCUS` writer - Capture/compare control update selection
        pub type CCUS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CCDS` reader - Capture/compare DMA selection
        pub type CCDS_R = crate::BitReader;
        ///Field `CCDS` writer - Capture/compare DMA selection
        pub type CCDS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MMS` reader - Master mode selection
        pub type MMS_R = crate::FieldReader;
        ///Field `MMS` writer - Master mode selection
        pub type MMS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `TI1S` reader - TI1 selection
        pub type TI1S_R = crate::BitReader;
        ///Field `TI1S` writer - TI1 selection
        pub type TI1S_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS1` reader - Output Idle state 1
        pub type OIS1_R = crate::BitReader;
        ///Field `OIS1` writer - Output Idle state 1
        pub type OIS1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS1N` reader - Output Idle state 1
        pub type OIS1N_R = crate::BitReader;
        ///Field `OIS1N` writer - Output Idle state 1
        pub type OIS1N_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS2` reader - Output Idle state 2
        pub type OIS2_R = crate::BitReader;
        ///Field `OIS2` writer - Output Idle state 2
        pub type OIS2_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS2N` reader - Output Idle state 2
        pub type OIS2N_R = crate::BitReader;
        ///Field `OIS2N` writer - Output Idle state 2
        pub type OIS2N_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS3` reader - Output Idle state 3
        pub type OIS3_R = crate::BitReader;
        ///Field `OIS3` writer - Output Idle state 3
        pub type OIS3_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS3N` reader - Output Idle state 3
        pub type OIS3N_R = crate::BitReader;
        ///Field `OIS3N` writer - Output Idle state 3
        pub type OIS3N_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OIS4` reader - Output Idle state 4
        pub type OIS4_R = crate::BitReader;
        ///Field `OIS4` writer - Output Idle state 4
        pub type OIS4_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Capture/compare preloaded control
            #[inline(always)]
            pub fn ccpc(&self) -> CCPC_R {
                CCPC_R::new((self.bits & 1) != 0)
            }
            ///Bit 2 - Capture/compare control update selection
            #[inline(always)]
            pub fn ccus(&self) -> CCUS_R {
                CCUS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            pub fn ccds(&self) -> CCDS_R {
                CCDS_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            pub fn mms(&self) -> MMS_R {
                MMS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            pub fn ti1s(&self) -> TI1S_R {
                TI1S_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Output Idle state 1
            #[inline(always)]
            pub fn ois1(&self) -> OIS1_R {
                OIS1_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Output Idle state 1
            #[inline(always)]
            pub fn ois1n(&self) -> OIS1N_R {
                OIS1N_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Output Idle state 2
            #[inline(always)]
            pub fn ois2(&self) -> OIS2_R {
                OIS2_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output Idle state 2
            #[inline(always)]
            pub fn ois2n(&self) -> OIS2N_R {
                OIS2N_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Output Idle state 3
            #[inline(always)]
            pub fn ois3(&self) -> OIS3_R {
                OIS3_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Output Idle state 3
            #[inline(always)]
            pub fn ois3n(&self) -> OIS3N_R {
                OIS3N_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Output Idle state 4
            #[inline(always)]
            pub fn ois4(&self) -> OIS4_R {
                OIS4_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/compare preloaded control
            #[inline(always)]
            #[must_use]
            pub fn ccpc(&mut self) -> CCPC_W<CTLR2_SPEC> {
                CCPC_W::new(self, 0)
            }
            ///Bit 2 - Capture/compare control update selection
            #[inline(always)]
            #[must_use]
            pub fn ccus(&mut self) -> CCUS_W<CTLR2_SPEC> {
                CCUS_W::new(self, 2)
            }
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            #[must_use]
            pub fn ccds(&mut self) -> CCDS_W<CTLR2_SPEC> {
                CCDS_W::new(self, 3)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            #[must_use]
            pub fn mms(&mut self) -> MMS_W<CTLR2_SPEC> {
                MMS_W::new(self, 4)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            #[must_use]
            pub fn ti1s(&mut self) -> TI1S_W<CTLR2_SPEC> {
                TI1S_W::new(self, 7)
            }
            ///Bit 8 - Output Idle state 1
            #[inline(always)]
            #[must_use]
            pub fn ois1(&mut self) -> OIS1_W<CTLR2_SPEC> {
                OIS1_W::new(self, 8)
            }
            ///Bit 9 - Output Idle state 1
            #[inline(always)]
            #[must_use]
            pub fn ois1n(&mut self) -> OIS1N_W<CTLR2_SPEC> {
                OIS1N_W::new(self, 9)
            }
            ///Bit 10 - Output Idle state 2
            #[inline(always)]
            #[must_use]
            pub fn ois2(&mut self) -> OIS2_W<CTLR2_SPEC> {
                OIS2_W::new(self, 10)
            }
            ///Bit 11 - Output Idle state 2
            #[inline(always)]
            #[must_use]
            pub fn ois2n(&mut self) -> OIS2N_W<CTLR2_SPEC> {
                OIS2N_W::new(self, 11)
            }
            ///Bit 12 - Output Idle state 3
            #[inline(always)]
            #[must_use]
            pub fn ois3(&mut self) -> OIS3_W<CTLR2_SPEC> {
                OIS3_W::new(self, 12)
            }
            ///Bit 13 - Output Idle state 3
            #[inline(always)]
            #[must_use]
            pub fn ois3n(&mut self) -> OIS3N_W<CTLR2_SPEC> {
                OIS3N_W::new(self, 13)
            }
            ///Bit 14 - Output Idle state 4
            #[inline(always)]
            #[must_use]
            pub fn ois4(&mut self) -> OIS4_W<CTLR2_SPEC> {
                OIS4_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr2::R`](R) reader structure
        impl crate::Readable for CTLR2_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr2::W`](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SMCFGR (rw) register accessor: slave mode control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`smcfgr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`smcfgr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@smcfgr`]
    ///module
    pub type SMCFGR = crate::Reg<smcfgr::SMCFGR_SPEC>;
    ///slave mode control register
    pub mod smcfgr {
        ///Register `SMCFGR` reader
        pub type R = crate::R<SMCFGR_SPEC>;
        ///Register `SMCFGR` writer
        pub type W = crate::W<SMCFGR_SPEC>;
        ///Field `SMS` reader - Slave mode selection
        pub type SMS_R = crate::FieldReader;
        ///Field `SMS` writer - Slave mode selection
        pub type SMS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `TS` reader - Trigger selection
        pub type TS_R = crate::FieldReader;
        ///Field `TS` writer - Trigger selection
        pub type TS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `MSM` reader - Master/Slave mode
        pub type MSM_R = crate::BitReader;
        ///Field `MSM` writer - Master/Slave mode
        pub type MSM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ETF` reader - External trigger filter
        pub type ETF_R = crate::FieldReader;
        ///Field `ETF` writer - External trigger filter
        pub type ETF_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `ETPS` reader - External trigger prescaler
        pub type ETPS_R = crate::FieldReader;
        ///Field `ETPS` writer - External trigger prescaler
        pub type ETPS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `ECE` reader - External clock enable
        pub type ECE_R = crate::BitReader;
        ///Field `ECE` writer - External clock enable
        pub type ECE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ETP` reader - External trigger polarity
        pub type ETP_R = crate::BitReader;
        impl R {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            pub fn sms(&self) -> SMS_R {
                SMS_R::new((self.bits & 7) as u8)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            pub fn ts(&self) -> TS_R {
                TS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            pub fn msm(&self) -> MSM_R {
                MSM_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            pub fn etf(&self) -> ETF_R {
                ETF_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            pub fn etps(&self) -> ETPS_R {
                ETPS_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            pub fn ece(&self) -> ECE_R {
                ECE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            pub fn etp(&self) -> ETP_R {
                ETP_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            #[must_use]
            pub fn sms(&mut self) -> SMS_W<SMCFGR_SPEC> {
                SMS_W::new(self, 0)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            #[must_use]
            pub fn ts(&mut self) -> TS_W<SMCFGR_SPEC> {
                TS_W::new(self, 4)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            #[must_use]
            pub fn msm(&mut self) -> MSM_W<SMCFGR_SPEC> {
                MSM_W::new(self, 7)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            #[must_use]
            pub fn etf(&mut self) -> ETF_W<SMCFGR_SPEC> {
                ETF_W::new(self, 8)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            #[must_use]
            pub fn etps(&mut self) -> ETPS_W<SMCFGR_SPEC> {
                ETPS_W::new(self, 12)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            #[must_use]
            pub fn ece(&mut self) -> ECE_W<SMCFGR_SPEC> {
                ECE_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///slave mode control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`smcfgr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`smcfgr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SMCFGR_SPEC;
        impl crate::RegisterSpec for SMCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`smcfgr::R`](R) reader structure
        impl crate::Readable for SMCFGR_SPEC {}
        ///`write(|w| ..)` method takes [`smcfgr::W`](W) writer structure
        impl crate::Writable for SMCFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SMCFGR to value 0
        impl crate::Resettable for SMCFGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DMAINTENR (rw) register accessor: DMA/Interrupt enable register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaintenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaintenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dmaintenr`]
    ///module
    pub type DMAINTENR = crate::Reg<dmaintenr::DMAINTENR_SPEC>;
    ///DMA/Interrupt enable register
    pub mod dmaintenr {
        ///Register `DMAINTENR` reader
        pub type R = crate::R<DMAINTENR_SPEC>;
        ///Register `DMAINTENR` writer
        pub type W = crate::W<DMAINTENR_SPEC>;
        ///Field `UIE` reader - Update interrupt enable
        pub type UIE_R = crate::BitReader;
        ///Field `UIE` writer - Update interrupt enable
        pub type UIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1IE` reader - Capture/Compare 1 interrupt enable
        pub type CC1IE_R = crate::BitReader;
        ///Field `CC1IE` writer - Capture/Compare 1 interrupt enable
        pub type CC1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2IE` reader - Capture/Compare 2 interrupt enable
        pub type CC2IE_R = crate::BitReader;
        ///Field `CC2IE` writer - Capture/Compare 2 interrupt enable
        pub type CC2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3IE` reader - Capture/Compare 3 interrupt enable
        pub type CC3IE_R = crate::BitReader;
        ///Field `CC3IE` writer - Capture/Compare 3 interrupt enable
        pub type CC3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4IE` reader - Capture/Compare 4 interrupt enable
        pub type CC4IE_R = crate::BitReader;
        ///Field `CC4IE` writer - Capture/Compare 4 interrupt enable
        pub type CC4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `COMIE` reader - COM interrupt enable
        pub type COMIE_R = crate::BitReader;
        ///Field `COMIE` writer - COM interrupt enable
        pub type COMIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIE` reader - Trigger interrupt enable
        pub type TIE_R = crate::BitReader;
        ///Field `TIE` writer - Trigger interrupt enable
        pub type TIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BIE` reader - Break interrupt enable
        pub type BIE_R = crate::BitReader;
        ///Field `BIE` writer - Break interrupt enable
        pub type BIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `UDE` reader - Update DMA request enable
        pub type UDE_R = crate::BitReader;
        ///Field `UDE` writer - Update DMA request enable
        pub type UDE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1DE` reader - Capture/Compare 1 DMA request enable
        pub type CC1DE_R = crate::BitReader;
        ///Field `CC1DE` writer - Capture/Compare 1 DMA request enable
        pub type CC1DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2DE` reader - Capture/Compare 2 DMA request enable
        pub type CC2DE_R = crate::BitReader;
        ///Field `CC2DE` writer - Capture/Compare 2 DMA request enable
        pub type CC2DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3DE` reader - Capture/Compare 3 DMA request enable
        pub type CC3DE_R = crate::BitReader;
        ///Field `CC3DE` writer - Capture/Compare 3 DMA request enable
        pub type CC3DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4DE` reader - Capture/Compare 4 DMA request enable
        pub type CC4DE_R = crate::BitReader;
        ///Field `CC4DE` writer - Capture/Compare 4 DMA request enable
        pub type CC4DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `COMDE` reader - COM DMA request enable
        pub type COMDE_R = crate::BitReader;
        ///Field `COMDE` writer - COM DMA request enable
        pub type COMDE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TDE` reader - Trigger DMA request enable
        pub type TDE_R = crate::BitReader;
        ///Field `TDE` writer - Trigger DMA request enable
        pub type TDE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            pub fn uie(&self) -> UIE_R {
                UIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            pub fn cc1ie(&self) -> CC1IE_R {
                CC1IE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            pub fn cc2ie(&self) -> CC2IE_R {
                CC2IE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            pub fn cc3ie(&self) -> CC3IE_R {
                CC3IE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            pub fn cc4ie(&self) -> CC4IE_R {
                CC4IE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - COM interrupt enable
            #[inline(always)]
            pub fn comie(&self) -> COMIE_R {
                COMIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            pub fn tie(&self) -> TIE_R {
                TIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Break interrupt enable
            #[inline(always)]
            pub fn bie(&self) -> BIE_R {
                BIE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            pub fn ude(&self) -> UDE_R {
                UDE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            pub fn cc1de(&self) -> CC1DE_R {
                CC1DE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            pub fn cc2de(&self) -> CC2DE_R {
                CC2DE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            pub fn cc3de(&self) -> CC3DE_R {
                CC3DE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            pub fn cc4de(&self) -> CC4DE_R {
                CC4DE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - COM DMA request enable
            #[inline(always)]
            pub fn comde(&self) -> COMDE_R {
                COMDE_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            pub fn tde(&self) -> TDE_R {
                TDE_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn uie(&mut self) -> UIE_W<DMAINTENR_SPEC> {
                UIE_W::new(self, 0)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc1ie(&mut self) -> CC1IE_W<DMAINTENR_SPEC> {
                CC1IE_W::new(self, 1)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc2ie(&mut self) -> CC2IE_W<DMAINTENR_SPEC> {
                CC2IE_W::new(self, 2)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc3ie(&mut self) -> CC3IE_W<DMAINTENR_SPEC> {
                CC3IE_W::new(self, 3)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc4ie(&mut self) -> CC4IE_W<DMAINTENR_SPEC> {
                CC4IE_W::new(self, 4)
            }
            ///Bit 5 - COM interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn comie(&mut self) -> COMIE_W<DMAINTENR_SPEC> {
                COMIE_W::new(self, 5)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tie(&mut self) -> TIE_W<DMAINTENR_SPEC> {
                TIE_W::new(self, 6)
            }
            ///Bit 7 - Break interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn bie(&mut self) -> BIE_W<DMAINTENR_SPEC> {
                BIE_W::new(self, 7)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn ude(&mut self) -> UDE_W<DMAINTENR_SPEC> {
                UDE_W::new(self, 8)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc1de(&mut self) -> CC1DE_W<DMAINTENR_SPEC> {
                CC1DE_W::new(self, 9)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc2de(&mut self) -> CC2DE_W<DMAINTENR_SPEC> {
                CC2DE_W::new(self, 10)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc3de(&mut self) -> CC3DE_W<DMAINTENR_SPEC> {
                CC3DE_W::new(self, 11)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc4de(&mut self) -> CC4DE_W<DMAINTENR_SPEC> {
                CC4DE_W::new(self, 12)
            }
            ///Bit 13 - COM DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn comde(&mut self) -> COMDE_W<DMAINTENR_SPEC> {
                COMDE_W::new(self, 13)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn tde(&mut self) -> TDE_W<DMAINTENR_SPEC> {
                TDE_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA/Interrupt enable register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaintenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaintenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DMAINTENR_SPEC;
        impl crate::RegisterSpec for DMAINTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dmaintenr::R`](R) reader structure
        impl crate::Readable for DMAINTENR_SPEC {}
        ///`write(|w| ..)` method takes [`dmaintenr::W`](W) writer structure
        impl crate::Writable for DMAINTENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DMAINTENR to value 0
        impl crate::Resettable for DMAINTENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///INTFR (rw) register accessor: status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intfr`]
    ///module
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///status register
    pub mod intfr {
        ///Register `INTFR` reader
        pub type R = crate::R<INTFR_SPEC>;
        ///Register `INTFR` writer
        pub type W = crate::W<INTFR_SPEC>;
        ///Field `UIF` reader - Update interrupt flag
        pub type UIF_R = crate::BitReader;
        ///Field `UIF` writer - Update interrupt flag
        pub type UIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1IF` reader - Capture/compare 1 interrupt flag
        pub type CC1IF_R = crate::BitReader;
        ///Field `CC1IF` writer - Capture/compare 1 interrupt flag
        pub type CC1IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2IF` reader - Capture/Compare 2 interrupt flag
        pub type CC2IF_R = crate::BitReader;
        ///Field `CC2IF` writer - Capture/Compare 2 interrupt flag
        pub type CC2IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3IF` reader - Capture/Compare 3 interrupt flag
        pub type CC3IF_R = crate::BitReader;
        ///Field `CC3IF` writer - Capture/Compare 3 interrupt flag
        pub type CC3IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4IF` reader - Capture/Compare 4 interrupt flag
        pub type CC4IF_R = crate::BitReader;
        ///Field `CC4IF` writer - Capture/Compare 4 interrupt flag
        pub type CC4IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `COMIF` reader - COM interrupt flag
        pub type COMIF_R = crate::BitReader;
        ///Field `COMIF` writer - COM interrupt flag
        pub type COMIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIF` reader - Trigger interrupt flag
        pub type TIF_R = crate::BitReader;
        ///Field `TIF` writer - Trigger interrupt flag
        pub type TIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BIF` reader - Break interrupt flag
        pub type BIF_R = crate::BitReader;
        ///Field `BIF` writer - Break interrupt flag
        pub type BIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1OF` reader - Capture/Compare 1 overcapture flag
        pub type CC1OF_R = crate::BitReader;
        ///Field `CC1OF` writer - Capture/Compare 1 overcapture flag
        pub type CC1OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2OF` reader - Capture/compare 2 overcapture flag
        pub type CC2OF_R = crate::BitReader;
        ///Field `CC2OF` writer - Capture/compare 2 overcapture flag
        pub type CC2OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3OF` reader - Capture/Compare 3 overcapture flag
        pub type CC3OF_R = crate::BitReader;
        ///Field `CC3OF` writer - Capture/Compare 3 overcapture flag
        pub type CC3OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4OF` reader - Capture/Compare 4 overcapture flag
        pub type CC4OF_R = crate::BitReader;
        ///Field `CC4OF` writer - Capture/Compare 4 overcapture flag
        pub type CC4OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            pub fn uif(&self) -> UIF_R {
                UIF_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            pub fn cc1if(&self) -> CC1IF_R {
                CC1IF_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            pub fn cc2if(&self) -> CC2IF_R {
                CC2IF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            pub fn cc3if(&self) -> CC3IF_R {
                CC3IF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            pub fn cc4if(&self) -> CC4IF_R {
                CC4IF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - COM interrupt flag
            #[inline(always)]
            pub fn comif(&self) -> COMIF_R {
                COMIF_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            pub fn tif(&self) -> TIF_R {
                TIF_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Break interrupt flag
            #[inline(always)]
            pub fn bif(&self) -> BIF_R {
                BIF_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            pub fn cc1of(&self) -> CC1OF_R {
                CC1OF_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            pub fn cc2of(&self) -> CC2OF_R {
                CC2OF_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            pub fn cc3of(&self) -> CC3OF_R {
                CC3OF_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            pub fn cc4of(&self) -> CC4OF_R {
                CC4OF_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn uif(&mut self) -> UIF_W<INTFR_SPEC> {
                UIF_W::new(self, 0)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc1if(&mut self) -> CC1IF_W<INTFR_SPEC> {
                CC1IF_W::new(self, 1)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc2if(&mut self) -> CC2IF_W<INTFR_SPEC> {
                CC2IF_W::new(self, 2)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc3if(&mut self) -> CC3IF_W<INTFR_SPEC> {
                CC3IF_W::new(self, 3)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc4if(&mut self) -> CC4IF_W<INTFR_SPEC> {
                CC4IF_W::new(self, 4)
            }
            ///Bit 5 - COM interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn comif(&mut self) -> COMIF_W<INTFR_SPEC> {
                COMIF_W::new(self, 5)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn tif(&mut self) -> TIF_W<INTFR_SPEC> {
                TIF_W::new(self, 6)
            }
            ///Bit 7 - Break interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn bif(&mut self) -> BIF_W<INTFR_SPEC> {
                BIF_W::new(self, 7)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc1of(&mut self) -> CC1OF_W<INTFR_SPEC> {
                CC1OF_W::new(self, 9)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc2of(&mut self) -> CC2OF_W<INTFR_SPEC> {
                CC2OF_W::new(self, 10)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc3of(&mut self) -> CC3OF_W<INTFR_SPEC> {
                CC3OF_W::new(self, 11)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc4of(&mut self) -> CC4OF_W<INTFR_SPEC> {
                CC4OF_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`intfr::R`](R) reader structure
        impl crate::Readable for INTFR_SPEC {}
        ///`write(|w| ..)` method takes [`intfr::W`](W) writer structure
        impl crate::Writable for INTFR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SWEVGR (w) register accessor: event generation register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`swevgr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@swevgr`]
    ///module
    pub type SWEVGR = crate::Reg<swevgr::SWEVGR_SPEC>;
    ///event generation register
    pub mod swevgr {
        ///Register `SWEVGR` writer
        pub type W = crate::W<SWEVGR_SPEC>;
        ///Field `UG` writer - Update generation
        pub type UG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1G` writer - Capture/compare 1 generation
        pub type CC1G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2G` writer - Capture/compare 2 generation
        pub type CC2G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3G` writer - Capture/compare 3 generation
        pub type CC3G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4G` writer - Capture/compare 4 generation
        pub type CC4G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `COMG` writer - Capture/Compare control update generation
        pub type COMG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TG` writer - Trigger generation
        pub type TG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BG` writer - Break generation
        pub type BG_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl W {
            ///Bit 0 - Update generation
            #[inline(always)]
            #[must_use]
            pub fn ug(&mut self) -> UG_W<SWEVGR_SPEC> {
                UG_W::new(self, 0)
            }
            ///Bit 1 - Capture/compare 1 generation
            #[inline(always)]
            #[must_use]
            pub fn cc1g(&mut self) -> CC1G_W<SWEVGR_SPEC> {
                CC1G_W::new(self, 1)
            }
            ///Bit 2 - Capture/compare 2 generation
            #[inline(always)]
            #[must_use]
            pub fn cc2g(&mut self) -> CC2G_W<SWEVGR_SPEC> {
                CC2G_W::new(self, 2)
            }
            ///Bit 3 - Capture/compare 3 generation
            #[inline(always)]
            #[must_use]
            pub fn cc3g(&mut self) -> CC3G_W<SWEVGR_SPEC> {
                CC3G_W::new(self, 3)
            }
            ///Bit 4 - Capture/compare 4 generation
            #[inline(always)]
            #[must_use]
            pub fn cc4g(&mut self) -> CC4G_W<SWEVGR_SPEC> {
                CC4G_W::new(self, 4)
            }
            ///Bit 5 - Capture/Compare control update generation
            #[inline(always)]
            #[must_use]
            pub fn comg(&mut self) -> COMG_W<SWEVGR_SPEC> {
                COMG_W::new(self, 5)
            }
            ///Bit 6 - Trigger generation
            #[inline(always)]
            #[must_use]
            pub fn tg(&mut self) -> TG_W<SWEVGR_SPEC> {
                TG_W::new(self, 6)
            }
            ///Bit 7 - Break generation
            #[inline(always)]
            #[must_use]
            pub fn bg(&mut self) -> BG_W<SWEVGR_SPEC> {
                BG_W::new(self, 7)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///event generation register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`swevgr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SWEVGR_SPEC;
        impl crate::RegisterSpec for SWEVGR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`swevgr::W`](W) writer structure
        impl crate::Writable for SWEVGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SWEVGR to value 0
        impl crate::Resettable for SWEVGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR1_Output (rw) register accessor: capture/compare mode register (output mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_output::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_output::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr1_output`]
    ///module
    pub type CHCTLR1_OUTPUT = crate::Reg<chctlr1_output::CHCTLR1_OUTPUT_SPEC>;
    ///capture/compare mode register (output mode)
    pub mod chctlr1_output {
        ///Register `CHCTLR1_Output` reader
        pub type R = crate::R<CHCTLR1_OUTPUT_SPEC>;
        ///Register `CHCTLR1_Output` writer
        pub type W = crate::W<CHCTLR1_OUTPUT_SPEC>;
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC1FE` reader - Output Compare 1 fast enable
        pub type OC1FE_R = crate::BitReader;
        ///Field `OC1FE` writer - Output Compare 1 fast enable
        pub type OC1FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC1PE` reader - Output Compare 1 preload enable
        pub type OC1PE_R = crate::BitReader;
        ///Field `OC1PE` writer - Output Compare 1 preload enable
        pub type OC1PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC1M` reader - Output Compare 1 mode
        pub type OC1M_R = crate::FieldReader;
        ///Field `OC1M` writer - Output Compare 1 mode
        pub type OC1M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC1CE` reader - Output Compare 1 clear enable
        pub type OC1CE_R = crate::BitReader;
        ///Field `OC1CE` writer - Output Compare 1 clear enable
        pub type OC1CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2S` reader - Capture/Compare 2 selection
        pub type CC2S_R = crate::FieldReader;
        ///Field `CC2S` writer - Capture/Compare 2 selection
        pub type CC2S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC2FE` reader - Output Compare 2 fast enable
        pub type OC2FE_R = crate::BitReader;
        ///Field `OC2FE` writer - Output Compare 2 fast enable
        pub type OC2FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC2PE` reader - Output Compare 2 preload enable
        pub type OC2PE_R = crate::BitReader;
        ///Field `OC2PE` writer - Output Compare 2 preload enable
        pub type OC2PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC2M` reader - Output Compare 2 mode
        pub type OC2M_R = crate::FieldReader;
        ///Field `OC2M` writer - Output Compare 2 mode
        pub type OC2M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC2CE` reader - Output Compare 2 clear enable
        pub type OC2CE_R = crate::BitReader;
        ///Field `OC2CE` writer - Output Compare 2 clear enable
        pub type OC2CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output Compare 1 fast enable
            #[inline(always)]
            pub fn oc1fe(&self) -> OC1FE_R {
                OC1FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output Compare 1 preload enable
            #[inline(always)]
            pub fn oc1pe(&self) -> OC1PE_R {
                OC1PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output Compare 1 mode
            #[inline(always)]
            pub fn oc1m(&self) -> OC1M_R {
                OC1M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output Compare 1 clear enable
            #[inline(always)]
            pub fn oc1ce(&self) -> OC1CE_R {
                OC1CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output Compare 2 fast enable
            #[inline(always)]
            pub fn oc2fe(&self) -> OC2FE_R {
                OC2FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output Compare 2 preload enable
            #[inline(always)]
            pub fn oc2pe(&self) -> OC2PE_R {
                OC2PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output Compare 2 mode
            #[inline(always)]
            pub fn oc2m(&self) -> OC2M_R {
                OC2M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output Compare 2 clear enable
            #[inline(always)]
            pub fn oc2ce(&self) -> OC2CE_R {
                OC2CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<CHCTLR1_OUTPUT_SPEC> {
                CC1S_W::new(self, 0)
            }
            ///Bit 2 - Output Compare 1 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc1fe(&mut self) -> OC1FE_W<CHCTLR1_OUTPUT_SPEC> {
                OC1FE_W::new(self, 2)
            }
            ///Bit 3 - Output Compare 1 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc1pe(&mut self) -> OC1PE_W<CHCTLR1_OUTPUT_SPEC> {
                OC1PE_W::new(self, 3)
            }
            ///Bits 4:6 - Output Compare 1 mode
            #[inline(always)]
            #[must_use]
            pub fn oc1m(&mut self) -> OC1M_W<CHCTLR1_OUTPUT_SPEC> {
                OC1M_W::new(self, 4)
            }
            ///Bit 7 - Output Compare 1 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc1ce(&mut self) -> OC1CE_W<CHCTLR1_OUTPUT_SPEC> {
                OC1CE_W::new(self, 7)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<CHCTLR1_OUTPUT_SPEC> {
                CC2S_W::new(self, 8)
            }
            ///Bit 10 - Output Compare 2 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc2fe(&mut self) -> OC2FE_W<CHCTLR1_OUTPUT_SPEC> {
                OC2FE_W::new(self, 10)
            }
            ///Bit 11 - Output Compare 2 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc2pe(&mut self) -> OC2PE_W<CHCTLR1_OUTPUT_SPEC> {
                OC2PE_W::new(self, 11)
            }
            ///Bits 12:14 - Output Compare 2 mode
            #[inline(always)]
            #[must_use]
            pub fn oc2m(&mut self) -> OC2M_W<CHCTLR1_OUTPUT_SPEC> {
                OC2M_W::new(self, 12)
            }
            ///Bit 15 - Output Compare 2 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc2ce(&mut self) -> OC2CE_W<CHCTLR1_OUTPUT_SPEC> {
                OC2CE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register (output mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_output::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_output::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR1_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr1_output::R`](R) reader structure
        impl crate::Readable for CHCTLR1_OUTPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr1_output::W`](W) writer structure
        impl crate::Writable for CHCTLR1_OUTPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR1_Output to value 0
        impl crate::Resettable for CHCTLR1_OUTPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR1_Input (rw) register accessor: capture/compare mode register 1 (input mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_input::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_input::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr1_input`]
    ///module
    pub type CHCTLR1_INPUT = crate::Reg<chctlr1_input::CHCTLR1_INPUT_SPEC>;
    ///capture/compare mode register 1 (input mode)
    pub mod chctlr1_input {
        ///Register `CHCTLR1_Input` reader
        pub type R = crate::R<CHCTLR1_INPUT_SPEC>;
        ///Register `CHCTLR1_Input` writer
        pub type W = crate::W<CHCTLR1_INPUT_SPEC>;
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC1PSC` reader - Input capture 1 prescaler
        pub type IC1PSC_R = crate::FieldReader;
        ///Field `IC1PSC` writer - Input capture 1 prescaler
        pub type IC1PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC1F` reader - Input capture 1 filter
        pub type IC1F_R = crate::FieldReader;
        ///Field `IC1F` writer - Input capture 1 filter
        pub type IC1F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `CC2S` reader - Capture/Compare 2 selection
        pub type CC2S_R = crate::FieldReader;
        ///Field `CC2S` writer - Capture/Compare 2 selection
        pub type CC2S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC2PCS` reader - Input capture 2 prescaler
        pub type IC2PCS_R = crate::FieldReader;
        ///Field `IC2PCS` writer - Input capture 2 prescaler
        pub type IC2PCS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC2F` reader - Input capture 2 filter
        pub type IC2F_R = crate::FieldReader;
        ///Field `IC2F` writer - Input capture 2 filter
        pub type IC2F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            pub fn ic1psc(&self) -> IC1PSC_R {
                IC1PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            pub fn ic1f(&self) -> IC1F_R {
                IC1F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            pub fn ic2pcs(&self) -> IC2PCS_R {
                IC2PCS_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            pub fn ic2f(&self) -> IC2F_R {
                IC2F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<CHCTLR1_INPUT_SPEC> {
                CC1S_W::new(self, 0)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic1psc(&mut self) -> IC1PSC_W<CHCTLR1_INPUT_SPEC> {
                IC1PSC_W::new(self, 2)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            #[must_use]
            pub fn ic1f(&mut self) -> IC1F_W<CHCTLR1_INPUT_SPEC> {
                IC1F_W::new(self, 4)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<CHCTLR1_INPUT_SPEC> {
                CC2S_W::new(self, 8)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic2pcs(&mut self) -> IC2PCS_W<CHCTLR1_INPUT_SPEC> {
                IC2PCS_W::new(self, 10)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            #[must_use]
            pub fn ic2f(&mut self) -> IC2F_W<CHCTLR1_INPUT_SPEC> {
                IC2F_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register 1 (input mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_input::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_input::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR1_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr1_input::R`](R) reader structure
        impl crate::Readable for CHCTLR1_INPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr1_input::W`](W) writer structure
        impl crate::Writable for CHCTLR1_INPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR1_Input to value 0
        impl crate::Resettable for CHCTLR1_INPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR2_Output (rw) register accessor: capture/compare mode register (output mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_output::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_output::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr2_output`]
    ///module
    pub type CHCTLR2_OUTPUT = crate::Reg<chctlr2_output::CHCTLR2_OUTPUT_SPEC>;
    ///capture/compare mode register (output mode)
    pub mod chctlr2_output {
        ///Register `CHCTLR2_Output` reader
        pub type R = crate::R<CHCTLR2_OUTPUT_SPEC>;
        ///Register `CHCTLR2_Output` writer
        pub type W = crate::W<CHCTLR2_OUTPUT_SPEC>;
        ///Field `CC3S` reader - Capture/Compare 3 selection
        pub type CC3S_R = crate::FieldReader;
        ///Field `CC3S` writer - Capture/Compare 3 selection
        pub type CC3S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC3FE` reader - Output compare 3 fast enable
        pub type OC3FE_R = crate::BitReader;
        ///Field `OC3FE` writer - Output compare 3 fast enable
        pub type OC3FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC3PE` reader - Output compare 3 preload enable
        pub type OC3PE_R = crate::BitReader;
        ///Field `OC3PE` writer - Output compare 3 preload enable
        pub type OC3PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC3M` reader - Output compare 3 mode
        pub type OC3M_R = crate::FieldReader;
        ///Field `OC3M` writer - Output compare 3 mode
        pub type OC3M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC3CE` reader - Output compare 3 clear enable
        pub type OC3CE_R = crate::BitReader;
        ///Field `OC3CE` writer - Output compare 3 clear enable
        pub type OC3CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC4FE` reader - Output compare 4 fast enable
        pub type OC4FE_R = crate::BitReader;
        ///Field `OC4FE` writer - Output compare 4 fast enable
        pub type OC4FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC4PE` reader - Output compare 4 preload enable
        pub type OC4PE_R = crate::BitReader;
        ///Field `OC4PE` writer - Output compare 4 preload enable
        pub type OC4PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC4M` reader - Output compare 4 mode
        pub type OC4M_R = crate::FieldReader;
        ///Field `OC4M` writer - Output compare 4 mode
        pub type OC4M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC4CE` reader - Output compare 4 clear enable
        pub type OC4CE_R = crate::BitReader;
        ///Field `OC4CE` writer - Output compare 4 clear enable
        pub type OC4CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            pub fn oc3fe(&self) -> OC3FE_R {
                OC3FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            pub fn oc3pe(&self) -> OC3PE_R {
                OC3PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            pub fn oc3m(&self) -> OC3M_R {
                OC3M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            pub fn oc3ce(&self) -> OC3CE_R {
                OC3CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            pub fn oc4fe(&self) -> OC4FE_R {
                OC4FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            pub fn oc4pe(&self) -> OC4PE_R {
                OC4PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            pub fn oc4m(&self) -> OC4M_R {
                OC4M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            pub fn oc4ce(&self) -> OC4CE_R {
                OC4CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<CHCTLR2_OUTPUT_SPEC> {
                CC3S_W::new(self, 0)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc3fe(&mut self) -> OC3FE_W<CHCTLR2_OUTPUT_SPEC> {
                OC3FE_W::new(self, 2)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc3pe(&mut self) -> OC3PE_W<CHCTLR2_OUTPUT_SPEC> {
                OC3PE_W::new(self, 3)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            #[must_use]
            pub fn oc3m(&mut self) -> OC3M_W<CHCTLR2_OUTPUT_SPEC> {
                OC3M_W::new(self, 4)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc3ce(&mut self) -> OC3CE_W<CHCTLR2_OUTPUT_SPEC> {
                OC3CE_W::new(self, 7)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<CHCTLR2_OUTPUT_SPEC> {
                CC4S_W::new(self, 8)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc4fe(&mut self) -> OC4FE_W<CHCTLR2_OUTPUT_SPEC> {
                OC4FE_W::new(self, 10)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc4pe(&mut self) -> OC4PE_W<CHCTLR2_OUTPUT_SPEC> {
                OC4PE_W::new(self, 11)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            #[must_use]
            pub fn oc4m(&mut self) -> OC4M_W<CHCTLR2_OUTPUT_SPEC> {
                OC4M_W::new(self, 12)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc4ce(&mut self) -> OC4CE_W<CHCTLR2_OUTPUT_SPEC> {
                OC4CE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register (output mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_output::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_output::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR2_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr2_output::R`](R) reader structure
        impl crate::Readable for CHCTLR2_OUTPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr2_output::W`](W) writer structure
        impl crate::Writable for CHCTLR2_OUTPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR2_Output to value 0
        impl crate::Resettable for CHCTLR2_OUTPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR2_Input (rw) register accessor: capture/compare mode register 2 (input mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_input::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_input::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr2_input`]
    ///module
    pub type CHCTLR2_INPUT = crate::Reg<chctlr2_input::CHCTLR2_INPUT_SPEC>;
    ///capture/compare mode register 2 (input mode)
    pub mod chctlr2_input {
        ///Register `CHCTLR2_Input` reader
        pub type R = crate::R<CHCTLR2_INPUT_SPEC>;
        ///Register `CHCTLR2_Input` writer
        pub type W = crate::W<CHCTLR2_INPUT_SPEC>;
        ///Field `CC3S` reader - Capture/compare 3 selection
        pub type CC3S_R = crate::FieldReader;
        ///Field `CC3S` writer - Capture/compare 3 selection
        pub type CC3S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC3PSC` reader - Input capture 3 prescaler
        pub type IC3PSC_R = crate::FieldReader;
        ///Field `IC3PSC` writer - Input capture 3 prescaler
        pub type IC3PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC3F` reader - Input capture 3 filter
        pub type IC3F_R = crate::FieldReader;
        ///Field `IC3F` writer - Input capture 3 filter
        pub type IC3F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC4PSC` reader - Input capture 4 prescaler
        pub type IC4PSC_R = crate::FieldReader;
        ///Field `IC4PSC` writer - Input capture 4 prescaler
        pub type IC4PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC4F` reader - Input capture 4 filter
        pub type IC4F_R = crate::FieldReader;
        ///Field `IC4F` writer - Input capture 4 filter
        pub type IC4F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        impl R {
            ///Bits 0:1 - Capture/compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            pub fn ic3psc(&self) -> IC3PSC_R {
                IC3PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            pub fn ic3f(&self) -> IC3F_R {
                IC3F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            pub fn ic4psc(&self) -> IC4PSC_R {
                IC4PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            pub fn ic4f(&self) -> IC4F_R {
                IC4F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<CHCTLR2_INPUT_SPEC> {
                CC3S_W::new(self, 0)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic3psc(&mut self) -> IC3PSC_W<CHCTLR2_INPUT_SPEC> {
                IC3PSC_W::new(self, 2)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            #[must_use]
            pub fn ic3f(&mut self) -> IC3F_W<CHCTLR2_INPUT_SPEC> {
                IC3F_W::new(self, 4)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<CHCTLR2_INPUT_SPEC> {
                CC4S_W::new(self, 8)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic4psc(&mut self) -> IC4PSC_W<CHCTLR2_INPUT_SPEC> {
                IC4PSC_W::new(self, 10)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            #[must_use]
            pub fn ic4f(&mut self) -> IC4F_W<CHCTLR2_INPUT_SPEC> {
                IC4F_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register 2 (input mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_input::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_input::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR2_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr2_input::R`](R) reader structure
        impl crate::Readable for CHCTLR2_INPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr2_input::W`](W) writer structure
        impl crate::Writable for CHCTLR2_INPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR2_Input to value 0
        impl crate::Resettable for CHCTLR2_INPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CCER (rw) register accessor: capture/compare enable register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ccer::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ccer::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ccer`]
    ///module
    pub type CCER = crate::Reg<ccer::CCER_SPEC>;
    ///capture/compare enable register
    pub mod ccer {
        ///Register `CCER` reader
        pub type R = crate::R<CCER_SPEC>;
        ///Register `CCER` writer
        pub type W = crate::W<CCER_SPEC>;
        ///Field `CC1E` reader - Capture/Compare 1 output enable
        pub type CC1E_R = crate::BitReader;
        ///Field `CC1E` writer - Capture/Compare 1 output enable
        pub type CC1E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1P` reader - Capture/Compare 1 output Polarity
        pub type CC1P_R = crate::BitReader;
        ///Field `CC1P` writer - Capture/Compare 1 output Polarity
        pub type CC1P_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1NE` reader - Capture/Compare 1 complementary output enable
        pub type CC1NE_R = crate::BitReader;
        ///Field `CC1NE` writer - Capture/Compare 1 complementary output enable
        pub type CC1NE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1NP` reader - Capture/Compare 1 output Polarity
        pub type CC1NP_R = crate::BitReader;
        ///Field `CC1NP` writer - Capture/Compare 1 output Polarity
        pub type CC1NP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2E` reader - Capture/Compare 2 output enable
        pub type CC2E_R = crate::BitReader;
        ///Field `CC2E` writer - Capture/Compare 2 output enable
        pub type CC2E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2P` reader - Capture/Compare 2 output Polarity
        pub type CC2P_R = crate::BitReader;
        ///Field `CC2P` writer - Capture/Compare 2 output Polarity
        pub type CC2P_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2NE` reader - Capture/Compare 2 complementary output enable
        pub type CC2NE_R = crate::BitReader;
        ///Field `CC2NE` writer - Capture/Compare 2 complementary output enable
        pub type CC2NE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2NP` reader - Capture/Compare 2 output Polarity
        pub type CC2NP_R = crate::BitReader;
        ///Field `CC2NP` writer - Capture/Compare 2 output Polarity
        pub type CC2NP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3E` reader - Capture/Compare 3 output enable
        pub type CC3E_R = crate::BitReader;
        ///Field `CC3E` writer - Capture/Compare 3 output enable
        pub type CC3E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3P` reader - Capture/Compare 3 output Polarity
        pub type CC3P_R = crate::BitReader;
        ///Field `CC3P` writer - Capture/Compare 3 output Polarity
        pub type CC3P_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3NE` reader - Capture/Compare 3 complementary output enable
        pub type CC3NE_R = crate::BitReader;
        ///Field `CC3NE` writer - Capture/Compare 3 complementary output enable
        pub type CC3NE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3NP` reader - Capture/Compare 3 output Polarity
        pub type CC3NP_R = crate::BitReader;
        ///Field `CC3NP` writer - Capture/Compare 3 output Polarity
        pub type CC3NP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4E` reader - Capture/Compare 4 output enable
        pub type CC4E_R = crate::BitReader;
        ///Field `CC4E` writer - Capture/Compare 4 output enable
        pub type CC4E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4P` reader - Capture/Compare 3 output Polarity
        pub type CC4P_R = crate::BitReader;
        ///Field `CC4P` writer - Capture/Compare 3 output Polarity
        pub type CC4P_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            pub fn cc1e(&self) -> CC1E_R {
                CC1E_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            pub fn cc1p(&self) -> CC1P_R {
                CC1P_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 1 complementary output enable
            #[inline(always)]
            pub fn cc1ne(&self) -> CC1NE_R {
                CC1NE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 1 output Polarity
            #[inline(always)]
            pub fn cc1np(&self) -> CC1NP_R {
                CC1NP_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            pub fn cc2e(&self) -> CC2E_R {
                CC2E_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            pub fn cc2p(&self) -> CC2P_R {
                CC2P_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Capture/Compare 2 complementary output enable
            #[inline(always)]
            pub fn cc2ne(&self) -> CC2NE_R {
                CC2NE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Capture/Compare 2 output Polarity
            #[inline(always)]
            pub fn cc2np(&self) -> CC2NP_R {
                CC2NP_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            pub fn cc3e(&self) -> CC3E_R {
                CC3E_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc3p(&self) -> CC3P_R {
                CC3P_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/Compare 3 complementary output enable
            #[inline(always)]
            pub fn cc3ne(&self) -> CC3NE_R {
                CC3NE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc3np(&self) -> CC3NP_R {
                CC3NP_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            pub fn cc4e(&self) -> CC4E_R {
                CC4E_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc4p(&self) -> CC4P_R {
                CC4P_R::new(((self.bits >> 13) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc1e(&mut self) -> CC1E_W<CCER_SPEC> {
                CC1E_W::new(self, 0)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc1p(&mut self) -> CC1P_W<CCER_SPEC> {
                CC1P_W::new(self, 1)
            }
            ///Bit 2 - Capture/Compare 1 complementary output enable
            #[inline(always)]
            #[must_use]
            pub fn cc1ne(&mut self) -> CC1NE_W<CCER_SPEC> {
                CC1NE_W::new(self, 2)
            }
            ///Bit 3 - Capture/Compare 1 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc1np(&mut self) -> CC1NP_W<CCER_SPEC> {
                CC1NP_W::new(self, 3)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc2e(&mut self) -> CC2E_W<CCER_SPEC> {
                CC2E_W::new(self, 4)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc2p(&mut self) -> CC2P_W<CCER_SPEC> {
                CC2P_W::new(self, 5)
            }
            ///Bit 6 - Capture/Compare 2 complementary output enable
            #[inline(always)]
            #[must_use]
            pub fn cc2ne(&mut self) -> CC2NE_W<CCER_SPEC> {
                CC2NE_W::new(self, 6)
            }
            ///Bit 7 - Capture/Compare 2 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc2np(&mut self) -> CC2NP_W<CCER_SPEC> {
                CC2NP_W::new(self, 7)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc3e(&mut self) -> CC3E_W<CCER_SPEC> {
                CC3E_W::new(self, 8)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc3p(&mut self) -> CC3P_W<CCER_SPEC> {
                CC3P_W::new(self, 9)
            }
            ///Bit 10 - Capture/Compare 3 complementary output enable
            #[inline(always)]
            #[must_use]
            pub fn cc3ne(&mut self) -> CC3NE_W<CCER_SPEC> {
                CC3NE_W::new(self, 10)
            }
            ///Bit 11 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc3np(&mut self) -> CC3NP_W<CCER_SPEC> {
                CC3NP_W::new(self, 11)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc4e(&mut self) -> CC4E_W<CCER_SPEC> {
                CC4E_W::new(self, 12)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc4p(&mut self) -> CC4P_W<CCER_SPEC> {
                CC4P_W::new(self, 13)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare enable register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ccer::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ccer::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CCER_SPEC;
        impl crate::RegisterSpec for CCER_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ccer::R`](R) reader structure
        impl crate::Readable for CCER_SPEC {}
        ///`write(|w| ..)` method takes [`ccer::W`](W) writer structure
        impl crate::Writable for CCER_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CCER to value 0
        impl crate::Resettable for CCER_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNT (rw) register accessor: counter
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cnt::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cnt`]
    ///module
    pub type CNT = crate::Reg<cnt::CNT_SPEC>;
    ///counter
    pub mod cnt {
        ///Register `CNT` reader
        pub type R = crate::R<CNT_SPEC>;
        ///Register `CNT` writer
        pub type W = crate::W<CNT_SPEC>;
        ///Field `CNT` reader - counter value
        pub type CNT_R = crate::FieldReader<u16>;
        ///Field `CNT` writer - counter value
        pub type CNT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - counter value
            #[inline(always)]
            pub fn cnt(&self) -> CNT_R {
                CNT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - counter value
            #[inline(always)]
            #[must_use]
            pub fn cnt(&mut self) -> CNT_W<CNT_SPEC> {
                CNT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///counter
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cnt::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNT_SPEC;
        impl crate::RegisterSpec for CNT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cnt::R`](R) reader structure
        impl crate::Readable for CNT_SPEC {}
        ///`write(|w| ..)` method takes [`cnt::W`](W) writer structure
        impl crate::Writable for CNT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNT to value 0
        impl crate::Resettable for CNT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PSC (rw) register accessor: prescaler
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`psc::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`psc::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@psc`]
    ///module
    pub type PSC = crate::Reg<psc::PSC_SPEC>;
    ///prescaler
    pub mod psc {
        ///Register `PSC` reader
        pub type R = crate::R<PSC_SPEC>;
        ///Register `PSC` writer
        pub type W = crate::W<PSC_SPEC>;
        ///Field `PSC` reader - Prescaler value
        pub type PSC_R = crate::FieldReader<u16>;
        ///Field `PSC` writer - Prescaler value
        pub type PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            pub fn psc(&self) -> PSC_R {
                PSC_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            #[must_use]
            pub fn psc(&mut self) -> PSC_W<PSC_SPEC> {
                PSC_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///prescaler
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`psc::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`psc::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PSC_SPEC;
        impl crate::RegisterSpec for PSC_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`psc::R`](R) reader structure
        impl crate::Readable for PSC_SPEC {}
        ///`write(|w| ..)` method takes [`psc::W`](W) writer structure
        impl crate::Writable for PSC_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PSC to value 0
        impl crate::Resettable for PSC_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///ATRLR (rw) register accessor: auto-reload register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`atrlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`atrlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@atrlr`]
    ///module
    pub type ATRLR = crate::Reg<atrlr::ATRLR_SPEC>;
    ///auto-reload register
    pub mod atrlr {
        ///Register `ATRLR` reader
        pub type R = crate::R<ATRLR_SPEC>;
        ///Register `ATRLR` writer
        pub type W = crate::W<ATRLR_SPEC>;
        ///Field `ATRLR` reader - Auto-reload value
        pub type ATRLR_R = crate::FieldReader<u16>;
        ///Field `ATRLR` writer - Auto-reload value
        pub type ATRLR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            pub fn atrlr(&self) -> ATRLR_R {
                ATRLR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            #[must_use]
            pub fn atrlr(&mut self) -> ATRLR_W<ATRLR_SPEC> {
                ATRLR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///auto-reload register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`atrlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`atrlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ATRLR_SPEC;
        impl crate::RegisterSpec for ATRLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`atrlr::R`](R) reader structure
        impl crate::Readable for ATRLR_SPEC {}
        ///`write(|w| ..)` method takes [`atrlr::W`](W) writer structure
        impl crate::Writable for ATRLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets ATRLR to value 0
        impl crate::Resettable for ATRLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RPTCR (rw) register accessor: repetition counter register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rptcr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rptcr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rptcr`]
    ///module
    pub type RPTCR = crate::Reg<rptcr::RPTCR_SPEC>;
    ///repetition counter register
    pub mod rptcr {
        ///Register `RPTCR` reader
        pub type R = crate::R<RPTCR_SPEC>;
        ///Register `RPTCR` writer
        pub type W = crate::W<RPTCR_SPEC>;
        ///Field `RPTCR` reader - Repetition counter value
        pub type RPTCR_R = crate::FieldReader;
        ///Field `RPTCR` writer - Repetition counter value
        pub type RPTCR_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl R {
            ///Bits 0:7 - Repetition counter value
            #[inline(always)]
            pub fn rptcr(&self) -> RPTCR_R {
                RPTCR_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - Repetition counter value
            #[inline(always)]
            #[must_use]
            pub fn rptcr(&mut self) -> RPTCR_W<RPTCR_SPEC> {
                RPTCR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///repetition counter register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rptcr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rptcr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RPTCR_SPEC;
        impl crate::RegisterSpec for RPTCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rptcr::R`](R) reader structure
        impl crate::Readable for RPTCR_SPEC {}
        ///`write(|w| ..)` method takes [`rptcr::W`](W) writer structure
        impl crate::Writable for RPTCR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RPTCR to value 0
        impl crate::Resettable for RPTCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH1CVR (rw) register accessor: capture/compare register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch1cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch1cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch1cvr`]
    ///module
    pub type CH1CVR = crate::Reg<ch1cvr::CH1CVR_SPEC>;
    ///capture/compare register 1
    pub mod ch1cvr {
        ///Register `CH1CVR` reader
        pub type R = crate::R<CH1CVR_SPEC>;
        ///Register `CH1CVR` writer
        pub type W = crate::W<CH1CVR_SPEC>;
        ///Field `CH1CVR` reader - Capture/Compare 1 value
        pub type CH1CVR_R = crate::FieldReader<u16>;
        ///Field `CH1CVR` writer - Capture/Compare 1 value
        pub type CH1CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            pub fn ch1cvr(&self) -> CH1CVR_R {
                CH1CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            #[must_use]
            pub fn ch1cvr(&mut self) -> CH1CVR_W<CH1CVR_SPEC> {
                CH1CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch1cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch1cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH1CVR_SPEC;
        impl crate::RegisterSpec for CH1CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch1cvr::R`](R) reader structure
        impl crate::Readable for CH1CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch1cvr::W`](W) writer structure
        impl crate::Writable for CH1CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH1CVR to value 0
        impl crate::Resettable for CH1CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH2CVR (rw) register accessor: capture/compare register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch2cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch2cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch2cvr`]
    ///module
    pub type CH2CVR = crate::Reg<ch2cvr::CH2CVR_SPEC>;
    ///capture/compare register 2
    pub mod ch2cvr {
        ///Register `CH2CVR` reader
        pub type R = crate::R<CH2CVR_SPEC>;
        ///Register `CH2CVR` writer
        pub type W = crate::W<CH2CVR_SPEC>;
        ///Field `CH2CVR` reader - Capture/Compare 2 value
        pub type CH2CVR_R = crate::FieldReader<u16>;
        ///Field `CH2CVR` writer - Capture/Compare 2 value
        pub type CH2CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            pub fn ch2cvr(&self) -> CH2CVR_R {
                CH2CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            #[must_use]
            pub fn ch2cvr(&mut self) -> CH2CVR_W<CH2CVR_SPEC> {
                CH2CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch2cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch2cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH2CVR_SPEC;
        impl crate::RegisterSpec for CH2CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch2cvr::R`](R) reader structure
        impl crate::Readable for CH2CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch2cvr::W`](W) writer structure
        impl crate::Writable for CH2CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH2CVR to value 0
        impl crate::Resettable for CH2CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH3CVR (rw) register accessor: capture/compare register 3
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch3cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch3cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch3cvr`]
    ///module
    pub type CH3CVR = crate::Reg<ch3cvr::CH3CVR_SPEC>;
    ///capture/compare register 3
    pub mod ch3cvr {
        ///Register `CH3CVR` reader
        pub type R = crate::R<CH3CVR_SPEC>;
        ///Register `CH3CVR` writer
        pub type W = crate::W<CH3CVR_SPEC>;
        ///Field `CH3CVR` reader - Capture/Compare value
        pub type CH3CVR_R = crate::FieldReader<u16>;
        ///Field `CH3CVR` writer - Capture/Compare value
        pub type CH3CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ch3cvr(&self) -> CH3CVR_R {
                CH3CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ch3cvr(&mut self) -> CH3CVR_W<CH3CVR_SPEC> {
                CH3CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 3
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch3cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch3cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH3CVR_SPEC;
        impl crate::RegisterSpec for CH3CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch3cvr::R`](R) reader structure
        impl crate::Readable for CH3CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch3cvr::W`](W) writer structure
        impl crate::Writable for CH3CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH3CVR to value 0
        impl crate::Resettable for CH3CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH4CVR (rw) register accessor: capture/compare register 4
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch4cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch4cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch4cvr`]
    ///module
    pub type CH4CVR = crate::Reg<ch4cvr::CH4CVR_SPEC>;
    ///capture/compare register 4
    pub mod ch4cvr {
        ///Register `CH4CVR` reader
        pub type R = crate::R<CH4CVR_SPEC>;
        ///Register `CH4CVR` writer
        pub type W = crate::W<CH4CVR_SPEC>;
        ///Field `CH4CVR` reader - Capture/Compare value
        pub type CH4CVR_R = crate::FieldReader<u16>;
        ///Field `CH4CVR` writer - Capture/Compare value
        pub type CH4CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ch4cvr(&self) -> CH4CVR_R {
                CH4CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ch4cvr(&mut self) -> CH4CVR_W<CH4CVR_SPEC> {
                CH4CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 4
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch4cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch4cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH4CVR_SPEC;
        impl crate::RegisterSpec for CH4CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch4cvr::R`](R) reader structure
        impl crate::Readable for CH4CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch4cvr::W`](W) writer structure
        impl crate::Writable for CH4CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH4CVR to value 0
        impl crate::Resettable for CH4CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///BDTR (rw) register accessor: break and dead-time register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`bdtr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`bdtr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@bdtr`]
    ///module
    pub type BDTR = crate::Reg<bdtr::BDTR_SPEC>;
    ///break and dead-time register
    pub mod bdtr {
        ///Register `BDTR` reader
        pub type R = crate::R<BDTR_SPEC>;
        ///Register `BDTR` writer
        pub type W = crate::W<BDTR_SPEC>;
        ///Field `DTG` reader - Dead-time generator setup
        pub type DTG_R = crate::FieldReader;
        ///Field `DTG` writer - Dead-time generator setup
        pub type DTG_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        ///Field `LOCK` reader - Lock configuration
        pub type LOCK_R = crate::FieldReader;
        ///Field `LOCK` writer - Lock configuration
        pub type LOCK_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OSSI` reader - Off-state selection for Idle mode
        pub type OSSI_R = crate::BitReader;
        ///Field `OSSI` writer - Off-state selection for Idle mode
        pub type OSSI_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OSSR` reader - Off-state selection for Run mode
        pub type OSSR_R = crate::BitReader;
        ///Field `OSSR` writer - Off-state selection for Run mode
        pub type OSSR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BKE` reader - Break enable
        pub type BKE_R = crate::BitReader;
        ///Field `BKE` writer - Break enable
        pub type BKE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BKP` reader - Break polarity
        pub type BKP_R = crate::BitReader;
        ///Field `BKP` writer - Break polarity
        pub type BKP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `AOE` reader - Automatic output enable
        pub type AOE_R = crate::BitReader;
        ///Field `AOE` writer - Automatic output enable
        pub type AOE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MOE` reader - Main output enable
        pub type MOE_R = crate::BitReader;
        ///Field `MOE` writer - Main output enable
        pub type MOE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:7 - Dead-time generator setup
            #[inline(always)]
            pub fn dtg(&self) -> DTG_R {
                DTG_R::new((self.bits & 0xff) as u8)
            }
            ///Bits 8:9 - Lock configuration
            #[inline(always)]
            pub fn lock(&self) -> LOCK_R {
                LOCK_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Off-state selection for Idle mode
            #[inline(always)]
            pub fn ossi(&self) -> OSSI_R {
                OSSI_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Off-state selection for Run mode
            #[inline(always)]
            pub fn ossr(&self) -> OSSR_R {
                OSSR_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Break enable
            #[inline(always)]
            pub fn bke(&self) -> BKE_R {
                BKE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Break polarity
            #[inline(always)]
            pub fn bkp(&self) -> BKP_R {
                BKP_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Automatic output enable
            #[inline(always)]
            pub fn aoe(&self) -> AOE_R {
                AOE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Main output enable
            #[inline(always)]
            pub fn moe(&self) -> MOE_R {
                MOE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:7 - Dead-time generator setup
            #[inline(always)]
            #[must_use]
            pub fn dtg(&mut self) -> DTG_W<BDTR_SPEC> {
                DTG_W::new(self, 0)
            }
            ///Bits 8:9 - Lock configuration
            #[inline(always)]
            #[must_use]
            pub fn lock(&mut self) -> LOCK_W<BDTR_SPEC> {
                LOCK_W::new(self, 8)
            }
            ///Bit 10 - Off-state selection for Idle mode
            #[inline(always)]
            #[must_use]
            pub fn ossi(&mut self) -> OSSI_W<BDTR_SPEC> {
                OSSI_W::new(self, 10)
            }
            ///Bit 11 - Off-state selection for Run mode
            #[inline(always)]
            #[must_use]
            pub fn ossr(&mut self) -> OSSR_W<BDTR_SPEC> {
                OSSR_W::new(self, 11)
            }
            ///Bit 12 - Break enable
            #[inline(always)]
            #[must_use]
            pub fn bke(&mut self) -> BKE_W<BDTR_SPEC> {
                BKE_W::new(self, 12)
            }
            ///Bit 13 - Break polarity
            #[inline(always)]
            #[must_use]
            pub fn bkp(&mut self) -> BKP_W<BDTR_SPEC> {
                BKP_W::new(self, 13)
            }
            ///Bit 14 - Automatic output enable
            #[inline(always)]
            #[must_use]
            pub fn aoe(&mut self) -> AOE_W<BDTR_SPEC> {
                AOE_W::new(self, 14)
            }
            ///Bit 15 - Main output enable
            #[inline(always)]
            #[must_use]
            pub fn moe(&mut self) -> MOE_W<BDTR_SPEC> {
                MOE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///break and dead-time register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`bdtr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`bdtr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct BDTR_SPEC;
        impl crate::RegisterSpec for BDTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`bdtr::R`](R) reader structure
        impl crate::Readable for BDTR_SPEC {}
        ///`write(|w| ..)` method takes [`bdtr::W`](W) writer structure
        impl crate::Writable for BDTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets BDTR to value 0
        impl crate::Resettable for BDTR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DMACFGR (rw) register accessor: DMA control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dmacfgr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmacfgr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dmacfgr`]
    ///module
    pub type DMACFGR = crate::Reg<dmacfgr::DMACFGR_SPEC>;
    ///DMA control register
    pub mod dmacfgr {
        ///Register `DMACFGR` reader
        pub type R = crate::R<DMACFGR_SPEC>;
        ///Register `DMACFGR` writer
        pub type W = crate::W<DMACFGR_SPEC>;
        ///Field `DBA` reader - DMA base address
        pub type DBA_R = crate::FieldReader;
        ///Field `DBA` writer - DMA base address
        pub type DBA_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `DBL` reader - DMA burst length
        pub type DBL_R = crate::FieldReader;
        ///Field `DBL` writer - DMA burst length
        pub type DBL_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        impl R {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            pub fn dba(&self) -> DBA_R {
                DBA_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            pub fn dbl(&self) -> DBL_R {
                DBL_R::new(((self.bits >> 8) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            #[must_use]
            pub fn dba(&mut self) -> DBA_W<DMACFGR_SPEC> {
                DBA_W::new(self, 0)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            #[must_use]
            pub fn dbl(&mut self) -> DBL_W<DMACFGR_SPEC> {
                DBL_W::new(self, 8)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dmacfgr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmacfgr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DMACFGR_SPEC;
        impl crate::RegisterSpec for DMACFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dmacfgr::R`](R) reader structure
        impl crate::Readable for DMACFGR_SPEC {}
        ///`write(|w| ..)` method takes [`dmacfgr::W`](W) writer structure
        impl crate::Writable for DMACFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DMACFGR to value 0
        impl crate::Resettable for DMACFGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DMAADR (rw) register accessor: DMA address for full transfer
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaadr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaadr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dmaadr`]
    ///module
    pub type DMAADR = crate::Reg<dmaadr::DMAADR_SPEC>;
    ///DMA address for full transfer
    pub mod dmaadr {
        ///Register `DMAADR` reader
        pub type R = crate::R<DMAADR_SPEC>;
        ///Register `DMAADR` writer
        pub type W = crate::W<DMAADR_SPEC>;
        ///Field `DMAADR` reader - DMA register for burst accesses
        pub type DMAADR_R = crate::FieldReader<u16>;
        ///Field `DMAADR` writer - DMA register for burst accesses
        pub type DMAADR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            pub fn dmaadr(&self) -> DMAADR_R {
                DMAADR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            #[must_use]
            pub fn dmaadr(&mut self) -> DMAADR_W<DMAADR_SPEC> {
                DMAADR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA address for full transfer
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaadr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaadr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DMAADR_SPEC;
        impl crate::RegisterSpec for DMAADR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dmaadr::R`](R) reader structure
        impl crate::Readable for DMAADR_SPEC {}
        ///`write(|w| ..)` method takes [`dmaadr::W`](W) writer structure
        impl crate::Writable for DMAADR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DMAADR to value 0
        impl crate::Resettable for DMAADR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///General purpose timer
pub struct TIM2 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for TIM2 {}
impl TIM2 {
    ///Pointer to the register block
    pub const PTR: *const tim2::RegisterBlock = 0x4000_0000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const tim2::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for TIM2 {
    type Target = tim2::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for TIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM2").finish()
    }
}
///General purpose timer
pub mod tim2 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr1: CTLR1,
        ctlr2: CTLR2,
        smcfgr: SMCFGR,
        dmaintenr: DMAINTENR,
        intfr: INTFR,
        swevgr: SWEVGR,
        _reserved_6_chctlr1: [u8; 0x04],
        _reserved_7_chctlr2: [u8; 0x04],
        ccer: CCER,
        cnt: CNT,
        psc: PSC,
        atrlr: ATRLR,
        _reserved12: [u8; 0x04],
        ch1cvr: CH1CVR,
        ch2cvr: CH2CVR,
        ch3cvr: CH3CVR,
        ch4cvr: CH4CVR,
        _reserved16: [u8; 0x04],
        dmacfgr: DMACFGR,
        dmaadr: DMAADR,
    }
    impl RegisterBlock {
        ///0x00 - control register 1
        #[inline(always)]
        pub const fn ctlr1(&self) -> &CTLR1 {
            &self.ctlr1
        }
        ///0x04 - control register 2
        #[inline(always)]
        pub const fn ctlr2(&self) -> &CTLR2 {
            &self.ctlr2
        }
        ///0x08 - slave mode control register
        #[inline(always)]
        pub const fn smcfgr(&self) -> &SMCFGR {
            &self.smcfgr
        }
        ///0x0c - DMA/Interrupt enable register
        #[inline(always)]
        pub const fn dmaintenr(&self) -> &DMAINTENR {
            &self.dmaintenr
        }
        ///0x10 - status register
        #[inline(always)]
        pub const fn intfr(&self) -> &INTFR {
            &self.intfr
        }
        ///0x14 - event generation register
        #[inline(always)]
        pub const fn swevgr(&self) -> &SWEVGR {
            &self.swevgr
        }
        ///0x18 - capture/compare mode register 1 (input mode)
        #[inline(always)]
        pub const fn chctlr1_input(&self) -> &CHCTLR1_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24).cast() }
        }
        ///0x18 - capture/compare mode register 1 (output mode)
        #[inline(always)]
        pub const fn chctlr1_output(&self) -> &CHCTLR1_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(24).cast() }
        }
        ///0x1c - capture/compare mode register 2 (input mode)
        #[inline(always)]
        pub const fn chctlr2_input(&self) -> &CHCTLR2_INPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28).cast() }
        }
        ///0x1c - capture/compare mode register 2 (output mode)
        #[inline(always)]
        pub const fn chctlr2_output(&self) -> &CHCTLR2_OUTPUT {
            unsafe { &*(self as *const Self).cast::<u8>().add(28).cast() }
        }
        ///0x20 - capture/compare enable register
        #[inline(always)]
        pub const fn ccer(&self) -> &CCER {
            &self.ccer
        }
        ///0x24 - counter
        #[inline(always)]
        pub const fn cnt(&self) -> &CNT {
            &self.cnt
        }
        ///0x28 - prescaler
        #[inline(always)]
        pub const fn psc(&self) -> &PSC {
            &self.psc
        }
        ///0x2c - auto-reload register
        #[inline(always)]
        pub const fn atrlr(&self) -> &ATRLR {
            &self.atrlr
        }
        ///0x34 - capture/compare register 1
        #[inline(always)]
        pub const fn ch1cvr(&self) -> &CH1CVR {
            &self.ch1cvr
        }
        ///0x38 - capture/compare register 2
        #[inline(always)]
        pub const fn ch2cvr(&self) -> &CH2CVR {
            &self.ch2cvr
        }
        ///0x3c - capture/compare register 3
        #[inline(always)]
        pub const fn ch3cvr(&self) -> &CH3CVR {
            &self.ch3cvr
        }
        ///0x40 - capture/compare register 4
        #[inline(always)]
        pub const fn ch4cvr(&self) -> &CH4CVR {
            &self.ch4cvr
        }
        ///0x48 - DMA control register
        #[inline(always)]
        pub const fn dmacfgr(&self) -> &DMACFGR {
            &self.dmacfgr
        }
        ///0x4c - DMA address for full transfer
        #[inline(always)]
        pub const fn dmaadr(&self) -> &DMAADR {
            &self.dmaadr
        }
    }
    ///CTLR1 (rw) register accessor: control register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr1`]
    ///module
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub type R = crate::R<CTLR1_SPEC>;
        ///Register `CTLR1` writer
        pub type W = crate::W<CTLR1_SPEC>;
        ///Field `CEN` reader - Counter enable
        pub type CEN_R = crate::BitReader;
        ///Field `CEN` writer - Counter enable
        pub type CEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `UDIS` reader - Update disable
        pub type UDIS_R = crate::BitReader;
        ///Field `UDIS` writer - Update disable
        pub type UDIS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `URS` reader - Update request source
        pub type URS_R = crate::BitReader;
        ///Field `URS` writer - Update request source
        pub type URS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OPM` reader - One-pulse mode
        pub type OPM_R = crate::BitReader;
        ///Field `OPM` writer - One-pulse mode
        pub type OPM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DIR` reader - Direction
        pub type DIR_R = crate::BitReader;
        ///Field `DIR` writer - Direction
        pub type DIR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CMS` reader - Center-aligned mode selection
        pub type CMS_R = crate::FieldReader;
        ///Field `CMS` writer - Center-aligned mode selection
        pub type CMS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `ARPE` reader - Auto-reload preload enable
        pub type ARPE_R = crate::BitReader;
        ///Field `ARPE` writer - Auto-reload preload enable
        pub type ARPE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CKD` reader - Clock division
        pub type CKD_R = crate::FieldReader;
        ///Field `CKD` writer - Clock division
        pub type CKD_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `TMR_CAP_OV_EN` reader - Timer capture value configuration enable
        pub type TMR_CAP_OV_EN_R = crate::BitReader;
        ///Field `TMR_CAP_OV_EN` writer - Timer capture value configuration enable
        pub type TMR_CAP_OV_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TMR_CAP_LVL_EN` reader - Timer capture level indication enable
        pub type TMR_CAP_LVL_EN_R = crate::BitReader;
        ///Field `TMR_CAP_LVL_EN` writer - Timer capture level indication enable
        pub type TMR_CAP_LVL_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Counter enable
            #[inline(always)]
            pub fn cen(&self) -> CEN_R {
                CEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            pub fn udis(&self) -> UDIS_R {
                UDIS_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            pub fn urs(&self) -> URS_R {
                URS_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            pub fn opm(&self) -> OPM_R {
                OPM_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            pub fn dir(&self) -> DIR_R {
                DIR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            pub fn cms(&self) -> CMS_R {
                CMS_R::new(((self.bits >> 5) & 3) as u8)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            pub fn arpe(&self) -> ARPE_R {
                ARPE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            pub fn ckd(&self) -> CKD_R {
                CKD_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 14 - Timer capture value configuration enable
            #[inline(always)]
            pub fn tmr_cap_ov_en(&self) -> TMR_CAP_OV_EN_R {
                TMR_CAP_OV_EN_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Timer capture level indication enable
            #[inline(always)]
            pub fn tmr_cap_lvl_en(&self) -> TMR_CAP_LVL_EN_R {
                TMR_CAP_LVL_EN_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Counter enable
            #[inline(always)]
            #[must_use]
            pub fn cen(&mut self) -> CEN_W<CTLR1_SPEC> {
                CEN_W::new(self, 0)
            }
            ///Bit 1 - Update disable
            #[inline(always)]
            #[must_use]
            pub fn udis(&mut self) -> UDIS_W<CTLR1_SPEC> {
                UDIS_W::new(self, 1)
            }
            ///Bit 2 - Update request source
            #[inline(always)]
            #[must_use]
            pub fn urs(&mut self) -> URS_W<CTLR1_SPEC> {
                URS_W::new(self, 2)
            }
            ///Bit 3 - One-pulse mode
            #[inline(always)]
            #[must_use]
            pub fn opm(&mut self) -> OPM_W<CTLR1_SPEC> {
                OPM_W::new(self, 3)
            }
            ///Bit 4 - Direction
            #[inline(always)]
            #[must_use]
            pub fn dir(&mut self) -> DIR_W<CTLR1_SPEC> {
                DIR_W::new(self, 4)
            }
            ///Bits 5:6 - Center-aligned mode selection
            #[inline(always)]
            #[must_use]
            pub fn cms(&mut self) -> CMS_W<CTLR1_SPEC> {
                CMS_W::new(self, 5)
            }
            ///Bit 7 - Auto-reload preload enable
            #[inline(always)]
            #[must_use]
            pub fn arpe(&mut self) -> ARPE_W<CTLR1_SPEC> {
                ARPE_W::new(self, 7)
            }
            ///Bits 8:9 - Clock division
            #[inline(always)]
            #[must_use]
            pub fn ckd(&mut self) -> CKD_W<CTLR1_SPEC> {
                CKD_W::new(self, 8)
            }
            ///Bit 14 - Timer capture value configuration enable
            #[inline(always)]
            #[must_use]
            pub fn tmr_cap_ov_en(&mut self) -> TMR_CAP_OV_EN_W<CTLR1_SPEC> {
                TMR_CAP_OV_EN_W::new(self, 14)
            }
            ///Bit 15 - Timer capture level indication enable
            #[inline(always)]
            #[must_use]
            pub fn tmr_cap_lvl_en(&mut self) -> TMR_CAP_LVL_EN_W<CTLR1_SPEC> {
                TMR_CAP_LVL_EN_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr1::R`](R) reader structure
        impl crate::Readable for CTLR1_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr1::W`](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR2 (rw) register accessor: control register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr2`]
    ///module
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub type R = crate::R<CTLR2_SPEC>;
        ///Register `CTLR2` writer
        pub type W = crate::W<CTLR2_SPEC>;
        ///Field `CCDS` reader - Capture/compare DMA selection
        pub type CCDS_R = crate::BitReader;
        ///Field `CCDS` writer - Capture/compare DMA selection
        pub type CCDS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MMS` reader - Master mode selection
        pub type MMS_R = crate::FieldReader;
        ///Field `MMS` writer - Master mode selection
        pub type MMS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `TI1S` reader - TI1 selection
        pub type TI1S_R = crate::BitReader;
        ///Field `TI1S` writer - TI1 selection
        pub type TI1S_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            pub fn ccds(&self) -> CCDS_R {
                CCDS_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            pub fn mms(&self) -> MMS_R {
                MMS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            pub fn ti1s(&self) -> TI1S_R {
                TI1S_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 3 - Capture/compare DMA selection
            #[inline(always)]
            #[must_use]
            pub fn ccds(&mut self) -> CCDS_W<CTLR2_SPEC> {
                CCDS_W::new(self, 3)
            }
            ///Bits 4:6 - Master mode selection
            #[inline(always)]
            #[must_use]
            pub fn mms(&mut self) -> MMS_W<CTLR2_SPEC> {
                MMS_W::new(self, 4)
            }
            ///Bit 7 - TI1 selection
            #[inline(always)]
            #[must_use]
            pub fn ti1s(&mut self) -> TI1S_W<CTLR2_SPEC> {
                TI1S_W::new(self, 7)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr2::R`](R) reader structure
        impl crate::Readable for CTLR2_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr2::W`](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SMCFGR (rw) register accessor: slave mode control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`smcfgr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`smcfgr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@smcfgr`]
    ///module
    pub type SMCFGR = crate::Reg<smcfgr::SMCFGR_SPEC>;
    ///slave mode control register
    pub mod smcfgr {
        ///Register `SMCFGR` reader
        pub type R = crate::R<SMCFGR_SPEC>;
        ///Register `SMCFGR` writer
        pub type W = crate::W<SMCFGR_SPEC>;
        ///Field `SMS` reader - Slave mode selection
        pub type SMS_R = crate::FieldReader;
        ///Field `SMS` writer - Slave mode selection
        pub type SMS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `TS` reader - Trigger selection
        pub type TS_R = crate::FieldReader;
        ///Field `TS` writer - Trigger selection
        pub type TS_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `MSM` reader - Master/Slave mode
        pub type MSM_R = crate::BitReader;
        ///Field `MSM` writer - Master/Slave mode
        pub type MSM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ETF` reader - External trigger filter
        pub type ETF_R = crate::FieldReader;
        ///Field `ETF` writer - External trigger filter
        pub type ETF_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `ETPS` reader - External trigger prescaler
        pub type ETPS_R = crate::FieldReader;
        ///Field `ETPS` writer - External trigger prescaler
        pub type ETPS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `ECE` reader - External clock enable
        pub type ECE_R = crate::BitReader;
        ///Field `ECE` writer - External clock enable
        pub type ECE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ETP` reader - External trigger polarity
        pub type ETP_R = crate::BitReader;
        ///Field `ETP` writer - External trigger polarity
        pub type ETP_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            pub fn sms(&self) -> SMS_R {
                SMS_R::new((self.bits & 7) as u8)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            pub fn ts(&self) -> TS_R {
                TS_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            pub fn msm(&self) -> MSM_R {
                MSM_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            pub fn etf(&self) -> ETF_R {
                ETF_R::new(((self.bits >> 8) & 0x0f) as u8)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            pub fn etps(&self) -> ETPS_R {
                ETPS_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            pub fn ece(&self) -> ECE_R {
                ECE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            pub fn etp(&self) -> ETP_R {
                ETP_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:2 - Slave mode selection
            #[inline(always)]
            #[must_use]
            pub fn sms(&mut self) -> SMS_W<SMCFGR_SPEC> {
                SMS_W::new(self, 0)
            }
            ///Bits 4:6 - Trigger selection
            #[inline(always)]
            #[must_use]
            pub fn ts(&mut self) -> TS_W<SMCFGR_SPEC> {
                TS_W::new(self, 4)
            }
            ///Bit 7 - Master/Slave mode
            #[inline(always)]
            #[must_use]
            pub fn msm(&mut self) -> MSM_W<SMCFGR_SPEC> {
                MSM_W::new(self, 7)
            }
            ///Bits 8:11 - External trigger filter
            #[inline(always)]
            #[must_use]
            pub fn etf(&mut self) -> ETF_W<SMCFGR_SPEC> {
                ETF_W::new(self, 8)
            }
            ///Bits 12:13 - External trigger prescaler
            #[inline(always)]
            #[must_use]
            pub fn etps(&mut self) -> ETPS_W<SMCFGR_SPEC> {
                ETPS_W::new(self, 12)
            }
            ///Bit 14 - External clock enable
            #[inline(always)]
            #[must_use]
            pub fn ece(&mut self) -> ECE_W<SMCFGR_SPEC> {
                ECE_W::new(self, 14)
            }
            ///Bit 15 - External trigger polarity
            #[inline(always)]
            #[must_use]
            pub fn etp(&mut self) -> ETP_W<SMCFGR_SPEC> {
                ETP_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///slave mode control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`smcfgr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`smcfgr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SMCFGR_SPEC;
        impl crate::RegisterSpec for SMCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`smcfgr::R`](R) reader structure
        impl crate::Readable for SMCFGR_SPEC {}
        ///`write(|w| ..)` method takes [`smcfgr::W`](W) writer structure
        impl crate::Writable for SMCFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SMCFGR to value 0
        impl crate::Resettable for SMCFGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DMAINTENR (rw) register accessor: DMA/Interrupt enable register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaintenr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaintenr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dmaintenr`]
    ///module
    pub type DMAINTENR = crate::Reg<dmaintenr::DMAINTENR_SPEC>;
    ///DMA/Interrupt enable register
    pub mod dmaintenr {
        ///Register `DMAINTENR` reader
        pub type R = crate::R<DMAINTENR_SPEC>;
        ///Register `DMAINTENR` writer
        pub type W = crate::W<DMAINTENR_SPEC>;
        ///Field `UIE` reader - Update interrupt enable
        pub type UIE_R = crate::BitReader;
        ///Field `UIE` writer - Update interrupt enable
        pub type UIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1IE` reader - Capture/Compare 1 interrupt enable
        pub type CC1IE_R = crate::BitReader;
        ///Field `CC1IE` writer - Capture/Compare 1 interrupt enable
        pub type CC1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2IE` reader - Capture/Compare 2 interrupt enable
        pub type CC2IE_R = crate::BitReader;
        ///Field `CC2IE` writer - Capture/Compare 2 interrupt enable
        pub type CC2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3IE` reader - Capture/Compare 3 interrupt enable
        pub type CC3IE_R = crate::BitReader;
        ///Field `CC3IE` writer - Capture/Compare 3 interrupt enable
        pub type CC3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4IE` reader - Capture/Compare 4 interrupt enable
        pub type CC4IE_R = crate::BitReader;
        ///Field `CC4IE` writer - Capture/Compare 4 interrupt enable
        pub type CC4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIE` reader - Trigger interrupt enable
        pub type TIE_R = crate::BitReader;
        ///Field `TIE` writer - Trigger interrupt enable
        pub type TIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `UDE` reader - Update DMA request enable
        pub type UDE_R = crate::BitReader;
        ///Field `UDE` writer - Update DMA request enable
        pub type UDE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1DE` reader - Capture/Compare 1 DMA request enable
        pub type CC1DE_R = crate::BitReader;
        ///Field `CC1DE` writer - Capture/Compare 1 DMA request enable
        pub type CC1DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2DE` reader - Capture/Compare 2 DMA request enable
        pub type CC2DE_R = crate::BitReader;
        ///Field `CC2DE` writer - Capture/Compare 2 DMA request enable
        pub type CC2DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3DE` reader - Capture/Compare 3 DMA request enable
        pub type CC3DE_R = crate::BitReader;
        ///Field `CC3DE` writer - Capture/Compare 3 DMA request enable
        pub type CC3DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4DE` reader - Capture/Compare 4 DMA request enable
        pub type CC4DE_R = crate::BitReader;
        ///Field `CC4DE` writer - Capture/Compare 4 DMA request enable
        pub type CC4DE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TDE` reader - Trigger DMA request enable
        pub type TDE_R = crate::BitReader;
        ///Field `TDE` writer - Trigger DMA request enable
        pub type TDE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            pub fn uie(&self) -> UIE_R {
                UIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            pub fn cc1ie(&self) -> CC1IE_R {
                CC1IE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            pub fn cc2ie(&self) -> CC2IE_R {
                CC2IE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            pub fn cc3ie(&self) -> CC3IE_R {
                CC3IE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            pub fn cc4ie(&self) -> CC4IE_R {
                CC4IE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            pub fn tie(&self) -> TIE_R {
                TIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            pub fn ude(&self) -> UDE_R {
                UDE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            pub fn cc1de(&self) -> CC1DE_R {
                CC1DE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            pub fn cc2de(&self) -> CC2DE_R {
                CC2DE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            pub fn cc3de(&self) -> CC3DE_R {
                CC3DE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            pub fn cc4de(&self) -> CC4DE_R {
                CC4DE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            pub fn tde(&self) -> TDE_R {
                TDE_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn uie(&mut self) -> UIE_W<DMAINTENR_SPEC> {
                UIE_W::new(self, 0)
            }
            ///Bit 1 - Capture/Compare 1 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc1ie(&mut self) -> CC1IE_W<DMAINTENR_SPEC> {
                CC1IE_W::new(self, 1)
            }
            ///Bit 2 - Capture/Compare 2 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc2ie(&mut self) -> CC2IE_W<DMAINTENR_SPEC> {
                CC2IE_W::new(self, 2)
            }
            ///Bit 3 - Capture/Compare 3 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc3ie(&mut self) -> CC3IE_W<DMAINTENR_SPEC> {
                CC3IE_W::new(self, 3)
            }
            ///Bit 4 - Capture/Compare 4 interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn cc4ie(&mut self) -> CC4IE_W<DMAINTENR_SPEC> {
                CC4IE_W::new(self, 4)
            }
            ///Bit 6 - Trigger interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tie(&mut self) -> TIE_W<DMAINTENR_SPEC> {
                TIE_W::new(self, 6)
            }
            ///Bit 8 - Update DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn ude(&mut self) -> UDE_W<DMAINTENR_SPEC> {
                UDE_W::new(self, 8)
            }
            ///Bit 9 - Capture/Compare 1 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc1de(&mut self) -> CC1DE_W<DMAINTENR_SPEC> {
                CC1DE_W::new(self, 9)
            }
            ///Bit 10 - Capture/Compare 2 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc2de(&mut self) -> CC2DE_W<DMAINTENR_SPEC> {
                CC2DE_W::new(self, 10)
            }
            ///Bit 11 - Capture/Compare 3 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc3de(&mut self) -> CC3DE_W<DMAINTENR_SPEC> {
                CC3DE_W::new(self, 11)
            }
            ///Bit 12 - Capture/Compare 4 DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn cc4de(&mut self) -> CC4DE_W<DMAINTENR_SPEC> {
                CC4DE_W::new(self, 12)
            }
            ///Bit 14 - Trigger DMA request enable
            #[inline(always)]
            #[must_use]
            pub fn tde(&mut self) -> TDE_W<DMAINTENR_SPEC> {
                TDE_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA/Interrupt enable register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaintenr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaintenr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DMAINTENR_SPEC;
        impl crate::RegisterSpec for DMAINTENR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dmaintenr::R`](R) reader structure
        impl crate::Readable for DMAINTENR_SPEC {}
        ///`write(|w| ..)` method takes [`dmaintenr::W`](W) writer structure
        impl crate::Writable for DMAINTENR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DMAINTENR to value 0
        impl crate::Resettable for DMAINTENR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///INTFR (rw) register accessor: status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@intfr`]
    ///module
    pub type INTFR = crate::Reg<intfr::INTFR_SPEC>;
    ///status register
    pub mod intfr {
        ///Register `INTFR` reader
        pub type R = crate::R<INTFR_SPEC>;
        ///Register `INTFR` writer
        pub type W = crate::W<INTFR_SPEC>;
        ///Field `UIF` reader - Update interrupt flag
        pub type UIF_R = crate::BitReader;
        ///Field `UIF` writer - Update interrupt flag
        pub type UIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1IF` reader - Capture/compare 1 interrupt flag
        pub type CC1IF_R = crate::BitReader;
        ///Field `CC1IF` writer - Capture/compare 1 interrupt flag
        pub type CC1IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2IF` reader - Capture/Compare 2 interrupt flag
        pub type CC2IF_R = crate::BitReader;
        ///Field `CC2IF` writer - Capture/Compare 2 interrupt flag
        pub type CC2IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3IF` reader - Capture/Compare 3 interrupt flag
        pub type CC3IF_R = crate::BitReader;
        ///Field `CC3IF` writer - Capture/Compare 3 interrupt flag
        pub type CC3IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4IF` reader - Capture/Compare 4 interrupt flag
        pub type CC4IF_R = crate::BitReader;
        ///Field `CC4IF` writer - Capture/Compare 4 interrupt flag
        pub type CC4IF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TIF` reader - Trigger interrupt flag
        pub type TIF_R = crate::BitReader;
        ///Field `TIF` writer - Trigger interrupt flag
        pub type TIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1OF` reader - Capture/Compare 1 overcapture flag
        pub type CC1OF_R = crate::BitReader;
        ///Field `CC1OF` writer - Capture/Compare 1 overcapture flag
        pub type CC1OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2OF` reader - Capture/compare 2 overcapture flag
        pub type CC2OF_R = crate::BitReader;
        ///Field `CC2OF` writer - Capture/compare 2 overcapture flag
        pub type CC2OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3OF` reader - Capture/Compare 3 overcapture flag
        pub type CC3OF_R = crate::BitReader;
        ///Field `CC3OF` writer - Capture/Compare 3 overcapture flag
        pub type CC3OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4OF` reader - Capture/Compare 4 overcapture flag
        pub type CC4OF_R = crate::BitReader;
        ///Field `CC4OF` writer - Capture/Compare 4 overcapture flag
        pub type CC4OF_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            pub fn uif(&self) -> UIF_R {
                UIF_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            pub fn cc1if(&self) -> CC1IF_R {
                CC1IF_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            pub fn cc2if(&self) -> CC2IF_R {
                CC2IF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            pub fn cc3if(&self) -> CC3IF_R {
                CC3IF_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            pub fn cc4if(&self) -> CC4IF_R {
                CC4IF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            pub fn tif(&self) -> TIF_R {
                TIF_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            pub fn cc1of(&self) -> CC1OF_R {
                CC1OF_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            pub fn cc2of(&self) -> CC2OF_R {
                CC2OF_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            pub fn cc3of(&self) -> CC3OF_R {
                CC3OF_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            pub fn cc4of(&self) -> CC4OF_R {
                CC4OF_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Update interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn uif(&mut self) -> UIF_W<INTFR_SPEC> {
                UIF_W::new(self, 0)
            }
            ///Bit 1 - Capture/compare 1 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc1if(&mut self) -> CC1IF_W<INTFR_SPEC> {
                CC1IF_W::new(self, 1)
            }
            ///Bit 2 - Capture/Compare 2 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc2if(&mut self) -> CC2IF_W<INTFR_SPEC> {
                CC2IF_W::new(self, 2)
            }
            ///Bit 3 - Capture/Compare 3 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc3if(&mut self) -> CC3IF_W<INTFR_SPEC> {
                CC3IF_W::new(self, 3)
            }
            ///Bit 4 - Capture/Compare 4 interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn cc4if(&mut self) -> CC4IF_W<INTFR_SPEC> {
                CC4IF_W::new(self, 4)
            }
            ///Bit 6 - Trigger interrupt flag
            #[inline(always)]
            #[must_use]
            pub fn tif(&mut self) -> TIF_W<INTFR_SPEC> {
                TIF_W::new(self, 6)
            }
            ///Bit 9 - Capture/Compare 1 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc1of(&mut self) -> CC1OF_W<INTFR_SPEC> {
                CC1OF_W::new(self, 9)
            }
            ///Bit 10 - Capture/compare 2 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc2of(&mut self) -> CC2OF_W<INTFR_SPEC> {
                CC2OF_W::new(self, 10)
            }
            ///Bit 11 - Capture/Compare 3 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc3of(&mut self) -> CC3OF_W<INTFR_SPEC> {
                CC3OF_W::new(self, 11)
            }
            ///Bit 12 - Capture/Compare 4 overcapture flag
            #[inline(always)]
            #[must_use]
            pub fn cc4of(&mut self) -> CC4OF_W<INTFR_SPEC> {
                CC4OF_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`intfr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intfr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct INTFR_SPEC;
        impl crate::RegisterSpec for INTFR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`intfr::R`](R) reader structure
        impl crate::Readable for INTFR_SPEC {}
        ///`write(|w| ..)` method takes [`intfr::W`](W) writer structure
        impl crate::Writable for INTFR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets INTFR to value 0
        impl crate::Resettable for INTFR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SWEVGR (w) register accessor: event generation register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`swevgr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@swevgr`]
    ///module
    pub type SWEVGR = crate::Reg<swevgr::SWEVGR_SPEC>;
    ///event generation register
    pub mod swevgr {
        ///Register `SWEVGR` writer
        pub type W = crate::W<SWEVGR_SPEC>;
        ///Field `UG` writer - Update generation
        pub type UG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1G` writer - Capture/compare 1 generation
        pub type CC1G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2G` writer - Capture/compare 2 generation
        pub type CC2G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3G` writer - Capture/compare 3 generation
        pub type CC3G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4G` writer - Capture/compare 4 generation
        pub type CC4G_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TG` writer - Trigger generation
        pub type TG_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl W {
            ///Bit 0 - Update generation
            #[inline(always)]
            #[must_use]
            pub fn ug(&mut self) -> UG_W<SWEVGR_SPEC> {
                UG_W::new(self, 0)
            }
            ///Bit 1 - Capture/compare 1 generation
            #[inline(always)]
            #[must_use]
            pub fn cc1g(&mut self) -> CC1G_W<SWEVGR_SPEC> {
                CC1G_W::new(self, 1)
            }
            ///Bit 2 - Capture/compare 2 generation
            #[inline(always)]
            #[must_use]
            pub fn cc2g(&mut self) -> CC2G_W<SWEVGR_SPEC> {
                CC2G_W::new(self, 2)
            }
            ///Bit 3 - Capture/compare 3 generation
            #[inline(always)]
            #[must_use]
            pub fn cc3g(&mut self) -> CC3G_W<SWEVGR_SPEC> {
                CC3G_W::new(self, 3)
            }
            ///Bit 4 - Capture/compare 4 generation
            #[inline(always)]
            #[must_use]
            pub fn cc4g(&mut self) -> CC4G_W<SWEVGR_SPEC> {
                CC4G_W::new(self, 4)
            }
            ///Bit 6 - Trigger generation
            #[inline(always)]
            #[must_use]
            pub fn tg(&mut self) -> TG_W<SWEVGR_SPEC> {
                TG_W::new(self, 6)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///event generation register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`swevgr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SWEVGR_SPEC;
        impl crate::RegisterSpec for SWEVGR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`swevgr::W`](W) writer structure
        impl crate::Writable for SWEVGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SWEVGR to value 0
        impl crate::Resettable for SWEVGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR1_Output (rw) register accessor: capture/compare mode register 1 (output mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_output::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_output::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr1_output`]
    ///module
    pub type CHCTLR1_OUTPUT = crate::Reg<chctlr1_output::CHCTLR1_OUTPUT_SPEC>;
    ///capture/compare mode register 1 (output mode)
    pub mod chctlr1_output {
        ///Register `CHCTLR1_Output` reader
        pub type R = crate::R<CHCTLR1_OUTPUT_SPEC>;
        ///Register `CHCTLR1_Output` writer
        pub type W = crate::W<CHCTLR1_OUTPUT_SPEC>;
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC1FE` reader - Output compare 1 fast enable
        pub type OC1FE_R = crate::BitReader;
        ///Field `OC1FE` writer - Output compare 1 fast enable
        pub type OC1FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC1PE` reader - Output compare 1 preload enable
        pub type OC1PE_R = crate::BitReader;
        ///Field `OC1PE` writer - Output compare 1 preload enable
        pub type OC1PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC1M` reader - Output compare 1 mode
        pub type OC1M_R = crate::FieldReader;
        ///Field `OC1M` writer - Output compare 1 mode
        pub type OC1M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC1CE` reader - Output compare 1 clear enable
        pub type OC1CE_R = crate::BitReader;
        ///Field `OC1CE` writer - Output compare 1 clear enable
        pub type OC1CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2S` reader - Capture/Compare 2 selection
        pub type CC2S_R = crate::FieldReader;
        ///Field `CC2S` writer - Capture/Compare 2 selection
        pub type CC2S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC2FE` reader - Output compare 2 fast enable
        pub type OC2FE_R = crate::BitReader;
        ///Field `OC2FE` writer - Output compare 2 fast enable
        pub type OC2FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC2PE` reader - Output compare 2 preload enable
        pub type OC2PE_R = crate::BitReader;
        ///Field `OC2PE` writer - Output compare 2 preload enable
        pub type OC2PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC2M` reader - Output compare 2 mode
        pub type OC2M_R = crate::FieldReader;
        ///Field `OC2M` writer - Output compare 2 mode
        pub type OC2M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC2CE` reader - Output compare 2 clear enable
        pub type OC2CE_R = crate::BitReader;
        ///Field `OC2CE` writer - Output compare 2 clear enable
        pub type OC2CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output compare 1 fast enable
            #[inline(always)]
            pub fn oc1fe(&self) -> OC1FE_R {
                OC1FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output compare 1 preload enable
            #[inline(always)]
            pub fn oc1pe(&self) -> OC1PE_R {
                OC1PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output compare 1 mode
            #[inline(always)]
            pub fn oc1m(&self) -> OC1M_R {
                OC1M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output compare 1 clear enable
            #[inline(always)]
            pub fn oc1ce(&self) -> OC1CE_R {
                OC1CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output compare 2 fast enable
            #[inline(always)]
            pub fn oc2fe(&self) -> OC2FE_R {
                OC2FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output compare 2 preload enable
            #[inline(always)]
            pub fn oc2pe(&self) -> OC2PE_R {
                OC2PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output compare 2 mode
            #[inline(always)]
            pub fn oc2m(&self) -> OC2M_R {
                OC2M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output compare 2 clear enable
            #[inline(always)]
            pub fn oc2ce(&self) -> OC2CE_R {
                OC2CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<CHCTLR1_OUTPUT_SPEC> {
                CC1S_W::new(self, 0)
            }
            ///Bit 2 - Output compare 1 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc1fe(&mut self) -> OC1FE_W<CHCTLR1_OUTPUT_SPEC> {
                OC1FE_W::new(self, 2)
            }
            ///Bit 3 - Output compare 1 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc1pe(&mut self) -> OC1PE_W<CHCTLR1_OUTPUT_SPEC> {
                OC1PE_W::new(self, 3)
            }
            ///Bits 4:6 - Output compare 1 mode
            #[inline(always)]
            #[must_use]
            pub fn oc1m(&mut self) -> OC1M_W<CHCTLR1_OUTPUT_SPEC> {
                OC1M_W::new(self, 4)
            }
            ///Bit 7 - Output compare 1 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc1ce(&mut self) -> OC1CE_W<CHCTLR1_OUTPUT_SPEC> {
                OC1CE_W::new(self, 7)
            }
            ///Bits 8:9 - Capture/Compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<CHCTLR1_OUTPUT_SPEC> {
                CC2S_W::new(self, 8)
            }
            ///Bit 10 - Output compare 2 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc2fe(&mut self) -> OC2FE_W<CHCTLR1_OUTPUT_SPEC> {
                OC2FE_W::new(self, 10)
            }
            ///Bit 11 - Output compare 2 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc2pe(&mut self) -> OC2PE_W<CHCTLR1_OUTPUT_SPEC> {
                OC2PE_W::new(self, 11)
            }
            ///Bits 12:14 - Output compare 2 mode
            #[inline(always)]
            #[must_use]
            pub fn oc2m(&mut self) -> OC2M_W<CHCTLR1_OUTPUT_SPEC> {
                OC2M_W::new(self, 12)
            }
            ///Bit 15 - Output compare 2 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc2ce(&mut self) -> OC2CE_W<CHCTLR1_OUTPUT_SPEC> {
                OC2CE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register 1 (output mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_output::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_output::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR1_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr1_output::R`](R) reader structure
        impl crate::Readable for CHCTLR1_OUTPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr1_output::W`](W) writer structure
        impl crate::Writable for CHCTLR1_OUTPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR1_Output to value 0
        impl crate::Resettable for CHCTLR1_OUTPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR1_Input (rw) register accessor: capture/compare mode register 1 (input mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_input::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_input::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr1_input`]
    ///module
    pub type CHCTLR1_INPUT = crate::Reg<chctlr1_input::CHCTLR1_INPUT_SPEC>;
    ///capture/compare mode register 1 (input mode)
    pub mod chctlr1_input {
        ///Register `CHCTLR1_Input` reader
        pub type R = crate::R<CHCTLR1_INPUT_SPEC>;
        ///Register `CHCTLR1_Input` writer
        pub type W = crate::W<CHCTLR1_INPUT_SPEC>;
        ///Field `CC1S` reader - Capture/Compare 1 selection
        pub type CC1S_R = crate::FieldReader;
        ///Field `CC1S` writer - Capture/Compare 1 selection
        pub type CC1S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC1PSC` reader - Input capture 1 prescaler
        pub type IC1PSC_R = crate::FieldReader;
        ///Field `IC1PSC` writer - Input capture 1 prescaler
        pub type IC1PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC1F` reader - Input capture 1 filter
        pub type IC1F_R = crate::FieldReader;
        ///Field `IC1F` writer - Input capture 1 filter
        pub type IC1F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `CC2S` reader - Capture/compare 2 selection
        pub type CC2S_R = crate::FieldReader;
        ///Field `CC2S` writer - Capture/compare 2 selection
        pub type CC2S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC2PSC` reader - Input capture 2 prescaler
        pub type IC2PSC_R = crate::FieldReader;
        ///Field `IC2PSC` writer - Input capture 2 prescaler
        pub type IC2PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC2F` reader - Input capture 2 filter
        pub type IC2F_R = crate::FieldReader;
        ///Field `IC2F` writer - Input capture 2 filter
        pub type IC2F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        impl R {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            pub fn cc1s(&self) -> CC1S_R {
                CC1S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            pub fn ic1psc(&self) -> IC1PSC_R {
                IC1PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            pub fn ic1f(&self) -> IC1F_R {
                IC1F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/compare 2 selection
            #[inline(always)]
            pub fn cc2s(&self) -> CC2S_R {
                CC2S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            pub fn ic2psc(&self) -> IC2PSC_R {
                IC2PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            pub fn ic2f(&self) -> IC2F_R {
                IC2F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 1 selection
            #[inline(always)]
            #[must_use]
            pub fn cc1s(&mut self) -> CC1S_W<CHCTLR1_INPUT_SPEC> {
                CC1S_W::new(self, 0)
            }
            ///Bits 2:3 - Input capture 1 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic1psc(&mut self) -> IC1PSC_W<CHCTLR1_INPUT_SPEC> {
                IC1PSC_W::new(self, 2)
            }
            ///Bits 4:7 - Input capture 1 filter
            #[inline(always)]
            #[must_use]
            pub fn ic1f(&mut self) -> IC1F_W<CHCTLR1_INPUT_SPEC> {
                IC1F_W::new(self, 4)
            }
            ///Bits 8:9 - Capture/compare 2 selection
            #[inline(always)]
            #[must_use]
            pub fn cc2s(&mut self) -> CC2S_W<CHCTLR1_INPUT_SPEC> {
                CC2S_W::new(self, 8)
            }
            ///Bits 10:11 - Input capture 2 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic2psc(&mut self) -> IC2PSC_W<CHCTLR1_INPUT_SPEC> {
                IC2PSC_W::new(self, 10)
            }
            ///Bits 12:15 - Input capture 2 filter
            #[inline(always)]
            #[must_use]
            pub fn ic2f(&mut self) -> IC2F_W<CHCTLR1_INPUT_SPEC> {
                IC2F_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register 1 (input mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr1_input::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr1_input::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR1_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR1_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr1_input::R`](R) reader structure
        impl crate::Readable for CHCTLR1_INPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr1_input::W`](W) writer structure
        impl crate::Writable for CHCTLR1_INPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR1_Input to value 0
        impl crate::Resettable for CHCTLR1_INPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR2_Output (rw) register accessor: capture/compare mode register 2 (output mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_output::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_output::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr2_output`]
    ///module
    pub type CHCTLR2_OUTPUT = crate::Reg<chctlr2_output::CHCTLR2_OUTPUT_SPEC>;
    ///capture/compare mode register 2 (output mode)
    pub mod chctlr2_output {
        ///Register `CHCTLR2_Output` reader
        pub type R = crate::R<CHCTLR2_OUTPUT_SPEC>;
        ///Register `CHCTLR2_Output` writer
        pub type W = crate::W<CHCTLR2_OUTPUT_SPEC>;
        ///Field `CC3S` reader - Capture/Compare 3 selection
        pub type CC3S_R = crate::FieldReader;
        ///Field `CC3S` writer - Capture/Compare 3 selection
        pub type CC3S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC3FE` reader - Output compare 3 fast enable
        pub type OC3FE_R = crate::BitReader;
        ///Field `OC3FE` writer - Output compare 3 fast enable
        pub type OC3FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC3PE` reader - Output compare 3 preload enable
        pub type OC3PE_R = crate::BitReader;
        ///Field `OC3PE` writer - Output compare 3 preload enable
        pub type OC3PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC3M` reader - Output compare 3 mode
        pub type OC3M_R = crate::FieldReader;
        ///Field `OC3M` writer - Output compare 3 mode
        pub type OC3M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC3CE` reader - Output compare 3 clear enable
        pub type OC3CE_R = crate::BitReader;
        ///Field `OC3CE` writer - Output compare 3 clear enable
        pub type OC3CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `OC4FE` reader - Output compare 4 fast enable
        pub type OC4FE_R = crate::BitReader;
        ///Field `OC4FE` writer - Output compare 4 fast enable
        pub type OC4FE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC4PE` reader - Output compare 4 preload enable
        pub type OC4PE_R = crate::BitReader;
        ///Field `OC4PE` writer - Output compare 4 preload enable
        pub type OC4PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OC4M` reader - Output compare 4 mode
        pub type OC4M_R = crate::FieldReader;
        ///Field `OC4M` writer - Output compare 4 mode
        pub type OC4M_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `OC4CE` reader - Output compare 4 clear enable
        pub type OC4CE_R = crate::BitReader;
        ///Field `OC4CE` writer - Output compare 4 clear enable
        pub type OC4CE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            pub fn oc3fe(&self) -> OC3FE_R {
                OC3FE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            pub fn oc3pe(&self) -> OC3PE_R {
                OC3PE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            pub fn oc3m(&self) -> OC3M_R {
                OC3M_R::new(((self.bits >> 4) & 7) as u8)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            pub fn oc3ce(&self) -> OC3CE_R {
                OC3CE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            pub fn oc4fe(&self) -> OC4FE_R {
                OC4FE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            pub fn oc4pe(&self) -> OC4PE_R {
                OC4PE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            pub fn oc4m(&self) -> OC4M_R {
                OC4M_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            pub fn oc4ce(&self) -> OC4CE_R {
                OC4CE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<CHCTLR2_OUTPUT_SPEC> {
                CC3S_W::new(self, 0)
            }
            ///Bit 2 - Output compare 3 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc3fe(&mut self) -> OC3FE_W<CHCTLR2_OUTPUT_SPEC> {
                OC3FE_W::new(self, 2)
            }
            ///Bit 3 - Output compare 3 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc3pe(&mut self) -> OC3PE_W<CHCTLR2_OUTPUT_SPEC> {
                OC3PE_W::new(self, 3)
            }
            ///Bits 4:6 - Output compare 3 mode
            #[inline(always)]
            #[must_use]
            pub fn oc3m(&mut self) -> OC3M_W<CHCTLR2_OUTPUT_SPEC> {
                OC3M_W::new(self, 4)
            }
            ///Bit 7 - Output compare 3 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc3ce(&mut self) -> OC3CE_W<CHCTLR2_OUTPUT_SPEC> {
                OC3CE_W::new(self, 7)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<CHCTLR2_OUTPUT_SPEC> {
                CC4S_W::new(self, 8)
            }
            ///Bit 10 - Output compare 4 fast enable
            #[inline(always)]
            #[must_use]
            pub fn oc4fe(&mut self) -> OC4FE_W<CHCTLR2_OUTPUT_SPEC> {
                OC4FE_W::new(self, 10)
            }
            ///Bit 11 - Output compare 4 preload enable
            #[inline(always)]
            #[must_use]
            pub fn oc4pe(&mut self) -> OC4PE_W<CHCTLR2_OUTPUT_SPEC> {
                OC4PE_W::new(self, 11)
            }
            ///Bits 12:14 - Output compare 4 mode
            #[inline(always)]
            #[must_use]
            pub fn oc4m(&mut self) -> OC4M_W<CHCTLR2_OUTPUT_SPEC> {
                OC4M_W::new(self, 12)
            }
            ///Bit 15 - Output compare 4 clear enable
            #[inline(always)]
            #[must_use]
            pub fn oc4ce(&mut self) -> OC4CE_W<CHCTLR2_OUTPUT_SPEC> {
                OC4CE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register 2 (output mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_output::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_output::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR2_OUTPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_OUTPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr2_output::R`](R) reader structure
        impl crate::Readable for CHCTLR2_OUTPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr2_output::W`](W) writer structure
        impl crate::Writable for CHCTLR2_OUTPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR2_Output to value 0
        impl crate::Resettable for CHCTLR2_OUTPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CHCTLR2_Input (rw) register accessor: capture/compare mode register 2 (input mode)
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_input::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_input::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@chctlr2_input`]
    ///module
    pub type CHCTLR2_INPUT = crate::Reg<chctlr2_input::CHCTLR2_INPUT_SPEC>;
    ///capture/compare mode register 2 (input mode)
    pub mod chctlr2_input {
        ///Register `CHCTLR2_Input` reader
        pub type R = crate::R<CHCTLR2_INPUT_SPEC>;
        ///Register `CHCTLR2_Input` writer
        pub type W = crate::W<CHCTLR2_INPUT_SPEC>;
        ///Field `CC3S` reader - Capture/Compare 3 selection
        pub type CC3S_R = crate::FieldReader;
        ///Field `CC3S` writer - Capture/Compare 3 selection
        pub type CC3S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC3PSC` reader - Input capture 3 prescaler
        pub type IC3PSC_R = crate::FieldReader;
        ///Field `IC3PSC` writer - Input capture 3 prescaler
        pub type IC3PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC3F` reader - Input capture 3 filter
        pub type IC3F_R = crate::FieldReader;
        ///Field `IC3F` writer - Input capture 3 filter
        pub type IC3F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `CC4S` reader - Capture/Compare 4 selection
        pub type CC4S_R = crate::FieldReader;
        ///Field `CC4S` writer - Capture/Compare 4 selection
        pub type CC4S_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC4PSC` reader - Input capture 4 prescaler
        pub type IC4PSC_R = crate::FieldReader;
        ///Field `IC4PSC` writer - Input capture 4 prescaler
        pub type IC4PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IC4F` reader - Input capture 4 filter
        pub type IC4F_R = crate::FieldReader;
        ///Field `IC4F` writer - Input capture 4 filter
        pub type IC4F_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        impl R {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            pub fn cc3s(&self) -> CC3S_R {
                CC3S_R::new((self.bits & 3) as u8)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            pub fn ic3psc(&self) -> IC3PSC_R {
                IC3PSC_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            pub fn ic3f(&self) -> IC3F_R {
                IC3F_R::new(((self.bits >> 4) & 0x0f) as u8)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            pub fn cc4s(&self) -> CC4S_R {
                CC4S_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            pub fn ic4psc(&self) -> IC4PSC_R {
                IC4PSC_R::new(((self.bits >> 10) & 3) as u8)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            pub fn ic4f(&self) -> IC4F_R {
                IC4F_R::new(((self.bits >> 12) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:1 - Capture/Compare 3 selection
            #[inline(always)]
            #[must_use]
            pub fn cc3s(&mut self) -> CC3S_W<CHCTLR2_INPUT_SPEC> {
                CC3S_W::new(self, 0)
            }
            ///Bits 2:3 - Input capture 3 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic3psc(&mut self) -> IC3PSC_W<CHCTLR2_INPUT_SPEC> {
                IC3PSC_W::new(self, 2)
            }
            ///Bits 4:7 - Input capture 3 filter
            #[inline(always)]
            #[must_use]
            pub fn ic3f(&mut self) -> IC3F_W<CHCTLR2_INPUT_SPEC> {
                IC3F_W::new(self, 4)
            }
            ///Bits 8:9 - Capture/Compare 4 selection
            #[inline(always)]
            #[must_use]
            pub fn cc4s(&mut self) -> CC4S_W<CHCTLR2_INPUT_SPEC> {
                CC4S_W::new(self, 8)
            }
            ///Bits 10:11 - Input capture 4 prescaler
            #[inline(always)]
            #[must_use]
            pub fn ic4psc(&mut self) -> IC4PSC_W<CHCTLR2_INPUT_SPEC> {
                IC4PSC_W::new(self, 10)
            }
            ///Bits 12:15 - Input capture 4 filter
            #[inline(always)]
            #[must_use]
            pub fn ic4f(&mut self) -> IC4F_W<CHCTLR2_INPUT_SPEC> {
                IC4F_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare mode register 2 (input mode)
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`chctlr2_input::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chctlr2_input::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CHCTLR2_INPUT_SPEC;
        impl crate::RegisterSpec for CHCTLR2_INPUT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`chctlr2_input::R`](R) reader structure
        impl crate::Readable for CHCTLR2_INPUT_SPEC {}
        ///`write(|w| ..)` method takes [`chctlr2_input::W`](W) writer structure
        impl crate::Writable for CHCTLR2_INPUT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CHCTLR2_Input to value 0
        impl crate::Resettable for CHCTLR2_INPUT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CCER (rw) register accessor: capture/compare enable register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ccer::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ccer::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ccer`]
    ///module
    pub type CCER = crate::Reg<ccer::CCER_SPEC>;
    ///capture/compare enable register
    pub mod ccer {
        ///Register `CCER` reader
        pub type R = crate::R<CCER_SPEC>;
        ///Register `CCER` writer
        pub type W = crate::W<CCER_SPEC>;
        ///Field `CC1E` reader - Capture/Compare 1 output enable
        pub type CC1E_R = crate::BitReader;
        ///Field `CC1E` writer - Capture/Compare 1 output enable
        pub type CC1E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC1P` reader - Capture/Compare 1 output Polarity
        pub type CC1P_R = crate::BitReader;
        ///Field `CC1P` writer - Capture/Compare 1 output Polarity
        pub type CC1P_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2E` reader - Capture/Compare 2 output enable
        pub type CC2E_R = crate::BitReader;
        ///Field `CC2E` writer - Capture/Compare 2 output enable
        pub type CC2E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC2P` reader - Capture/Compare 2 output Polarity
        pub type CC2P_R = crate::BitReader;
        ///Field `CC2P` writer - Capture/Compare 2 output Polarity
        pub type CC2P_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3E` reader - Capture/Compare 3 output enable
        pub type CC3E_R = crate::BitReader;
        ///Field `CC3E` writer - Capture/Compare 3 output enable
        pub type CC3E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC3P` reader - Capture/Compare 3 output Polarity
        pub type CC3P_R = crate::BitReader;
        ///Field `CC3P` writer - Capture/Compare 3 output Polarity
        pub type CC3P_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4E` reader - Capture/Compare 4 output enable
        pub type CC4E_R = crate::BitReader;
        ///Field `CC4E` writer - Capture/Compare 4 output enable
        pub type CC4E_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CC4P` reader - Capture/Compare 3 output Polarity
        pub type CC4P_R = crate::BitReader;
        ///Field `CC4P` writer - Capture/Compare 3 output Polarity
        pub type CC4P_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            pub fn cc1e(&self) -> CC1E_R {
                CC1E_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            pub fn cc1p(&self) -> CC1P_R {
                CC1P_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            pub fn cc2e(&self) -> CC2E_R {
                CC2E_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            pub fn cc2p(&self) -> CC2P_R {
                CC2P_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            pub fn cc3e(&self) -> CC3E_R {
                CC3E_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc3p(&self) -> CC3P_R {
                CC3P_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            pub fn cc4e(&self) -> CC4E_R {
                CC4E_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            pub fn cc4p(&self) -> CC4P_R {
                CC4P_R::new(((self.bits >> 13) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Capture/Compare 1 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc1e(&mut self) -> CC1E_W<CCER_SPEC> {
                CC1E_W::new(self, 0)
            }
            ///Bit 1 - Capture/Compare 1 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc1p(&mut self) -> CC1P_W<CCER_SPEC> {
                CC1P_W::new(self, 1)
            }
            ///Bit 4 - Capture/Compare 2 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc2e(&mut self) -> CC2E_W<CCER_SPEC> {
                CC2E_W::new(self, 4)
            }
            ///Bit 5 - Capture/Compare 2 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc2p(&mut self) -> CC2P_W<CCER_SPEC> {
                CC2P_W::new(self, 5)
            }
            ///Bit 8 - Capture/Compare 3 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc3e(&mut self) -> CC3E_W<CCER_SPEC> {
                CC3E_W::new(self, 8)
            }
            ///Bit 9 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc3p(&mut self) -> CC3P_W<CCER_SPEC> {
                CC3P_W::new(self, 9)
            }
            ///Bit 12 - Capture/Compare 4 output enable
            #[inline(always)]
            #[must_use]
            pub fn cc4e(&mut self) -> CC4E_W<CCER_SPEC> {
                CC4E_W::new(self, 12)
            }
            ///Bit 13 - Capture/Compare 3 output Polarity
            #[inline(always)]
            #[must_use]
            pub fn cc4p(&mut self) -> CC4P_W<CCER_SPEC> {
                CC4P_W::new(self, 13)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare enable register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ccer::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ccer::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CCER_SPEC;
        impl crate::RegisterSpec for CCER_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ccer::R`](R) reader structure
        impl crate::Readable for CCER_SPEC {}
        ///`write(|w| ..)` method takes [`ccer::W`](W) writer structure
        impl crate::Writable for CCER_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CCER to value 0
        impl crate::Resettable for CCER_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNT (rw) register accessor: counter
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cnt::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cnt`]
    ///module
    pub type CNT = crate::Reg<cnt::CNT_SPEC>;
    ///counter
    pub mod cnt {
        ///Register `CNT` reader
        pub type R = crate::R<CNT_SPEC>;
        ///Register `CNT` writer
        pub type W = crate::W<CNT_SPEC>;
        ///Field `CNT` reader - counter value
        pub type CNT_R = crate::FieldReader<u16>;
        ///Field `CNT` writer - counter value
        pub type CNT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - counter value
            #[inline(always)]
            pub fn cnt(&self) -> CNT_R {
                CNT_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - counter value
            #[inline(always)]
            #[must_use]
            pub fn cnt(&mut self) -> CNT_W<CNT_SPEC> {
                CNT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///counter
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cnt::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNT_SPEC;
        impl crate::RegisterSpec for CNT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cnt::R`](R) reader structure
        impl crate::Readable for CNT_SPEC {}
        ///`write(|w| ..)` method takes [`cnt::W`](W) writer structure
        impl crate::Writable for CNT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNT to value 0
        impl crate::Resettable for CNT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///PSC (rw) register accessor: prescaler
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`psc::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`psc::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@psc`]
    ///module
    pub type PSC = crate::Reg<psc::PSC_SPEC>;
    ///prescaler
    pub mod psc {
        ///Register `PSC` reader
        pub type R = crate::R<PSC_SPEC>;
        ///Register `PSC` writer
        pub type W = crate::W<PSC_SPEC>;
        ///Field `PSC` reader - Prescaler value
        pub type PSC_R = crate::FieldReader<u16>;
        ///Field `PSC` writer - Prescaler value
        pub type PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            pub fn psc(&self) -> PSC_R {
                PSC_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Prescaler value
            #[inline(always)]
            #[must_use]
            pub fn psc(&mut self) -> PSC_W<PSC_SPEC> {
                PSC_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///prescaler
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`psc::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`psc::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct PSC_SPEC;
        impl crate::RegisterSpec for PSC_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`psc::R`](R) reader structure
        impl crate::Readable for PSC_SPEC {}
        ///`write(|w| ..)` method takes [`psc::W`](W) writer structure
        impl crate::Writable for PSC_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets PSC to value 0
        impl crate::Resettable for PSC_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///ATRLR (rw) register accessor: auto-reload register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`atrlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`atrlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@atrlr`]
    ///module
    pub type ATRLR = crate::Reg<atrlr::ATRLR_SPEC>;
    ///auto-reload register
    pub mod atrlr {
        ///Register `ATRLR` reader
        pub type R = crate::R<ATRLR_SPEC>;
        ///Register `ATRLR` writer
        pub type W = crate::W<ATRLR_SPEC>;
        ///Field `ATRLR` reader - Auto-reload value
        pub type ATRLR_R = crate::FieldReader<u16>;
        ///Field `ATRLR` writer - Auto-reload value
        pub type ATRLR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            pub fn atrlr(&self) -> ATRLR_R {
                ATRLR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Auto-reload value
            #[inline(always)]
            #[must_use]
            pub fn atrlr(&mut self) -> ATRLR_W<ATRLR_SPEC> {
                ATRLR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///auto-reload register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`atrlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`atrlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ATRLR_SPEC;
        impl crate::RegisterSpec for ATRLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`atrlr::R`](R) reader structure
        impl crate::Readable for ATRLR_SPEC {}
        ///`write(|w| ..)` method takes [`atrlr::W`](W) writer structure
        impl crate::Writable for ATRLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets ATRLR to value 0
        impl crate::Resettable for ATRLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH1CVR (rw) register accessor: capture/compare register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch1cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch1cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch1cvr`]
    ///module
    pub type CH1CVR = crate::Reg<ch1cvr::CH1CVR_SPEC>;
    ///capture/compare register 1
    pub mod ch1cvr {
        ///Register `CH1CVR` reader
        pub type R = crate::R<CH1CVR_SPEC>;
        ///Register `CH1CVR` writer
        pub type W = crate::W<CH1CVR_SPEC>;
        ///Field `CH1CVR` reader - Capture/Compare 1 value
        pub type CH1CVR_R = crate::FieldReader<u16>;
        ///Field `CH1CVR` writer - Capture/Compare 1 value
        pub type CH1CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            pub fn ch1cvr(&self) -> CH1CVR_R {
                CH1CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 1 value
            #[inline(always)]
            #[must_use]
            pub fn ch1cvr(&mut self) -> CH1CVR_W<CH1CVR_SPEC> {
                CH1CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch1cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch1cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH1CVR_SPEC;
        impl crate::RegisterSpec for CH1CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch1cvr::R`](R) reader structure
        impl crate::Readable for CH1CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch1cvr::W`](W) writer structure
        impl crate::Writable for CH1CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH1CVR to value 0
        impl crate::Resettable for CH1CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH2CVR (rw) register accessor: capture/compare register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch2cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch2cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch2cvr`]
    ///module
    pub type CH2CVR = crate::Reg<ch2cvr::CH2CVR_SPEC>;
    ///capture/compare register 2
    pub mod ch2cvr {
        ///Register `CH2CVR` reader
        pub type R = crate::R<CH2CVR_SPEC>;
        ///Register `CH2CVR` writer
        pub type W = crate::W<CH2CVR_SPEC>;
        ///Field `CH2CVR` reader - Capture/Compare 2 value
        pub type CH2CVR_R = crate::FieldReader<u16>;
        ///Field `CH2CVR` writer - Capture/Compare 2 value
        pub type CH2CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            pub fn ch2cvr(&self) -> CH2CVR_R {
                CH2CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare 2 value
            #[inline(always)]
            #[must_use]
            pub fn ch2cvr(&mut self) -> CH2CVR_W<CH2CVR_SPEC> {
                CH2CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch2cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch2cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH2CVR_SPEC;
        impl crate::RegisterSpec for CH2CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch2cvr::R`](R) reader structure
        impl crate::Readable for CH2CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch2cvr::W`](W) writer structure
        impl crate::Writable for CH2CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH2CVR to value 0
        impl crate::Resettable for CH2CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH3CVR (rw) register accessor: capture/compare register 3
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch3cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch3cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch3cvr`]
    ///module
    pub type CH3CVR = crate::Reg<ch3cvr::CH3CVR_SPEC>;
    ///capture/compare register 3
    pub mod ch3cvr {
        ///Register `CH3CVR` reader
        pub type R = crate::R<CH3CVR_SPEC>;
        ///Register `CH3CVR` writer
        pub type W = crate::W<CH3CVR_SPEC>;
        ///Field `CH3CVR` reader - Capture/Compare value
        pub type CH3CVR_R = crate::FieldReader<u16>;
        ///Field `CH3CVR` writer - Capture/Compare value
        pub type CH3CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ch3cvr(&self) -> CH3CVR_R {
                CH3CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ch3cvr(&mut self) -> CH3CVR_W<CH3CVR_SPEC> {
                CH3CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 3
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch3cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch3cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH3CVR_SPEC;
        impl crate::RegisterSpec for CH3CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch3cvr::R`](R) reader structure
        impl crate::Readable for CH3CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch3cvr::W`](W) writer structure
        impl crate::Writable for CH3CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH3CVR to value 0
        impl crate::Resettable for CH3CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CH4CVR (rw) register accessor: capture/compare register 4
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ch4cvr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch4cvr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ch4cvr`]
    ///module
    pub type CH4CVR = crate::Reg<ch4cvr::CH4CVR_SPEC>;
    ///capture/compare register 4
    pub mod ch4cvr {
        ///Register `CH4CVR` reader
        pub type R = crate::R<CH4CVR_SPEC>;
        ///Register `CH4CVR` writer
        pub type W = crate::W<CH4CVR_SPEC>;
        ///Field `CH4CVR` reader - Capture/Compare value
        pub type CH4CVR_R = crate::FieldReader<u16>;
        ///Field `CH4CVR` writer - Capture/Compare value
        pub type CH4CVR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            pub fn ch4cvr(&self) -> CH4CVR_R {
                CH4CVR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Capture/Compare value
            #[inline(always)]
            #[must_use]
            pub fn ch4cvr(&mut self) -> CH4CVR_W<CH4CVR_SPEC> {
                CH4CVR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///capture/compare register 4
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ch4cvr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch4cvr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CH4CVR_SPEC;
        impl crate::RegisterSpec for CH4CVR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ch4cvr::R`](R) reader structure
        impl crate::Readable for CH4CVR_SPEC {}
        ///`write(|w| ..)` method takes [`ch4cvr::W`](W) writer structure
        impl crate::Writable for CH4CVR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CH4CVR to value 0
        impl crate::Resettable for CH4CVR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DMACFGR (rw) register accessor: DMA control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dmacfgr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmacfgr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dmacfgr`]
    ///module
    pub type DMACFGR = crate::Reg<dmacfgr::DMACFGR_SPEC>;
    ///DMA control register
    pub mod dmacfgr {
        ///Register `DMACFGR` reader
        pub type R = crate::R<DMACFGR_SPEC>;
        ///Register `DMACFGR` writer
        pub type W = crate::W<DMACFGR_SPEC>;
        ///Field `DBA` reader - DMA base address
        pub type DBA_R = crate::FieldReader;
        ///Field `DBA` writer - DMA base address
        pub type DBA_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `DBL` reader - DMA burst length
        pub type DBL_R = crate::FieldReader;
        ///Field `DBL` writer - DMA burst length
        pub type DBL_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        impl R {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            pub fn dba(&self) -> DBA_R {
                DBA_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            pub fn dbl(&self) -> DBL_R {
                DBL_R::new(((self.bits >> 8) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - DMA base address
            #[inline(always)]
            #[must_use]
            pub fn dba(&mut self) -> DBA_W<DMACFGR_SPEC> {
                DBA_W::new(self, 0)
            }
            ///Bits 8:12 - DMA burst length
            #[inline(always)]
            #[must_use]
            pub fn dbl(&mut self) -> DBL_W<DMACFGR_SPEC> {
                DBL_W::new(self, 8)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dmacfgr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmacfgr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DMACFGR_SPEC;
        impl crate::RegisterSpec for DMACFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dmacfgr::R`](R) reader structure
        impl crate::Readable for DMACFGR_SPEC {}
        ///`write(|w| ..)` method takes [`dmacfgr::W`](W) writer structure
        impl crate::Writable for DMACFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DMACFGR to value 0
        impl crate::Resettable for DMACFGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DMAADR (rw) register accessor: DMA address for full transfer
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaadr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaadr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dmaadr`]
    ///module
    pub type DMAADR = crate::Reg<dmaadr::DMAADR_SPEC>;
    ///DMA address for full transfer
    pub mod dmaadr {
        ///Register `DMAADR` reader
        pub type R = crate::R<DMAADR_SPEC>;
        ///Register `DMAADR` writer
        pub type W = crate::W<DMAADR_SPEC>;
        ///Field `DMAADR` reader - DMA register for burst accesses
        pub type DMAADR_R = crate::FieldReader<u16>;
        ///Field `DMAADR` writer - DMA register for burst accesses
        pub type DMAADR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            pub fn dmaadr(&self) -> DMAADR_R {
                DMAADR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - DMA register for burst accesses
            #[inline(always)]
            #[must_use]
            pub fn dmaadr(&mut self) -> DMAADR_W<DMAADR_SPEC> {
                DMAADR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DMA address for full transfer
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dmaadr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmaadr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DMAADR_SPEC;
        impl crate::RegisterSpec for DMAADR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dmaadr::R`](R) reader structure
        impl crate::Readable for DMAADR_SPEC {}
        ///`write(|w| ..)` method takes [`dmaadr::W`](W) writer structure
        impl crate::Writable for DMAADR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DMAADR to value 0
        impl crate::Resettable for DMAADR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Inter integrated circuit
pub struct I2C1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for I2C1 {}
impl I2C1 {
    ///Pointer to the register block
    pub const PTR: *const i2c1::RegisterBlock = 0x4000_5400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const i2c1::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for I2C1 {
    type Target = i2c1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for I2C1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C1").finish()
    }
}
///Inter integrated circuit
pub mod i2c1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr1: CTLR1,
        ctlr2: CTLR2,
        oaddr1: OADDR1,
        oaddr2: OADDR2,
        datar: DATAR,
        star1: STAR1,
        star2: STAR2,
        ckcfgr: CKCFGR,
    }
    impl RegisterBlock {
        ///0x00 - Control register 1
        #[inline(always)]
        pub const fn ctlr1(&self) -> &CTLR1 {
            &self.ctlr1
        }
        ///0x04 - Control register 2
        #[inline(always)]
        pub const fn ctlr2(&self) -> &CTLR2 {
            &self.ctlr2
        }
        ///0x08 - Own address register 1
        #[inline(always)]
        pub const fn oaddr1(&self) -> &OADDR1 {
            &self.oaddr1
        }
        ///0x0c - Own address register 2
        #[inline(always)]
        pub const fn oaddr2(&self) -> &OADDR2 {
            &self.oaddr2
        }
        ///0x10 - Data register
        #[inline(always)]
        pub const fn datar(&self) -> &DATAR {
            &self.datar
        }
        ///0x14 - Status register 1
        #[inline(always)]
        pub const fn star1(&self) -> &STAR1 {
            &self.star1
        }
        ///0x18 - Status register 2
        #[inline(always)]
        pub const fn star2(&self) -> &STAR2 {
            &self.star2
        }
        ///0x1c - Clock control register
        #[inline(always)]
        pub const fn ckcfgr(&self) -> &CKCFGR {
            &self.ckcfgr
        }
    }
    ///CTLR1 (rw) register accessor: Control register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr1`]
    ///module
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///Control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub type R = crate::R<CTLR1_SPEC>;
        ///Register `CTLR1` writer
        pub type W = crate::W<CTLR1_SPEC>;
        ///Field `PE` reader - Peripheral enable
        pub type PE_R = crate::BitReader;
        ///Field `PE` writer - Peripheral enable
        pub type PE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ENARP` reader - ARP enable
        pub type ENARP_R = crate::BitReader;
        ///Field `ENARP` writer - ARP enable
        pub type ENARP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ENPEC` reader - PEC enable
        pub type ENPEC_R = crate::BitReader;
        ///Field `ENPEC` writer - PEC enable
        pub type ENPEC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ENGC` reader - General call enable
        pub type ENGC_R = crate::BitReader;
        ///Field `ENGC` writer - General call enable
        pub type ENGC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `NOSTRETCH` reader - Clock stretching disable (Slave mode)
        pub type NOSTRETCH_R = crate::BitReader;
        ///Field `NOSTRETCH` writer - Clock stretching disable (Slave mode)
        pub type NOSTRETCH_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `START` reader - Start generation
        pub type START_R = crate::BitReader;
        ///Field `START` writer - Start generation
        pub type START_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STOP` reader - Stop generation
        pub type STOP_R = crate::BitReader;
        ///Field `STOP` writer - Stop generation
        pub type STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ACK` reader - Acknowledge enable
        pub type ACK_R = crate::BitReader;
        ///Field `ACK` writer - Acknowledge enable
        pub type ACK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `POS` reader - Acknowledge/PEC Position (for data reception)
        pub type POS_R = crate::BitReader;
        ///Field `POS` writer - Acknowledge/PEC Position (for data reception)
        pub type POS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PEC` reader - Packet error checking
        pub type PEC_R = crate::BitReader;
        ///Field `PEC` writer - Packet error checking
        pub type PEC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWRST` reader - Software reset
        pub type SWRST_R = crate::BitReader;
        ///Field `SWRST` writer - Software reset
        pub type SWRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Peripheral enable
            #[inline(always)]
            pub fn pe(&self) -> PE_R {
                PE_R::new((self.bits & 1) != 0)
            }
            ///Bit 4 - ARP enable
            #[inline(always)]
            pub fn enarp(&self) -> ENARP_R {
                ENARP_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - PEC enable
            #[inline(always)]
            pub fn enpec(&self) -> ENPEC_R {
                ENPEC_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - General call enable
            #[inline(always)]
            pub fn engc(&self) -> ENGC_R {
                ENGC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Clock stretching disable (Slave mode)
            #[inline(always)]
            pub fn nostretch(&self) -> NOSTRETCH_R {
                NOSTRETCH_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Start generation
            #[inline(always)]
            pub fn start(&self) -> START_R {
                START_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Stop generation
            #[inline(always)]
            pub fn stop(&self) -> STOP_R {
                STOP_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Acknowledge enable
            #[inline(always)]
            pub fn ack(&self) -> ACK_R {
                ACK_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Acknowledge/PEC Position (for data reception)
            #[inline(always)]
            pub fn pos(&self) -> POS_R {
                POS_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Packet error checking
            #[inline(always)]
            pub fn pec(&self) -> PEC_R {
                PEC_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 15 - Software reset
            #[inline(always)]
            pub fn swrst(&self) -> SWRST_R {
                SWRST_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Peripheral enable
            #[inline(always)]
            #[must_use]
            pub fn pe(&mut self) -> PE_W<CTLR1_SPEC> {
                PE_W::new(self, 0)
            }
            ///Bit 4 - ARP enable
            #[inline(always)]
            #[must_use]
            pub fn enarp(&mut self) -> ENARP_W<CTLR1_SPEC> {
                ENARP_W::new(self, 4)
            }
            ///Bit 5 - PEC enable
            #[inline(always)]
            #[must_use]
            pub fn enpec(&mut self) -> ENPEC_W<CTLR1_SPEC> {
                ENPEC_W::new(self, 5)
            }
            ///Bit 6 - General call enable
            #[inline(always)]
            #[must_use]
            pub fn engc(&mut self) -> ENGC_W<CTLR1_SPEC> {
                ENGC_W::new(self, 6)
            }
            ///Bit 7 - Clock stretching disable (Slave mode)
            #[inline(always)]
            #[must_use]
            pub fn nostretch(&mut self) -> NOSTRETCH_W<CTLR1_SPEC> {
                NOSTRETCH_W::new(self, 7)
            }
            ///Bit 8 - Start generation
            #[inline(always)]
            #[must_use]
            pub fn start(&mut self) -> START_W<CTLR1_SPEC> {
                START_W::new(self, 8)
            }
            ///Bit 9 - Stop generation
            #[inline(always)]
            #[must_use]
            pub fn stop(&mut self) -> STOP_W<CTLR1_SPEC> {
                STOP_W::new(self, 9)
            }
            ///Bit 10 - Acknowledge enable
            #[inline(always)]
            #[must_use]
            pub fn ack(&mut self) -> ACK_W<CTLR1_SPEC> {
                ACK_W::new(self, 10)
            }
            ///Bit 11 - Acknowledge/PEC Position (for data reception)
            #[inline(always)]
            #[must_use]
            pub fn pos(&mut self) -> POS_W<CTLR1_SPEC> {
                POS_W::new(self, 11)
            }
            ///Bit 12 - Packet error checking
            #[inline(always)]
            #[must_use]
            pub fn pec(&mut self) -> PEC_W<CTLR1_SPEC> {
                PEC_W::new(self, 12)
            }
            ///Bit 15 - Software reset
            #[inline(always)]
            #[must_use]
            pub fn swrst(&mut self) -> SWRST_W<CTLR1_SPEC> {
                SWRST_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr1::R`](R) reader structure
        impl crate::Readable for CTLR1_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr1::W`](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR2 (rw) register accessor: Control register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr2`]
    ///module
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///Control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub type R = crate::R<CTLR2_SPEC>;
        ///Register `CTLR2` writer
        pub type W = crate::W<CTLR2_SPEC>;
        ///Field `FREQ` reader - Peripheral clock frequency
        pub type FREQ_R = crate::FieldReader;
        ///Field `FREQ` writer - Peripheral clock frequency
        pub type FREQ_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
        ///Field `ITERREN` reader - Error interrupt enable
        pub type ITERREN_R = crate::BitReader;
        ///Field `ITERREN` writer - Error interrupt enable
        pub type ITERREN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ITEVTEN` reader - Event interrupt enable
        pub type ITEVTEN_R = crate::BitReader;
        ///Field `ITEVTEN` writer - Event interrupt enable
        pub type ITEVTEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ITBUFEN` reader - Buffer interrupt enable
        pub type ITBUFEN_R = crate::BitReader;
        ///Field `ITBUFEN` writer - Buffer interrupt enable
        pub type ITBUFEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DMAEN` reader - DMA requests enable
        pub type DMAEN_R = crate::BitReader;
        ///Field `DMAEN` writer - DMA requests enable
        pub type DMAEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LAST` reader - DMA last transfer
        pub type LAST_R = crate::BitReader;
        ///Field `LAST` writer - DMA last transfer
        pub type LAST_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:5 - Peripheral clock frequency
            #[inline(always)]
            pub fn freq(&self) -> FREQ_R {
                FREQ_R::new((self.bits & 0x3f) as u8)
            }
            ///Bit 8 - Error interrupt enable
            #[inline(always)]
            pub fn iterren(&self) -> ITERREN_R {
                ITERREN_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Event interrupt enable
            #[inline(always)]
            pub fn itevten(&self) -> ITEVTEN_R {
                ITEVTEN_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Buffer interrupt enable
            #[inline(always)]
            pub fn itbufen(&self) -> ITBUFEN_R {
                ITBUFEN_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - DMA requests enable
            #[inline(always)]
            pub fn dmaen(&self) -> DMAEN_R {
                DMAEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - DMA last transfer
            #[inline(always)]
            pub fn last(&self) -> LAST_R {
                LAST_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:5 - Peripheral clock frequency
            #[inline(always)]
            #[must_use]
            pub fn freq(&mut self) -> FREQ_W<CTLR2_SPEC> {
                FREQ_W::new(self, 0)
            }
            ///Bit 8 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn iterren(&mut self) -> ITERREN_W<CTLR2_SPEC> {
                ITERREN_W::new(self, 8)
            }
            ///Bit 9 - Event interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn itevten(&mut self) -> ITEVTEN_W<CTLR2_SPEC> {
                ITEVTEN_W::new(self, 9)
            }
            ///Bit 10 - Buffer interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn itbufen(&mut self) -> ITBUFEN_W<CTLR2_SPEC> {
                ITBUFEN_W::new(self, 10)
            }
            ///Bit 11 - DMA requests enable
            #[inline(always)]
            #[must_use]
            pub fn dmaen(&mut self) -> DMAEN_W<CTLR2_SPEC> {
                DMAEN_W::new(self, 11)
            }
            ///Bit 12 - DMA last transfer
            #[inline(always)]
            #[must_use]
            pub fn last(&mut self) -> LAST_W<CTLR2_SPEC> {
                LAST_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr2::R`](R) reader structure
        impl crate::Readable for CTLR2_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr2::W`](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///OADDR1 (rw) register accessor: Own address register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`oaddr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`oaddr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@oaddr1`]
    ///module
    pub type OADDR1 = crate::Reg<oaddr1::OADDR1_SPEC>;
    ///Own address register 1
    pub mod oaddr1 {
        ///Register `OADDR1` reader
        pub type R = crate::R<OADDR1_SPEC>;
        ///Register `OADDR1` writer
        pub type W = crate::W<OADDR1_SPEC>;
        ///Field `ADD0` reader - Interface address
        pub type ADD0_R = crate::BitReader;
        ///Field `ADD0` writer - Interface address
        pub type ADD0_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADD7_1` reader - Interface address
        pub type ADD7_1_R = crate::FieldReader;
        ///Field `ADD7_1` writer - Interface address
        pub type ADD7_1_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
        ///Field `ADD9_8` reader - Interface address
        pub type ADD9_8_R = crate::FieldReader;
        ///Field `ADD9_8` writer - Interface address
        pub type ADD9_8_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `ADDMODE` reader - Addressing mode (slave mode)
        pub type ADDMODE_R = crate::BitReader;
        ///Field `ADDMODE` writer - Addressing mode (slave mode)
        pub type ADDMODE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Interface address
            #[inline(always)]
            pub fn add0(&self) -> ADD0_R {
                ADD0_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            pub fn add7_1(&self) -> ADD7_1_R {
                ADD7_1_R::new(((self.bits >> 1) & 0x7f) as u8)
            }
            ///Bits 8:9 - Interface address
            #[inline(always)]
            pub fn add9_8(&self) -> ADD9_8_R {
                ADD9_8_R::new(((self.bits >> 8) & 3) as u8)
            }
            ///Bit 15 - Addressing mode (slave mode)
            #[inline(always)]
            pub fn addmode(&self) -> ADDMODE_R {
                ADDMODE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add0(&mut self) -> ADD0_W<OADDR1_SPEC> {
                ADD0_W::new(self, 0)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add7_1(&mut self) -> ADD7_1_W<OADDR1_SPEC> {
                ADD7_1_W::new(self, 1)
            }
            ///Bits 8:9 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add9_8(&mut self) -> ADD9_8_W<OADDR1_SPEC> {
                ADD9_8_W::new(self, 8)
            }
            ///Bit 15 - Addressing mode (slave mode)
            #[inline(always)]
            #[must_use]
            pub fn addmode(&mut self) -> ADDMODE_W<OADDR1_SPEC> {
                ADDMODE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Own address register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`oaddr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`oaddr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct OADDR1_SPEC;
        impl crate::RegisterSpec for OADDR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`oaddr1::R`](R) reader structure
        impl crate::Readable for OADDR1_SPEC {}
        ///`write(|w| ..)` method takes [`oaddr1::W`](W) writer structure
        impl crate::Writable for OADDR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets OADDR1 to value 0
        impl crate::Resettable for OADDR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///OADDR2 (rw) register accessor: Own address register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`oaddr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`oaddr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@oaddr2`]
    ///module
    pub type OADDR2 = crate::Reg<oaddr2::OADDR2_SPEC>;
    ///Own address register 2
    pub mod oaddr2 {
        ///Register `OADDR2` reader
        pub type R = crate::R<OADDR2_SPEC>;
        ///Register `OADDR2` writer
        pub type W = crate::W<OADDR2_SPEC>;
        ///Field `ENDUAL` reader - Dual addressing mode enable
        pub type ENDUAL_R = crate::BitReader;
        ///Field `ENDUAL` writer - Dual addressing mode enable
        pub type ENDUAL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADD2` reader - Interface address
        pub type ADD2_R = crate::FieldReader;
        ///Field `ADD2` writer - Interface address
        pub type ADD2_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
        impl R {
            ///Bit 0 - Dual addressing mode enable
            #[inline(always)]
            pub fn endual(&self) -> ENDUAL_R {
                ENDUAL_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            pub fn add2(&self) -> ADD2_R {
                ADD2_R::new(((self.bits >> 1) & 0x7f) as u8)
            }
        }
        impl W {
            ///Bit 0 - Dual addressing mode enable
            #[inline(always)]
            #[must_use]
            pub fn endual(&mut self) -> ENDUAL_W<OADDR2_SPEC> {
                ENDUAL_W::new(self, 0)
            }
            ///Bits 1:7 - Interface address
            #[inline(always)]
            #[must_use]
            pub fn add2(&mut self) -> ADD2_W<OADDR2_SPEC> {
                ADD2_W::new(self, 1)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Own address register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`oaddr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`oaddr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct OADDR2_SPEC;
        impl crate::RegisterSpec for OADDR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`oaddr2::R`](R) reader structure
        impl crate::Readable for OADDR2_SPEC {}
        ///`write(|w| ..)` method takes [`oaddr2::W`](W) writer structure
        impl crate::Writable for OADDR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets OADDR2 to value 0
        impl crate::Resettable for OADDR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DATAR (rw) register accessor: Data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`datar::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`datar::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@datar`]
    ///module
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///Data register
    pub mod datar {
        ///Register `DATAR` reader
        pub type R = crate::R<DATAR_SPEC>;
        ///Register `DATAR` writer
        pub type W = crate::W<DATAR_SPEC>;
        ///Field `DATAR` reader - 8-bit data register
        pub type DATAR_R = crate::FieldReader;
        ///Field `DATAR` writer - 8-bit data register
        pub type DATAR_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl R {
            ///Bits 0:7 - 8-bit data register
            #[inline(always)]
            pub fn datar(&self) -> DATAR_R {
                DATAR_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - 8-bit data register
            #[inline(always)]
            #[must_use]
            pub fn datar(&mut self) -> DATAR_W<DATAR_SPEC> {
                DATAR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`datar::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`datar::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`datar::R`](R) reader structure
        impl crate::Readable for DATAR_SPEC {}
        ///`write(|w| ..)` method takes [`datar::W`](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DATAR to value 0
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///STAR1 (rw) register accessor: Status register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`star1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`star1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@star1`]
    ///module
    pub type STAR1 = crate::Reg<star1::STAR1_SPEC>;
    ///Status register 1
    pub mod star1 {
        ///Register `STAR1` reader
        pub type R = crate::R<STAR1_SPEC>;
        ///Register `STAR1` writer
        pub type W = crate::W<STAR1_SPEC>;
        ///Field `SB` reader - Start bit (Master mode)
        pub type SB_R = crate::BitReader;
        ///Field `ADDR` reader - Address sent (master mode)/matched (slave mode)
        pub type ADDR_R = crate::BitReader;
        ///Field `BTF` reader - Byte transfer finished
        pub type BTF_R = crate::BitReader;
        ///Field `ADD10` reader - 10-bit header sent (Master mode)
        pub type ADD10_R = crate::BitReader;
        ///Field `STOPF` reader - Stop detection (slave mode)
        pub type STOPF_R = crate::BitReader;
        ///Field `RxNE` reader - Data register not empty (receivers)
        pub type RX_NE_R = crate::BitReader;
        ///Field `TxE` reader - Data register empty (transmitters)
        pub type TX_E_R = crate::BitReader;
        ///Field `BERR` reader - Bus error
        pub type BERR_R = crate::BitReader;
        ///Field `BERR` writer - Bus error
        pub type BERR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ARLO` reader - Arbitration lost (master mode)
        pub type ARLO_R = crate::BitReader;
        ///Field `ARLO` writer - Arbitration lost (master mode)
        pub type ARLO_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `AF` reader - Acknowledge failure
        pub type AF_R = crate::BitReader;
        ///Field `AF` writer - Acknowledge failure
        pub type AF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OVR` reader - Overrun/Underrun
        pub type OVR_R = crate::BitReader;
        ///Field `OVR` writer - Overrun/Underrun
        pub type OVR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PECERR` reader - PEC Error in reception
        pub type PECERR_R = crate::BitReader;
        ///Field `PECERR` writer - PEC Error in reception
        pub type PECERR_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Start bit (Master mode)
            #[inline(always)]
            pub fn sb(&self) -> SB_R {
                SB_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Address sent (master mode)/matched (slave mode)
            #[inline(always)]
            pub fn addr(&self) -> ADDR_R {
                ADDR_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Byte transfer finished
            #[inline(always)]
            pub fn btf(&self) -> BTF_R {
                BTF_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - 10-bit header sent (Master mode)
            #[inline(always)]
            pub fn add10(&self) -> ADD10_R {
                ADD10_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Stop detection (slave mode)
            #[inline(always)]
            pub fn stopf(&self) -> STOPF_R {
                STOPF_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 6 - Data register not empty (receivers)
            #[inline(always)]
            pub fn rx_ne(&self) -> RX_NE_R {
                RX_NE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Data register empty (transmitters)
            #[inline(always)]
            pub fn tx_e(&self) -> TX_E_R {
                TX_E_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Bus error
            #[inline(always)]
            pub fn berr(&self) -> BERR_R {
                BERR_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Arbitration lost (master mode)
            #[inline(always)]
            pub fn arlo(&self) -> ARLO_R {
                ARLO_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Acknowledge failure
            #[inline(always)]
            pub fn af(&self) -> AF_R {
                AF_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Overrun/Underrun
            #[inline(always)]
            pub fn ovr(&self) -> OVR_R {
                OVR_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - PEC Error in reception
            #[inline(always)]
            pub fn pecerr(&self) -> PECERR_R {
                PECERR_R::new(((self.bits >> 12) & 1) != 0)
            }
        }
        impl W {
            ///Bit 8 - Bus error
            #[inline(always)]
            #[must_use]
            pub fn berr(&mut self) -> BERR_W<STAR1_SPEC> {
                BERR_W::new(self, 8)
            }
            ///Bit 9 - Arbitration lost (master mode)
            #[inline(always)]
            #[must_use]
            pub fn arlo(&mut self) -> ARLO_W<STAR1_SPEC> {
                ARLO_W::new(self, 9)
            }
            ///Bit 10 - Acknowledge failure
            #[inline(always)]
            #[must_use]
            pub fn af(&mut self) -> AF_W<STAR1_SPEC> {
                AF_W::new(self, 10)
            }
            ///Bit 11 - Overrun/Underrun
            #[inline(always)]
            #[must_use]
            pub fn ovr(&mut self) -> OVR_W<STAR1_SPEC> {
                OVR_W::new(self, 11)
            }
            ///Bit 12 - PEC Error in reception
            #[inline(always)]
            #[must_use]
            pub fn pecerr(&mut self) -> PECERR_W<STAR1_SPEC> {
                PECERR_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Status register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`star1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`star1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STAR1_SPEC;
        impl crate::RegisterSpec for STAR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`star1::R`](R) reader structure
        impl crate::Readable for STAR1_SPEC {}
        ///`write(|w| ..)` method takes [`star1::W`](W) writer structure
        impl crate::Writable for STAR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets STAR1 to value 0
        impl crate::Resettable for STAR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///STAR2 (r) register accessor: Status register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`star2::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@star2`]
    ///module
    pub type STAR2 = crate::Reg<star2::STAR2_SPEC>;
    ///Status register 2
    pub mod star2 {
        ///Register `STAR2` reader
        pub type R = crate::R<STAR2_SPEC>;
        ///Field `MSL` reader - Master/slave
        pub type MSL_R = crate::BitReader;
        ///Field `BUSY` reader - Bus busy
        pub type BUSY_R = crate::BitReader;
        ///Field `TRA` reader - Transmitter/receiver
        pub type TRA_R = crate::BitReader;
        ///Field `GENCALL` reader - General call address (Slave mode)
        pub type GENCALL_R = crate::BitReader;
        ///Field `DUALF` reader - Dual flag (Slave mode)
        pub type DUALF_R = crate::BitReader;
        ///Field `PEC` reader - acket error checking register
        pub type PEC_R = crate::FieldReader;
        impl R {
            ///Bit 0 - Master/slave
            #[inline(always)]
            pub fn msl(&self) -> MSL_R {
                MSL_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Bus busy
            #[inline(always)]
            pub fn busy(&self) -> BUSY_R {
                BUSY_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Transmitter/receiver
            #[inline(always)]
            pub fn tra(&self) -> TRA_R {
                TRA_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - General call address (Slave mode)
            #[inline(always)]
            pub fn gencall(&self) -> GENCALL_R {
                GENCALL_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 7 - Dual flag (Slave mode)
            #[inline(always)]
            pub fn dualf(&self) -> DUALF_R {
                DUALF_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bits 8:15 - acket error checking register
            #[inline(always)]
            pub fn pec(&self) -> PEC_R {
                PEC_R::new(((self.bits >> 8) & 0xff) as u8)
            }
        }
        ///Status register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`star2::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STAR2_SPEC;
        impl crate::RegisterSpec for STAR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`star2::R`](R) reader structure
        impl crate::Readable for STAR2_SPEC {}
        ///`reset()` method sets STAR2 to value 0
        impl crate::Resettable for STAR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CKCFGR (rw) register accessor: Clock control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ckcfgr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ckcfgr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ckcfgr`]
    ///module
    pub type CKCFGR = crate::Reg<ckcfgr::CKCFGR_SPEC>;
    ///Clock control register
    pub mod ckcfgr {
        ///Register `CKCFGR` reader
        pub type R = crate::R<CKCFGR_SPEC>;
        ///Register `CKCFGR` writer
        pub type W = crate::W<CKCFGR_SPEC>;
        ///Field `CCR` reader - Clock control register in Fast/Standard mode (Master mode)
        pub type CCR_R = crate::FieldReader<u16>;
        ///Field `CCR` writer - Clock control register in Fast/Standard mode (Master mode)
        pub type CCR_W<'a, REG> = crate::FieldWriter<'a, REG, 12, u16>;
        ///Field `DUTY` reader - Fast mode duty cycle
        pub type DUTY_R = crate::BitReader;
        ///Field `DUTY` writer - Fast mode duty cycle
        pub type DUTY_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `F_S` reader - I2C master mode selection
        pub type F_S_R = crate::BitReader;
        ///Field `F_S` writer - I2C master mode selection
        pub type F_S_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:11 - Clock control register in Fast/Standard mode (Master mode)
            #[inline(always)]
            pub fn ccr(&self) -> CCR_R {
                CCR_R::new((self.bits & 0x0fff) as u16)
            }
            ///Bit 14 - Fast mode duty cycle
            #[inline(always)]
            pub fn duty(&self) -> DUTY_R {
                DUTY_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - I2C master mode selection
            #[inline(always)]
            pub fn f_s(&self) -> F_S_R {
                F_S_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:11 - Clock control register in Fast/Standard mode (Master mode)
            #[inline(always)]
            #[must_use]
            pub fn ccr(&mut self) -> CCR_W<CKCFGR_SPEC> {
                CCR_W::new(self, 0)
            }
            ///Bit 14 - Fast mode duty cycle
            #[inline(always)]
            #[must_use]
            pub fn duty(&mut self) -> DUTY_W<CKCFGR_SPEC> {
                DUTY_W::new(self, 14)
            }
            ///Bit 15 - I2C master mode selection
            #[inline(always)]
            #[must_use]
            pub fn f_s(&mut self) -> F_S_W<CKCFGR_SPEC> {
                F_S_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Clock control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ckcfgr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ckcfgr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CKCFGR_SPEC;
        impl crate::RegisterSpec for CKCFGR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ckcfgr::R`](R) reader structure
        impl crate::Readable for CKCFGR_SPEC {}
        ///`write(|w| ..)` method takes [`ckcfgr::W`](W) writer structure
        impl crate::Writable for CKCFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CKCFGR to value 0
        impl crate::Resettable for CKCFGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Serial peripheral interface
pub struct SPI1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for SPI1 {}
impl SPI1 {
    ///Pointer to the register block
    pub const PTR: *const spi1::RegisterBlock = 0x4001_3000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const spi1::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for SPI1 {
    type Target = spi1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for SPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI1").finish()
    }
}
///Serial peripheral interface
pub mod spi1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr1: CTLR1,
        ctlr2: CTLR2,
        statr: STATR,
        datar: DATAR,
        crcr: CRCR,
        rcrcr: RCRCR,
        tcrcr: TCRCR,
        _reserved7: [u8; 0x08],
        hscr: HSCR,
    }
    impl RegisterBlock {
        ///0x00 - control register 1
        #[inline(always)]
        pub const fn ctlr1(&self) -> &CTLR1 {
            &self.ctlr1
        }
        ///0x04 - control register 2
        #[inline(always)]
        pub const fn ctlr2(&self) -> &CTLR2 {
            &self.ctlr2
        }
        ///0x08 - status register
        #[inline(always)]
        pub const fn statr(&self) -> &STATR {
            &self.statr
        }
        ///0x0c - data register
        #[inline(always)]
        pub const fn datar(&self) -> &DATAR {
            &self.datar
        }
        ///0x10 - CRCR polynomial register
        #[inline(always)]
        pub const fn crcr(&self) -> &CRCR {
            &self.crcr
        }
        ///0x14 - RX CRC register
        #[inline(always)]
        pub const fn rcrcr(&self) -> &RCRCR {
            &self.rcrcr
        }
        ///0x18 - send CRC register
        #[inline(always)]
        pub const fn tcrcr(&self) -> &TCRCR {
            &self.tcrcr
        }
        ///0x24 - high speed control register
        #[inline(always)]
        pub const fn hscr(&self) -> &HSCR {
            &self.hscr
        }
    }
    ///CTLR1 (rw) register accessor: control register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr1`]
    ///module
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub type R = crate::R<CTLR1_SPEC>;
        ///Register `CTLR1` writer
        pub type W = crate::W<CTLR1_SPEC>;
        ///Field `CPHA` reader - Clock phase
        pub type CPHA_R = crate::BitReader;
        ///Field `CPHA` writer - Clock phase
        pub type CPHA_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CPOL` reader - Clock polarity
        pub type CPOL_R = crate::BitReader;
        ///Field `CPOL` writer - Clock polarity
        pub type CPOL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MSTR` reader - Master selection
        pub type MSTR_R = crate::BitReader;
        ///Field `MSTR` writer - Master selection
        pub type MSTR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BR` reader - Baud rate control
        pub type BR_R = crate::FieldReader;
        ///Field `BR` writer - Baud rate control
        pub type BR_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SPE` reader - SPI enable
        pub type SPE_R = crate::BitReader;
        ///Field `SPE` writer - SPI enable
        pub type SPE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LSBFIRST` reader - Frame format
        pub type LSBFIRST_R = crate::BitReader;
        ///Field `LSBFIRST` writer - Frame format
        pub type LSBFIRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SSI` reader - Internal slave select
        pub type SSI_R = crate::BitReader;
        ///Field `SSI` writer - Internal slave select
        pub type SSI_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SSM` reader - Software slave management
        pub type SSM_R = crate::BitReader;
        ///Field `SSM` writer - Software slave management
        pub type SSM_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RXONLY` reader - Receive only
        pub type RXONLY_R = crate::BitReader;
        ///Field `RXONLY` writer - Receive only
        pub type RXONLY_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DFF` reader - Data frame format
        pub type DFF_R = crate::BitReader;
        ///Field `DFF` writer - Data frame format
        pub type DFF_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CRCNEXT` reader - CRC transfer next
        pub type CRCNEXT_R = crate::BitReader;
        ///Field `CRCNEXT` writer - CRC transfer next
        pub type CRCNEXT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CRCEN` reader - Hardware CRC calculation enable
        pub type CRCEN_R = crate::BitReader;
        ///Field `CRCEN` writer - Hardware CRC calculation enable
        pub type CRCEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BIDIOE` reader - Output enable in bidirectional mode
        pub type BIDIOE_R = crate::BitReader;
        ///Field `BIDIOE` writer - Output enable in bidirectional mode
        pub type BIDIOE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BIDIMODE` reader - Bidirectional data mode enable
        pub type BIDIMODE_R = crate::BitReader;
        ///Field `BIDIMODE` writer - Bidirectional data mode enable
        pub type BIDIMODE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Clock phase
            #[inline(always)]
            pub fn cpha(&self) -> CPHA_R {
                CPHA_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Clock polarity
            #[inline(always)]
            pub fn cpol(&self) -> CPOL_R {
                CPOL_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Master selection
            #[inline(always)]
            pub fn mstr(&self) -> MSTR_R {
                MSTR_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bits 3:5 - Baud rate control
            #[inline(always)]
            pub fn br(&self) -> BR_R {
                BR_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bit 6 - SPI enable
            #[inline(always)]
            pub fn spe(&self) -> SPE_R {
                SPE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Frame format
            #[inline(always)]
            pub fn lsbfirst(&self) -> LSBFIRST_R {
                LSBFIRST_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Internal slave select
            #[inline(always)]
            pub fn ssi(&self) -> SSI_R {
                SSI_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Software slave management
            #[inline(always)]
            pub fn ssm(&self) -> SSM_R {
                SSM_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Receive only
            #[inline(always)]
            pub fn rxonly(&self) -> RXONLY_R {
                RXONLY_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Data frame format
            #[inline(always)]
            pub fn dff(&self) -> DFF_R {
                DFF_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - CRC transfer next
            #[inline(always)]
            pub fn crcnext(&self) -> CRCNEXT_R {
                CRCNEXT_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - Hardware CRC calculation enable
            #[inline(always)]
            pub fn crcen(&self) -> CRCEN_R {
                CRCEN_R::new(((self.bits >> 13) & 1) != 0)
            }
            ///Bit 14 - Output enable in bidirectional mode
            #[inline(always)]
            pub fn bidioe(&self) -> BIDIOE_R {
                BIDIOE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - Bidirectional data mode enable
            #[inline(always)]
            pub fn bidimode(&self) -> BIDIMODE_R {
                BIDIMODE_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Clock phase
            #[inline(always)]
            #[must_use]
            pub fn cpha(&mut self) -> CPHA_W<CTLR1_SPEC> {
                CPHA_W::new(self, 0)
            }
            ///Bit 1 - Clock polarity
            #[inline(always)]
            #[must_use]
            pub fn cpol(&mut self) -> CPOL_W<CTLR1_SPEC> {
                CPOL_W::new(self, 1)
            }
            ///Bit 2 - Master selection
            #[inline(always)]
            #[must_use]
            pub fn mstr(&mut self) -> MSTR_W<CTLR1_SPEC> {
                MSTR_W::new(self, 2)
            }
            ///Bits 3:5 - Baud rate control
            #[inline(always)]
            #[must_use]
            pub fn br(&mut self) -> BR_W<CTLR1_SPEC> {
                BR_W::new(self, 3)
            }
            ///Bit 6 - SPI enable
            #[inline(always)]
            #[must_use]
            pub fn spe(&mut self) -> SPE_W<CTLR1_SPEC> {
                SPE_W::new(self, 6)
            }
            ///Bit 7 - Frame format
            #[inline(always)]
            #[must_use]
            pub fn lsbfirst(&mut self) -> LSBFIRST_W<CTLR1_SPEC> {
                LSBFIRST_W::new(self, 7)
            }
            ///Bit 8 - Internal slave select
            #[inline(always)]
            #[must_use]
            pub fn ssi(&mut self) -> SSI_W<CTLR1_SPEC> {
                SSI_W::new(self, 8)
            }
            ///Bit 9 - Software slave management
            #[inline(always)]
            #[must_use]
            pub fn ssm(&mut self) -> SSM_W<CTLR1_SPEC> {
                SSM_W::new(self, 9)
            }
            ///Bit 10 - Receive only
            #[inline(always)]
            #[must_use]
            pub fn rxonly(&mut self) -> RXONLY_W<CTLR1_SPEC> {
                RXONLY_W::new(self, 10)
            }
            ///Bit 11 - Data frame format
            #[inline(always)]
            #[must_use]
            pub fn dff(&mut self) -> DFF_W<CTLR1_SPEC> {
                DFF_W::new(self, 11)
            }
            ///Bit 12 - CRC transfer next
            #[inline(always)]
            #[must_use]
            pub fn crcnext(&mut self) -> CRCNEXT_W<CTLR1_SPEC> {
                CRCNEXT_W::new(self, 12)
            }
            ///Bit 13 - Hardware CRC calculation enable
            #[inline(always)]
            #[must_use]
            pub fn crcen(&mut self) -> CRCEN_W<CTLR1_SPEC> {
                CRCEN_W::new(self, 13)
            }
            ///Bit 14 - Output enable in bidirectional mode
            #[inline(always)]
            #[must_use]
            pub fn bidioe(&mut self) -> BIDIOE_W<CTLR1_SPEC> {
                BIDIOE_W::new(self, 14)
            }
            ///Bit 15 - Bidirectional data mode enable
            #[inline(always)]
            #[must_use]
            pub fn bidimode(&mut self) -> BIDIMODE_W<CTLR1_SPEC> {
                BIDIMODE_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr1::R`](R) reader structure
        impl crate::Readable for CTLR1_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr1::W`](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR2 (rw) register accessor: control register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr2`]
    ///module
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub type R = crate::R<CTLR2_SPEC>;
        ///Register `CTLR2` writer
        pub type W = crate::W<CTLR2_SPEC>;
        ///Field `RXDMAEN` reader - Rx buffer DMA enable
        pub type RXDMAEN_R = crate::BitReader;
        ///Field `RXDMAEN` writer - Rx buffer DMA enable
        pub type RXDMAEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TXDMAEN` reader - Tx buffer DMA enable
        pub type TXDMAEN_R = crate::BitReader;
        ///Field `TXDMAEN` writer - Tx buffer DMA enable
        pub type TXDMAEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SSOE` reader - SS output enable
        pub type SSOE_R = crate::BitReader;
        ///Field `SSOE` writer - SS output enable
        pub type SSOE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ERRIE` reader - Error interrupt enable
        pub type ERRIE_R = crate::BitReader;
        ///Field `ERRIE` writer - Error interrupt enable
        pub type ERRIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RXNEIE` reader - RX buffer not empty interrupt enable
        pub type RXNEIE_R = crate::BitReader;
        ///Field `RXNEIE` writer - RX buffer not empty interrupt enable
        pub type RXNEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TXEIE` reader - Tx buffer empty interrupt enable
        pub type TXEIE_R = crate::BitReader;
        ///Field `TXEIE` writer - Tx buffer empty interrupt enable
        pub type TXEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Rx buffer DMA enable
            #[inline(always)]
            pub fn rxdmaen(&self) -> RXDMAEN_R {
                RXDMAEN_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Tx buffer DMA enable
            #[inline(always)]
            pub fn txdmaen(&self) -> TXDMAEN_R {
                TXDMAEN_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - SS output enable
            #[inline(always)]
            pub fn ssoe(&self) -> SSOE_R {
                SSOE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 5 - Error interrupt enable
            #[inline(always)]
            pub fn errie(&self) -> ERRIE_R {
                ERRIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - RX buffer not empty interrupt enable
            #[inline(always)]
            pub fn rxneie(&self) -> RXNEIE_R {
                RXNEIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Tx buffer empty interrupt enable
            #[inline(always)]
            pub fn txeie(&self) -> TXEIE_R {
                TXEIE_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Rx buffer DMA enable
            #[inline(always)]
            #[must_use]
            pub fn rxdmaen(&mut self) -> RXDMAEN_W<CTLR2_SPEC> {
                RXDMAEN_W::new(self, 0)
            }
            ///Bit 1 - Tx buffer DMA enable
            #[inline(always)]
            #[must_use]
            pub fn txdmaen(&mut self) -> TXDMAEN_W<CTLR2_SPEC> {
                TXDMAEN_W::new(self, 1)
            }
            ///Bit 2 - SS output enable
            #[inline(always)]
            #[must_use]
            pub fn ssoe(&mut self) -> SSOE_W<CTLR2_SPEC> {
                SSOE_W::new(self, 2)
            }
            ///Bit 5 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn errie(&mut self) -> ERRIE_W<CTLR2_SPEC> {
                ERRIE_W::new(self, 5)
            }
            ///Bit 6 - RX buffer not empty interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn rxneie(&mut self) -> RXNEIE_W<CTLR2_SPEC> {
                RXNEIE_W::new(self, 6)
            }
            ///Bit 7 - Tx buffer empty interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn txeie(&mut self) -> TXEIE_W<CTLR2_SPEC> {
                TXEIE_W::new(self, 7)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr2::R`](R) reader structure
        impl crate::Readable for CTLR2_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr2::W`](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///STATR (rw) register accessor: status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@statr`]
    ///module
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///status register
    pub mod statr {
        ///Register `STATR` reader
        pub type R = crate::R<STATR_SPEC>;
        ///Register `STATR` writer
        pub type W = crate::W<STATR_SPEC>;
        ///Field `RXNE` reader - Receive buffer not empty
        pub type RXNE_R = crate::BitReader;
        ///Field `TXE` reader - Transmit buffer empty
        pub type TXE_R = crate::BitReader;
        ///Field `CHSID` reader - Channel side
        pub type CHSID_R = crate::BitReader;
        ///Field `UDR` reader - Underrun flag
        pub type UDR_R = crate::BitReader;
        ///Field `CRCERR` reader - CRC error flag
        pub type CRCERR_R = crate::BitReader;
        ///Field `CRCERR` writer - CRC error flag
        pub type CRCERR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MODF` reader - Mode fault
        pub type MODF_R = crate::BitReader;
        ///Field `OVR` reader - Overrun flag
        pub type OVR_R = crate::BitReader;
        ///Field `OVR` writer - Overrun flag
        pub type OVR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BSY` reader - Busy flag
        pub type BSY_R = crate::BitReader;
        impl R {
            ///Bit 0 - Receive buffer not empty
            #[inline(always)]
            pub fn rxne(&self) -> RXNE_R {
                RXNE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Transmit buffer empty
            #[inline(always)]
            pub fn txe(&self) -> TXE_R {
                TXE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Channel side
            #[inline(always)]
            pub fn chsid(&self) -> CHSID_R {
                CHSID_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Underrun flag
            #[inline(always)]
            pub fn udr(&self) -> UDR_R {
                UDR_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - CRC error flag
            #[inline(always)]
            pub fn crcerr(&self) -> CRCERR_R {
                CRCERR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Mode fault
            #[inline(always)]
            pub fn modf(&self) -> MODF_R {
                MODF_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Overrun flag
            #[inline(always)]
            pub fn ovr(&self) -> OVR_R {
                OVR_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Busy flag
            #[inline(always)]
            pub fn bsy(&self) -> BSY_R {
                BSY_R::new(((self.bits >> 7) & 1) != 0)
            }
        }
        impl W {
            ///Bit 4 - CRC error flag
            #[inline(always)]
            #[must_use]
            pub fn crcerr(&mut self) -> CRCERR_W<STATR_SPEC> {
                CRCERR_W::new(self, 4)
            }
            ///Bit 6 - Overrun flag
            #[inline(always)]
            #[must_use]
            pub fn ovr(&mut self) -> OVR_W<STATR_SPEC> {
                OVR_W::new(self, 6)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`statr::R`](R) reader structure
        impl crate::Readable for STATR_SPEC {}
        ///`write(|w| ..)` method takes [`statr::W`](W) writer structure
        impl crate::Writable for STATR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets STATR to value 0x02
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: u32 = 0x02;
        }
    }
    ///DATAR (rw) register accessor: data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`datar::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`datar::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@datar`]
    ///module
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///data register
    pub mod datar {
        ///Register `DATAR` reader
        pub type R = crate::R<DATAR_SPEC>;
        ///Register `DATAR` writer
        pub type W = crate::W<DATAR_SPEC>;
        ///Field `DATAR` reader - Data register
        pub type DATAR_R = crate::FieldReader<u16>;
        ///Field `DATAR` writer - Data register
        pub type DATAR_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - Data register
            #[inline(always)]
            pub fn datar(&self) -> DATAR_R {
                DATAR_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - Data register
            #[inline(always)]
            #[must_use]
            pub fn datar(&mut self) -> DATAR_W<DATAR_SPEC> {
                DATAR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`datar::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`datar::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`datar::R`](R) reader structure
        impl crate::Readable for DATAR_SPEC {}
        ///`write(|w| ..)` method takes [`datar::W`](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DATAR to value 0
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CRCR (rw) register accessor: CRCR polynomial register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`crcr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`crcr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@crcr`]
    ///module
    pub type CRCR = crate::Reg<crcr::CRCR_SPEC>;
    ///CRCR polynomial register
    pub mod crcr {
        ///Register `CRCR` reader
        pub type R = crate::R<CRCR_SPEC>;
        ///Register `CRCR` writer
        pub type W = crate::W<CRCR_SPEC>;
        ///Field `CRCPOLY` reader - CRC polynomial register
        pub type CRCPOLY_R = crate::FieldReader<u16>;
        ///Field `CRCPOLY` writer - CRC polynomial register
        pub type CRCPOLY_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl R {
            ///Bits 0:15 - CRC polynomial register
            #[inline(always)]
            pub fn crcpoly(&self) -> CRCPOLY_R {
                CRCPOLY_R::new((self.bits & 0xffff) as u16)
            }
        }
        impl W {
            ///Bits 0:15 - CRC polynomial register
            #[inline(always)]
            #[must_use]
            pub fn crcpoly(&mut self) -> CRCPOLY_W<CRCR_SPEC> {
                CRCPOLY_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///CRCR polynomial register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`crcr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`crcr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CRCR_SPEC;
        impl crate::RegisterSpec for CRCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`crcr::R`](R) reader structure
        impl crate::Readable for CRCR_SPEC {}
        ///`write(|w| ..)` method takes [`crcr::W`](W) writer structure
        impl crate::Writable for CRCR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CRCR to value 0x07
        impl crate::Resettable for CRCR_SPEC {
            const RESET_VALUE: u32 = 0x07;
        }
    }
    ///RCRCR (r) register accessor: RX CRC register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rcrcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rcrcr`]
    ///module
    pub type RCRCR = crate::Reg<rcrcr::RCRCR_SPEC>;
    ///RX CRC register
    pub mod rcrcr {
        ///Register `RCRCR` reader
        pub type R = crate::R<RCRCR_SPEC>;
        ///Field `RXCRC` reader - Rx CRC register
        pub type RXCRC_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Rx CRC register
            #[inline(always)]
            pub fn rxcrc(&self) -> RXCRC_R {
                RXCRC_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///RX CRC register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rcrcr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RCRCR_SPEC;
        impl crate::RegisterSpec for RCRCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rcrcr::R`](R) reader structure
        impl crate::Readable for RCRCR_SPEC {}
        ///`reset()` method sets RCRCR to value 0
        impl crate::Resettable for RCRCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///TCRCR (r) register accessor: send CRC register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`tcrcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@tcrcr`]
    ///module
    pub type TCRCR = crate::Reg<tcrcr::TCRCR_SPEC>;
    ///send CRC register
    pub mod tcrcr {
        ///Register `TCRCR` reader
        pub type R = crate::R<TCRCR_SPEC>;
        ///Field `TXCRC` reader - Tx CRC register
        pub type TXCRC_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Tx CRC register
            #[inline(always)]
            pub fn txcrc(&self) -> TXCRC_R {
                TXCRC_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///send CRC register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`tcrcr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct TCRCR_SPEC;
        impl crate::RegisterSpec for TCRCR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`tcrcr::R`](R) reader structure
        impl crate::Readable for TCRCR_SPEC {}
        ///`reset()` method sets TCRCR to value 0
        impl crate::Resettable for TCRCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///HSCR (w) register accessor: high speed control register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`hscr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@hscr`]
    ///module
    pub type HSCR = crate::Reg<hscr::HSCR_SPEC>;
    ///high speed control register
    pub mod hscr {
        ///Register `HSCR` writer
        pub type W = crate::W<HSCR_SPEC>;
        ///Field `HSRXEN` writer - High speed mode read enable
        pub type HSRXEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl W {
            ///Bit 0 - High speed mode read enable
            #[inline(always)]
            #[must_use]
            pub fn hsrxen(&mut self) -> HSRXEN_W<HSCR_SPEC> {
                HSRXEN_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///high speed control register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`hscr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct HSCR_SPEC;
        impl crate::RegisterSpec for HSCR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`hscr::W`](W) writer structure
        impl crate::Writable for HSCR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets HSCR to value 0
        impl crate::Resettable for HSCR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Universal synchronous asynchronous receiver transmitter
pub struct USART1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for USART1 {}
impl USART1 {
    ///Pointer to the register block
    pub const PTR: *const usart1::RegisterBlock = 0x4001_3800 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const usart1::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for USART1 {
    type Target = usart1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for USART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub mod usart1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        statr: STATR,
        datar: DATAR,
        brr: BRR,
        ctlr1: CTLR1,
        ctlr2: CTLR2,
        ctlr3: CTLR3,
        gpr: GPR,
    }
    impl RegisterBlock {
        ///0x00 - Status register
        #[inline(always)]
        pub const fn statr(&self) -> &STATR {
            &self.statr
        }
        ///0x04 - Data register
        #[inline(always)]
        pub const fn datar(&self) -> &DATAR {
            &self.datar
        }
        ///0x08 - Baud rate register
        #[inline(always)]
        pub const fn brr(&self) -> &BRR {
            &self.brr
        }
        ///0x0c - Control register 1
        #[inline(always)]
        pub const fn ctlr1(&self) -> &CTLR1 {
            &self.ctlr1
        }
        ///0x10 - Control register 2
        #[inline(always)]
        pub const fn ctlr2(&self) -> &CTLR2 {
            &self.ctlr2
        }
        ///0x14 - Control register 3
        #[inline(always)]
        pub const fn ctlr3(&self) -> &CTLR3 {
            &self.ctlr3
        }
        ///0x18 - Guard time and prescaler register
        #[inline(always)]
        pub const fn gpr(&self) -> &GPR {
            &self.gpr
        }
    }
    ///STATR (rw) register accessor: Status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@statr`]
    ///module
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register
    pub mod statr {
        ///Register `STATR` reader
        pub type R = crate::R<STATR_SPEC>;
        ///Register `STATR` writer
        pub type W = crate::W<STATR_SPEC>;
        ///Field `PE` reader - Parity error
        pub type PE_R = crate::BitReader;
        ///Field `FE` reader - Framing error
        pub type FE_R = crate::BitReader;
        ///Field `NE` reader - Noise error flag
        pub type NE_R = crate::BitReader;
        ///Field `ORE` reader - Overrun error
        pub type ORE_R = crate::BitReader;
        ///Field `IDLE` reader - IDLE line detected
        pub type IDLE_R = crate::BitReader;
        ///Field `RXNE` reader - Read data register not empty
        pub type RXNE_R = crate::BitReader;
        ///Field `RXNE` writer - Read data register not empty
        pub type RXNE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TC` reader - Transmission complete
        pub type TC_R = crate::BitReader;
        ///Field `TC` writer - Transmission complete
        pub type TC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TXE` reader - Transmit data register empty
        pub type TXE_R = crate::BitReader;
        ///Field `LBD` reader - LIN break detection flag
        pub type LBD_R = crate::BitReader;
        ///Field `LBD` writer - LIN break detection flag
        pub type LBD_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTS` reader - CTS flag
        pub type CTS_R = crate::BitReader;
        ///Field `CTS` writer - CTS flag
        pub type CTS_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Parity error
            #[inline(always)]
            pub fn pe(&self) -> PE_R {
                PE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Framing error
            #[inline(always)]
            pub fn fe(&self) -> FE_R {
                FE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Noise error flag
            #[inline(always)]
            pub fn ne(&self) -> NE_R {
                NE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Overrun error
            #[inline(always)]
            pub fn ore(&self) -> ORE_R {
                ORE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - IDLE line detected
            #[inline(always)]
            pub fn idle(&self) -> IDLE_R {
                IDLE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Read data register not empty
            #[inline(always)]
            pub fn rxne(&self) -> RXNE_R {
                RXNE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Transmission complete
            #[inline(always)]
            pub fn tc(&self) -> TC_R {
                TC_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Transmit data register empty
            #[inline(always)]
            pub fn txe(&self) -> TXE_R {
                TXE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - LIN break detection flag
            #[inline(always)]
            pub fn lbd(&self) -> LBD_R {
                LBD_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - CTS flag
            #[inline(always)]
            pub fn cts(&self) -> CTS_R {
                CTS_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bit 5 - Read data register not empty
            #[inline(always)]
            #[must_use]
            pub fn rxne(&mut self) -> RXNE_W<STATR_SPEC> {
                RXNE_W::new(self, 5)
            }
            ///Bit 6 - Transmission complete
            #[inline(always)]
            #[must_use]
            pub fn tc(&mut self) -> TC_W<STATR_SPEC> {
                TC_W::new(self, 6)
            }
            ///Bit 8 - LIN break detection flag
            #[inline(always)]
            #[must_use]
            pub fn lbd(&mut self) -> LBD_W<STATR_SPEC> {
                LBD_W::new(self, 8)
            }
            ///Bit 9 - CTS flag
            #[inline(always)]
            #[must_use]
            pub fn cts(&mut self) -> CTS_W<STATR_SPEC> {
                CTS_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`statr::R`](R) reader structure
        impl crate::Readable for STATR_SPEC {}
        ///`write(|w| ..)` method takes [`statr::W`](W) writer structure
        impl crate::Writable for STATR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets STATR to value 0xc0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: u32 = 0xc0;
        }
    }
    ///DATAR (rw) register accessor: Data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`datar::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`datar::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@datar`]
    ///module
    pub type DATAR = crate::Reg<datar::DATAR_SPEC>;
    ///Data register
    pub mod datar {
        ///Register `DATAR` reader
        pub type R = crate::R<DATAR_SPEC>;
        ///Register `DATAR` writer
        pub type W = crate::W<DATAR_SPEC>;
        ///Field `DR` reader - Data value
        pub type DR_R = crate::FieldReader<u16>;
        ///Field `DR` writer - Data value
        pub type DR_W<'a, REG> = crate::FieldWriter<'a, REG, 9, u16>;
        impl R {
            ///Bits 0:8 - Data value
            #[inline(always)]
            pub fn dr(&self) -> DR_R {
                DR_R::new((self.bits & 0x01ff) as u16)
            }
        }
        impl W {
            ///Bits 0:8 - Data value
            #[inline(always)]
            #[must_use]
            pub fn dr(&mut self) -> DR_W<DATAR_SPEC> {
                DR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`datar::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`datar::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DATAR_SPEC;
        impl crate::RegisterSpec for DATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`datar::R`](R) reader structure
        impl crate::Readable for DATAR_SPEC {}
        ///`write(|w| ..)` method takes [`datar::W`](W) writer structure
        impl crate::Writable for DATAR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DATAR to value 0
        impl crate::Resettable for DATAR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///BRR (rw) register accessor: Baud rate register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`brr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`brr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@brr`]
    ///module
    pub type BRR = crate::Reg<brr::BRR_SPEC>;
    ///Baud rate register
    pub mod brr {
        ///Register `BRR` reader
        pub type R = crate::R<BRR_SPEC>;
        ///Register `BRR` writer
        pub type W = crate::W<BRR_SPEC>;
        ///Field `DIV_Fraction` reader - fraction of USARTDIV
        pub type DIV_FRACTION_R = crate::FieldReader;
        ///Field `DIV_Fraction` writer - fraction of USARTDIV
        pub type DIV_FRACTION_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `DIV_Mantissa` reader - mantissa of USARTDIV
        pub type DIV_MANTISSA_R = crate::FieldReader<u16>;
        ///Field `DIV_Mantissa` writer - mantissa of USARTDIV
        pub type DIV_MANTISSA_W<'a, REG> = crate::FieldWriter<'a, REG, 12, u16>;
        impl R {
            ///Bits 0:3 - fraction of USARTDIV
            #[inline(always)]
            pub fn div_fraction(&self) -> DIV_FRACTION_R {
                DIV_FRACTION_R::new((self.bits & 0x0f) as u8)
            }
            ///Bits 4:15 - mantissa of USARTDIV
            #[inline(always)]
            pub fn div_mantissa(&self) -> DIV_MANTISSA_R {
                DIV_MANTISSA_R::new(((self.bits >> 4) & 0x0fff) as u16)
            }
        }
        impl W {
            ///Bits 0:3 - fraction of USARTDIV
            #[inline(always)]
            #[must_use]
            pub fn div_fraction(&mut self) -> DIV_FRACTION_W<BRR_SPEC> {
                DIV_FRACTION_W::new(self, 0)
            }
            ///Bits 4:15 - mantissa of USARTDIV
            #[inline(always)]
            #[must_use]
            pub fn div_mantissa(&mut self) -> DIV_MANTISSA_W<BRR_SPEC> {
                DIV_MANTISSA_W::new(self, 4)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Baud rate register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`brr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`brr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct BRR_SPEC;
        impl crate::RegisterSpec for BRR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`brr::R`](R) reader structure
        impl crate::Readable for BRR_SPEC {}
        ///`write(|w| ..)` method takes [`brr::W`](W) writer structure
        impl crate::Writable for BRR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets BRR to value 0
        impl crate::Resettable for BRR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR1 (rw) register accessor: Control register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr1`]
    ///module
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///Control register 1
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub type R = crate::R<CTLR1_SPEC>;
        ///Register `CTLR1` writer
        pub type W = crate::W<CTLR1_SPEC>;
        ///Field `SBK` reader - Send break
        pub type SBK_R = crate::BitReader;
        ///Field `SBK` writer - Send break
        pub type SBK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RWU` reader - Receiver wakeup
        pub type RWU_R = crate::BitReader;
        ///Field `RWU` writer - Receiver wakeup
        pub type RWU_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RE` reader - Receiver enable
        pub type RE_R = crate::BitReader;
        ///Field `RE` writer - Receiver enable
        pub type RE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TE` reader - Transmitter enable
        pub type TE_R = crate::BitReader;
        ///Field `TE` writer - Transmitter enable
        pub type TE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IDLEIE` reader - IDLE interrupt enable
        pub type IDLEIE_R = crate::BitReader;
        ///Field `IDLEIE` writer - IDLE interrupt enable
        pub type IDLEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RXNEIE` reader - RXNE interrupt enable
        pub type RXNEIE_R = crate::BitReader;
        ///Field `RXNEIE` writer - RXNE interrupt enable
        pub type RXNEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TCIE` reader - Transmission complete interrupt enable
        pub type TCIE_R = crate::BitReader;
        ///Field `TCIE` writer - Transmission complete interrupt enable
        pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `TXEIE` reader - TXE interrupt enable
        pub type TXEIE_R = crate::BitReader;
        ///Field `TXEIE` writer - TXE interrupt enable
        pub type TXEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PEIE` reader - PE interrupt enable
        pub type PEIE_R = crate::BitReader;
        ///Field `PEIE` writer - PE interrupt enable
        pub type PEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PS` reader - Parity selection
        pub type PS_R = crate::BitReader;
        ///Field `PS` writer - Parity selection
        pub type PS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PCE` reader - Parity control enable
        pub type PCE_R = crate::BitReader;
        ///Field `PCE` writer - Parity control enable
        pub type PCE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `WAKE` reader - Wakeup method
        pub type WAKE_R = crate::BitReader;
        ///Field `WAKE` writer - Wakeup method
        pub type WAKE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `M` reader - Word length
        pub type M_R = crate::BitReader;
        ///Field `M` writer - Word length
        pub type M_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `UE` reader - USART enable
        pub type UE_R = crate::BitReader;
        ///Field `UE` writer - USART enable
        pub type UE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Send break
            #[inline(always)]
            pub fn sbk(&self) -> SBK_R {
                SBK_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Receiver wakeup
            #[inline(always)]
            pub fn rwu(&self) -> RWU_R {
                RWU_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Receiver enable
            #[inline(always)]
            pub fn re(&self) -> RE_R {
                RE_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Transmitter enable
            #[inline(always)]
            pub fn te(&self) -> TE_R {
                TE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - IDLE interrupt enable
            #[inline(always)]
            pub fn idleie(&self) -> IDLEIE_R {
                IDLEIE_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - RXNE interrupt enable
            #[inline(always)]
            pub fn rxneie(&self) -> RXNEIE_R {
                RXNEIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Transmission complete interrupt enable
            #[inline(always)]
            pub fn tcie(&self) -> TCIE_R {
                TCIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - TXE interrupt enable
            #[inline(always)]
            pub fn txeie(&self) -> TXEIE_R {
                TXEIE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - PE interrupt enable
            #[inline(always)]
            pub fn peie(&self) -> PEIE_R {
                PEIE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Parity selection
            #[inline(always)]
            pub fn ps(&self) -> PS_R {
                PS_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Parity control enable
            #[inline(always)]
            pub fn pce(&self) -> PCE_R {
                PCE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Wakeup method
            #[inline(always)]
            pub fn wake(&self) -> WAKE_R {
                WAKE_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Word length
            #[inline(always)]
            pub fn m(&self) -> M_R {
                M_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 13 - USART enable
            #[inline(always)]
            pub fn ue(&self) -> UE_R {
                UE_R::new(((self.bits >> 13) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Send break
            #[inline(always)]
            #[must_use]
            pub fn sbk(&mut self) -> SBK_W<CTLR1_SPEC> {
                SBK_W::new(self, 0)
            }
            ///Bit 1 - Receiver wakeup
            #[inline(always)]
            #[must_use]
            pub fn rwu(&mut self) -> RWU_W<CTLR1_SPEC> {
                RWU_W::new(self, 1)
            }
            ///Bit 2 - Receiver enable
            #[inline(always)]
            #[must_use]
            pub fn re(&mut self) -> RE_W<CTLR1_SPEC> {
                RE_W::new(self, 2)
            }
            ///Bit 3 - Transmitter enable
            #[inline(always)]
            #[must_use]
            pub fn te(&mut self) -> TE_W<CTLR1_SPEC> {
                TE_W::new(self, 3)
            }
            ///Bit 4 - IDLE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn idleie(&mut self) -> IDLEIE_W<CTLR1_SPEC> {
                IDLEIE_W::new(self, 4)
            }
            ///Bit 5 - RXNE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn rxneie(&mut self) -> RXNEIE_W<CTLR1_SPEC> {
                RXNEIE_W::new(self, 5)
            }
            ///Bit 6 - Transmission complete interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn tcie(&mut self) -> TCIE_W<CTLR1_SPEC> {
                TCIE_W::new(self, 6)
            }
            ///Bit 7 - TXE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn txeie(&mut self) -> TXEIE_W<CTLR1_SPEC> {
                TXEIE_W::new(self, 7)
            }
            ///Bit 8 - PE interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn peie(&mut self) -> PEIE_W<CTLR1_SPEC> {
                PEIE_W::new(self, 8)
            }
            ///Bit 9 - Parity selection
            #[inline(always)]
            #[must_use]
            pub fn ps(&mut self) -> PS_W<CTLR1_SPEC> {
                PS_W::new(self, 9)
            }
            ///Bit 10 - Parity control enable
            #[inline(always)]
            #[must_use]
            pub fn pce(&mut self) -> PCE_W<CTLR1_SPEC> {
                PCE_W::new(self, 10)
            }
            ///Bit 11 - Wakeup method
            #[inline(always)]
            #[must_use]
            pub fn wake(&mut self) -> WAKE_W<CTLR1_SPEC> {
                WAKE_W::new(self, 11)
            }
            ///Bit 12 - Word length
            #[inline(always)]
            #[must_use]
            pub fn m(&mut self) -> M_W<CTLR1_SPEC> {
                M_W::new(self, 12)
            }
            ///Bit 13 - USART enable
            #[inline(always)]
            #[must_use]
            pub fn ue(&mut self) -> UE_W<CTLR1_SPEC> {
                UE_W::new(self, 13)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr1::R`](R) reader structure
        impl crate::Readable for CTLR1_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr1::W`](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR2 (rw) register accessor: Control register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr2`]
    ///module
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///Control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub type R = crate::R<CTLR2_SPEC>;
        ///Register `CTLR2` writer
        pub type W = crate::W<CTLR2_SPEC>;
        ///Field `ADD` reader - Address of the USART node
        pub type ADD_R = crate::FieldReader;
        ///Field `ADD` writer - Address of the USART node
        pub type ADD_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        ///Field `LBDL` reader - lin break detection length
        pub type LBDL_R = crate::BitReader;
        ///Field `LBDL` writer - lin break detection length
        pub type LBDL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LBDIE` reader - LIN break detection interrupt enable
        pub type LBDIE_R = crate::BitReader;
        ///Field `LBDIE` writer - LIN break detection interrupt enable
        pub type LBDIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LBCL` reader - Last bit clock pulse
        pub type LBCL_R = crate::BitReader;
        ///Field `LBCL` writer - Last bit clock pulse
        pub type LBCL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CPHA` reader - Clock phase
        pub type CPHA_R = crate::BitReader;
        ///Field `CPHA` writer - Clock phase
        pub type CPHA_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CPOL` reader - Clock polarity
        pub type CPOL_R = crate::BitReader;
        ///Field `CPOL` writer - Clock polarity
        pub type CPOL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CLKEN` reader - Clock enable
        pub type CLKEN_R = crate::BitReader;
        ///Field `CLKEN` writer - Clock enable
        pub type CLKEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STOP` reader - STOP bits
        pub type STOP_R = crate::FieldReader;
        ///Field `STOP` writer - STOP bits
        pub type STOP_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `LINEN` reader - LIN mode enable
        pub type LINEN_R = crate::BitReader;
        ///Field `LINEN` writer - LIN mode enable
        pub type LINEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:3 - Address of the USART node
            #[inline(always)]
            pub fn add(&self) -> ADD_R {
                ADD_R::new((self.bits & 0x0f) as u8)
            }
            ///Bit 5 - lin break detection length
            #[inline(always)]
            pub fn lbdl(&self) -> LBDL_R {
                LBDL_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - LIN break detection interrupt enable
            #[inline(always)]
            pub fn lbdie(&self) -> LBDIE_R {
                LBDIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 8 - Last bit clock pulse
            #[inline(always)]
            pub fn lbcl(&self) -> LBCL_R {
                LBCL_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Clock phase
            #[inline(always)]
            pub fn cpha(&self) -> CPHA_R {
                CPHA_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Clock polarity
            #[inline(always)]
            pub fn cpol(&self) -> CPOL_R {
                CPOL_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Clock enable
            #[inline(always)]
            pub fn clken(&self) -> CLKEN_R {
                CLKEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:13 - STOP bits
            #[inline(always)]
            pub fn stop(&self) -> STOP_R {
                STOP_R::new(((self.bits >> 12) & 3) as u8)
            }
            ///Bit 14 - LIN mode enable
            #[inline(always)]
            pub fn linen(&self) -> LINEN_R {
                LINEN_R::new(((self.bits >> 14) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:3 - Address of the USART node
            #[inline(always)]
            #[must_use]
            pub fn add(&mut self) -> ADD_W<CTLR2_SPEC> {
                ADD_W::new(self, 0)
            }
            ///Bit 5 - lin break detection length
            #[inline(always)]
            #[must_use]
            pub fn lbdl(&mut self) -> LBDL_W<CTLR2_SPEC> {
                LBDL_W::new(self, 5)
            }
            ///Bit 6 - LIN break detection interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn lbdie(&mut self) -> LBDIE_W<CTLR2_SPEC> {
                LBDIE_W::new(self, 6)
            }
            ///Bit 8 - Last bit clock pulse
            #[inline(always)]
            #[must_use]
            pub fn lbcl(&mut self) -> LBCL_W<CTLR2_SPEC> {
                LBCL_W::new(self, 8)
            }
            ///Bit 9 - Clock phase
            #[inline(always)]
            #[must_use]
            pub fn cpha(&mut self) -> CPHA_W<CTLR2_SPEC> {
                CPHA_W::new(self, 9)
            }
            ///Bit 10 - Clock polarity
            #[inline(always)]
            #[must_use]
            pub fn cpol(&mut self) -> CPOL_W<CTLR2_SPEC> {
                CPOL_W::new(self, 10)
            }
            ///Bit 11 - Clock enable
            #[inline(always)]
            #[must_use]
            pub fn clken(&mut self) -> CLKEN_W<CTLR2_SPEC> {
                CLKEN_W::new(self, 11)
            }
            ///Bits 12:13 - STOP bits
            #[inline(always)]
            #[must_use]
            pub fn stop(&mut self) -> STOP_W<CTLR2_SPEC> {
                STOP_W::new(self, 12)
            }
            ///Bit 14 - LIN mode enable
            #[inline(always)]
            #[must_use]
            pub fn linen(&mut self) -> LINEN_W<CTLR2_SPEC> {
                LINEN_W::new(self, 14)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr2::R`](R) reader structure
        impl crate::Readable for CTLR2_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr2::W`](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR3 (rw) register accessor: Control register 3
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr3`]
    ///module
    pub type CTLR3 = crate::Reg<ctlr3::CTLR3_SPEC>;
    ///Control register 3
    pub mod ctlr3 {
        ///Register `CTLR3` reader
        pub type R = crate::R<CTLR3_SPEC>;
        ///Register `CTLR3` writer
        pub type W = crate::W<CTLR3_SPEC>;
        ///Field `EIE` reader - Error interrupt enable
        pub type EIE_R = crate::BitReader;
        ///Field `EIE` writer - Error interrupt enable
        pub type EIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IREN` reader - IrDA mode enable
        pub type IREN_R = crate::BitReader;
        ///Field `IREN` writer - IrDA mode enable
        pub type IREN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `IRLP` reader - IrDA low-power
        pub type IRLP_R = crate::BitReader;
        ///Field `IRLP` writer - IrDA low-power
        pub type IRLP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `HDSEL` reader - Half-duplex selection
        pub type HDSEL_R = crate::BitReader;
        ///Field `HDSEL` writer - Half-duplex selection
        pub type HDSEL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `NACK` reader - Smartcard NACK enable
        pub type NACK_R = crate::BitReader;
        ///Field `NACK` writer - Smartcard NACK enable
        pub type NACK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SCEN` reader - Smartcard mode enable
        pub type SCEN_R = crate::BitReader;
        ///Field `SCEN` writer - Smartcard mode enable
        pub type SCEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DMAR` reader - DMA enable receiver
        pub type DMAR_R = crate::BitReader;
        ///Field `DMAR` writer - DMA enable receiver
        pub type DMAR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DMAT` reader - DMA enable transmitter
        pub type DMAT_R = crate::BitReader;
        ///Field `DMAT` writer - DMA enable transmitter
        pub type DMAT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RTSE` reader - RTS enable
        pub type RTSE_R = crate::BitReader;
        ///Field `RTSE` writer - RTS enable
        pub type RTSE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTSE` reader - CTS enable
        pub type CTSE_R = crate::BitReader;
        ///Field `CTSE` writer - CTS enable
        pub type CTSE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CTSIE` reader - CTS interrupt enable
        pub type CTSIE_R = crate::BitReader;
        ///Field `CTSIE` writer - CTS interrupt enable
        pub type CTSIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Error interrupt enable
            #[inline(always)]
            pub fn eie(&self) -> EIE_R {
                EIE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - IrDA mode enable
            #[inline(always)]
            pub fn iren(&self) -> IREN_R {
                IREN_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - IrDA low-power
            #[inline(always)]
            pub fn irlp(&self) -> IRLP_R {
                IRLP_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Half-duplex selection
            #[inline(always)]
            pub fn hdsel(&self) -> HDSEL_R {
                HDSEL_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Smartcard NACK enable
            #[inline(always)]
            pub fn nack(&self) -> NACK_R {
                NACK_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Smartcard mode enable
            #[inline(always)]
            pub fn scen(&self) -> SCEN_R {
                SCEN_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - DMA enable receiver
            #[inline(always)]
            pub fn dmar(&self) -> DMAR_R {
                DMAR_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - DMA enable transmitter
            #[inline(always)]
            pub fn dmat(&self) -> DMAT_R {
                DMAT_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - RTS enable
            #[inline(always)]
            pub fn rtse(&self) -> RTSE_R {
                RTSE_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - CTS enable
            #[inline(always)]
            pub fn ctse(&self) -> CTSE_R {
                CTSE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - CTS interrupt enable
            #[inline(always)]
            pub fn ctsie(&self) -> CTSIE_R {
                CTSIE_R::new(((self.bits >> 10) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn eie(&mut self) -> EIE_W<CTLR3_SPEC> {
                EIE_W::new(self, 0)
            }
            ///Bit 1 - IrDA mode enable
            #[inline(always)]
            #[must_use]
            pub fn iren(&mut self) -> IREN_W<CTLR3_SPEC> {
                IREN_W::new(self, 1)
            }
            ///Bit 2 - IrDA low-power
            #[inline(always)]
            #[must_use]
            pub fn irlp(&mut self) -> IRLP_W<CTLR3_SPEC> {
                IRLP_W::new(self, 2)
            }
            ///Bit 3 - Half-duplex selection
            #[inline(always)]
            #[must_use]
            pub fn hdsel(&mut self) -> HDSEL_W<CTLR3_SPEC> {
                HDSEL_W::new(self, 3)
            }
            ///Bit 4 - Smartcard NACK enable
            #[inline(always)]
            #[must_use]
            pub fn nack(&mut self) -> NACK_W<CTLR3_SPEC> {
                NACK_W::new(self, 4)
            }
            ///Bit 5 - Smartcard mode enable
            #[inline(always)]
            #[must_use]
            pub fn scen(&mut self) -> SCEN_W<CTLR3_SPEC> {
                SCEN_W::new(self, 5)
            }
            ///Bit 6 - DMA enable receiver
            #[inline(always)]
            #[must_use]
            pub fn dmar(&mut self) -> DMAR_W<CTLR3_SPEC> {
                DMAR_W::new(self, 6)
            }
            ///Bit 7 - DMA enable transmitter
            #[inline(always)]
            #[must_use]
            pub fn dmat(&mut self) -> DMAT_W<CTLR3_SPEC> {
                DMAT_W::new(self, 7)
            }
            ///Bit 8 - RTS enable
            #[inline(always)]
            #[must_use]
            pub fn rtse(&mut self) -> RTSE_W<CTLR3_SPEC> {
                RTSE_W::new(self, 8)
            }
            ///Bit 9 - CTS enable
            #[inline(always)]
            #[must_use]
            pub fn ctse(&mut self) -> CTSE_W<CTLR3_SPEC> {
                CTSE_W::new(self, 9)
            }
            ///Bit 10 - CTS interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn ctsie(&mut self) -> CTSIE_W<CTLR3_SPEC> {
                CTSIE_W::new(self, 10)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register 3
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR3_SPEC;
        impl crate::RegisterSpec for CTLR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr3::R`](R) reader structure
        impl crate::Readable for CTLR3_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr3::W`](W) writer structure
        impl crate::Writable for CTLR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR3 to value 0
        impl crate::Resettable for CTLR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///GPR (rw) register accessor: Guard time and prescaler register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`gpr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@gpr`]
    ///module
    pub type GPR = crate::Reg<gpr::GPR_SPEC>;
    ///Guard time and prescaler register
    pub mod gpr {
        ///Register `GPR` reader
        pub type R = crate::R<GPR_SPEC>;
        ///Register `GPR` writer
        pub type W = crate::W<GPR_SPEC>;
        ///Field `PSC` reader - Prescaler value
        pub type PSC_R = crate::FieldReader;
        ///Field `PSC` writer - Prescaler value
        pub type PSC_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        ///Field `GT` reader - Guard time value
        pub type GT_R = crate::FieldReader;
        ///Field `GT` writer - Guard time value
        pub type GT_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl R {
            ///Bits 0:7 - Prescaler value
            #[inline(always)]
            pub fn psc(&self) -> PSC_R {
                PSC_R::new((self.bits & 0xff) as u8)
            }
            ///Bits 8:15 - Guard time value
            #[inline(always)]
            pub fn gt(&self) -> GT_R {
                GT_R::new(((self.bits >> 8) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - Prescaler value
            #[inline(always)]
            #[must_use]
            pub fn psc(&mut self) -> PSC_W<GPR_SPEC> {
                PSC_W::new(self, 0)
            }
            ///Bits 8:15 - Guard time value
            #[inline(always)]
            #[must_use]
            pub fn gt(&mut self) -> GT_W<GPR_SPEC> {
                GT_W::new(self, 8)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Guard time and prescaler register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`gpr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct GPR_SPEC;
        impl crate::RegisterSpec for GPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`gpr::R`](R) reader structure
        impl crate::Readable for GPR_SPEC {}
        ///`write(|w| ..)` method takes [`gpr::W`](W) writer structure
        impl crate::Writable for GPR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets GPR to value 0
        impl crate::Resettable for GPR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Analog to digital converter
pub struct ADC1 {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for ADC1 {}
impl ADC1 {
    ///Pointer to the register block
    pub const PTR: *const adc1::RegisterBlock = 0x4001_2400 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const adc1::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for ADC1 {
    type Target = adc1::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for ADC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC1").finish()
    }
}
///Analog to digital converter
pub mod adc1 {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        statr: STATR,
        ctlr1: CTLR1,
        ctlr2: CTLR2,
        samptr1_charge1: SAMPTR1_CHARGE1,
        samptr2_charge2: SAMPTR2_CHARGE2,
        iofr1: IOFR1,
        iofr2: IOFR2,
        iofr3: IOFR3,
        iofr4: IOFR4,
        wdhtr: WDHTR,
        wdltr: WDLTR,
        rsqr1: RSQR1,
        rsqr2: RSQR2,
        rsqr3: RSQR3,
        isqr: ISQR,
        idatar1: IDATAR1,
        idatar2: IDATAR2,
        idatar3: IDATAR3,
        idatar4: IDATAR4,
        rdatar: RDATAR,
        dlyr: DLYR,
    }
    impl RegisterBlock {
        ///0x00 - status register
        #[inline(always)]
        pub const fn statr(&self) -> &STATR {
            &self.statr
        }
        ///0x04 - control register 1/TKEY_V_CTLR
        #[inline(always)]
        pub const fn ctlr1(&self) -> &CTLR1 {
            &self.ctlr1
        }
        ///0x08 - control register 2
        #[inline(always)]
        pub const fn ctlr2(&self) -> &CTLR2 {
            &self.ctlr2
        }
        ///0x0c - sample time register 1
        #[inline(always)]
        pub const fn samptr1_charge1(&self) -> &SAMPTR1_CHARGE1 {
            &self.samptr1_charge1
        }
        ///0x10 - sample time register 2
        #[inline(always)]
        pub const fn samptr2_charge2(&self) -> &SAMPTR2_CHARGE2 {
            &self.samptr2_charge2
        }
        ///0x14 - injected channel data offset register x
        #[inline(always)]
        pub const fn iofr1(&self) -> &IOFR1 {
            &self.iofr1
        }
        ///0x18 - injected channel data offset register x
        #[inline(always)]
        pub const fn iofr2(&self) -> &IOFR2 {
            &self.iofr2
        }
        ///0x1c - injected channel data offset register x
        #[inline(always)]
        pub const fn iofr3(&self) -> &IOFR3 {
            &self.iofr3
        }
        ///0x20 - injected channel data offset register x
        #[inline(always)]
        pub const fn iofr4(&self) -> &IOFR4 {
            &self.iofr4
        }
        ///0x24 - watchdog higher threshold register
        #[inline(always)]
        pub const fn wdhtr(&self) -> &WDHTR {
            &self.wdhtr
        }
        ///0x28 - watchdog lower threshold register
        #[inline(always)]
        pub const fn wdltr(&self) -> &WDLTR {
            &self.wdltr
        }
        ///0x2c - regular sequence register 1
        #[inline(always)]
        pub const fn rsqr1(&self) -> &RSQR1 {
            &self.rsqr1
        }
        ///0x30 - regular sequence register 2
        #[inline(always)]
        pub const fn rsqr2(&self) -> &RSQR2 {
            &self.rsqr2
        }
        ///0x34 - regular sequence register 3
        #[inline(always)]
        pub const fn rsqr3(&self) -> &RSQR3 {
            &self.rsqr3
        }
        ///0x38 - injected sequence register
        #[inline(always)]
        pub const fn isqr(&self) -> &ISQR {
            &self.isqr
        }
        ///0x3c - injected data register 1
        #[inline(always)]
        pub const fn idatar1(&self) -> &IDATAR1 {
            &self.idatar1
        }
        ///0x40 - injected data register 2
        #[inline(always)]
        pub const fn idatar2(&self) -> &IDATAR2 {
            &self.idatar2
        }
        ///0x44 - injected data register 3
        #[inline(always)]
        pub const fn idatar3(&self) -> &IDATAR3 {
            &self.idatar3
        }
        ///0x48 - injected data register 4
        #[inline(always)]
        pub const fn idatar4(&self) -> &IDATAR4 {
            &self.idatar4
        }
        ///0x4c - regular data register
        #[inline(always)]
        pub const fn rdatar(&self) -> &RDATAR {
            &self.rdatar
        }
        ///0x50 - delay data register
        #[inline(always)]
        pub const fn dlyr(&self) -> &DLYR {
            &self.dlyr
        }
    }
    ///STATR (rw) register accessor: status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@statr`]
    ///module
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///status register
    pub mod statr {
        ///Register `STATR` reader
        pub type R = crate::R<STATR_SPEC>;
        ///Register `STATR` writer
        pub type W = crate::W<STATR_SPEC>;
        ///Field `AWD` reader - Analog watchdog flag
        pub type AWD_R = crate::BitReader;
        ///Field `AWD` writer - Analog watchdog flag
        pub type AWD_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `EOC` reader - Regular channel end of conversion
        pub type EOC_R = crate::BitReader;
        ///Field `EOC` writer - Regular channel end of conversion
        pub type EOC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JEOC` reader - Injected channel end of conversion
        pub type JEOC_R = crate::BitReader;
        ///Field `JEOC` writer - Injected channel end of conversion
        pub type JEOC_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JSTRT` reader - Injected channel start flag
        pub type JSTRT_R = crate::BitReader;
        ///Field `JSTRT` writer - Injected channel start flag
        pub type JSTRT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STRT` reader - Regular channel start flag
        pub type STRT_R = crate::BitReader;
        ///Field `STRT` writer - Regular channel start flag
        pub type STRT_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Analog watchdog flag
            #[inline(always)]
            pub fn awd(&self) -> AWD_R {
                AWD_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Regular channel end of conversion
            #[inline(always)]
            pub fn eoc(&self) -> EOC_R {
                EOC_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Injected channel end of conversion
            #[inline(always)]
            pub fn jeoc(&self) -> JEOC_R {
                JEOC_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Injected channel start flag
            #[inline(always)]
            pub fn jstrt(&self) -> JSTRT_R {
                JSTRT_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - Regular channel start flag
            #[inline(always)]
            pub fn strt(&self) -> STRT_R {
                STRT_R::new(((self.bits >> 4) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Analog watchdog flag
            #[inline(always)]
            #[must_use]
            pub fn awd(&mut self) -> AWD_W<STATR_SPEC> {
                AWD_W::new(self, 0)
            }
            ///Bit 1 - Regular channel end of conversion
            #[inline(always)]
            #[must_use]
            pub fn eoc(&mut self) -> EOC_W<STATR_SPEC> {
                EOC_W::new(self, 1)
            }
            ///Bit 2 - Injected channel end of conversion
            #[inline(always)]
            #[must_use]
            pub fn jeoc(&mut self) -> JEOC_W<STATR_SPEC> {
                JEOC_W::new(self, 2)
            }
            ///Bit 3 - Injected channel start flag
            #[inline(always)]
            #[must_use]
            pub fn jstrt(&mut self) -> JSTRT_W<STATR_SPEC> {
                JSTRT_W::new(self, 3)
            }
            ///Bit 4 - Regular channel start flag
            #[inline(always)]
            #[must_use]
            pub fn strt(&mut self) -> STRT_W<STATR_SPEC> {
                STRT_W::new(self, 4)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`statr::R`](R) reader structure
        impl crate::Readable for STATR_SPEC {}
        ///`write(|w| ..)` method takes [`statr::W`](W) writer structure
        impl crate::Writable for STATR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets STATR to value 0
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR1 (rw) register accessor: control register 1/TKEY_V_CTLR
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr1`]
    ///module
    pub type CTLR1 = crate::Reg<ctlr1::CTLR1_SPEC>;
    ///control register 1/TKEY_V_CTLR
    pub mod ctlr1 {
        ///Register `CTLR1` reader
        pub type R = crate::R<CTLR1_SPEC>;
        ///Register `CTLR1` writer
        pub type W = crate::W<CTLR1_SPEC>;
        ///Field `AWDCH` reader - Analog watchdog channel select bits
        pub type AWDCH_R = crate::FieldReader;
        ///Field `AWDCH` writer - Analog watchdog channel select bits
        pub type AWDCH_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `EOCIE` reader - Interrupt enable for EOC
        pub type EOCIE_R = crate::BitReader;
        ///Field `EOCIE` writer - Interrupt enable for EOC
        pub type EOCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `AWDIE` reader - Analog watchdog interrupt enable
        pub type AWDIE_R = crate::BitReader;
        ///Field `AWDIE` writer - Analog watchdog interrupt enable
        pub type AWDIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JEOCIE` reader - Interrupt enable for injected channels
        pub type JEOCIE_R = crate::BitReader;
        ///Field `JEOCIE` writer - Interrupt enable for injected channels
        pub type JEOCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SCAN` reader - Scan mode enable
        pub type SCAN_R = crate::BitReader;
        ///Field `SCAN` writer - Scan mode enable
        pub type SCAN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `AWDSGL` reader - Enable the watchdog on a single channel in scan mode
        pub type AWDSGL_R = crate::BitReader;
        ///Field `AWDSGL` writer - Enable the watchdog on a single channel in scan mode
        pub type AWDSGL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JAUTO` reader - Automatic injected group conversion
        pub type JAUTO_R = crate::BitReader;
        ///Field `JAUTO` writer - Automatic injected group conversion
        pub type JAUTO_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DISCEN` reader - Discontinuous mode on regular channels
        pub type DISCEN_R = crate::BitReader;
        ///Field `DISCEN` writer - Discontinuous mode on regular channels
        pub type DISCEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JDISCEN` reader - Discontinuous mode on injected channels
        pub type JDISCEN_R = crate::BitReader;
        ///Field `JDISCEN` writer - Discontinuous mode on injected channels
        pub type JDISCEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DISCNUM` reader - Discontinuous mode channel count
        pub type DISCNUM_R = crate::FieldReader;
        ///Field `DISCNUM` writer - Discontinuous mode channel count
        pub type DISCNUM_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `JAWDEN` reader - Analog watchdog enable on injected channels
        pub type JAWDEN_R = crate::BitReader;
        ///Field `JAWDEN` writer - Analog watchdog enable on injected channels
        pub type JAWDEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `AWDEN` reader - Analog watchdog enable on regular channels
        pub type AWDEN_R = crate::BitReader;
        ///Field `AWDEN` writer - Analog watchdog enable on regular channels
        pub type AWDEN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADC_CAL_VOL` reader - ADC Calibration voltage selection
        pub type ADC_CAL_VOL_R = crate::FieldReader;
        ///Field `ADC_CAL_VOL` writer - ADC Calibration voltage selection
        pub type ADC_CAL_VOL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        impl R {
            ///Bits 0:4 - Analog watchdog channel select bits
            #[inline(always)]
            pub fn awdch(&self) -> AWDCH_R {
                AWDCH_R::new((self.bits & 0x1f) as u8)
            }
            ///Bit 5 - Interrupt enable for EOC
            #[inline(always)]
            pub fn eocie(&self) -> EOCIE_R {
                EOCIE_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Analog watchdog interrupt enable
            #[inline(always)]
            pub fn awdie(&self) -> AWDIE_R {
                AWDIE_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Interrupt enable for injected channels
            #[inline(always)]
            pub fn jeocie(&self) -> JEOCIE_R {
                JEOCIE_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 8 - Scan mode enable
            #[inline(always)]
            pub fn scan(&self) -> SCAN_R {
                SCAN_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - Enable the watchdog on a single channel in scan mode
            #[inline(always)]
            pub fn awdsgl(&self) -> AWDSGL_R {
                AWDSGL_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Automatic injected group conversion
            #[inline(always)]
            pub fn jauto(&self) -> JAUTO_R {
                JAUTO_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 11 - Discontinuous mode on regular channels
            #[inline(always)]
            pub fn discen(&self) -> DISCEN_R {
                DISCEN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bit 12 - Discontinuous mode on injected channels
            #[inline(always)]
            pub fn jdiscen(&self) -> JDISCEN_R {
                JDISCEN_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bits 13:15 - Discontinuous mode channel count
            #[inline(always)]
            pub fn discnum(&self) -> DISCNUM_R {
                DISCNUM_R::new(((self.bits >> 13) & 7) as u8)
            }
            ///Bit 22 - Analog watchdog enable on injected channels
            #[inline(always)]
            pub fn jawden(&self) -> JAWDEN_R {
                JAWDEN_R::new(((self.bits >> 22) & 1) != 0)
            }
            ///Bit 23 - Analog watchdog enable on regular channels
            #[inline(always)]
            pub fn awden(&self) -> AWDEN_R {
                AWDEN_R::new(((self.bits >> 23) & 1) != 0)
            }
            ///Bits 25:26 - ADC Calibration voltage selection
            #[inline(always)]
            pub fn adc_cal_vol(&self) -> ADC_CAL_VOL_R {
                ADC_CAL_VOL_R::new(((self.bits >> 25) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - Analog watchdog channel select bits
            #[inline(always)]
            #[must_use]
            pub fn awdch(&mut self) -> AWDCH_W<CTLR1_SPEC> {
                AWDCH_W::new(self, 0)
            }
            ///Bit 5 - Interrupt enable for EOC
            #[inline(always)]
            #[must_use]
            pub fn eocie(&mut self) -> EOCIE_W<CTLR1_SPEC> {
                EOCIE_W::new(self, 5)
            }
            ///Bit 6 - Analog watchdog interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn awdie(&mut self) -> AWDIE_W<CTLR1_SPEC> {
                AWDIE_W::new(self, 6)
            }
            ///Bit 7 - Interrupt enable for injected channels
            #[inline(always)]
            #[must_use]
            pub fn jeocie(&mut self) -> JEOCIE_W<CTLR1_SPEC> {
                JEOCIE_W::new(self, 7)
            }
            ///Bit 8 - Scan mode enable
            #[inline(always)]
            #[must_use]
            pub fn scan(&mut self) -> SCAN_W<CTLR1_SPEC> {
                SCAN_W::new(self, 8)
            }
            ///Bit 9 - Enable the watchdog on a single channel in scan mode
            #[inline(always)]
            #[must_use]
            pub fn awdsgl(&mut self) -> AWDSGL_W<CTLR1_SPEC> {
                AWDSGL_W::new(self, 9)
            }
            ///Bit 10 - Automatic injected group conversion
            #[inline(always)]
            #[must_use]
            pub fn jauto(&mut self) -> JAUTO_W<CTLR1_SPEC> {
                JAUTO_W::new(self, 10)
            }
            ///Bit 11 - Discontinuous mode on regular channels
            #[inline(always)]
            #[must_use]
            pub fn discen(&mut self) -> DISCEN_W<CTLR1_SPEC> {
                DISCEN_W::new(self, 11)
            }
            ///Bit 12 - Discontinuous mode on injected channels
            #[inline(always)]
            #[must_use]
            pub fn jdiscen(&mut self) -> JDISCEN_W<CTLR1_SPEC> {
                JDISCEN_W::new(self, 12)
            }
            ///Bits 13:15 - Discontinuous mode channel count
            #[inline(always)]
            #[must_use]
            pub fn discnum(&mut self) -> DISCNUM_W<CTLR1_SPEC> {
                DISCNUM_W::new(self, 13)
            }
            ///Bit 22 - Analog watchdog enable on injected channels
            #[inline(always)]
            #[must_use]
            pub fn jawden(&mut self) -> JAWDEN_W<CTLR1_SPEC> {
                JAWDEN_W::new(self, 22)
            }
            ///Bit 23 - Analog watchdog enable on regular channels
            #[inline(always)]
            #[must_use]
            pub fn awden(&mut self) -> AWDEN_W<CTLR1_SPEC> {
                AWDEN_W::new(self, 23)
            }
            ///Bits 25:26 - ADC Calibration voltage selection
            #[inline(always)]
            #[must_use]
            pub fn adc_cal_vol(&mut self) -> ADC_CAL_VOL_W<CTLR1_SPEC> {
                ADC_CAL_VOL_W::new(self, 25)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 1/TKEY_V_CTLR
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR1_SPEC;
        impl crate::RegisterSpec for CTLR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr1::R`](R) reader structure
        impl crate::Readable for CTLR1_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr1::W`](W) writer structure
        impl crate::Writable for CTLR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR1 to value 0
        impl crate::Resettable for CTLR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CTLR2 (rw) register accessor: control register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr2`]
    ///module
    pub type CTLR2 = crate::Reg<ctlr2::CTLR2_SPEC>;
    ///control register 2
    pub mod ctlr2 {
        ///Register `CTLR2` reader
        pub type R = crate::R<CTLR2_SPEC>;
        ///Register `CTLR2` writer
        pub type W = crate::W<CTLR2_SPEC>;
        ///Field `ADON` reader - A/D converter ON / OFF
        pub type ADON_R = crate::BitReader;
        ///Field `ADON` writer - A/D converter ON / OFF
        pub type ADON_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CONT` reader - Continuous conversion
        pub type CONT_R = crate::BitReader;
        ///Field `CONT` writer - Continuous conversion
        pub type CONT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `CAL` reader - A/D calibration
        pub type CAL_R = crate::BitReader;
        ///Field `CAL` writer - A/D calibration
        pub type CAL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `RSTCAL` reader - Reset calibration
        pub type RSTCAL_R = crate::BitReader;
        ///Field `RSTCAL` writer - Reset calibration
        pub type RSTCAL_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DMA` reader - Direct memory access mode
        pub type DMA_R = crate::BitReader;
        ///Field `DMA` writer - Direct memory access mode
        pub type DMA_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ALIGN` reader - Data alignment
        pub type ALIGN_R = crate::BitReader;
        ///Field `ALIGN` writer - Data alignment
        pub type ALIGN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JEXTSEL` reader - External event select for injected group
        pub type JEXTSEL_R = crate::FieldReader;
        ///Field `JEXTSEL` writer - External event select for injected group
        pub type JEXTSEL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `JEXTTRIG` reader - External trigger conversion mode for injected channels
        pub type JEXTTRIG_R = crate::BitReader;
        ///Field `JEXTTRIG` writer - External trigger conversion mode for injected channels
        pub type JEXTTRIG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `EXTSEL` reader - External event select for regular group
        pub type EXTSEL_R = crate::FieldReader;
        ///Field `EXTSEL` writer - External event select for regular group
        pub type EXTSEL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `EXTTRIG` reader - External trigger conversion mode for regular channels
        pub type EXTTRIG_R = crate::BitReader;
        ///Field `EXTTRIG` writer - External trigger conversion mode for regular channels
        pub type EXTTRIG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `JSWSTART` reader - Start conversion of injected channels
        pub type JSWSTART_R = crate::BitReader;
        ///Field `JSWSTART` writer - Start conversion of injected channels
        pub type JSWSTART_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWSTART` reader - Start conversion of regular channels
        pub type SWSTART_R = crate::BitReader;
        ///Field `SWSTART` writer - Start conversion of regular channels
        pub type SWSTART_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - A/D converter ON / OFF
            #[inline(always)]
            pub fn adon(&self) -> ADON_R {
                ADON_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Continuous conversion
            #[inline(always)]
            pub fn cont(&self) -> CONT_R {
                CONT_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - A/D calibration
            #[inline(always)]
            pub fn cal(&self) -> CAL_R {
                CAL_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Reset calibration
            #[inline(always)]
            pub fn rstcal(&self) -> RSTCAL_R {
                RSTCAL_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 8 - Direct memory access mode
            #[inline(always)]
            pub fn dma(&self) -> DMA_R {
                DMA_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 11 - Data alignment
            #[inline(always)]
            pub fn align(&self) -> ALIGN_R {
                ALIGN_R::new(((self.bits >> 11) & 1) != 0)
            }
            ///Bits 12:14 - External event select for injected group
            #[inline(always)]
            pub fn jextsel(&self) -> JEXTSEL_R {
                JEXTSEL_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bit 15 - External trigger conversion mode for injected channels
            #[inline(always)]
            pub fn jexttrig(&self) -> JEXTTRIG_R {
                JEXTTRIG_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bits 17:19 - External event select for regular group
            #[inline(always)]
            pub fn extsel(&self) -> EXTSEL_R {
                EXTSEL_R::new(((self.bits >> 17) & 7) as u8)
            }
            ///Bit 20 - External trigger conversion mode for regular channels
            #[inline(always)]
            pub fn exttrig(&self) -> EXTTRIG_R {
                EXTTRIG_R::new(((self.bits >> 20) & 1) != 0)
            }
            ///Bit 21 - Start conversion of injected channels
            #[inline(always)]
            pub fn jswstart(&self) -> JSWSTART_R {
                JSWSTART_R::new(((self.bits >> 21) & 1) != 0)
            }
            ///Bit 22 - Start conversion of regular channels
            #[inline(always)]
            pub fn swstart(&self) -> SWSTART_R {
                SWSTART_R::new(((self.bits >> 22) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - A/D converter ON / OFF
            #[inline(always)]
            #[must_use]
            pub fn adon(&mut self) -> ADON_W<CTLR2_SPEC> {
                ADON_W::new(self, 0)
            }
            ///Bit 1 - Continuous conversion
            #[inline(always)]
            #[must_use]
            pub fn cont(&mut self) -> CONT_W<CTLR2_SPEC> {
                CONT_W::new(self, 1)
            }
            ///Bit 2 - A/D calibration
            #[inline(always)]
            #[must_use]
            pub fn cal(&mut self) -> CAL_W<CTLR2_SPEC> {
                CAL_W::new(self, 2)
            }
            ///Bit 3 - Reset calibration
            #[inline(always)]
            #[must_use]
            pub fn rstcal(&mut self) -> RSTCAL_W<CTLR2_SPEC> {
                RSTCAL_W::new(self, 3)
            }
            ///Bit 8 - Direct memory access mode
            #[inline(always)]
            #[must_use]
            pub fn dma(&mut self) -> DMA_W<CTLR2_SPEC> {
                DMA_W::new(self, 8)
            }
            ///Bit 11 - Data alignment
            #[inline(always)]
            #[must_use]
            pub fn align(&mut self) -> ALIGN_W<CTLR2_SPEC> {
                ALIGN_W::new(self, 11)
            }
            ///Bits 12:14 - External event select for injected group
            #[inline(always)]
            #[must_use]
            pub fn jextsel(&mut self) -> JEXTSEL_W<CTLR2_SPEC> {
                JEXTSEL_W::new(self, 12)
            }
            ///Bit 15 - External trigger conversion mode for injected channels
            #[inline(always)]
            #[must_use]
            pub fn jexttrig(&mut self) -> JEXTTRIG_W<CTLR2_SPEC> {
                JEXTTRIG_W::new(self, 15)
            }
            ///Bits 17:19 - External event select for regular group
            #[inline(always)]
            #[must_use]
            pub fn extsel(&mut self) -> EXTSEL_W<CTLR2_SPEC> {
                EXTSEL_W::new(self, 17)
            }
            ///Bit 20 - External trigger conversion mode for regular channels
            #[inline(always)]
            #[must_use]
            pub fn exttrig(&mut self) -> EXTTRIG_W<CTLR2_SPEC> {
                EXTTRIG_W::new(self, 20)
            }
            ///Bit 21 - Start conversion of injected channels
            #[inline(always)]
            #[must_use]
            pub fn jswstart(&mut self) -> JSWSTART_W<CTLR2_SPEC> {
                JSWSTART_W::new(self, 21)
            }
            ///Bit 22 - Start conversion of regular channels
            #[inline(always)]
            #[must_use]
            pub fn swstart(&mut self) -> SWSTART_W<CTLR2_SPEC> {
                SWSTART_W::new(self, 22)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///control register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR2_SPEC;
        impl crate::RegisterSpec for CTLR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr2::R`](R) reader structure
        impl crate::Readable for CTLR2_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr2::W`](W) writer structure
        impl crate::Writable for CTLR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR2 to value 0
        impl crate::Resettable for CTLR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SAMPTR1_CHARGE1 (rw) register accessor: sample time register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`samptr1_charge1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`samptr1_charge1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@samptr1_charge1`]
    ///module
    pub type SAMPTR1_CHARGE1 = crate::Reg<samptr1_charge1::SAMPTR1_CHARGE1_SPEC>;
    ///sample time register 1
    pub mod samptr1_charge1 {
        ///Register `SAMPTR1_CHARGE1` reader
        pub type R = crate::R<SAMPTR1_CHARGE1_SPEC>;
        ///Register `SAMPTR1_CHARGE1` writer
        pub type W = crate::W<SAMPTR1_CHARGE1_SPEC>;
        ///Field `SMP10_TKCG10` reader - Channel 10 sample time selection
        pub type SMP10_TKCG10_R = crate::FieldReader;
        ///Field `SMP10_TKCG10` writer - Channel 10 sample time selection
        pub type SMP10_TKCG10_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP11_TKCG11` reader - Channel 11 sample time selection
        pub type SMP11_TKCG11_R = crate::FieldReader;
        ///Field `SMP11_TKCG11` writer - Channel 11 sample time selection
        pub type SMP11_TKCG11_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP12_TKCG12` reader - Channel 12 sample time selection
        pub type SMP12_TKCG12_R = crate::FieldReader;
        ///Field `SMP12_TKCG12` writer - Channel 12 sample time selection
        pub type SMP12_TKCG12_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP13_TKCG13` reader - Channel 13 sample time selection
        pub type SMP13_TKCG13_R = crate::FieldReader;
        ///Field `SMP13_TKCG13` writer - Channel 13 sample time selection
        pub type SMP13_TKCG13_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP14_TKCG14` reader - Channel 14 sample time selection
        pub type SMP14_TKCG14_R = crate::FieldReader;
        ///Field `SMP14_TKCG14` writer - Channel 14 sample time selection
        pub type SMP14_TKCG14_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP15_TKCG15` reader - Channel 15 sample time selection
        pub type SMP15_TKCG15_R = crate::FieldReader;
        ///Field `SMP15_TKCG15` writer - Channel 15 sample time selection
        pub type SMP15_TKCG15_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        impl R {
            ///Bits 0:2 - Channel 10 sample time selection
            #[inline(always)]
            pub fn smp10_tkcg10(&self) -> SMP10_TKCG10_R {
                SMP10_TKCG10_R::new((self.bits & 7) as u8)
            }
            ///Bits 3:5 - Channel 11 sample time selection
            #[inline(always)]
            pub fn smp11_tkcg11(&self) -> SMP11_TKCG11_R {
                SMP11_TKCG11_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bits 6:8 - Channel 12 sample time selection
            #[inline(always)]
            pub fn smp12_tkcg12(&self) -> SMP12_TKCG12_R {
                SMP12_TKCG12_R::new(((self.bits >> 6) & 7) as u8)
            }
            ///Bits 9:11 - Channel 13 sample time selection
            #[inline(always)]
            pub fn smp13_tkcg13(&self) -> SMP13_TKCG13_R {
                SMP13_TKCG13_R::new(((self.bits >> 9) & 7) as u8)
            }
            ///Bits 12:14 - Channel 14 sample time selection
            #[inline(always)]
            pub fn smp14_tkcg14(&self) -> SMP14_TKCG14_R {
                SMP14_TKCG14_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bits 15:17 - Channel 15 sample time selection
            #[inline(always)]
            pub fn smp15_tkcg15(&self) -> SMP15_TKCG15_R {
                SMP15_TKCG15_R::new(((self.bits >> 15) & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:2 - Channel 10 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp10_tkcg10(&mut self) -> SMP10_TKCG10_W<SAMPTR1_CHARGE1_SPEC> {
                SMP10_TKCG10_W::new(self, 0)
            }
            ///Bits 3:5 - Channel 11 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp11_tkcg11(&mut self) -> SMP11_TKCG11_W<SAMPTR1_CHARGE1_SPEC> {
                SMP11_TKCG11_W::new(self, 3)
            }
            ///Bits 6:8 - Channel 12 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp12_tkcg12(&mut self) -> SMP12_TKCG12_W<SAMPTR1_CHARGE1_SPEC> {
                SMP12_TKCG12_W::new(self, 6)
            }
            ///Bits 9:11 - Channel 13 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp13_tkcg13(&mut self) -> SMP13_TKCG13_W<SAMPTR1_CHARGE1_SPEC> {
                SMP13_TKCG13_W::new(self, 9)
            }
            ///Bits 12:14 - Channel 14 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp14_tkcg14(&mut self) -> SMP14_TKCG14_W<SAMPTR1_CHARGE1_SPEC> {
                SMP14_TKCG14_W::new(self, 12)
            }
            ///Bits 15:17 - Channel 15 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp15_tkcg15(&mut self) -> SMP15_TKCG15_W<SAMPTR1_CHARGE1_SPEC> {
                SMP15_TKCG15_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///sample time register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`samptr1_charge1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`samptr1_charge1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SAMPTR1_CHARGE1_SPEC;
        impl crate::RegisterSpec for SAMPTR1_CHARGE1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`samptr1_charge1::R`](R) reader structure
        impl crate::Readable for SAMPTR1_CHARGE1_SPEC {}
        ///`write(|w| ..)` method takes [`samptr1_charge1::W`](W) writer structure
        impl crate::Writable for SAMPTR1_CHARGE1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SAMPTR1_CHARGE1 to value 0
        impl crate::Resettable for SAMPTR1_CHARGE1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SAMPTR2_CHARGE2 (rw) register accessor: sample time register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`samptr2_charge2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`samptr2_charge2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@samptr2_charge2`]
    ///module
    pub type SAMPTR2_CHARGE2 = crate::Reg<samptr2_charge2::SAMPTR2_CHARGE2_SPEC>;
    ///sample time register 2
    pub mod samptr2_charge2 {
        ///Register `SAMPTR2_CHARGE2` reader
        pub type R = crate::R<SAMPTR2_CHARGE2_SPEC>;
        ///Register `SAMPTR2_CHARGE2` writer
        pub type W = crate::W<SAMPTR2_CHARGE2_SPEC>;
        ///Field `SMP0_TKCG0` reader - Channel 0 sample time selection
        pub type SMP0_TKCG0_R = crate::FieldReader;
        ///Field `SMP0_TKCG0` writer - Channel 0 sample time selection
        pub type SMP0_TKCG0_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP1_TKCG1` reader - Channel 1 sample time selection
        pub type SMP1_TKCG1_R = crate::FieldReader;
        ///Field `SMP1_TKCG1` writer - Channel 1 sample time selection
        pub type SMP1_TKCG1_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP2_TKCG2` reader - Channel 2 sample time selection
        pub type SMP2_TKCG2_R = crate::FieldReader;
        ///Field `SMP2_TKCG2` writer - Channel 2 sample time selection
        pub type SMP2_TKCG2_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP3_TKCG3` reader - Channel 3 sample time selection
        pub type SMP3_TKCG3_R = crate::FieldReader;
        ///Field `SMP3_TKCG3` writer - Channel 3 sample time selection
        pub type SMP3_TKCG3_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP4_TKCG4` reader - Channel 4 sample time selection
        pub type SMP4_TKCG4_R = crate::FieldReader;
        ///Field `SMP4_TKCG4` writer - Channel 4 sample time selection
        pub type SMP4_TKCG4_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP5_TKCG5` reader - Channel 5 sample time selection
        pub type SMP5_TKCG5_R = crate::FieldReader;
        ///Field `SMP5_TKCG5` writer - Channel 5 sample time selection
        pub type SMP5_TKCG5_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP6_TKCG6` reader - Channel 6 sample time selection
        pub type SMP6_TKCG6_R = crate::FieldReader;
        ///Field `SMP6_TKCG6` writer - Channel 6 sample time selection
        pub type SMP6_TKCG6_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP7_TKCG7` reader - Channel 7 sample time selection
        pub type SMP7_TKCG7_R = crate::FieldReader;
        ///Field `SMP7_TKCG7` writer - Channel 7 sample time selection
        pub type SMP7_TKCG7_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP8_TKCG8` reader - Channel 8 sample time selection
        pub type SMP8_TKCG8_R = crate::FieldReader;
        ///Field `SMP8_TKCG8` writer - Channel 8 sample time selection
        pub type SMP8_TKCG8_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        ///Field `SMP9_TKCG9` reader - Channel 9 sample time selection
        pub type SMP9_TKCG9_R = crate::FieldReader;
        ///Field `SMP9_TKCG9` writer - Channel 9 sample time selection
        pub type SMP9_TKCG9_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
        impl R {
            ///Bits 0:2 - Channel 0 sample time selection
            #[inline(always)]
            pub fn smp0_tkcg0(&self) -> SMP0_TKCG0_R {
                SMP0_TKCG0_R::new((self.bits & 7) as u8)
            }
            ///Bits 3:5 - Channel 1 sample time selection
            #[inline(always)]
            pub fn smp1_tkcg1(&self) -> SMP1_TKCG1_R {
                SMP1_TKCG1_R::new(((self.bits >> 3) & 7) as u8)
            }
            ///Bits 6:8 - Channel 2 sample time selection
            #[inline(always)]
            pub fn smp2_tkcg2(&self) -> SMP2_TKCG2_R {
                SMP2_TKCG2_R::new(((self.bits >> 6) & 7) as u8)
            }
            ///Bits 9:11 - Channel 3 sample time selection
            #[inline(always)]
            pub fn smp3_tkcg3(&self) -> SMP3_TKCG3_R {
                SMP3_TKCG3_R::new(((self.bits >> 9) & 7) as u8)
            }
            ///Bits 12:14 - Channel 4 sample time selection
            #[inline(always)]
            pub fn smp4_tkcg4(&self) -> SMP4_TKCG4_R {
                SMP4_TKCG4_R::new(((self.bits >> 12) & 7) as u8)
            }
            ///Bits 15:17 - Channel 5 sample time selection
            #[inline(always)]
            pub fn smp5_tkcg5(&self) -> SMP5_TKCG5_R {
                SMP5_TKCG5_R::new(((self.bits >> 15) & 7) as u8)
            }
            ///Bits 18:20 - Channel 6 sample time selection
            #[inline(always)]
            pub fn smp6_tkcg6(&self) -> SMP6_TKCG6_R {
                SMP6_TKCG6_R::new(((self.bits >> 18) & 7) as u8)
            }
            ///Bits 21:23 - Channel 7 sample time selection
            #[inline(always)]
            pub fn smp7_tkcg7(&self) -> SMP7_TKCG7_R {
                SMP7_TKCG7_R::new(((self.bits >> 21) & 7) as u8)
            }
            ///Bits 24:26 - Channel 8 sample time selection
            #[inline(always)]
            pub fn smp8_tkcg8(&self) -> SMP8_TKCG8_R {
                SMP8_TKCG8_R::new(((self.bits >> 24) & 7) as u8)
            }
            ///Bits 27:29 - Channel 9 sample time selection
            #[inline(always)]
            pub fn smp9_tkcg9(&self) -> SMP9_TKCG9_R {
                SMP9_TKCG9_R::new(((self.bits >> 27) & 7) as u8)
            }
        }
        impl W {
            ///Bits 0:2 - Channel 0 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp0_tkcg0(&mut self) -> SMP0_TKCG0_W<SAMPTR2_CHARGE2_SPEC> {
                SMP0_TKCG0_W::new(self, 0)
            }
            ///Bits 3:5 - Channel 1 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp1_tkcg1(&mut self) -> SMP1_TKCG1_W<SAMPTR2_CHARGE2_SPEC> {
                SMP1_TKCG1_W::new(self, 3)
            }
            ///Bits 6:8 - Channel 2 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp2_tkcg2(&mut self) -> SMP2_TKCG2_W<SAMPTR2_CHARGE2_SPEC> {
                SMP2_TKCG2_W::new(self, 6)
            }
            ///Bits 9:11 - Channel 3 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp3_tkcg3(&mut self) -> SMP3_TKCG3_W<SAMPTR2_CHARGE2_SPEC> {
                SMP3_TKCG3_W::new(self, 9)
            }
            ///Bits 12:14 - Channel 4 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp4_tkcg4(&mut self) -> SMP4_TKCG4_W<SAMPTR2_CHARGE2_SPEC> {
                SMP4_TKCG4_W::new(self, 12)
            }
            ///Bits 15:17 - Channel 5 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp5_tkcg5(&mut self) -> SMP5_TKCG5_W<SAMPTR2_CHARGE2_SPEC> {
                SMP5_TKCG5_W::new(self, 15)
            }
            ///Bits 18:20 - Channel 6 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp6_tkcg6(&mut self) -> SMP6_TKCG6_W<SAMPTR2_CHARGE2_SPEC> {
                SMP6_TKCG6_W::new(self, 18)
            }
            ///Bits 21:23 - Channel 7 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp7_tkcg7(&mut self) -> SMP7_TKCG7_W<SAMPTR2_CHARGE2_SPEC> {
                SMP7_TKCG7_W::new(self, 21)
            }
            ///Bits 24:26 - Channel 8 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp8_tkcg8(&mut self) -> SMP8_TKCG8_W<SAMPTR2_CHARGE2_SPEC> {
                SMP8_TKCG8_W::new(self, 24)
            }
            ///Bits 27:29 - Channel 9 sample time selection
            #[inline(always)]
            #[must_use]
            pub fn smp9_tkcg9(&mut self) -> SMP9_TKCG9_W<SAMPTR2_CHARGE2_SPEC> {
                SMP9_TKCG9_W::new(self, 27)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///sample time register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`samptr2_charge2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`samptr2_charge2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SAMPTR2_CHARGE2_SPEC;
        impl crate::RegisterSpec for SAMPTR2_CHARGE2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`samptr2_charge2::R`](R) reader structure
        impl crate::Readable for SAMPTR2_CHARGE2_SPEC {}
        ///`write(|w| ..)` method takes [`samptr2_charge2::W`](W) writer structure
        impl crate::Writable for SAMPTR2_CHARGE2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SAMPTR2_CHARGE2 to value 0
        impl crate::Resettable for SAMPTR2_CHARGE2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IOFR1 (rw) register accessor: injected channel data offset register x
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iofr1`]
    ///module
    pub type IOFR1 = crate::Reg<iofr1::IOFR1_SPEC>;
    ///injected channel data offset register x
    pub mod iofr1 {
        ///Register `IOFR1` reader
        pub type R = crate::R<IOFR1_SPEC>;
        ///Register `IOFR1` writer
        pub type W = crate::W<IOFR1_SPEC>;
        ///Field `JOFFSET1` reader - Data offset for injected channel x
        pub type JOFFSET1_R = crate::FieldReader<u16>;
        ///Field `JOFFSET1` writer - Data offset for injected channel x
        pub type JOFFSET1_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
        impl R {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset1(&self) -> JOFFSET1_R {
                JOFFSET1_R::new((self.bits & 0x03ff) as u16)
            }
        }
        impl W {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset1(&mut self) -> JOFFSET1_W<IOFR1_SPEC> {
                JOFFSET1_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IOFR1_SPEC;
        impl crate::RegisterSpec for IOFR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`iofr1::R`](R) reader structure
        impl crate::Readable for IOFR1_SPEC {}
        ///`write(|w| ..)` method takes [`iofr1::W`](W) writer structure
        impl crate::Writable for IOFR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IOFR1 to value 0
        impl crate::Resettable for IOFR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IOFR2 (rw) register accessor: injected channel data offset register x
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iofr2`]
    ///module
    pub type IOFR2 = crate::Reg<iofr2::IOFR2_SPEC>;
    ///injected channel data offset register x
    pub mod iofr2 {
        ///Register `IOFR2` reader
        pub type R = crate::R<IOFR2_SPEC>;
        ///Register `IOFR2` writer
        pub type W = crate::W<IOFR2_SPEC>;
        ///Field `JOFFSET2` reader - Data offset for injected channel x
        pub type JOFFSET2_R = crate::FieldReader<u16>;
        ///Field `JOFFSET2` writer - Data offset for injected channel x
        pub type JOFFSET2_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
        impl R {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset2(&self) -> JOFFSET2_R {
                JOFFSET2_R::new((self.bits & 0x03ff) as u16)
            }
        }
        impl W {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset2(&mut self) -> JOFFSET2_W<IOFR2_SPEC> {
                JOFFSET2_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IOFR2_SPEC;
        impl crate::RegisterSpec for IOFR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`iofr2::R`](R) reader structure
        impl crate::Readable for IOFR2_SPEC {}
        ///`write(|w| ..)` method takes [`iofr2::W`](W) writer structure
        impl crate::Writable for IOFR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IOFR2 to value 0
        impl crate::Resettable for IOFR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IOFR3 (rw) register accessor: injected channel data offset register x
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iofr3`]
    ///module
    pub type IOFR3 = crate::Reg<iofr3::IOFR3_SPEC>;
    ///injected channel data offset register x
    pub mod iofr3 {
        ///Register `IOFR3` reader
        pub type R = crate::R<IOFR3_SPEC>;
        ///Register `IOFR3` writer
        pub type W = crate::W<IOFR3_SPEC>;
        ///Field `JOFFSET3` reader - Data offset for injected channel x
        pub type JOFFSET3_R = crate::FieldReader<u16>;
        ///Field `JOFFSET3` writer - Data offset for injected channel x
        pub type JOFFSET3_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
        impl R {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset3(&self) -> JOFFSET3_R {
                JOFFSET3_R::new((self.bits & 0x03ff) as u16)
            }
        }
        impl W {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset3(&mut self) -> JOFFSET3_W<IOFR3_SPEC> {
                JOFFSET3_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IOFR3_SPEC;
        impl crate::RegisterSpec for IOFR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`iofr3::R`](R) reader structure
        impl crate::Readable for IOFR3_SPEC {}
        ///`write(|w| ..)` method takes [`iofr3::W`](W) writer structure
        impl crate::Writable for IOFR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IOFR3 to value 0
        impl crate::Resettable for IOFR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IOFR4 (rw) register accessor: injected channel data offset register x
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iofr4`]
    ///module
    pub type IOFR4 = crate::Reg<iofr4::IOFR4_SPEC>;
    ///injected channel data offset register x
    pub mod iofr4 {
        ///Register `IOFR4` reader
        pub type R = crate::R<IOFR4_SPEC>;
        ///Register `IOFR4` writer
        pub type W = crate::W<IOFR4_SPEC>;
        ///Field `JOFFSET4` reader - Data offset for injected channel x
        pub type JOFFSET4_R = crate::FieldReader<u16>;
        ///Field `JOFFSET4` writer - Data offset for injected channel x
        pub type JOFFSET4_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
        impl R {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            pub fn joffset4(&self) -> JOFFSET4_R {
                JOFFSET4_R::new((self.bits & 0x03ff) as u16)
            }
        }
        impl W {
            ///Bits 0:9 - Data offset for injected channel x
            #[inline(always)]
            #[must_use]
            pub fn joffset4(&mut self) -> JOFFSET4_W<IOFR4_SPEC> {
                JOFFSET4_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///injected channel data offset register x
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iofr4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iofr4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IOFR4_SPEC;
        impl crate::RegisterSpec for IOFR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`iofr4::R`](R) reader structure
        impl crate::Readable for IOFR4_SPEC {}
        ///`write(|w| ..)` method takes [`iofr4::W`](W) writer structure
        impl crate::Writable for IOFR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IOFR4 to value 0
        impl crate::Resettable for IOFR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///WDHTR (rw) register accessor: watchdog higher threshold register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`wdhtr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`wdhtr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@wdhtr`]
    ///module
    pub type WDHTR = crate::Reg<wdhtr::WDHTR_SPEC>;
    ///watchdog higher threshold register
    pub mod wdhtr {
        ///Register `WDHTR` reader
        pub type R = crate::R<WDHTR_SPEC>;
        ///Register `WDHTR` writer
        pub type W = crate::W<WDHTR_SPEC>;
        ///Field `HT` reader - Analog watchdog higher threshold
        pub type HT_R = crate::FieldReader<u16>;
        ///Field `HT` writer - Analog watchdog higher threshold
        pub type HT_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
        impl R {
            ///Bits 0:9 - Analog watchdog higher threshold
            #[inline(always)]
            pub fn ht(&self) -> HT_R {
                HT_R::new((self.bits & 0x03ff) as u16)
            }
        }
        impl W {
            ///Bits 0:9 - Analog watchdog higher threshold
            #[inline(always)]
            #[must_use]
            pub fn ht(&mut self) -> HT_W<WDHTR_SPEC> {
                HT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///watchdog higher threshold register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`wdhtr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`wdhtr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct WDHTR_SPEC;
        impl crate::RegisterSpec for WDHTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`wdhtr::R`](R) reader structure
        impl crate::Readable for WDHTR_SPEC {}
        ///`write(|w| ..)` method takes [`wdhtr::W`](W) writer structure
        impl crate::Writable for WDHTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets WDHTR to value 0
        impl crate::Resettable for WDHTR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///WDLTR (rw) register accessor: watchdog lower threshold register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`wdltr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`wdltr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@wdltr`]
    ///module
    pub type WDLTR = crate::Reg<wdltr::WDLTR_SPEC>;
    ///watchdog lower threshold register
    pub mod wdltr {
        ///Register `WDLTR` reader
        pub type R = crate::R<WDLTR_SPEC>;
        ///Register `WDLTR` writer
        pub type W = crate::W<WDLTR_SPEC>;
        ///Field `LT` reader - Analog watchdog lower threshold
        pub type LT_R = crate::FieldReader<u16>;
        ///Field `LT` writer - Analog watchdog lower threshold
        pub type LT_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
        impl R {
            ///Bits 0:9 - Analog watchdog lower threshold
            #[inline(always)]
            pub fn lt(&self) -> LT_R {
                LT_R::new((self.bits & 0x03ff) as u16)
            }
        }
        impl W {
            ///Bits 0:9 - Analog watchdog lower threshold
            #[inline(always)]
            #[must_use]
            pub fn lt(&mut self) -> LT_W<WDLTR_SPEC> {
                LT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///watchdog lower threshold register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`wdltr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`wdltr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct WDLTR_SPEC;
        impl crate::RegisterSpec for WDLTR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`wdltr::R`](R) reader structure
        impl crate::Readable for WDLTR_SPEC {}
        ///`write(|w| ..)` method takes [`wdltr::W`](W) writer structure
        impl crate::Writable for WDLTR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets WDLTR to value 0
        impl crate::Resettable for WDLTR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RSQR1 (rw) register accessor: regular sequence register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rsqr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rsqr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rsqr1`]
    ///module
    pub type RSQR1 = crate::Reg<rsqr1::RSQR1_SPEC>;
    ///regular sequence register 1
    pub mod rsqr1 {
        ///Register `RSQR1` reader
        pub type R = crate::R<RSQR1_SPEC>;
        ///Register `RSQR1` writer
        pub type W = crate::W<RSQR1_SPEC>;
        ///Field `SQ13` reader - 13th conversion in regular sequence
        pub type SQ13_R = crate::FieldReader;
        ///Field `SQ13` writer - 13th conversion in regular sequence
        pub type SQ13_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ14` reader - 14th conversion in regular sequence
        pub type SQ14_R = crate::FieldReader;
        ///Field `SQ14` writer - 14th conversion in regular sequence
        pub type SQ14_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ15` reader - 15th conversion in regular sequence
        pub type SQ15_R = crate::FieldReader;
        ///Field `SQ15` writer - 15th conversion in regular sequence
        pub type SQ15_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ16` reader - 16th conversion in regular sequence
        pub type SQ16_R = crate::FieldReader;
        ///Field `SQ16` writer - 16th conversion in regular sequence
        pub type SQ16_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `L` reader - Regular channel sequence length
        pub type L_R = crate::FieldReader;
        ///Field `L` writer - Regular channel sequence length
        pub type L_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
        impl R {
            ///Bits 0:4 - 13th conversion in regular sequence
            #[inline(always)]
            pub fn sq13(&self) -> SQ13_R {
                SQ13_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 14th conversion in regular sequence
            #[inline(always)]
            pub fn sq14(&self) -> SQ14_R {
                SQ14_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 15th conversion in regular sequence
            #[inline(always)]
            pub fn sq15(&self) -> SQ15_R {
                SQ15_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 16th conversion in regular sequence
            #[inline(always)]
            pub fn sq16(&self) -> SQ16_R {
                SQ16_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:23 - Regular channel sequence length
            #[inline(always)]
            pub fn l(&self) -> L_R {
                L_R::new(((self.bits >> 20) & 0x0f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 13th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq13(&mut self) -> SQ13_W<RSQR1_SPEC> {
                SQ13_W::new(self, 0)
            }
            ///Bits 5:9 - 14th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq14(&mut self) -> SQ14_W<RSQR1_SPEC> {
                SQ14_W::new(self, 5)
            }
            ///Bits 10:14 - 15th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq15(&mut self) -> SQ15_W<RSQR1_SPEC> {
                SQ15_W::new(self, 10)
            }
            ///Bits 15:19 - 16th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq16(&mut self) -> SQ16_W<RSQR1_SPEC> {
                SQ16_W::new(self, 15)
            }
            ///Bits 20:23 - Regular channel sequence length
            #[inline(always)]
            #[must_use]
            pub fn l(&mut self) -> L_W<RSQR1_SPEC> {
                L_W::new(self, 20)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///regular sequence register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rsqr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rsqr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RSQR1_SPEC;
        impl crate::RegisterSpec for RSQR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rsqr1::R`](R) reader structure
        impl crate::Readable for RSQR1_SPEC {}
        ///`write(|w| ..)` method takes [`rsqr1::W`](W) writer structure
        impl crate::Writable for RSQR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RSQR1 to value 0
        impl crate::Resettable for RSQR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RSQR2 (rw) register accessor: regular sequence register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rsqr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rsqr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rsqr2`]
    ///module
    pub type RSQR2 = crate::Reg<rsqr2::RSQR2_SPEC>;
    ///regular sequence register 2
    pub mod rsqr2 {
        ///Register `RSQR2` reader
        pub type R = crate::R<RSQR2_SPEC>;
        ///Register `RSQR2` writer
        pub type W = crate::W<RSQR2_SPEC>;
        ///Field `SQ7` reader - 7th conversion in regular sequence
        pub type SQ7_R = crate::FieldReader;
        ///Field `SQ7` writer - 7th conversion in regular sequence
        pub type SQ7_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ8` reader - 8th conversion in regular sequence
        pub type SQ8_R = crate::FieldReader;
        ///Field `SQ8` writer - 8th conversion in regular sequence
        pub type SQ8_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ9` reader - 9th conversion in regular sequence
        pub type SQ9_R = crate::FieldReader;
        ///Field `SQ9` writer - 9th conversion in regular sequence
        pub type SQ9_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ10` reader - 10th conversion in regular sequence
        pub type SQ10_R = crate::FieldReader;
        ///Field `SQ10` writer - 10th conversion in regular sequence
        pub type SQ10_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ11` reader - 11th conversion in regular sequence
        pub type SQ11_R = crate::FieldReader;
        ///Field `SQ11` writer - 11th conversion in regular sequence
        pub type SQ11_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ12` reader - 12th conversion in regular sequence
        pub type SQ12_R = crate::FieldReader;
        ///Field `SQ12` writer - 12th conversion in regular sequence
        pub type SQ12_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        impl R {
            ///Bits 0:4 - 7th conversion in regular sequence
            #[inline(always)]
            pub fn sq7(&self) -> SQ7_R {
                SQ7_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 8th conversion in regular sequence
            #[inline(always)]
            pub fn sq8(&self) -> SQ8_R {
                SQ8_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 9th conversion in regular sequence
            #[inline(always)]
            pub fn sq9(&self) -> SQ9_R {
                SQ9_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 10th conversion in regular sequence
            #[inline(always)]
            pub fn sq10(&self) -> SQ10_R {
                SQ10_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:24 - 11th conversion in regular sequence
            #[inline(always)]
            pub fn sq11(&self) -> SQ11_R {
                SQ11_R::new(((self.bits >> 20) & 0x1f) as u8)
            }
            ///Bits 25:29 - 12th conversion in regular sequence
            #[inline(always)]
            pub fn sq12(&self) -> SQ12_R {
                SQ12_R::new(((self.bits >> 25) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 7th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq7(&mut self) -> SQ7_W<RSQR2_SPEC> {
                SQ7_W::new(self, 0)
            }
            ///Bits 5:9 - 8th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq8(&mut self) -> SQ8_W<RSQR2_SPEC> {
                SQ8_W::new(self, 5)
            }
            ///Bits 10:14 - 9th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq9(&mut self) -> SQ9_W<RSQR2_SPEC> {
                SQ9_W::new(self, 10)
            }
            ///Bits 15:19 - 10th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq10(&mut self) -> SQ10_W<RSQR2_SPEC> {
                SQ10_W::new(self, 15)
            }
            ///Bits 20:24 - 11th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq11(&mut self) -> SQ11_W<RSQR2_SPEC> {
                SQ11_W::new(self, 20)
            }
            ///Bits 25:29 - 12th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq12(&mut self) -> SQ12_W<RSQR2_SPEC> {
                SQ12_W::new(self, 25)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///regular sequence register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rsqr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rsqr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RSQR2_SPEC;
        impl crate::RegisterSpec for RSQR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rsqr2::R`](R) reader structure
        impl crate::Readable for RSQR2_SPEC {}
        ///`write(|w| ..)` method takes [`rsqr2::W`](W) writer structure
        impl crate::Writable for RSQR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RSQR2 to value 0
        impl crate::Resettable for RSQR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RSQR3 (rw) register accessor: regular sequence register 3
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rsqr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rsqr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rsqr3`]
    ///module
    pub type RSQR3 = crate::Reg<rsqr3::RSQR3_SPEC>;
    ///regular sequence register 3
    pub mod rsqr3 {
        ///Register `RSQR3` reader
        pub type R = crate::R<RSQR3_SPEC>;
        ///Register `RSQR3` writer
        pub type W = crate::W<RSQR3_SPEC>;
        ///Field `SQ1` reader - 1st conversion in regular sequence
        pub type SQ1_R = crate::FieldReader;
        ///Field `SQ1` writer - 1st conversion in regular sequence
        pub type SQ1_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ2` reader - 2nd conversion in regular sequence
        pub type SQ2_R = crate::FieldReader;
        ///Field `SQ2` writer - 2nd conversion in regular sequence
        pub type SQ2_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ3` reader - 3rd conversion in regular sequence
        pub type SQ3_R = crate::FieldReader;
        ///Field `SQ3` writer - 3rd conversion in regular sequence
        pub type SQ3_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ4` reader - 4th conversion in regular sequence
        pub type SQ4_R = crate::FieldReader;
        ///Field `SQ4` writer - 4th conversion in regular sequence
        pub type SQ4_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ5` reader - 5th conversion in regular sequence
        pub type SQ5_R = crate::FieldReader;
        ///Field `SQ5` writer - 5th conversion in regular sequence
        pub type SQ5_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `SQ6` reader - 6th conversion in regular sequence
        pub type SQ6_R = crate::FieldReader;
        ///Field `SQ6` writer - 6th conversion in regular sequence
        pub type SQ6_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        impl R {
            ///Bits 0:4 - 1st conversion in regular sequence
            #[inline(always)]
            pub fn sq1(&self) -> SQ1_R {
                SQ1_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 2nd conversion in regular sequence
            #[inline(always)]
            pub fn sq2(&self) -> SQ2_R {
                SQ2_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 3rd conversion in regular sequence
            #[inline(always)]
            pub fn sq3(&self) -> SQ3_R {
                SQ3_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 4th conversion in regular sequence
            #[inline(always)]
            pub fn sq4(&self) -> SQ4_R {
                SQ4_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:24 - 5th conversion in regular sequence
            #[inline(always)]
            pub fn sq5(&self) -> SQ5_R {
                SQ5_R::new(((self.bits >> 20) & 0x1f) as u8)
            }
            ///Bits 25:29 - 6th conversion in regular sequence
            #[inline(always)]
            pub fn sq6(&self) -> SQ6_R {
                SQ6_R::new(((self.bits >> 25) & 0x1f) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 1st conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq1(&mut self) -> SQ1_W<RSQR3_SPEC> {
                SQ1_W::new(self, 0)
            }
            ///Bits 5:9 - 2nd conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq2(&mut self) -> SQ2_W<RSQR3_SPEC> {
                SQ2_W::new(self, 5)
            }
            ///Bits 10:14 - 3rd conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq3(&mut self) -> SQ3_W<RSQR3_SPEC> {
                SQ3_W::new(self, 10)
            }
            ///Bits 15:19 - 4th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq4(&mut self) -> SQ4_W<RSQR3_SPEC> {
                SQ4_W::new(self, 15)
            }
            ///Bits 20:24 - 5th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq5(&mut self) -> SQ5_W<RSQR3_SPEC> {
                SQ5_W::new(self, 20)
            }
            ///Bits 25:29 - 6th conversion in regular sequence
            #[inline(always)]
            #[must_use]
            pub fn sq6(&mut self) -> SQ6_W<RSQR3_SPEC> {
                SQ6_W::new(self, 25)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///regular sequence register 3
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rsqr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rsqr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RSQR3_SPEC;
        impl crate::RegisterSpec for RSQR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rsqr3::R`](R) reader structure
        impl crate::Readable for RSQR3_SPEC {}
        ///`write(|w| ..)` method takes [`rsqr3::W`](W) writer structure
        impl crate::Writable for RSQR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets RSQR3 to value 0
        impl crate::Resettable for RSQR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///ISQR (rw) register accessor: injected sequence register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`isqr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`isqr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@isqr`]
    ///module
    pub type ISQR = crate::Reg<isqr::ISQR_SPEC>;
    ///injected sequence register
    pub mod isqr {
        ///Register `ISQR` reader
        pub type R = crate::R<ISQR_SPEC>;
        ///Register `ISQR` writer
        pub type W = crate::W<ISQR_SPEC>;
        ///Field `JSQ1` reader - 1st conversion in injected sequence
        pub type JSQ1_R = crate::FieldReader;
        ///Field `JSQ1` writer - 1st conversion in injected sequence
        pub type JSQ1_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `JSQ2` reader - 2nd conversion in injected sequence
        pub type JSQ2_R = crate::FieldReader;
        ///Field `JSQ2` writer - 2nd conversion in injected sequence
        pub type JSQ2_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `JSQ3` reader - 3rd conversion in injected sequence
        pub type JSQ3_R = crate::FieldReader;
        ///Field `JSQ3` writer - 3rd conversion in injected sequence
        pub type JSQ3_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `JSQ4` reader - 4th conversion in injected sequence
        pub type JSQ4_R = crate::FieldReader;
        ///Field `JSQ4` writer - 4th conversion in injected sequence
        pub type JSQ4_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
        ///Field `JL` reader - Injected sequence length
        pub type JL_R = crate::FieldReader;
        ///Field `JL` writer - Injected sequence length
        pub type JL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        impl R {
            ///Bits 0:4 - 1st conversion in injected sequence
            #[inline(always)]
            pub fn jsq1(&self) -> JSQ1_R {
                JSQ1_R::new((self.bits & 0x1f) as u8)
            }
            ///Bits 5:9 - 2nd conversion in injected sequence
            #[inline(always)]
            pub fn jsq2(&self) -> JSQ2_R {
                JSQ2_R::new(((self.bits >> 5) & 0x1f) as u8)
            }
            ///Bits 10:14 - 3rd conversion in injected sequence
            #[inline(always)]
            pub fn jsq3(&self) -> JSQ3_R {
                JSQ3_R::new(((self.bits >> 10) & 0x1f) as u8)
            }
            ///Bits 15:19 - 4th conversion in injected sequence
            #[inline(always)]
            pub fn jsq4(&self) -> JSQ4_R {
                JSQ4_R::new(((self.bits >> 15) & 0x1f) as u8)
            }
            ///Bits 20:21 - Injected sequence length
            #[inline(always)]
            pub fn jl(&self) -> JL_R {
                JL_R::new(((self.bits >> 20) & 3) as u8)
            }
        }
        impl W {
            ///Bits 0:4 - 1st conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq1(&mut self) -> JSQ1_W<ISQR_SPEC> {
                JSQ1_W::new(self, 0)
            }
            ///Bits 5:9 - 2nd conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq2(&mut self) -> JSQ2_W<ISQR_SPEC> {
                JSQ2_W::new(self, 5)
            }
            ///Bits 10:14 - 3rd conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq3(&mut self) -> JSQ3_W<ISQR_SPEC> {
                JSQ3_W::new(self, 10)
            }
            ///Bits 15:19 - 4th conversion in injected sequence
            #[inline(always)]
            #[must_use]
            pub fn jsq4(&mut self) -> JSQ4_W<ISQR_SPEC> {
                JSQ4_W::new(self, 15)
            }
            ///Bits 20:21 - Injected sequence length
            #[inline(always)]
            #[must_use]
            pub fn jl(&mut self) -> JL_W<ISQR_SPEC> {
                JL_W::new(self, 20)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///injected sequence register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`isqr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`isqr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ISQR_SPEC;
        impl crate::RegisterSpec for ISQR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`isqr::R`](R) reader structure
        impl crate::Readable for ISQR_SPEC {}
        ///`write(|w| ..)` method takes [`isqr::W`](W) writer structure
        impl crate::Writable for ISQR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets ISQR to value 0
        impl crate::Resettable for ISQR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IDATAR1 (r) register accessor: injected data register 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@idatar1`]
    ///module
    pub type IDATAR1 = crate::Reg<idatar1::IDATAR1_SPEC>;
    ///injected data register 1
    pub mod idatar1 {
        ///Register `IDATAR1` reader
        pub type R = crate::R<IDATAR1_SPEC>;
        ///Field `IDATA` reader - Injected data
        pub type IDATA_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn idata(&self) -> IDATA_R {
                IDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar1::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IDATAR1_SPEC;
        impl crate::RegisterSpec for IDATAR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`idatar1::R`](R) reader structure
        impl crate::Readable for IDATAR1_SPEC {}
        ///`reset()` method sets IDATAR1 to value 0
        impl crate::Resettable for IDATAR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IDATAR2 (r) register accessor: injected data register 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar2::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@idatar2`]
    ///module
    pub type IDATAR2 = crate::Reg<idatar2::IDATAR2_SPEC>;
    ///injected data register 2
    pub mod idatar2 {
        ///Register `IDATAR2` reader
        pub type R = crate::R<IDATAR2_SPEC>;
        ///Field `IDATA` reader - Injected data
        pub type IDATA_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn idata(&self) -> IDATA_R {
                IDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar2::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IDATAR2_SPEC;
        impl crate::RegisterSpec for IDATAR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`idatar2::R`](R) reader structure
        impl crate::Readable for IDATAR2_SPEC {}
        ///`reset()` method sets IDATAR2 to value 0
        impl crate::Resettable for IDATAR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IDATAR3 (r) register accessor: injected data register 3
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar3::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@idatar3`]
    ///module
    pub type IDATAR3 = crate::Reg<idatar3::IDATAR3_SPEC>;
    ///injected data register 3
    pub mod idatar3 {
        ///Register `IDATAR3` reader
        pub type R = crate::R<IDATAR3_SPEC>;
        ///Field `IDATA` reader - Injected data
        pub type IDATA_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn idata(&self) -> IDATA_R {
                IDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register 3
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar3::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IDATAR3_SPEC;
        impl crate::RegisterSpec for IDATAR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`idatar3::R`](R) reader structure
        impl crate::Readable for IDATAR3_SPEC {}
        ///`reset()` method sets IDATAR3 to value 0
        impl crate::Resettable for IDATAR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IDATAR4 (r) register accessor: injected data register 4
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar4::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@idatar4`]
    ///module
    pub type IDATAR4 = crate::Reg<idatar4::IDATAR4_SPEC>;
    ///injected data register 4
    pub mod idatar4 {
        ///Register `IDATAR4` reader
        pub type R = crate::R<IDATAR4_SPEC>;
        ///Field `IDATA` reader - Injected data
        pub type IDATA_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Injected data
            #[inline(always)]
            pub fn idata(&self) -> IDATA_R {
                IDATA_R::new((self.bits & 0xffff) as u16)
            }
        }
        ///injected data register 4
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`idatar4::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IDATAR4_SPEC;
        impl crate::RegisterSpec for IDATAR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`idatar4::R`](R) reader structure
        impl crate::Readable for IDATAR4_SPEC {}
        ///`reset()` method sets IDATAR4 to value 0
        impl crate::Resettable for IDATAR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///RDATAR (r) register accessor: regular data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`rdatar::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@rdatar`]
    ///module
    pub type RDATAR = crate::Reg<rdatar::RDATAR_SPEC>;
    ///regular data register
    pub mod rdatar {
        ///Register `RDATAR` reader
        pub type R = crate::R<RDATAR_SPEC>;
        ///Field `DATA` reader - Regular data
        pub type DATA_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Regular data
            #[inline(always)]
            pub fn data(&self) -> DATA_R {
                DATA_R::new(self.bits)
            }
        }
        ///regular data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`rdatar::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct RDATAR_SPEC;
        impl crate::RegisterSpec for RDATAR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`rdatar::R`](R) reader structure
        impl crate::Readable for RDATAR_SPEC {}
        ///`reset()` method sets RDATAR to value 0
        impl crate::Resettable for RDATAR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///DLYR (rw) register accessor: delay data register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`dlyr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dlyr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@dlyr`]
    ///module
    pub type DLYR = crate::Reg<dlyr::DLYR_SPEC>;
    ///delay data register
    pub mod dlyr {
        ///Register `DLYR` reader
        pub type R = crate::R<DLYR_SPEC>;
        ///Register `DLYR` writer
        pub type W = crate::W<DLYR_SPEC>;
        ///Field `DLYVLU` reader - External trigger data delay time configuration
        pub type DLYVLU_R = crate::FieldReader<u16>;
        ///Field `DLYVLU` writer - External trigger data delay time configuration
        pub type DLYVLU_W<'a, REG> = crate::FieldWriter<'a, REG, 9, u16>;
        ///Field `DLYSRC` reader - External trigger source delay selection
        pub type DLYSRC_R = crate::BitReader;
        ///Field `DLYSRC` writer - External trigger source delay selection
        pub type DLYSRC_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bits 0:8 - External trigger data delay time configuration
            #[inline(always)]
            pub fn dlyvlu(&self) -> DLYVLU_R {
                DLYVLU_R::new((self.bits & 0x01ff) as u16)
            }
            ///Bit 9 - External trigger source delay selection
            #[inline(always)]
            pub fn dlysrc(&self) -> DLYSRC_R {
                DLYSRC_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        impl W {
            ///Bits 0:8 - External trigger data delay time configuration
            #[inline(always)]
            #[must_use]
            pub fn dlyvlu(&mut self) -> DLYVLU_W<DLYR_SPEC> {
                DLYVLU_W::new(self, 0)
            }
            ///Bit 9 - External trigger source delay selection
            #[inline(always)]
            #[must_use]
            pub fn dlysrc(&mut self) -> DLYSRC_W<DLYR_SPEC> {
                DLYSRC_W::new(self, 9)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///delay data register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`dlyr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dlyr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct DLYR_SPEC;
        impl crate::RegisterSpec for DLYR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`dlyr::R`](R) reader structure
        impl crate::Readable for DLYR_SPEC {}
        ///`write(|w| ..)` method takes [`dlyr::W`](W) writer structure
        impl crate::Writable for DLYR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets DLYR to value 0
        impl crate::Resettable for DLYR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Debug support
pub struct DBG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for DBG {}
impl DBG {
    ///Pointer to the register block
    pub const PTR: *const dbg::RegisterBlock = 0xe000_d000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const dbg::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for DBG {
    type Target = dbg::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for DBG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DBG").finish()
    }
}
///Debug support
pub mod dbg {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        cfgr1: CFGR1,
        cfgr2: CFGR2,
    }
    impl RegisterBlock {
        ///0x00 - DBGMCU_CFGR1
        #[inline(always)]
        pub const fn cfgr1(&self) -> &CFGR1 {
            &self.cfgr1
        }
        ///0x04 - DBGMCU_CFGR2
        #[inline(always)]
        pub const fn cfgr2(&self) -> &CFGR2 {
            &self.cfgr2
        }
    }
    ///CFGR1 (rw) register accessor: DBGMCU_CFGR1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr1`]
    ///module
    pub type CFGR1 = crate::Reg<cfgr1::CFGR1_SPEC>;
    ///DBGMCU_CFGR1
    pub mod cfgr1 {
        ///Register `CFGR1` reader
        pub type R = crate::R<CFGR1_SPEC>;
        ///Register `CFGR1` writer
        pub type W = crate::W<CFGR1_SPEC>;
        ///Field `DEG_IWDG` reader - DEG_IWDG
        pub type DEG_IWDG_R = crate::BitReader;
        ///Field `DEG_IWDG` writer - DEG_IWDG
        pub type DEG_IWDG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DEG_WWDG` reader - DEG_WWDG
        pub type DEG_WWDG_R = crate::BitReader;
        ///Field `DEG_WWDG` writer - DEG_WWDG
        pub type DEG_WWDG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DEG_I2C1` reader - DEG_I2C1
        pub type DEG_I2C1_R = crate::BitReader;
        ///Field `DEG_I2C1` writer - DEG_I2C1
        pub type DEG_I2C1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DEG_TIM1` reader - DEG_TIM1
        pub type DEG_TIM1_R = crate::BitReader;
        ///Field `DEG_TIM1` writer - DEG_TIM1
        pub type DEG_TIM1_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DEG_TIM2` reader - DEG_TIM2
        pub type DEG_TIM2_R = crate::BitReader;
        ///Field `DEG_TIM2` writer - DEG_TIM2
        pub type DEG_TIM2_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - DEG_IWDG
            #[inline(always)]
            pub fn deg_iwdg(&self) -> DEG_IWDG_R {
                DEG_IWDG_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - DEG_WWDG
            #[inline(always)]
            pub fn deg_wwdg(&self) -> DEG_WWDG_R {
                DEG_WWDG_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - DEG_I2C1
            #[inline(always)]
            pub fn deg_i2c1(&self) -> DEG_I2C1_R {
                DEG_I2C1_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - DEG_TIM1
            #[inline(always)]
            pub fn deg_tim1(&self) -> DEG_TIM1_R {
                DEG_TIM1_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - DEG_TIM2
            #[inline(always)]
            pub fn deg_tim2(&self) -> DEG_TIM2_R {
                DEG_TIM2_R::new(((self.bits >> 5) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DEG_IWDG
            #[inline(always)]
            #[must_use]
            pub fn deg_iwdg(&mut self) -> DEG_IWDG_W<CFGR1_SPEC> {
                DEG_IWDG_W::new(self, 0)
            }
            ///Bit 1 - DEG_WWDG
            #[inline(always)]
            #[must_use]
            pub fn deg_wwdg(&mut self) -> DEG_WWDG_W<CFGR1_SPEC> {
                DEG_WWDG_W::new(self, 1)
            }
            ///Bit 2 - DEG_I2C1
            #[inline(always)]
            #[must_use]
            pub fn deg_i2c1(&mut self) -> DEG_I2C1_W<CFGR1_SPEC> {
                DEG_I2C1_W::new(self, 2)
            }
            ///Bit 4 - DEG_TIM1
            #[inline(always)]
            #[must_use]
            pub fn deg_tim1(&mut self) -> DEG_TIM1_W<CFGR1_SPEC> {
                DEG_TIM1_W::new(self, 4)
            }
            ///Bit 5 - DEG_TIM2
            #[inline(always)]
            #[must_use]
            pub fn deg_tim2(&mut self) -> DEG_TIM2_W<CFGR1_SPEC> {
                DEG_TIM2_W::new(self, 5)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DBGMCU_CFGR1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR1_SPEC;
        impl crate::RegisterSpec for CFGR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr1::R`](R) reader structure
        impl crate::Readable for CFGR1_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr1::W`](W) writer structure
        impl crate::Writable for CFGR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR1 to value 0
        impl crate::Resettable for CFGR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR2 (rw) register accessor: DBGMCU_CFGR2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr2`]
    ///module
    pub type CFGR2 = crate::Reg<cfgr2::CFGR2_SPEC>;
    ///DBGMCU_CFGR2
    pub mod cfgr2 {
        ///Register `CFGR2` reader
        pub type R = crate::R<CFGR2_SPEC>;
        ///Register `CFGR2` writer
        pub type W = crate::W<CFGR2_SPEC>;
        ///Field `DBG_SLEEP` reader - DBG_SLEEP
        pub type DBG_SLEEP_R = crate::BitReader;
        ///Field `DBG_SLEEP` writer - DBG_SLEEP
        pub type DBG_SLEEP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DBG_STOP` reader - DBG_STOP
        pub type DBG_STOP_R = crate::BitReader;
        ///Field `DBG_STOP` writer - DBG_STOP
        pub type DBG_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `DBG_STANDBY` reader - DBG_STANDBY
        pub type DBG_STANDBY_R = crate::BitReader;
        ///Field `DBG_STANDBY` writer - DBG_STANDBY
        pub type DBG_STANDBY_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - DBG_SLEEP
            #[inline(always)]
            pub fn dbg_sleep(&self) -> DBG_SLEEP_R {
                DBG_SLEEP_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - DBG_STOP
            #[inline(always)]
            pub fn dbg_stop(&self) -> DBG_STOP_R {
                DBG_STOP_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - DBG_STANDBY
            #[inline(always)]
            pub fn dbg_standby(&self) -> DBG_STANDBY_R {
                DBG_STANDBY_R::new(((self.bits >> 2) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - DBG_SLEEP
            #[inline(always)]
            #[must_use]
            pub fn dbg_sleep(&mut self) -> DBG_SLEEP_W<CFGR2_SPEC> {
                DBG_SLEEP_W::new(self, 0)
            }
            ///Bit 1 - DBG_STOP
            #[inline(always)]
            #[must_use]
            pub fn dbg_stop(&mut self) -> DBG_STOP_W<CFGR2_SPEC> {
                DBG_STOP_W::new(self, 1)
            }
            ///Bit 2 - DBG_STANDBY
            #[inline(always)]
            #[must_use]
            pub fn dbg_standby(&mut self) -> DBG_STANDBY_W<CFGR2_SPEC> {
                DBG_STANDBY_W::new(self, 2)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///DBGMCU_CFGR2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cfgr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR2_SPEC;
        impl crate::RegisterSpec for CFGR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cfgr2::R`](R) reader structure
        impl crate::Readable for CFGR2_SPEC {}
        ///`write(|w| ..)` method takes [`cfgr2::W`](W) writer structure
        impl crate::Writable for CFGR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR2 to value 0
        impl crate::Resettable for CFGR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Device electronic signature
pub struct ESIG {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for ESIG {}
impl ESIG {
    ///Pointer to the register block
    pub const PTR: *const esig::RegisterBlock = 0x1fff_f7e0 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const esig::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for ESIG {
    type Target = esig::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for ESIG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ESIG").finish()
    }
}
///Device electronic signature
pub mod esig {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        flacap: FLACAP,
        _reserved1: [u8; 0x06],
        uniid1: UNIID1,
        uniid2: UNIID2,
        uniid3: UNIID3,
    }
    impl RegisterBlock {
        ///0x00 - Flash capacity register
        #[inline(always)]
        pub const fn flacap(&self) -> &FLACAP {
            &self.flacap
        }
        ///0x08 - Unique identity 1
        #[inline(always)]
        pub const fn uniid1(&self) -> &UNIID1 {
            &self.uniid1
        }
        ///0x0c - Unique identity 2
        #[inline(always)]
        pub const fn uniid2(&self) -> &UNIID2 {
            &self.uniid2
        }
        ///0x10 - Unique identity 3
        #[inline(always)]
        pub const fn uniid3(&self) -> &UNIID3 {
            &self.uniid3
        }
    }
    ///FLACAP (r) register accessor: Flash capacity register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`flacap::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@flacap`]
    ///module
    pub type FLACAP = crate::Reg<flacap::FLACAP_SPEC>;
    ///Flash capacity register
    pub mod flacap {
        ///Register `FLACAP` reader
        pub type R = crate::R<FLACAP_SPEC>;
        ///Field `FLASHSIZE` reader - Flash size
        pub type FLASHSIZE_R = crate::FieldReader<u16>;
        impl R {
            ///Bits 0:15 - Flash size
            #[inline(always)]
            pub fn flashsize(&self) -> FLASHSIZE_R {
                FLASHSIZE_R::new(self.bits)
            }
        }
        ///Flash capacity register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`flacap::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct FLACAP_SPEC;
        impl crate::RegisterSpec for FLACAP_SPEC {
            type Ux = u16;
        }
        ///`read()` method returns [`flacap::R`](R) reader structure
        impl crate::Readable for FLACAP_SPEC {}
        ///`reset()` method sets FLACAP to value 0
        impl crate::Resettable for FLACAP_SPEC {
            const RESET_VALUE: u16 = 0;
        }
    }
    ///UNIID1 (r) register accessor: Unique identity 1
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`uniid1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@uniid1`]
    ///module
    pub type UNIID1 = crate::Reg<uniid1::UNIID1_SPEC>;
    ///Unique identity 1
    pub mod uniid1 {
        ///Register `UNIID1` reader
        pub type R = crate::R<UNIID1_SPEC>;
        ///Field `U_ID` reader - Unique identity\[31:0\]
        pub type U_ID_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Unique identity\[31:0\]
            #[inline(always)]
            pub fn u_id(&self) -> U_ID_R {
                U_ID_R::new(self.bits)
            }
        }
        ///Unique identity 1
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`uniid1::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct UNIID1_SPEC;
        impl crate::RegisterSpec for UNIID1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`uniid1::R`](R) reader structure
        impl crate::Readable for UNIID1_SPEC {}
        ///`reset()` method sets UNIID1 to value 0
        impl crate::Resettable for UNIID1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///UNIID2 (r) register accessor: Unique identity 2
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`uniid2::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@uniid2`]
    ///module
    pub type UNIID2 = crate::Reg<uniid2::UNIID2_SPEC>;
    ///Unique identity 2
    pub mod uniid2 {
        ///Register `UNIID2` reader
        pub type R = crate::R<UNIID2_SPEC>;
        ///Field `U_ID` reader - Unique identity\[63:32\]
        pub type U_ID_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Unique identity\[63:32\]
            #[inline(always)]
            pub fn u_id(&self) -> U_ID_R {
                U_ID_R::new(self.bits)
            }
        }
        ///Unique identity 2
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`uniid2::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct UNIID2_SPEC;
        impl crate::RegisterSpec for UNIID2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`uniid2::R`](R) reader structure
        impl crate::Readable for UNIID2_SPEC {}
        ///`reset()` method sets UNIID2 to value 0
        impl crate::Resettable for UNIID2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///UNIID3 (r) register accessor: Unique identity 3
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`uniid3::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@uniid3`]
    ///module
    pub type UNIID3 = crate::Reg<uniid3::UNIID3_SPEC>;
    ///Unique identity 3
    pub mod uniid3 {
        ///Register `UNIID3` reader
        pub type R = crate::R<UNIID3_SPEC>;
        ///Field `U_ID` reader - Unique identity\[95:64\]
        pub type U_ID_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Unique identity\[95:64\]
            #[inline(always)]
            pub fn u_id(&self) -> U_ID_R {
                U_ID_R::new(self.bits)
            }
        }
        ///Unique identity 3
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`uniid3::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct UNIID3_SPEC;
        impl crate::RegisterSpec for UNIID3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`uniid3::R`](R) reader structure
        impl crate::Readable for UNIID3_SPEC {}
        ///`reset()` method sets UNIID3 to value 0
        impl crate::Resettable for UNIID3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///FLASH
pub struct FLASH {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for FLASH {}
impl FLASH {
    ///Pointer to the register block
    pub const PTR: *const flash::RegisterBlock = 0x4002_2000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const flash::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for FLASH {
    type Target = flash::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for FLASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FLASH").finish()
    }
}
///FLASH
pub mod flash {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        actlr: ACTLR,
        keyr: KEYR,
        obkeyr: OBKEYR,
        statr: STATR,
        ctlr: CTLR,
        addr: ADDR,
        _reserved6: [u8; 0x04],
        obr: OBR,
        wpr: WPR,
        modekeyr: MODEKEYR,
        boot_modekeyp: BOOT_MODEKEYP,
    }
    impl RegisterBlock {
        ///0x00 - Flash key register
        #[inline(always)]
        pub const fn actlr(&self) -> &ACTLR {
            &self.actlr
        }
        ///0x04 - Flash key register
        #[inline(always)]
        pub const fn keyr(&self) -> &KEYR {
            &self.keyr
        }
        ///0x08 - Flash option key register
        #[inline(always)]
        pub const fn obkeyr(&self) -> &OBKEYR {
            &self.obkeyr
        }
        ///0x0c - Status register
        #[inline(always)]
        pub const fn statr(&self) -> &STATR {
            &self.statr
        }
        ///0x10 - Control register
        #[inline(always)]
        pub const fn ctlr(&self) -> &CTLR {
            &self.ctlr
        }
        ///0x14 - Flash address register
        #[inline(always)]
        pub const fn addr(&self) -> &ADDR {
            &self.addr
        }
        ///0x1c - Option byte register
        #[inline(always)]
        pub const fn obr(&self) -> &OBR {
            &self.obr
        }
        ///0x20 - Write protection register
        #[inline(always)]
        pub const fn wpr(&self) -> &WPR {
            &self.wpr
        }
        ///0x24 - Mode select register
        #[inline(always)]
        pub const fn modekeyr(&self) -> &MODEKEYR {
            &self.modekeyr
        }
        ///0x28 - Boot mode key register
        #[inline(always)]
        pub const fn boot_modekeyp(&self) -> &BOOT_MODEKEYP {
            &self.boot_modekeyp
        }
    }
    ///ACTLR (rw) register accessor: Flash key register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`actlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`actlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@actlr`]
    ///module
    pub type ACTLR = crate::Reg<actlr::ACTLR_SPEC>;
    ///Flash key register
    pub mod actlr {
        ///Register `ACTLR` reader
        pub type R = crate::R<ACTLR_SPEC>;
        ///Register `ACTLR` writer
        pub type W = crate::W<ACTLR_SPEC>;
        ///Field `LATENCY` reader - Number of FLASH wait states
        pub type LATENCY_R = crate::BitReader;
        ///Field `LATENCY` writer - Number of FLASH wait states
        pub type LATENCY_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Number of FLASH wait states
            #[inline(always)]
            pub fn latency(&self) -> LATENCY_R {
                LATENCY_R::new((self.bits & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Number of FLASH wait states
            #[inline(always)]
            #[must_use]
            pub fn latency(&mut self) -> LATENCY_W<ACTLR_SPEC> {
                LATENCY_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Flash key register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`actlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`actlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ACTLR_SPEC;
        impl crate::RegisterSpec for ACTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`actlr::R`](R) reader structure
        impl crate::Readable for ACTLR_SPEC {}
        ///`write(|w| ..)` method takes [`actlr::W`](W) writer structure
        impl crate::Writable for ACTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets ACTLR to value 0
        impl crate::Resettable for ACTLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///KEYR (w) register accessor: Flash key register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`keyr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@keyr`]
    ///module
    pub type KEYR = crate::Reg<keyr::KEYR_SPEC>;
    ///Flash key register
    pub mod keyr {
        ///Register `KEYR` writer
        pub type W = crate::W<KEYR_SPEC>;
        ///Field `KEYR` writer - FPEC key
        pub type KEYR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - FPEC key
            #[inline(always)]
            #[must_use]
            pub fn keyr(&mut self) -> KEYR_W<KEYR_SPEC> {
                KEYR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Flash key register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`keyr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct KEYR_SPEC;
        impl crate::RegisterSpec for KEYR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`keyr::W`](W) writer structure
        impl crate::Writable for KEYR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets KEYR to value 0
        impl crate::Resettable for KEYR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///OBKEYR (w) register accessor: Flash option key register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`obkeyr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@obkeyr`]
    ///module
    pub type OBKEYR = crate::Reg<obkeyr::OBKEYR_SPEC>;
    ///Flash option key register
    pub mod obkeyr {
        ///Register `OBKEYR` writer
        pub type W = crate::W<OBKEYR_SPEC>;
        ///Field `OPTKEY` writer - Option byte key
        pub type OPTKEY_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - Option byte key
            #[inline(always)]
            #[must_use]
            pub fn optkey(&mut self) -> OPTKEY_W<OBKEYR_SPEC> {
                OPTKEY_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Flash option key register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`obkeyr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct OBKEYR_SPEC;
        impl crate::RegisterSpec for OBKEYR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`obkeyr::W`](W) writer structure
        impl crate::Writable for OBKEYR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets OBKEYR to value 0
        impl crate::Resettable for OBKEYR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///STATR (rw) register accessor: Status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@statr`]
    ///module
    pub type STATR = crate::Reg<statr::STATR_SPEC>;
    ///Status register
    pub mod statr {
        ///Register `STATR` reader
        pub type R = crate::R<STATR_SPEC>;
        ///Register `STATR` writer
        pub type W = crate::W<STATR_SPEC>;
        ///Field `BSY` reader - Busy
        pub type BSY_R = crate::BitReader;
        ///Field `WRPRTERR` reader - Write protection error
        pub type WRPRTERR_R = crate::BitReader;
        ///Field `WRPRTERR` writer - Write protection error
        pub type WRPRTERR_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `EOP` reader - End of operation
        pub type EOP_R = crate::BitReader;
        ///Field `EOP` writer - End of operation
        pub type EOP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BOOT_MODE` reader - BOOT mode
        pub type BOOT_MODE_R = crate::BitReader;
        ///Field `BOOT_MODE` writer - BOOT mode
        pub type BOOT_MODE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BOOT_LOCK` reader - BOOT lock
        pub type BOOT_LOCK_R = crate::BitReader;
        ///Field `BOOT_LOCK` writer - BOOT lock
        pub type BOOT_LOCK_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Busy
            #[inline(always)]
            pub fn bsy(&self) -> BSY_R {
                BSY_R::new((self.bits & 1) != 0)
            }
            ///Bit 4 - Write protection error
            #[inline(always)]
            pub fn wrprterr(&self) -> WRPRTERR_R {
                WRPRTERR_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - End of operation
            #[inline(always)]
            pub fn eop(&self) -> EOP_R {
                EOP_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 14 - BOOT mode
            #[inline(always)]
            pub fn boot_mode(&self) -> BOOT_MODE_R {
                BOOT_MODE_R::new(((self.bits >> 14) & 1) != 0)
            }
            ///Bit 15 - BOOT lock
            #[inline(always)]
            pub fn boot_lock(&self) -> BOOT_LOCK_R {
                BOOT_LOCK_R::new(((self.bits >> 15) & 1) != 0)
            }
        }
        impl W {
            ///Bit 4 - Write protection error
            #[inline(always)]
            #[must_use]
            pub fn wrprterr(&mut self) -> WRPRTERR_W<STATR_SPEC> {
                WRPRTERR_W::new(self, 4)
            }
            ///Bit 5 - End of operation
            #[inline(always)]
            #[must_use]
            pub fn eop(&mut self) -> EOP_W<STATR_SPEC> {
                EOP_W::new(self, 5)
            }
            ///Bit 14 - BOOT mode
            #[inline(always)]
            #[must_use]
            pub fn boot_mode(&mut self) -> BOOT_MODE_W<STATR_SPEC> {
                BOOT_MODE_W::new(self, 14)
            }
            ///Bit 15 - BOOT lock
            #[inline(always)]
            #[must_use]
            pub fn boot_lock(&mut self) -> BOOT_LOCK_W<STATR_SPEC> {
                BOOT_LOCK_W::new(self, 15)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`statr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`statr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct STATR_SPEC;
        impl crate::RegisterSpec for STATR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`statr::R`](R) reader structure
        impl crate::Readable for STATR_SPEC {}
        ///`write(|w| ..)` method takes [`statr::W`](W) writer structure
        impl crate::Writable for STATR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets STATR to value 0x8000
        impl crate::Resettable for STATR_SPEC {
            const RESET_VALUE: u32 = 0x8000;
        }
    }
    ///CTLR (rw) register accessor: Control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr`]
    ///module
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///Control register
    pub mod ctlr {
        ///Register `CTLR` reader
        pub type R = crate::R<CTLR_SPEC>;
        ///Register `CTLR` writer
        pub type W = crate::W<CTLR_SPEC>;
        ///Field `PG` reader - Programming
        pub type PG_R = crate::BitReader;
        ///Field `PG` writer - Programming
        pub type PG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PER` reader - Page Erase
        pub type PER_R = crate::BitReader;
        ///Field `PER` writer - Page Erase
        pub type PER_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `MER` reader - Mass Erase
        pub type MER_R = crate::BitReader;
        ///Field `MER` writer - Mass Erase
        pub type MER_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OBPG` reader - Option byte programming
        pub type OBPG_R = crate::BitReader;
        ///Field `OBPG` writer - Option byte programming
        pub type OBPG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OBER` reader - Option byte erase
        pub type OBER_R = crate::BitReader;
        ///Field `OBER` writer - Option byte erase
        pub type OBER_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STRT` reader - Start
        pub type STRT_R = crate::BitReader;
        ///Field `STRT` writer - Start
        pub type STRT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `LOCK` reader - Lock
        pub type LOCK_R = crate::BitReader;
        ///Field `LOCK` writer - Lock
        pub type LOCK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `OBWRE` reader - Option bytes write enable
        pub type OBWRE_R = crate::BitReader;
        ///Field `OBWRE` writer - Option bytes write enable
        pub type OBWRE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ERRIE` reader - Error interrupt enable
        pub type ERRIE_R = crate::BitReader;
        ///Field `ERRIE` writer - Error interrupt enable
        pub type ERRIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `EOPIE` reader - End of operation interrupt enable
        pub type EOPIE_R = crate::BitReader;
        ///Field `EOPIE` writer - End of operation interrupt enable
        pub type EOPIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `FLOCK` reader - Fast programmable lock
        pub type FLOCK_R = crate::BitReader;
        ///Field `FLOCK` writer - Fast programmable lock
        pub type FLOCK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PAGE_PG` reader - Fast programming
        pub type PAGE_PG_R = crate::BitReader;
        ///Field `PAGE_PG` writer - Fast programming
        pub type PAGE_PG_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `PAGE_ER` reader - Fast erase
        pub type PAGE_ER_R = crate::BitReader;
        ///Field `PAGE_ER` writer - Fast erase
        pub type PAGE_ER_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BUFLOAD` reader - Buffer load
        pub type BUFLOAD_R = crate::BitReader;
        ///Field `BUFLOAD` writer - Buffer load
        pub type BUFLOAD_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `BUFRST` reader - Buffer reset
        pub type BUFRST_R = crate::BitReader;
        ///Field `BUFRST` writer - Buffer reset
        pub type BUFRST_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Programming
            #[inline(always)]
            pub fn pg(&self) -> PG_R {
                PG_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Page Erase
            #[inline(always)]
            pub fn per(&self) -> PER_R {
                PER_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Mass Erase
            #[inline(always)]
            pub fn mer(&self) -> MER_R {
                MER_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 4 - Option byte programming
            #[inline(always)]
            pub fn obpg(&self) -> OBPG_R {
                OBPG_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - Option byte erase
            #[inline(always)]
            pub fn ober(&self) -> OBER_R {
                OBER_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 6 - Start
            #[inline(always)]
            pub fn strt(&self) -> STRT_R {
                STRT_R::new(((self.bits >> 6) & 1) != 0)
            }
            ///Bit 7 - Lock
            #[inline(always)]
            pub fn lock(&self) -> LOCK_R {
                LOCK_R::new(((self.bits >> 7) & 1) != 0)
            }
            ///Bit 9 - Option bytes write enable
            #[inline(always)]
            pub fn obwre(&self) -> OBWRE_R {
                OBWRE_R::new(((self.bits >> 9) & 1) != 0)
            }
            ///Bit 10 - Error interrupt enable
            #[inline(always)]
            pub fn errie(&self) -> ERRIE_R {
                ERRIE_R::new(((self.bits >> 10) & 1) != 0)
            }
            ///Bit 12 - End of operation interrupt enable
            #[inline(always)]
            pub fn eopie(&self) -> EOPIE_R {
                EOPIE_R::new(((self.bits >> 12) & 1) != 0)
            }
            ///Bit 15 - Fast programmable lock
            #[inline(always)]
            pub fn flock(&self) -> FLOCK_R {
                FLOCK_R::new(((self.bits >> 15) & 1) != 0)
            }
            ///Bit 16 - Fast programming
            #[inline(always)]
            pub fn page_pg(&self) -> PAGE_PG_R {
                PAGE_PG_R::new(((self.bits >> 16) & 1) != 0)
            }
            ///Bit 17 - Fast erase
            #[inline(always)]
            pub fn page_er(&self) -> PAGE_ER_R {
                PAGE_ER_R::new(((self.bits >> 17) & 1) != 0)
            }
            ///Bit 18 - Buffer load
            #[inline(always)]
            pub fn bufload(&self) -> BUFLOAD_R {
                BUFLOAD_R::new(((self.bits >> 18) & 1) != 0)
            }
            ///Bit 19 - Buffer reset
            #[inline(always)]
            pub fn bufrst(&self) -> BUFRST_R {
                BUFRST_R::new(((self.bits >> 19) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Programming
            #[inline(always)]
            #[must_use]
            pub fn pg(&mut self) -> PG_W<CTLR_SPEC> {
                PG_W::new(self, 0)
            }
            ///Bit 1 - Page Erase
            #[inline(always)]
            #[must_use]
            pub fn per(&mut self) -> PER_W<CTLR_SPEC> {
                PER_W::new(self, 1)
            }
            ///Bit 2 - Mass Erase
            #[inline(always)]
            #[must_use]
            pub fn mer(&mut self) -> MER_W<CTLR_SPEC> {
                MER_W::new(self, 2)
            }
            ///Bit 4 - Option byte programming
            #[inline(always)]
            #[must_use]
            pub fn obpg(&mut self) -> OBPG_W<CTLR_SPEC> {
                OBPG_W::new(self, 4)
            }
            ///Bit 5 - Option byte erase
            #[inline(always)]
            #[must_use]
            pub fn ober(&mut self) -> OBER_W<CTLR_SPEC> {
                OBER_W::new(self, 5)
            }
            ///Bit 6 - Start
            #[inline(always)]
            #[must_use]
            pub fn strt(&mut self) -> STRT_W<CTLR_SPEC> {
                STRT_W::new(self, 6)
            }
            ///Bit 7 - Lock
            #[inline(always)]
            #[must_use]
            pub fn lock(&mut self) -> LOCK_W<CTLR_SPEC> {
                LOCK_W::new(self, 7)
            }
            ///Bit 9 - Option bytes write enable
            #[inline(always)]
            #[must_use]
            pub fn obwre(&mut self) -> OBWRE_W<CTLR_SPEC> {
                OBWRE_W::new(self, 9)
            }
            ///Bit 10 - Error interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn errie(&mut self) -> ERRIE_W<CTLR_SPEC> {
                ERRIE_W::new(self, 10)
            }
            ///Bit 12 - End of operation interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn eopie(&mut self) -> EOPIE_W<CTLR_SPEC> {
                EOPIE_W::new(self, 12)
            }
            ///Bit 15 - Fast programmable lock
            #[inline(always)]
            #[must_use]
            pub fn flock(&mut self) -> FLOCK_W<CTLR_SPEC> {
                FLOCK_W::new(self, 15)
            }
            ///Bit 16 - Fast programming
            #[inline(always)]
            #[must_use]
            pub fn page_pg(&mut self) -> PAGE_PG_W<CTLR_SPEC> {
                PAGE_PG_W::new(self, 16)
            }
            ///Bit 17 - Fast erase
            #[inline(always)]
            #[must_use]
            pub fn page_er(&mut self) -> PAGE_ER_W<CTLR_SPEC> {
                PAGE_ER_W::new(self, 17)
            }
            ///Bit 18 - Buffer load
            #[inline(always)]
            #[must_use]
            pub fn bufload(&mut self) -> BUFLOAD_W<CTLR_SPEC> {
                BUFLOAD_W::new(self, 18)
            }
            ///Bit 19 - Buffer reset
            #[inline(always)]
            #[must_use]
            pub fn bufrst(&mut self) -> BUFRST_W<CTLR_SPEC> {
                BUFRST_W::new(self, 19)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr::R`](R) reader structure
        impl crate::Readable for CTLR_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr::W`](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR to value 0x8080
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: u32 = 0x8080;
        }
    }
    ///ADDR (w) register accessor: Flash address register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`addr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@addr`]
    ///module
    pub type ADDR = crate::Reg<addr::ADDR_SPEC>;
    ///Flash address register
    pub mod addr {
        ///Register `ADDR` writer
        pub type W = crate::W<ADDR_SPEC>;
        ///Field `ADDR` writer - Flash Address
        pub type ADDR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - Flash Address
            #[inline(always)]
            #[must_use]
            pub fn addr(&mut self) -> ADDR_W<ADDR_SPEC> {
                ADDR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Flash address register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`addr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ADDR_SPEC;
        impl crate::RegisterSpec for ADDR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`addr::W`](W) writer structure
        impl crate::Writable for ADDR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets ADDR to value 0
        impl crate::Resettable for ADDR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///OBR (r) register accessor: Option byte register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`obr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@obr`]
    ///module
    pub type OBR = crate::Reg<obr::OBR_SPEC>;
    ///Option byte register
    pub mod obr {
        ///Register `OBR` reader
        pub type R = crate::R<OBR_SPEC>;
        ///Field `OBERR` reader - Option byte error
        pub type OBERR_R = crate::BitReader;
        ///Field `RDPRT` reader - Read protection
        pub type RDPRT_R = crate::BitReader;
        ///Field `IWDG_SW` reader - IWDG_SW
        pub type IWDG_SW_R = crate::BitReader;
        ///Field `STOP_RST` reader - STOP_RST
        pub type STOP_RST_R = crate::BitReader;
        ///Field `STANDY_RST` reader - STANDY_RST
        pub type STANDY_RST_R = crate::BitReader;
        ///Field `CFG_RST_MODE` reader - CFG_RST_MODE
        pub type CFG_RST_MODE_R = crate::FieldReader;
        ///Field `DATA0` reader - DATA0
        pub type DATA0_R = crate::FieldReader;
        ///Field `DATA1` reader - DATA1
        pub type DATA1_R = crate::FieldReader;
        impl R {
            ///Bit 0 - Option byte error
            #[inline(always)]
            pub fn oberr(&self) -> OBERR_R {
                OBERR_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Read protection
            #[inline(always)]
            pub fn rdprt(&self) -> RDPRT_R {
                RDPRT_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - IWDG_SW
            #[inline(always)]
            pub fn iwdg_sw(&self) -> IWDG_SW_R {
                IWDG_SW_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - STOP_RST
            #[inline(always)]
            pub fn stop_rst(&self) -> STOP_RST_R {
                STOP_RST_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - STANDY_RST
            #[inline(always)]
            pub fn standy_rst(&self) -> STANDY_RST_R {
                STANDY_RST_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bits 5:6 - CFG_RST_MODE
            #[inline(always)]
            pub fn cfg_rst_mode(&self) -> CFG_RST_MODE_R {
                CFG_RST_MODE_R::new(((self.bits >> 5) & 3) as u8)
            }
            ///Bits 10:17 - DATA0
            #[inline(always)]
            pub fn data0(&self) -> DATA0_R {
                DATA0_R::new(((self.bits >> 10) & 0xff) as u8)
            }
            ///Bits 18:25 - DATA1
            #[inline(always)]
            pub fn data1(&self) -> DATA1_R {
                DATA1_R::new(((self.bits >> 18) & 0xff) as u8)
            }
        }
        ///Option byte register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`obr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct OBR_SPEC;
        impl crate::RegisterSpec for OBR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`obr::R`](R) reader structure
        impl crate::Readable for OBR_SPEC {}
        ///`reset()` method sets OBR to value 0x03ff_fffe
        impl crate::Resettable for OBR_SPEC {
            const RESET_VALUE: u32 = 0x03ff_fffe;
        }
    }
    ///WPR (r) register accessor: Write protection register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`wpr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@wpr`]
    ///module
    pub type WPR = crate::Reg<wpr::WPR_SPEC>;
    ///Write protection register
    pub mod wpr {
        ///Register `WPR` reader
        pub type R = crate::R<WPR_SPEC>;
        ///Field `WRP` reader - Write protect
        pub type WRP_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Write protect
            #[inline(always)]
            pub fn wrp(&self) -> WRP_R {
                WRP_R::new(self.bits)
            }
        }
        ///Write protection register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`wpr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct WPR_SPEC;
        impl crate::RegisterSpec for WPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`wpr::R`](R) reader structure
        impl crate::Readable for WPR_SPEC {}
        ///`reset()` method sets WPR to value 0xffff_ffff
        impl crate::Resettable for WPR_SPEC {
            const RESET_VALUE: u32 = 0xffff_ffff;
        }
    }
    ///MODEKEYR (w) register accessor: Mode select register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`modekeyr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@modekeyr`]
    ///module
    pub type MODEKEYR = crate::Reg<modekeyr::MODEKEYR_SPEC>;
    ///Mode select register
    pub mod modekeyr {
        ///Register `MODEKEYR` writer
        pub type W = crate::W<MODEKEYR_SPEC>;
        ///Field `MODEKEYR` writer - Mode select
        pub type MODEKEYR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - Mode select
            #[inline(always)]
            #[must_use]
            pub fn modekeyr(&mut self) -> MODEKEYR_W<MODEKEYR_SPEC> {
                MODEKEYR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Mode select register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`modekeyr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct MODEKEYR_SPEC;
        impl crate::RegisterSpec for MODEKEYR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`modekeyr::W`](W) writer structure
        impl crate::Writable for MODEKEYR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets MODEKEYR to value 0
        impl crate::Resettable for MODEKEYR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///BOOT_MODEKEYP (w) register accessor: Boot mode key register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`boot_modekeyp::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@boot_modekeyp`]
    ///module
    pub type BOOT_MODEKEYP = crate::Reg<boot_modekeyp::BOOT_MODEKEYP_SPEC>;
    ///Boot mode key register
    pub mod boot_modekeyp {
        ///Register `BOOT_MODEKEYP` writer
        pub type W = crate::W<BOOT_MODEKEYP_SPEC>;
        ///Field `MODEKEYR` writer - Boot mode key
        pub type MODEKEYR_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - Boot mode key
            #[inline(always)]
            #[must_use]
            pub fn modekeyr(&mut self) -> MODEKEYR_W<BOOT_MODEKEYP_SPEC> {
                MODEKEYR_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Boot mode key register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`boot_modekeyp::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct BOOT_MODEKEYP_SPEC;
        impl crate::RegisterSpec for BOOT_MODEKEYP_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`boot_modekeyp::W`](W) writer structure
        impl crate::Writable for BOOT_MODEKEYP_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets BOOT_MODEKEYP to value 0
        impl crate::Resettable for BOOT_MODEKEYP_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Programmable Fast Interrupt Controller
pub struct PFIC {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for PFIC {}
impl PFIC {
    ///Pointer to the register block
    pub const PTR: *const pfic::RegisterBlock = 0xe000_e000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const pfic::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for PFIC {
    type Target = pfic::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for PFIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PFIC").finish()
    }
}
///Programmable Fast Interrupt Controller
pub mod pfic {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        isr1: ISR1,
        isr2: ISR2,
        isr3: ISR3,
        isr4: ISR4,
        _reserved4: [u8; 0x10],
        ipr1: IPR1,
        ipr2: IPR2,
        ipr3: IPR3,
        ipr4: IPR4,
        _reserved8: [u8; 0x10],
        ithresdr: ITHRESDR,
        _reserved9: [u8; 0x04],
        cfgr: CFGR,
        gisr: GISR,
        vtfidr: VTFIDR,
        _reserved12: [u8; 0x0c],
        vtfaddrr0: VTFADDRR0,
        vtfaddrr1: VTFADDRR1,
        vtfaddrr2: VTFADDRR2,
        vtfaddrr3: VTFADDRR3,
        _reserved16: [u8; 0x90],
        ienr1: IENR1,
        ienr2: IENR2,
        ienr3: IENR3,
        ienr4: IENR4,
        _reserved20: [u8; 0x70],
        irer1: IRER1,
        irer2: IRER2,
        irer3: IRER3,
        irer4: IRER4,
        _reserved24: [u8; 0x70],
        ipsr1: IPSR1,
        ipsr2: IPSR2,
        ipsr3: IPSR3,
        ipsr4: IPSR4,
        _reserved28: [u8; 0x70],
        iprr1: IPRR1,
        iprr2: IPRR2,
        iprr3: IPRR3,
        iprr4: IPRR4,
        _reserved32: [u8; 0x70],
        iactr1: IACTR1,
        iactr2: IACTR2,
        iactr3: IACTR3,
        iactr4: IACTR4,
        _reserved36: [u8; 0xf0],
        iprior0: IPRIOR0,
        iprior1: IPRIOR1,
        iprior2: IPRIOR2,
        iprior3: IPRIOR3,
        iprior4: IPRIOR4,
        iprior5: IPRIOR5,
        iprior6: IPRIOR6,
        iprior7: IPRIOR7,
        iprior8: IPRIOR8,
        iprior9: IPRIOR9,
        iprior10: IPRIOR10,
        iprior11: IPRIOR11,
        iprior12: IPRIOR12,
        iprior13: IPRIOR13,
        iprior14: IPRIOR14,
        iprior15: IPRIOR15,
        iprior16: IPRIOR16,
        iprior17: IPRIOR17,
        iprior18: IPRIOR18,
        iprior19: IPRIOR19,
        iprior20: IPRIOR20,
        iprior21: IPRIOR21,
        iprior22: IPRIOR22,
        iprior23: IPRIOR23,
        iprior24: IPRIOR24,
        iprior25: IPRIOR25,
        iprior26: IPRIOR26,
        iprior27: IPRIOR27,
        iprior28: IPRIOR28,
        iprior29: IPRIOR29,
        iprior30: IPRIOR30,
        iprior31: IPRIOR31,
        iprior32: IPRIOR32,
        iprior33: IPRIOR33,
        iprior34: IPRIOR34,
        iprior35: IPRIOR35,
        iprior36: IPRIOR36,
        iprior37: IPRIOR37,
        iprior38: IPRIOR38,
        iprior39: IPRIOR39,
        iprior40: IPRIOR40,
        iprior41: IPRIOR41,
        iprior42: IPRIOR42,
        iprior43: IPRIOR43,
        iprior44: IPRIOR44,
        iprior45: IPRIOR45,
        iprior46: IPRIOR46,
        iprior47: IPRIOR47,
        iprior48: IPRIOR48,
        iprior49: IPRIOR49,
        iprior50: IPRIOR50,
        iprior51: IPRIOR51,
        iprior52: IPRIOR52,
        iprior53: IPRIOR53,
        iprior54: IPRIOR54,
        iprior55: IPRIOR55,
        iprior56: IPRIOR56,
        iprior57: IPRIOR57,
        iprior58: IPRIOR58,
        iprior59: IPRIOR59,
        iprior60: IPRIOR60,
        iprior61: IPRIOR61,
        iprior62: IPRIOR62,
        iprior63: IPRIOR63,
        _reserved100: [u8; 0x08d0],
        sctlr: SCTLR,
    }
    impl RegisterBlock {
        ///0x00 - Interrupt Status Register
        #[inline(always)]
        pub const fn isr1(&self) -> &ISR1 {
            &self.isr1
        }
        ///0x04 - Interrupt Status Register
        #[inline(always)]
        pub const fn isr2(&self) -> &ISR2 {
            &self.isr2
        }
        ///0x08 - Interrupt Status Register
        #[inline(always)]
        pub const fn isr3(&self) -> &ISR3 {
            &self.isr3
        }
        ///0x0c - Interrupt Status Register
        #[inline(always)]
        pub const fn isr4(&self) -> &ISR4 {
            &self.isr4
        }
        ///0x20 - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipr1(&self) -> &IPR1 {
            &self.ipr1
        }
        ///0x24 - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipr2(&self) -> &IPR2 {
            &self.ipr2
        }
        ///0x28 - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipr3(&self) -> &IPR3 {
            &self.ipr3
        }
        ///0x2c - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipr4(&self) -> &IPR4 {
            &self.ipr4
        }
        ///0x40 - Interrupt Priority Register
        #[inline(always)]
        pub const fn ithresdr(&self) -> &ITHRESDR {
            &self.ithresdr
        }
        ///0x48 - Interrupt Config Register
        #[inline(always)]
        pub const fn cfgr(&self) -> &CFGR {
            &self.cfgr
        }
        ///0x4c - Interrupt Global Register
        #[inline(always)]
        pub const fn gisr(&self) -> &GISR {
            &self.gisr
        }
        ///0x50 - ID Config Register
        #[inline(always)]
        pub const fn vtfidr(&self) -> &VTFIDR {
            &self.vtfidr
        }
        ///0x60 - Interrupt 0 address Register
        #[inline(always)]
        pub const fn vtfaddrr0(&self) -> &VTFADDRR0 {
            &self.vtfaddrr0
        }
        ///0x64 - Interrupt 1 address Register
        #[inline(always)]
        pub const fn vtfaddrr1(&self) -> &VTFADDRR1 {
            &self.vtfaddrr1
        }
        ///0x68 - Interrupt 2 address Register
        #[inline(always)]
        pub const fn vtfaddrr2(&self) -> &VTFADDRR2 {
            &self.vtfaddrr2
        }
        ///0x6c - Interrupt 3 address Register
        #[inline(always)]
        pub const fn vtfaddrr3(&self) -> &VTFADDRR3 {
            &self.vtfaddrr3
        }
        ///0x100 - Interrupt Setting Register
        #[inline(always)]
        pub const fn ienr1(&self) -> &IENR1 {
            &self.ienr1
        }
        ///0x104 - Interrupt Setting Register
        #[inline(always)]
        pub const fn ienr2(&self) -> &IENR2 {
            &self.ienr2
        }
        ///0x108 - Interrupt Setting Register
        #[inline(always)]
        pub const fn ienr3(&self) -> &IENR3 {
            &self.ienr3
        }
        ///0x10c - Interrupt Setting Register
        #[inline(always)]
        pub const fn ienr4(&self) -> &IENR4 {
            &self.ienr4
        }
        ///0x180 - Interrupt Clear Register
        #[inline(always)]
        pub const fn irer1(&self) -> &IRER1 {
            &self.irer1
        }
        ///0x184 - Interrupt Clear Register
        #[inline(always)]
        pub const fn irer2(&self) -> &IRER2 {
            &self.irer2
        }
        ///0x188 - Interrupt Clear Register
        #[inline(always)]
        pub const fn irer3(&self) -> &IRER3 {
            &self.irer3
        }
        ///0x18c - Interrupt Clear Register
        #[inline(always)]
        pub const fn irer4(&self) -> &IRER4 {
            &self.irer4
        }
        ///0x200 - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipsr1(&self) -> &IPSR1 {
            &self.ipsr1
        }
        ///0x204 - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipsr2(&self) -> &IPSR2 {
            &self.ipsr2
        }
        ///0x208 - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipsr3(&self) -> &IPSR3 {
            &self.ipsr3
        }
        ///0x20c - Interrupt Pending Register
        #[inline(always)]
        pub const fn ipsr4(&self) -> &IPSR4 {
            &self.ipsr4
        }
        ///0x280 - Interrupt Pending Clear Register
        #[inline(always)]
        pub const fn iprr1(&self) -> &IPRR1 {
            &self.iprr1
        }
        ///0x284 - Interrupt Pending Clear Register
        #[inline(always)]
        pub const fn iprr2(&self) -> &IPRR2 {
            &self.iprr2
        }
        ///0x288 - Interrupt Pending Clear Register
        #[inline(always)]
        pub const fn iprr3(&self) -> &IPRR3 {
            &self.iprr3
        }
        ///0x28c - Interrupt Pending Clear Register
        #[inline(always)]
        pub const fn iprr4(&self) -> &IPRR4 {
            &self.iprr4
        }
        ///0x300 - Interrupt ACTIVE Register
        #[inline(always)]
        pub const fn iactr1(&self) -> &IACTR1 {
            &self.iactr1
        }
        ///0x304 - Interrupt ACTIVE Register
        #[inline(always)]
        pub const fn iactr2(&self) -> &IACTR2 {
            &self.iactr2
        }
        ///0x308 - Interrupt ACTIVE Register
        #[inline(always)]
        pub const fn iactr3(&self) -> &IACTR3 {
            &self.iactr3
        }
        ///0x30c - Interrupt ACTIVE Register
        #[inline(always)]
        pub const fn iactr4(&self) -> &IACTR4 {
            &self.iactr4
        }
        ///0x400 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior0(&self) -> &IPRIOR0 {
            &self.iprior0
        }
        ///0x401 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior1(&self) -> &IPRIOR1 {
            &self.iprior1
        }
        ///0x402 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior2(&self) -> &IPRIOR2 {
            &self.iprior2
        }
        ///0x403 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior3(&self) -> &IPRIOR3 {
            &self.iprior3
        }
        ///0x404 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior4(&self) -> &IPRIOR4 {
            &self.iprior4
        }
        ///0x405 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior5(&self) -> &IPRIOR5 {
            &self.iprior5
        }
        ///0x406 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior6(&self) -> &IPRIOR6 {
            &self.iprior6
        }
        ///0x407 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior7(&self) -> &IPRIOR7 {
            &self.iprior7
        }
        ///0x408 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior8(&self) -> &IPRIOR8 {
            &self.iprior8
        }
        ///0x409 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior9(&self) -> &IPRIOR9 {
            &self.iprior9
        }
        ///0x40a - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior10(&self) -> &IPRIOR10 {
            &self.iprior10
        }
        ///0x40b - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior11(&self) -> &IPRIOR11 {
            &self.iprior11
        }
        ///0x40c - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior12(&self) -> &IPRIOR12 {
            &self.iprior12
        }
        ///0x40d - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior13(&self) -> &IPRIOR13 {
            &self.iprior13
        }
        ///0x40e - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior14(&self) -> &IPRIOR14 {
            &self.iprior14
        }
        ///0x40f - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior15(&self) -> &IPRIOR15 {
            &self.iprior15
        }
        ///0x410 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior16(&self) -> &IPRIOR16 {
            &self.iprior16
        }
        ///0x411 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior17(&self) -> &IPRIOR17 {
            &self.iprior17
        }
        ///0x412 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior18(&self) -> &IPRIOR18 {
            &self.iprior18
        }
        ///0x413 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior19(&self) -> &IPRIOR19 {
            &self.iprior19
        }
        ///0x414 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior20(&self) -> &IPRIOR20 {
            &self.iprior20
        }
        ///0x415 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior21(&self) -> &IPRIOR21 {
            &self.iprior21
        }
        ///0x416 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior22(&self) -> &IPRIOR22 {
            &self.iprior22
        }
        ///0x417 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior23(&self) -> &IPRIOR23 {
            &self.iprior23
        }
        ///0x418 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior24(&self) -> &IPRIOR24 {
            &self.iprior24
        }
        ///0x419 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior25(&self) -> &IPRIOR25 {
            &self.iprior25
        }
        ///0x41a - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior26(&self) -> &IPRIOR26 {
            &self.iprior26
        }
        ///0x41b - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior27(&self) -> &IPRIOR27 {
            &self.iprior27
        }
        ///0x41c - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior28(&self) -> &IPRIOR28 {
            &self.iprior28
        }
        ///0x41d - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior29(&self) -> &IPRIOR29 {
            &self.iprior29
        }
        ///0x41e - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior30(&self) -> &IPRIOR30 {
            &self.iprior30
        }
        ///0x41f - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior31(&self) -> &IPRIOR31 {
            &self.iprior31
        }
        ///0x420 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior32(&self) -> &IPRIOR32 {
            &self.iprior32
        }
        ///0x421 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior33(&self) -> &IPRIOR33 {
            &self.iprior33
        }
        ///0x422 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior34(&self) -> &IPRIOR34 {
            &self.iprior34
        }
        ///0x423 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior35(&self) -> &IPRIOR35 {
            &self.iprior35
        }
        ///0x424 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior36(&self) -> &IPRIOR36 {
            &self.iprior36
        }
        ///0x425 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior37(&self) -> &IPRIOR37 {
            &self.iprior37
        }
        ///0x426 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior38(&self) -> &IPRIOR38 {
            &self.iprior38
        }
        ///0x427 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior39(&self) -> &IPRIOR39 {
            &self.iprior39
        }
        ///0x428 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior40(&self) -> &IPRIOR40 {
            &self.iprior40
        }
        ///0x429 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior41(&self) -> &IPRIOR41 {
            &self.iprior41
        }
        ///0x42a - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior42(&self) -> &IPRIOR42 {
            &self.iprior42
        }
        ///0x42b - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior43(&self) -> &IPRIOR43 {
            &self.iprior43
        }
        ///0x42c - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior44(&self) -> &IPRIOR44 {
            &self.iprior44
        }
        ///0x42d - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior45(&self) -> &IPRIOR45 {
            &self.iprior45
        }
        ///0x42e - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior46(&self) -> &IPRIOR46 {
            &self.iprior46
        }
        ///0x42f - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior47(&self) -> &IPRIOR47 {
            &self.iprior47
        }
        ///0x430 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior48(&self) -> &IPRIOR48 {
            &self.iprior48
        }
        ///0x431 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior49(&self) -> &IPRIOR49 {
            &self.iprior49
        }
        ///0x432 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior50(&self) -> &IPRIOR50 {
            &self.iprior50
        }
        ///0x433 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior51(&self) -> &IPRIOR51 {
            &self.iprior51
        }
        ///0x434 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior52(&self) -> &IPRIOR52 {
            &self.iprior52
        }
        ///0x435 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior53(&self) -> &IPRIOR53 {
            &self.iprior53
        }
        ///0x436 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior54(&self) -> &IPRIOR54 {
            &self.iprior54
        }
        ///0x437 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior55(&self) -> &IPRIOR55 {
            &self.iprior55
        }
        ///0x438 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior56(&self) -> &IPRIOR56 {
            &self.iprior56
        }
        ///0x439 - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior57(&self) -> &IPRIOR57 {
            &self.iprior57
        }
        ///0x43a - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior58(&self) -> &IPRIOR58 {
            &self.iprior58
        }
        ///0x43b - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior59(&self) -> &IPRIOR59 {
            &self.iprior59
        }
        ///0x43c - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior60(&self) -> &IPRIOR60 {
            &self.iprior60
        }
        ///0x43d - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior61(&self) -> &IPRIOR61 {
            &self.iprior61
        }
        ///0x43e - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior62(&self) -> &IPRIOR62 {
            &self.iprior62
        }
        ///0x43f - Interrupt Priority Register
        #[inline(always)]
        pub const fn iprior63(&self) -> &IPRIOR63 {
            &self.iprior63
        }
        ///0xd10 - System Control Register
        #[inline(always)]
        pub const fn sctlr(&self) -> &SCTLR {
            &self.sctlr
        }
    }
    ///ISR1 (r) register accessor: Interrupt Status Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`isr1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@isr1`]
    ///module
    pub type ISR1 = crate::Reg<isr1::ISR1_SPEC>;
    ///Interrupt Status Register
    pub mod isr1 {
        ///Register `ISR1` reader
        pub type R = crate::R<ISR1_SPEC>;
        ///Field `INTENSTA2_3` reader - Interrupt ID Status
        pub type INTENSTA2_3_R = crate::FieldReader;
        ///Field `INTENSTA12_31` reader - Interrupt ID Status
        pub type INTENSTA12_31_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 2:3 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta2_3(&self) -> INTENSTA2_3_R {
                INTENSTA2_3_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 12:31 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta12_31(&self) -> INTENSTA12_31_R {
                INTENSTA12_31_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        ///Interrupt Status Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`isr1::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ISR1_SPEC;
        impl crate::RegisterSpec for ISR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`isr1::R`](R) reader structure
        impl crate::Readable for ISR1_SPEC {}
        ///`reset()` method sets ISR1 to value 0x0c
        impl crate::Resettable for ISR1_SPEC {
            const RESET_VALUE: u32 = 0x0c;
        }
    }
    ///ISR2 (r) register accessor: Interrupt Status Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`isr2::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@isr2`]
    ///module
    pub type ISR2 = crate::Reg<isr2::ISR2_SPEC>;
    ///Interrupt Status Register
    pub mod isr2 {
        ///Register `ISR2` reader
        pub type R = crate::R<ISR2_SPEC>;
        ///Field `INTENSTA` reader - Interrupt ID Status
        pub type INTENSTA_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta(&self) -> INTENSTA_R {
                INTENSTA_R::new(self.bits)
            }
        }
        ///Interrupt Status Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`isr2::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ISR2_SPEC;
        impl crate::RegisterSpec for ISR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`isr2::R`](R) reader structure
        impl crate::Readable for ISR2_SPEC {}
        ///`reset()` method sets ISR2 to value 0
        impl crate::Resettable for ISR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///ISR3 (r) register accessor: Interrupt Status Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`isr3::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@isr3`]
    ///module
    pub type ISR3 = crate::Reg<isr3::ISR3_SPEC>;
    ///Interrupt Status Register
    pub mod isr3 {
        ///Register `ISR3` reader
        pub type R = crate::R<ISR3_SPEC>;
        ///Field `INTENSTA` reader - Interrupt ID Status
        pub type INTENSTA_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta(&self) -> INTENSTA_R {
                INTENSTA_R::new(self.bits)
            }
        }
        ///Interrupt Status Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`isr3::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ISR3_SPEC;
        impl crate::RegisterSpec for ISR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`isr3::R`](R) reader structure
        impl crate::Readable for ISR3_SPEC {}
        ///`reset()` method sets ISR3 to value 0
        impl crate::Resettable for ISR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///ISR4 (r) register accessor: Interrupt Status Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`isr4::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@isr4`]
    ///module
    pub type ISR4 = crate::Reg<isr4::ISR4_SPEC>;
    ///Interrupt Status Register
    pub mod isr4 {
        ///Register `ISR4` reader
        pub type R = crate::R<ISR4_SPEC>;
        ///Field `INTENSTA` reader - Interrupt ID Status
        pub type INTENSTA_R = crate::FieldReader;
        impl R {
            ///Bits 0:7 - Interrupt ID Status
            #[inline(always)]
            pub fn intensta(&self) -> INTENSTA_R {
                INTENSTA_R::new((self.bits & 0xff) as u8)
            }
        }
        ///Interrupt Status Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`isr4::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ISR4_SPEC;
        impl crate::RegisterSpec for ISR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`isr4::R`](R) reader structure
        impl crate::Readable for ISR4_SPEC {}
        ///`reset()` method sets ISR4 to value 0
        impl crate::Resettable for ISR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPR1 (r) register accessor: Interrupt Pending Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipr1`]
    ///module
    pub type IPR1 = crate::Reg<ipr1::IPR1_SPEC>;
    ///Interrupt Pending Register
    pub mod ipr1 {
        ///Register `IPR1` reader
        pub type R = crate::R<IPR1_SPEC>;
        ///Field `PENDSTA2_3` reader - PENDSTA
        pub type PENDSTA2_3_R = crate::FieldReader;
        ///Field `PENDSTA12_31` reader - PENDSTA
        pub type PENDSTA12_31_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 2:3 - PENDSTA
            #[inline(always)]
            pub fn pendsta2_3(&self) -> PENDSTA2_3_R {
                PENDSTA2_3_R::new(((self.bits >> 2) & 3) as u8)
            }
            ///Bits 12:31 - PENDSTA
            #[inline(always)]
            pub fn pendsta12_31(&self) -> PENDSTA12_31_R {
                PENDSTA12_31_R::new((self.bits >> 12) & 0x000f_ffff)
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr1::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPR1_SPEC;
        impl crate::RegisterSpec for IPR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ipr1::R`](R) reader structure
        impl crate::Readable for IPR1_SPEC {}
        ///`reset()` method sets IPR1 to value 0
        impl crate::Resettable for IPR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPR2 (r) register accessor: Interrupt Pending Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr2::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipr2`]
    ///module
    pub type IPR2 = crate::Reg<ipr2::IPR2_SPEC>;
    ///Interrupt Pending Register
    pub mod ipr2 {
        ///Register `IPR2` reader
        pub type R = crate::R<IPR2_SPEC>;
        ///Field `PENDSTA` reader - PENDSTA
        pub type PENDSTA_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - PENDSTA
            #[inline(always)]
            pub fn pendsta(&self) -> PENDSTA_R {
                PENDSTA_R::new(self.bits)
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr2::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPR2_SPEC;
        impl crate::RegisterSpec for IPR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ipr2::R`](R) reader structure
        impl crate::Readable for IPR2_SPEC {}
        ///`reset()` method sets IPR2 to value 0
        impl crate::Resettable for IPR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPR3 (r) register accessor: Interrupt Pending Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr3::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipr3`]
    ///module
    pub type IPR3 = crate::Reg<ipr3::IPR3_SPEC>;
    ///Interrupt Pending Register
    pub mod ipr3 {
        ///Register `IPR3` reader
        pub type R = crate::R<IPR3_SPEC>;
        ///Field `PENDSTA` reader - PENDSTA
        pub type PENDSTA_R = crate::FieldReader<u32>;
        impl R {
            ///Bits 0:31 - PENDSTA
            #[inline(always)]
            pub fn pendsta(&self) -> PENDSTA_R {
                PENDSTA_R::new(self.bits)
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr3::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPR3_SPEC;
        impl crate::RegisterSpec for IPR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ipr3::R`](R) reader structure
        impl crate::Readable for IPR3_SPEC {}
        ///`reset()` method sets IPR3 to value 0
        impl crate::Resettable for IPR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPR4 (r) register accessor: Interrupt Pending Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr4::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipr4`]
    ///module
    pub type IPR4 = crate::Reg<ipr4::IPR4_SPEC>;
    ///Interrupt Pending Register
    pub mod ipr4 {
        ///Register `IPR4` reader
        pub type R = crate::R<IPR4_SPEC>;
        ///Field `PENDSTA` reader - PENDSTA
        pub type PENDSTA_R = crate::FieldReader;
        impl R {
            ///Bits 0:7 - PENDSTA
            #[inline(always)]
            pub fn pendsta(&self) -> PENDSTA_R {
                PENDSTA_R::new((self.bits & 0xff) as u8)
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ipr4::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPR4_SPEC;
        impl crate::RegisterSpec for IPR4_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ipr4::R`](R) reader structure
        impl crate::Readable for IPR4_SPEC {}
        ///`reset()` method sets IPR4 to value 0
        impl crate::Resettable for IPR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///ITHRESDR (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ithresdr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ithresdr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ithresdr`]
    ///module
    pub type ITHRESDR = crate::Reg<ithresdr::ITHRESDR_SPEC>;
    ///Interrupt Priority Register
    pub mod ithresdr {
        ///Register `ITHRESDR` reader
        pub type R = crate::R<ITHRESDR_SPEC>;
        ///Register `ITHRESDR` writer
        pub type W = crate::W<ITHRESDR_SPEC>;
        ///Field `THRESHOLD` reader - THRESHOLD
        pub type THRESHOLD_R = crate::FieldReader;
        ///Field `THRESHOLD` writer - THRESHOLD
        pub type THRESHOLD_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl R {
            ///Bits 0:7 - THRESHOLD
            #[inline(always)]
            pub fn threshold(&self) -> THRESHOLD_R {
                THRESHOLD_R::new((self.bits & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - THRESHOLD
            #[inline(always)]
            #[must_use]
            pub fn threshold(&mut self) -> THRESHOLD_W<ITHRESDR_SPEC> {
                THRESHOLD_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ithresdr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ithresdr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct ITHRESDR_SPEC;
        impl crate::RegisterSpec for ITHRESDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ithresdr::R`](R) reader structure
        impl crate::Readable for ITHRESDR_SPEC {}
        ///`write(|w| ..)` method takes [`ithresdr::W`](W) writer structure
        impl crate::Writable for ITHRESDR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets ITHRESDR to value 0
        impl crate::Resettable for ITHRESDR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CFGR (w) register accessor: Interrupt Config Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cfgr`]
    ///module
    pub type CFGR = crate::Reg<cfgr::CFGR_SPEC>;
    ///Interrupt Config Register
    pub mod cfgr {
        ///Register `CFGR` writer
        pub type W = crate::W<CFGR_SPEC>;
        ///Field `RESETSYS` writer - RESETSYS
        pub type RESETSYS_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `KEYCODE` writer - KEYCODE
        pub type KEYCODE_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
        impl W {
            ///Bit 7 - RESETSYS
            #[inline(always)]
            #[must_use]
            pub fn resetsys(&mut self) -> RESETSYS_W<CFGR_SPEC> {
                RESETSYS_W::new(self, 7)
            }
            ///Bits 16:31 - KEYCODE
            #[inline(always)]
            #[must_use]
            pub fn keycode(&mut self) -> KEYCODE_W<CFGR_SPEC> {
                KEYCODE_W::new(self, 16)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Config Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cfgr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CFGR_SPEC;
        impl crate::RegisterSpec for CFGR_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`cfgr::W`](W) writer structure
        impl crate::Writable for CFGR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CFGR to value 0
        impl crate::Resettable for CFGR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///GISR (r) register accessor: Interrupt Global Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`gisr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@gisr`]
    ///module
    pub type GISR = crate::Reg<gisr::GISR_SPEC>;
    ///Interrupt Global Register
    pub mod gisr {
        ///Register `GISR` reader
        pub type R = crate::R<GISR_SPEC>;
        ///Field `NESTSTA` reader - NESTSTA
        pub type NESTSTA_R = crate::FieldReader;
        ///Field `GACTSTA` reader - GACTSTA
        pub type GACTSTA_R = crate::BitReader;
        ///Field `GPENDSTA` reader - GPENDSTA
        pub type GPENDSTA_R = crate::BitReader;
        impl R {
            ///Bits 0:7 - NESTSTA
            #[inline(always)]
            pub fn neststa(&self) -> NESTSTA_R {
                NESTSTA_R::new((self.bits & 0xff) as u8)
            }
            ///Bit 8 - GACTSTA
            #[inline(always)]
            pub fn gactsta(&self) -> GACTSTA_R {
                GACTSTA_R::new(((self.bits >> 8) & 1) != 0)
            }
            ///Bit 9 - GPENDSTA
            #[inline(always)]
            pub fn gpendsta(&self) -> GPENDSTA_R {
                GPENDSTA_R::new(((self.bits >> 9) & 1) != 0)
            }
        }
        ///Interrupt Global Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`gisr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct GISR_SPEC;
        impl crate::RegisterSpec for GISR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`gisr::R`](R) reader structure
        impl crate::Readable for GISR_SPEC {}
        ///`reset()` method sets GISR to value 0
        impl crate::Resettable for GISR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///VTFIDR (rw) register accessor: ID Config Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfidr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfidr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@vtfidr`]
    ///module
    pub type VTFIDR = crate::Reg<vtfidr::VTFIDR_SPEC>;
    ///ID Config Register
    pub mod vtfidr {
        ///Register `VTFIDR` reader
        pub type R = crate::R<VTFIDR_SPEC>;
        ///Register `VTFIDR` writer
        pub type W = crate::W<VTFIDR_SPEC>;
        ///Field `VTFID0` reader - VTFID0
        pub type VTFID0_R = crate::FieldReader;
        ///Field `VTFID0` writer - VTFID0
        pub type VTFID0_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        ///Field `VTFID1` reader - VTFID1
        pub type VTFID1_R = crate::FieldReader;
        ///Field `VTFID1` writer - VTFID1
        pub type VTFID1_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        ///Field `VTFID2` reader - VTFID2
        pub type VTFID2_R = crate::FieldReader;
        ///Field `VTFID2` writer - VTFID2
        pub type VTFID2_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        ///Field `VTFID3` reader - VTFID3
        pub type VTFID3_R = crate::FieldReader;
        ///Field `VTFID3` writer - VTFID3
        pub type VTFID3_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl R {
            ///Bits 0:7 - VTFID0
            #[inline(always)]
            pub fn vtfid0(&self) -> VTFID0_R {
                VTFID0_R::new((self.bits & 0xff) as u8)
            }
            ///Bits 8:15 - VTFID1
            #[inline(always)]
            pub fn vtfid1(&self) -> VTFID1_R {
                VTFID1_R::new(((self.bits >> 8) & 0xff) as u8)
            }
            ///Bits 16:23 - VTFID2
            #[inline(always)]
            pub fn vtfid2(&self) -> VTFID2_R {
                VTFID2_R::new(((self.bits >> 16) & 0xff) as u8)
            }
            ///Bits 24:31 - VTFID3
            #[inline(always)]
            pub fn vtfid3(&self) -> VTFID3_R {
                VTFID3_R::new(((self.bits >> 24) & 0xff) as u8)
            }
        }
        impl W {
            ///Bits 0:7 - VTFID0
            #[inline(always)]
            #[must_use]
            pub fn vtfid0(&mut self) -> VTFID0_W<VTFIDR_SPEC> {
                VTFID0_W::new(self, 0)
            }
            ///Bits 8:15 - VTFID1
            #[inline(always)]
            #[must_use]
            pub fn vtfid1(&mut self) -> VTFID1_W<VTFIDR_SPEC> {
                VTFID1_W::new(self, 8)
            }
            ///Bits 16:23 - VTFID2
            #[inline(always)]
            #[must_use]
            pub fn vtfid2(&mut self) -> VTFID2_W<VTFIDR_SPEC> {
                VTFID2_W::new(self, 16)
            }
            ///Bits 24:31 - VTFID3
            #[inline(always)]
            #[must_use]
            pub fn vtfid3(&mut self) -> VTFID3_W<VTFIDR_SPEC> {
                VTFID3_W::new(self, 24)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///ID Config Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfidr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfidr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct VTFIDR_SPEC;
        impl crate::RegisterSpec for VTFIDR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`vtfidr::R`](R) reader structure
        impl crate::Readable for VTFIDR_SPEC {}
        ///`write(|w| ..)` method takes [`vtfidr::W`](W) writer structure
        impl crate::Writable for VTFIDR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets VTFIDR to value 0
        impl crate::Resettable for VTFIDR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///VTFADDRR0 (rw) register accessor: Interrupt 0 address Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@vtfaddrr0`]
    ///module
    pub type VTFADDRR0 = crate::Reg<vtfaddrr0::VTFADDRR0_SPEC>;
    ///Interrupt 0 address Register
    pub mod vtfaddrr0 {
        ///Register `VTFADDRR0` reader
        pub type R = crate::R<VTFADDRR0_SPEC>;
        ///Register `VTFADDRR0` writer
        pub type W = crate::W<VTFADDRR0_SPEC>;
        ///Field `VTF0EN` reader - VTF0EN
        pub type VTF0EN_R = crate::BitReader;
        ///Field `VTF0EN` writer - VTF0EN
        pub type VTF0EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADDR0` reader - ADDR0
        pub type ADDR0_R = crate::FieldReader<u32>;
        ///Field `ADDR0` writer - ADDR0
        pub type ADDR0_W<'a, REG> = crate::FieldWriter<'a, REG, 31, u32>;
        impl R {
            ///Bit 0 - VTF0EN
            #[inline(always)]
            pub fn vtf0en(&self) -> VTF0EN_R {
                VTF0EN_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:31 - ADDR0
            #[inline(always)]
            pub fn addr0(&self) -> ADDR0_R {
                ADDR0_R::new((self.bits >> 1) & 0x7fff_ffff)
            }
        }
        impl W {
            ///Bit 0 - VTF0EN
            #[inline(always)]
            #[must_use]
            pub fn vtf0en(&mut self) -> VTF0EN_W<VTFADDRR0_SPEC> {
                VTF0EN_W::new(self, 0)
            }
            ///Bits 1:31 - ADDR0
            #[inline(always)]
            #[must_use]
            pub fn addr0(&mut self) -> ADDR0_W<VTFADDRR0_SPEC> {
                ADDR0_W::new(self, 1)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt 0 address Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct VTFADDRR0_SPEC;
        impl crate::RegisterSpec for VTFADDRR0_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`vtfaddrr0::R`](R) reader structure
        impl crate::Readable for VTFADDRR0_SPEC {}
        ///`write(|w| ..)` method takes [`vtfaddrr0::W`](W) writer structure
        impl crate::Writable for VTFADDRR0_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets VTFADDRR0 to value 0
        impl crate::Resettable for VTFADDRR0_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///VTFADDRR1 (rw) register accessor: Interrupt 1 address Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@vtfaddrr1`]
    ///module
    pub type VTFADDRR1 = crate::Reg<vtfaddrr1::VTFADDRR1_SPEC>;
    ///Interrupt 1 address Register
    pub mod vtfaddrr1 {
        ///Register `VTFADDRR1` reader
        pub type R = crate::R<VTFADDRR1_SPEC>;
        ///Register `VTFADDRR1` writer
        pub type W = crate::W<VTFADDRR1_SPEC>;
        ///Field `VTF1EN` reader - VTF1EN
        pub type VTF1EN_R = crate::BitReader;
        ///Field `VTF1EN` writer - VTF1EN
        pub type VTF1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADDR1` reader - ADDR1
        pub type ADDR1_R = crate::FieldReader<u32>;
        ///Field `ADDR1` writer - ADDR1
        pub type ADDR1_W<'a, REG> = crate::FieldWriter<'a, REG, 31, u32>;
        impl R {
            ///Bit 0 - VTF1EN
            #[inline(always)]
            pub fn vtf1en(&self) -> VTF1EN_R {
                VTF1EN_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:31 - ADDR1
            #[inline(always)]
            pub fn addr1(&self) -> ADDR1_R {
                ADDR1_R::new((self.bits >> 1) & 0x7fff_ffff)
            }
        }
        impl W {
            ///Bit 0 - VTF1EN
            #[inline(always)]
            #[must_use]
            pub fn vtf1en(&mut self) -> VTF1EN_W<VTFADDRR1_SPEC> {
                VTF1EN_W::new(self, 0)
            }
            ///Bits 1:31 - ADDR1
            #[inline(always)]
            #[must_use]
            pub fn addr1(&mut self) -> ADDR1_W<VTFADDRR1_SPEC> {
                ADDR1_W::new(self, 1)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt 1 address Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct VTFADDRR1_SPEC;
        impl crate::RegisterSpec for VTFADDRR1_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`vtfaddrr1::R`](R) reader structure
        impl crate::Readable for VTFADDRR1_SPEC {}
        ///`write(|w| ..)` method takes [`vtfaddrr1::W`](W) writer structure
        impl crate::Writable for VTFADDRR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets VTFADDRR1 to value 0
        impl crate::Resettable for VTFADDRR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///VTFADDRR2 (rw) register accessor: Interrupt 2 address Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@vtfaddrr2`]
    ///module
    pub type VTFADDRR2 = crate::Reg<vtfaddrr2::VTFADDRR2_SPEC>;
    ///Interrupt 2 address Register
    pub mod vtfaddrr2 {
        ///Register `VTFADDRR2` reader
        pub type R = crate::R<VTFADDRR2_SPEC>;
        ///Register `VTFADDRR2` writer
        pub type W = crate::W<VTFADDRR2_SPEC>;
        ///Field `VTF2EN` reader - VTF2EN
        pub type VTF2EN_R = crate::BitReader;
        ///Field `VTF2EN` writer - VTF2EN
        pub type VTF2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADDR2` reader - ADDR2
        pub type ADDR2_R = crate::FieldReader<u32>;
        ///Field `ADDR2` writer - ADDR2
        pub type ADDR2_W<'a, REG> = crate::FieldWriter<'a, REG, 31, u32>;
        impl R {
            ///Bit 0 - VTF2EN
            #[inline(always)]
            pub fn vtf2en(&self) -> VTF2EN_R {
                VTF2EN_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:31 - ADDR2
            #[inline(always)]
            pub fn addr2(&self) -> ADDR2_R {
                ADDR2_R::new((self.bits >> 1) & 0x7fff_ffff)
            }
        }
        impl W {
            ///Bit 0 - VTF2EN
            #[inline(always)]
            #[must_use]
            pub fn vtf2en(&mut self) -> VTF2EN_W<VTFADDRR2_SPEC> {
                VTF2EN_W::new(self, 0)
            }
            ///Bits 1:31 - ADDR2
            #[inline(always)]
            #[must_use]
            pub fn addr2(&mut self) -> ADDR2_W<VTFADDRR2_SPEC> {
                ADDR2_W::new(self, 1)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt 2 address Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct VTFADDRR2_SPEC;
        impl crate::RegisterSpec for VTFADDRR2_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`vtfaddrr2::R`](R) reader structure
        impl crate::Readable for VTFADDRR2_SPEC {}
        ///`write(|w| ..)` method takes [`vtfaddrr2::W`](W) writer structure
        impl crate::Writable for VTFADDRR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets VTFADDRR2 to value 0
        impl crate::Resettable for VTFADDRR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///VTFADDRR3 (rw) register accessor: Interrupt 3 address Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@vtfaddrr3`]
    ///module
    pub type VTFADDRR3 = crate::Reg<vtfaddrr3::VTFADDRR3_SPEC>;
    ///Interrupt 3 address Register
    pub mod vtfaddrr3 {
        ///Register `VTFADDRR3` reader
        pub type R = crate::R<VTFADDRR3_SPEC>;
        ///Register `VTFADDRR3` writer
        pub type W = crate::W<VTFADDRR3_SPEC>;
        ///Field `VTF3EN` reader - VTF3EN
        pub type VTF3EN_R = crate::BitReader;
        ///Field `VTF3EN` writer - VTF3EN
        pub type VTF3EN_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `ADDR3` reader - ADDR3
        pub type ADDR3_R = crate::FieldReader<u32>;
        ///Field `ADDR3` writer - ADDR3
        pub type ADDR3_W<'a, REG> = crate::FieldWriter<'a, REG, 31, u32>;
        impl R {
            ///Bit 0 - VTF3EN
            #[inline(always)]
            pub fn vtf3en(&self) -> VTF3EN_R {
                VTF3EN_R::new((self.bits & 1) != 0)
            }
            ///Bits 1:31 - ADDR3
            #[inline(always)]
            pub fn addr3(&self) -> ADDR3_R {
                ADDR3_R::new((self.bits >> 1) & 0x7fff_ffff)
            }
        }
        impl W {
            ///Bit 0 - VTF3EN
            #[inline(always)]
            #[must_use]
            pub fn vtf3en(&mut self) -> VTF3EN_W<VTFADDRR3_SPEC> {
                VTF3EN_W::new(self, 0)
            }
            ///Bits 1:31 - ADDR3
            #[inline(always)]
            #[must_use]
            pub fn addr3(&mut self) -> ADDR3_W<VTFADDRR3_SPEC> {
                ADDR3_W::new(self, 1)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt 3 address Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`vtfaddrr3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`vtfaddrr3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct VTFADDRR3_SPEC;
        impl crate::RegisterSpec for VTFADDRR3_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`vtfaddrr3::R`](R) reader structure
        impl crate::Readable for VTFADDRR3_SPEC {}
        ///`write(|w| ..)` method takes [`vtfaddrr3::W`](W) writer structure
        impl crate::Writable for VTFADDRR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets VTFADDRR3 to value 0
        impl crate::Resettable for VTFADDRR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IENR1 (w) register accessor: Interrupt Setting Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr1::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ienr1`]
    ///module
    pub type IENR1 = crate::Reg<ienr1::IENR1_SPEC>;
    ///Interrupt Setting Register
    pub mod ienr1 {
        ///Register `IENR1` writer
        pub type W = crate::W<IENR1_SPEC>;
        ///Field `INTEN` writer - INTEN
        pub type INTEN_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32>;
        impl W {
            ///Bits 12:31 - INTEN
            #[inline(always)]
            #[must_use]
            pub fn inten(&mut self) -> INTEN_W<IENR1_SPEC> {
                INTEN_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Setting Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr1::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IENR1_SPEC;
        impl crate::RegisterSpec for IENR1_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ienr1::W`](W) writer structure
        impl crate::Writable for IENR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IENR1 to value 0
        impl crate::Resettable for IENR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IENR2 (w) register accessor: Interrupt Setting Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr2::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ienr2`]
    ///module
    pub type IENR2 = crate::Reg<ienr2::IENR2_SPEC>;
    ///Interrupt Setting Register
    pub mod ienr2 {
        ///Register `IENR2` writer
        pub type W = crate::W<IENR2_SPEC>;
        ///Field `INTEN` writer - INTEN
        pub type INTEN_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - INTEN
            #[inline(always)]
            #[must_use]
            pub fn inten(&mut self) -> INTEN_W<IENR2_SPEC> {
                INTEN_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Setting Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr2::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IENR2_SPEC;
        impl crate::RegisterSpec for IENR2_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ienr2::W`](W) writer structure
        impl crate::Writable for IENR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IENR2 to value 0
        impl crate::Resettable for IENR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IENR3 (w) register accessor: Interrupt Setting Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr3::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ienr3`]
    ///module
    pub type IENR3 = crate::Reg<ienr3::IENR3_SPEC>;
    ///Interrupt Setting Register
    pub mod ienr3 {
        ///Register `IENR3` writer
        pub type W = crate::W<IENR3_SPEC>;
        ///Field `INTEN` writer - INTEN
        pub type INTEN_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - INTEN
            #[inline(always)]
            #[must_use]
            pub fn inten(&mut self) -> INTEN_W<IENR3_SPEC> {
                INTEN_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Setting Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr3::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IENR3_SPEC;
        impl crate::RegisterSpec for IENR3_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ienr3::W`](W) writer structure
        impl crate::Writable for IENR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IENR3 to value 0
        impl crate::Resettable for IENR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IENR4 (w) register accessor: Interrupt Setting Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr4::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ienr4`]
    ///module
    pub type IENR4 = crate::Reg<ienr4::IENR4_SPEC>;
    ///Interrupt Setting Register
    pub mod ienr4 {
        ///Register `IENR4` writer
        pub type W = crate::W<IENR4_SPEC>;
        ///Field `INTEN` writer - INTEN
        pub type INTEN_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl W {
            ///Bits 0:7 - INTEN
            #[inline(always)]
            #[must_use]
            pub fn inten(&mut self) -> INTEN_W<IENR4_SPEC> {
                INTEN_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Setting Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ienr4::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IENR4_SPEC;
        impl crate::RegisterSpec for IENR4_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ienr4::W`](W) writer structure
        impl crate::Writable for IENR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IENR4 to value 0
        impl crate::Resettable for IENR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IRER1 (w) register accessor: Interrupt Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer1::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@irer1`]
    ///module
    pub type IRER1 = crate::Reg<irer1::IRER1_SPEC>;
    ///Interrupt Clear Register
    pub mod irer1 {
        ///Register `IRER1` writer
        pub type W = crate::W<IRER1_SPEC>;
        ///Field `INTRSET` writer - INTRSET
        pub type INTRSET_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32>;
        impl W {
            ///Bits 12:31 - INTRSET
            #[inline(always)]
            #[must_use]
            pub fn intrset(&mut self) -> INTRSET_W<IRER1_SPEC> {
                INTRSET_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer1::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IRER1_SPEC;
        impl crate::RegisterSpec for IRER1_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`irer1::W`](W) writer structure
        impl crate::Writable for IRER1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IRER1 to value 0
        impl crate::Resettable for IRER1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IRER2 (w) register accessor: Interrupt Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer2::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@irer2`]
    ///module
    pub type IRER2 = crate::Reg<irer2::IRER2_SPEC>;
    ///Interrupt Clear Register
    pub mod irer2 {
        ///Register `IRER2` writer
        pub type W = crate::W<IRER2_SPEC>;
        ///Field `INTRSET` writer - INTRSET
        pub type INTRSET_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - INTRSET
            #[inline(always)]
            #[must_use]
            pub fn intrset(&mut self) -> INTRSET_W<IRER2_SPEC> {
                INTRSET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer2::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IRER2_SPEC;
        impl crate::RegisterSpec for IRER2_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`irer2::W`](W) writer structure
        impl crate::Writable for IRER2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IRER2 to value 0
        impl crate::Resettable for IRER2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IRER3 (w) register accessor: Interrupt Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer3::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@irer3`]
    ///module
    pub type IRER3 = crate::Reg<irer3::IRER3_SPEC>;
    ///Interrupt Clear Register
    pub mod irer3 {
        ///Register `IRER3` writer
        pub type W = crate::W<IRER3_SPEC>;
        ///Field `INTRSET` writer - INTRSET
        pub type INTRSET_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - INTRSET
            #[inline(always)]
            #[must_use]
            pub fn intrset(&mut self) -> INTRSET_W<IRER3_SPEC> {
                INTRSET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer3::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IRER3_SPEC;
        impl crate::RegisterSpec for IRER3_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`irer3::W`](W) writer structure
        impl crate::Writable for IRER3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IRER3 to value 0
        impl crate::Resettable for IRER3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IRER4 (w) register accessor: Interrupt Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer4::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@irer4`]
    ///module
    pub type IRER4 = crate::Reg<irer4::IRER4_SPEC>;
    ///Interrupt Clear Register
    pub mod irer4 {
        ///Register `IRER4` writer
        pub type W = crate::W<IRER4_SPEC>;
        ///Field `INTRSET` writer - INTRSET
        pub type INTRSET_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl W {
            ///Bits 0:7 - INTRSET
            #[inline(always)]
            #[must_use]
            pub fn intrset(&mut self) -> INTRSET_W<IRER4_SPEC> {
                INTRSET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irer4::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IRER4_SPEC;
        impl crate::RegisterSpec for IRER4_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`irer4::W`](W) writer structure
        impl crate::Writable for IRER4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IRER4 to value 0
        impl crate::Resettable for IRER4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPSR1 (w) register accessor: Interrupt Pending Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr1::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipsr1`]
    ///module
    pub type IPSR1 = crate::Reg<ipsr1::IPSR1_SPEC>;
    ///Interrupt Pending Register
    pub mod ipsr1 {
        ///Register `IPSR1` writer
        pub type W = crate::W<IPSR1_SPEC>;
        ///Field `PENDSET2_3` writer - PENDSET
        pub type PENDSET2_3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PENDSET12_31` writer - PENDSET
        pub type PENDSET12_31_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32>;
        impl W {
            ///Bits 2:3 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset2_3(&mut self) -> PENDSET2_3_W<IPSR1_SPEC> {
                PENDSET2_3_W::new(self, 2)
            }
            ///Bits 12:31 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset12_31(&mut self) -> PENDSET12_31_W<IPSR1_SPEC> {
                PENDSET12_31_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr1::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPSR1_SPEC;
        impl crate::RegisterSpec for IPSR1_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ipsr1::W`](W) writer structure
        impl crate::Writable for IPSR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPSR1 to value 0
        impl crate::Resettable for IPSR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPSR2 (w) register accessor: Interrupt Pending Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr2::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipsr2`]
    ///module
    pub type IPSR2 = crate::Reg<ipsr2::IPSR2_SPEC>;
    ///Interrupt Pending Register
    pub mod ipsr2 {
        ///Register `IPSR2` writer
        pub type W = crate::W<IPSR2_SPEC>;
        ///Field `PENDSET` writer - PENDSET
        pub type PENDSET_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset(&mut self) -> PENDSET_W<IPSR2_SPEC> {
                PENDSET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr2::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPSR2_SPEC;
        impl crate::RegisterSpec for IPSR2_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ipsr2::W`](W) writer structure
        impl crate::Writable for IPSR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPSR2 to value 0
        impl crate::Resettable for IPSR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPSR3 (w) register accessor: Interrupt Pending Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr3::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipsr3`]
    ///module
    pub type IPSR3 = crate::Reg<ipsr3::IPSR3_SPEC>;
    ///Interrupt Pending Register
    pub mod ipsr3 {
        ///Register `IPSR3` writer
        pub type W = crate::W<IPSR3_SPEC>;
        ///Field `PENDSET` writer - PENDSET
        pub type PENDSET_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset(&mut self) -> PENDSET_W<IPSR3_SPEC> {
                PENDSET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr3::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPSR3_SPEC;
        impl crate::RegisterSpec for IPSR3_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ipsr3::W`](W) writer structure
        impl crate::Writable for IPSR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPSR3 to value 0
        impl crate::Resettable for IPSR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPSR4 (w) register accessor: Interrupt Pending Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr4::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ipsr4`]
    ///module
    pub type IPSR4 = crate::Reg<ipsr4::IPSR4_SPEC>;
    ///Interrupt Pending Register
    pub mod ipsr4 {
        ///Register `IPSR4` writer
        pub type W = crate::W<IPSR4_SPEC>;
        ///Field `PENDSET` writer - PENDSET
        pub type PENDSET_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl W {
            ///Bits 0:7 - PENDSET
            #[inline(always)]
            #[must_use]
            pub fn pendset(&mut self) -> PENDSET_W<IPSR4_SPEC> {
                PENDSET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ipsr4::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPSR4_SPEC;
        impl crate::RegisterSpec for IPSR4_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`ipsr4::W`](W) writer structure
        impl crate::Writable for IPSR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPSR4 to value 0
        impl crate::Resettable for IPSR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPRR1 (w) register accessor: Interrupt Pending Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr1::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprr1`]
    ///module
    pub type IPRR1 = crate::Reg<iprr1::IPRR1_SPEC>;
    ///Interrupt Pending Clear Register
    pub mod iprr1 {
        ///Register `IPRR1` writer
        pub type W = crate::W<IPRR1_SPEC>;
        ///Field `PENDRESET2_3` writer - PENDRESET
        pub type PENDRESET2_3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `PENDRESET12_31` writer - PENDRESET
        pub type PENDRESET12_31_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32>;
        impl W {
            ///Bits 2:3 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset2_3(&mut self) -> PENDRESET2_3_W<IPRR1_SPEC> {
                PENDRESET2_3_W::new(self, 2)
            }
            ///Bits 12:31 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset12_31(&mut self) -> PENDRESET12_31_W<IPRR1_SPEC> {
                PENDRESET12_31_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr1::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRR1_SPEC;
        impl crate::RegisterSpec for IPRR1_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iprr1::W`](W) writer structure
        impl crate::Writable for IPRR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPRR1 to value 0
        impl crate::Resettable for IPRR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPRR2 (w) register accessor: Interrupt Pending Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr2::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprr2`]
    ///module
    pub type IPRR2 = crate::Reg<iprr2::IPRR2_SPEC>;
    ///Interrupt Pending Clear Register
    pub mod iprr2 {
        ///Register `IPRR2` writer
        pub type W = crate::W<IPRR2_SPEC>;
        ///Field `PENDRESET` writer - PENDRESET
        pub type PENDRESET_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset(&mut self) -> PENDRESET_W<IPRR2_SPEC> {
                PENDRESET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr2::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRR2_SPEC;
        impl crate::RegisterSpec for IPRR2_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iprr2::W`](W) writer structure
        impl crate::Writable for IPRR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPRR2 to value 0
        impl crate::Resettable for IPRR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPRR3 (w) register accessor: Interrupt Pending Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr3::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprr3`]
    ///module
    pub type IPRR3 = crate::Reg<iprr3::IPRR3_SPEC>;
    ///Interrupt Pending Clear Register
    pub mod iprr3 {
        ///Register `IPRR3` writer
        pub type W = crate::W<IPRR3_SPEC>;
        ///Field `PENDRESET` writer - PENDRESET
        pub type PENDRESET_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset(&mut self) -> PENDRESET_W<IPRR3_SPEC> {
                PENDRESET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr3::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRR3_SPEC;
        impl crate::RegisterSpec for IPRR3_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iprr3::W`](W) writer structure
        impl crate::Writable for IPRR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPRR3 to value 0
        impl crate::Resettable for IPRR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPRR4 (w) register accessor: Interrupt Pending Clear Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr4::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprr4`]
    ///module
    pub type IPRR4 = crate::Reg<iprr4::IPRR4_SPEC>;
    ///Interrupt Pending Clear Register
    pub mod iprr4 {
        ///Register `IPRR4` writer
        pub type W = crate::W<IPRR4_SPEC>;
        ///Field `PENDRESET` writer - PENDRESET
        pub type PENDRESET_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl W {
            ///Bits 0:7 - PENDRESET
            #[inline(always)]
            #[must_use]
            pub fn pendreset(&mut self) -> PENDRESET_W<IPRR4_SPEC> {
                PENDRESET_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Pending Clear Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprr4::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRR4_SPEC;
        impl crate::RegisterSpec for IPRR4_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iprr4::W`](W) writer structure
        impl crate::Writable for IPRR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IPRR4 to value 0
        impl crate::Resettable for IPRR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IACTR1 (w) register accessor: Interrupt ACTIVE Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr1::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iactr1`]
    ///module
    pub type IACTR1 = crate::Reg<iactr1::IACTR1_SPEC>;
    ///Interrupt ACTIVE Register
    pub mod iactr1 {
        ///Register `IACTR1` writer
        pub type W = crate::W<IACTR1_SPEC>;
        ///Field `IACTS2_3` writer - IACTS
        pub type IACTS2_3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
        ///Field `IACTS12_31` writer - IACTS
        pub type IACTS12_31_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32>;
        impl W {
            ///Bits 2:3 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts2_3(&mut self) -> IACTS2_3_W<IACTR1_SPEC> {
                IACTS2_3_W::new(self, 2)
            }
            ///Bits 12:31 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts12_31(&mut self) -> IACTS12_31_W<IACTR1_SPEC> {
                IACTS12_31_W::new(self, 12)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt ACTIVE Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr1::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IACTR1_SPEC;
        impl crate::RegisterSpec for IACTR1_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iactr1::W`](W) writer structure
        impl crate::Writable for IACTR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IACTR1 to value 0
        impl crate::Resettable for IACTR1_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IACTR2 (w) register accessor: Interrupt ACTIVE Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr2::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iactr2`]
    ///module
    pub type IACTR2 = crate::Reg<iactr2::IACTR2_SPEC>;
    ///Interrupt ACTIVE Register
    pub mod iactr2 {
        ///Register `IACTR2` writer
        pub type W = crate::W<IACTR2_SPEC>;
        ///Field `IACTS` writer - IACTS
        pub type IACTS_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts(&mut self) -> IACTS_W<IACTR2_SPEC> {
                IACTS_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt ACTIVE Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr2::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IACTR2_SPEC;
        impl crate::RegisterSpec for IACTR2_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iactr2::W`](W) writer structure
        impl crate::Writable for IACTR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IACTR2 to value 0
        impl crate::Resettable for IACTR2_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IACTR3 (w) register accessor: Interrupt ACTIVE Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr3::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iactr3`]
    ///module
    pub type IACTR3 = crate::Reg<iactr3::IACTR3_SPEC>;
    ///Interrupt ACTIVE Register
    pub mod iactr3 {
        ///Register `IACTR3` writer
        pub type W = crate::W<IACTR3_SPEC>;
        ///Field `IACTS` writer - IACTS
        pub type IACTS_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl W {
            ///Bits 0:31 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts(&mut self) -> IACTS_W<IACTR3_SPEC> {
                IACTS_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt ACTIVE Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr3::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IACTR3_SPEC;
        impl crate::RegisterSpec for IACTR3_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iactr3::W`](W) writer structure
        impl crate::Writable for IACTR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IACTR3 to value 0
        impl crate::Resettable for IACTR3_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IACTR4 (w) register accessor: Interrupt ACTIVE Register
    ///
    ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr4::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iactr4`]
    ///module
    pub type IACTR4 = crate::Reg<iactr4::IACTR4_SPEC>;
    ///Interrupt ACTIVE Register
    pub mod iactr4 {
        ///Register `IACTR4` writer
        pub type W = crate::W<IACTR4_SPEC>;
        ///Field `IACTS` writer - IACTS
        pub type IACTS_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
        impl W {
            ///Bits 0:7 - IACTS
            #[inline(always)]
            #[must_use]
            pub fn iacts(&mut self) -> IACTS_W<IACTR4_SPEC> {
                IACTS_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt ACTIVE Register
        ///
        ///You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iactr4::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IACTR4_SPEC;
        impl crate::RegisterSpec for IACTR4_SPEC {
            type Ux = u32;
        }
        ///`write(|w| ..)` method takes [`iactr4::W`](W) writer structure
        impl crate::Writable for IACTR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets IACTR4 to value 0
        impl crate::Resettable for IACTR4_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///IPRIOR0 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior0`]
    ///module
    pub type IPRIOR0 = crate::Reg<iprior0::IPRIOR0_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior0 {
        ///Register `IPRIOR0` reader
        pub type R = crate::R<IPRIOR0_SPEC>;
        ///Register `IPRIOR0` writer
        pub type W = crate::W<IPRIOR0_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR0_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR0_SPEC;
        impl crate::RegisterSpec for IPRIOR0_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior0::R`](R) reader structure
        impl crate::Readable for IPRIOR0_SPEC {}
        ///`write(|w| ..)` method takes [`iprior0::W`](W) writer structure
        impl crate::Writable for IPRIOR0_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR0 to value 0
        impl crate::Resettable for IPRIOR0_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR1 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior1`]
    ///module
    pub type IPRIOR1 = crate::Reg<iprior1::IPRIOR1_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior1 {
        ///Register `IPRIOR1` reader
        pub type R = crate::R<IPRIOR1_SPEC>;
        ///Register `IPRIOR1` writer
        pub type W = crate::W<IPRIOR1_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR1_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR1_SPEC;
        impl crate::RegisterSpec for IPRIOR1_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior1::R`](R) reader structure
        impl crate::Readable for IPRIOR1_SPEC {}
        ///`write(|w| ..)` method takes [`iprior1::W`](W) writer structure
        impl crate::Writable for IPRIOR1_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR1 to value 0
        impl crate::Resettable for IPRIOR1_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR2 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior2`]
    ///module
    pub type IPRIOR2 = crate::Reg<iprior2::IPRIOR2_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior2 {
        ///Register `IPRIOR2` reader
        pub type R = crate::R<IPRIOR2_SPEC>;
        ///Register `IPRIOR2` writer
        pub type W = crate::W<IPRIOR2_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR2_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR2_SPEC;
        impl crate::RegisterSpec for IPRIOR2_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior2::R`](R) reader structure
        impl crate::Readable for IPRIOR2_SPEC {}
        ///`write(|w| ..)` method takes [`iprior2::W`](W) writer structure
        impl crate::Writable for IPRIOR2_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR2 to value 0
        impl crate::Resettable for IPRIOR2_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR3 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior3`]
    ///module
    pub type IPRIOR3 = crate::Reg<iprior3::IPRIOR3_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior3 {
        ///Register `IPRIOR3` reader
        pub type R = crate::R<IPRIOR3_SPEC>;
        ///Register `IPRIOR3` writer
        pub type W = crate::W<IPRIOR3_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR3_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR3_SPEC;
        impl crate::RegisterSpec for IPRIOR3_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior3::R`](R) reader structure
        impl crate::Readable for IPRIOR3_SPEC {}
        ///`write(|w| ..)` method takes [`iprior3::W`](W) writer structure
        impl crate::Writable for IPRIOR3_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR3 to value 0
        impl crate::Resettable for IPRIOR3_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR4 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior4::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior4::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior4`]
    ///module
    pub type IPRIOR4 = crate::Reg<iprior4::IPRIOR4_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior4 {
        ///Register `IPRIOR4` reader
        pub type R = crate::R<IPRIOR4_SPEC>;
        ///Register `IPRIOR4` writer
        pub type W = crate::W<IPRIOR4_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR4_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR4_SPEC;
        impl crate::RegisterSpec for IPRIOR4_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior4::R`](R) reader structure
        impl crate::Readable for IPRIOR4_SPEC {}
        ///`write(|w| ..)` method takes [`iprior4::W`](W) writer structure
        impl crate::Writable for IPRIOR4_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR4 to value 0
        impl crate::Resettable for IPRIOR4_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR5 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior5::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior5::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior5`]
    ///module
    pub type IPRIOR5 = crate::Reg<iprior5::IPRIOR5_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior5 {
        ///Register `IPRIOR5` reader
        pub type R = crate::R<IPRIOR5_SPEC>;
        ///Register `IPRIOR5` writer
        pub type W = crate::W<IPRIOR5_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR5_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR5_SPEC;
        impl crate::RegisterSpec for IPRIOR5_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior5::R`](R) reader structure
        impl crate::Readable for IPRIOR5_SPEC {}
        ///`write(|w| ..)` method takes [`iprior5::W`](W) writer structure
        impl crate::Writable for IPRIOR5_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR5 to value 0
        impl crate::Resettable for IPRIOR5_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR6 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior6::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior6::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior6`]
    ///module
    pub type IPRIOR6 = crate::Reg<iprior6::IPRIOR6_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior6 {
        ///Register `IPRIOR6` reader
        pub type R = crate::R<IPRIOR6_SPEC>;
        ///Register `IPRIOR6` writer
        pub type W = crate::W<IPRIOR6_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR6_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior6::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior6::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR6_SPEC;
        impl crate::RegisterSpec for IPRIOR6_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior6::R`](R) reader structure
        impl crate::Readable for IPRIOR6_SPEC {}
        ///`write(|w| ..)` method takes [`iprior6::W`](W) writer structure
        impl crate::Writable for IPRIOR6_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR6 to value 0
        impl crate::Resettable for IPRIOR6_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR7 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior7::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior7::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior7`]
    ///module
    pub type IPRIOR7 = crate::Reg<iprior7::IPRIOR7_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior7 {
        ///Register `IPRIOR7` reader
        pub type R = crate::R<IPRIOR7_SPEC>;
        ///Register `IPRIOR7` writer
        pub type W = crate::W<IPRIOR7_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR7_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior7::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior7::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR7_SPEC;
        impl crate::RegisterSpec for IPRIOR7_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior7::R`](R) reader structure
        impl crate::Readable for IPRIOR7_SPEC {}
        ///`write(|w| ..)` method takes [`iprior7::W`](W) writer structure
        impl crate::Writable for IPRIOR7_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR7 to value 0
        impl crate::Resettable for IPRIOR7_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR8 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior8::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior8::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior8`]
    ///module
    pub type IPRIOR8 = crate::Reg<iprior8::IPRIOR8_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior8 {
        ///Register `IPRIOR8` reader
        pub type R = crate::R<IPRIOR8_SPEC>;
        ///Register `IPRIOR8` writer
        pub type W = crate::W<IPRIOR8_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR8_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior8::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior8::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR8_SPEC;
        impl crate::RegisterSpec for IPRIOR8_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior8::R`](R) reader structure
        impl crate::Readable for IPRIOR8_SPEC {}
        ///`write(|w| ..)` method takes [`iprior8::W`](W) writer structure
        impl crate::Writable for IPRIOR8_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR8 to value 0
        impl crate::Resettable for IPRIOR8_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR9 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior9::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior9::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior9`]
    ///module
    pub type IPRIOR9 = crate::Reg<iprior9::IPRIOR9_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior9 {
        ///Register `IPRIOR9` reader
        pub type R = crate::R<IPRIOR9_SPEC>;
        ///Register `IPRIOR9` writer
        pub type W = crate::W<IPRIOR9_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR9_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior9::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior9::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR9_SPEC;
        impl crate::RegisterSpec for IPRIOR9_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior9::R`](R) reader structure
        impl crate::Readable for IPRIOR9_SPEC {}
        ///`write(|w| ..)` method takes [`iprior9::W`](W) writer structure
        impl crate::Writable for IPRIOR9_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR9 to value 0
        impl crate::Resettable for IPRIOR9_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR10 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior10::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior10::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior10`]
    ///module
    pub type IPRIOR10 = crate::Reg<iprior10::IPRIOR10_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior10 {
        ///Register `IPRIOR10` reader
        pub type R = crate::R<IPRIOR10_SPEC>;
        ///Register `IPRIOR10` writer
        pub type W = crate::W<IPRIOR10_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR10_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior10::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior10::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR10_SPEC;
        impl crate::RegisterSpec for IPRIOR10_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior10::R`](R) reader structure
        impl crate::Readable for IPRIOR10_SPEC {}
        ///`write(|w| ..)` method takes [`iprior10::W`](W) writer structure
        impl crate::Writable for IPRIOR10_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR10 to value 0
        impl crate::Resettable for IPRIOR10_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR11 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior11::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior11::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior11`]
    ///module
    pub type IPRIOR11 = crate::Reg<iprior11::IPRIOR11_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior11 {
        ///Register `IPRIOR11` reader
        pub type R = crate::R<IPRIOR11_SPEC>;
        ///Register `IPRIOR11` writer
        pub type W = crate::W<IPRIOR11_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR11_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior11::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior11::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR11_SPEC;
        impl crate::RegisterSpec for IPRIOR11_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior11::R`](R) reader structure
        impl crate::Readable for IPRIOR11_SPEC {}
        ///`write(|w| ..)` method takes [`iprior11::W`](W) writer structure
        impl crate::Writable for IPRIOR11_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR11 to value 0
        impl crate::Resettable for IPRIOR11_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR12 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior12::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior12::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior12`]
    ///module
    pub type IPRIOR12 = crate::Reg<iprior12::IPRIOR12_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior12 {
        ///Register `IPRIOR12` reader
        pub type R = crate::R<IPRIOR12_SPEC>;
        ///Register `IPRIOR12` writer
        pub type W = crate::W<IPRIOR12_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR12_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior12::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior12::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR12_SPEC;
        impl crate::RegisterSpec for IPRIOR12_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior12::R`](R) reader structure
        impl crate::Readable for IPRIOR12_SPEC {}
        ///`write(|w| ..)` method takes [`iprior12::W`](W) writer structure
        impl crate::Writable for IPRIOR12_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR12 to value 0
        impl crate::Resettable for IPRIOR12_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR13 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior13::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior13::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior13`]
    ///module
    pub type IPRIOR13 = crate::Reg<iprior13::IPRIOR13_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior13 {
        ///Register `IPRIOR13` reader
        pub type R = crate::R<IPRIOR13_SPEC>;
        ///Register `IPRIOR13` writer
        pub type W = crate::W<IPRIOR13_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR13_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior13::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior13::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR13_SPEC;
        impl crate::RegisterSpec for IPRIOR13_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior13::R`](R) reader structure
        impl crate::Readable for IPRIOR13_SPEC {}
        ///`write(|w| ..)` method takes [`iprior13::W`](W) writer structure
        impl crate::Writable for IPRIOR13_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR13 to value 0
        impl crate::Resettable for IPRIOR13_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR14 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior14::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior14::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior14`]
    ///module
    pub type IPRIOR14 = crate::Reg<iprior14::IPRIOR14_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior14 {
        ///Register `IPRIOR14` reader
        pub type R = crate::R<IPRIOR14_SPEC>;
        ///Register `IPRIOR14` writer
        pub type W = crate::W<IPRIOR14_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR14_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior14::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior14::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR14_SPEC;
        impl crate::RegisterSpec for IPRIOR14_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior14::R`](R) reader structure
        impl crate::Readable for IPRIOR14_SPEC {}
        ///`write(|w| ..)` method takes [`iprior14::W`](W) writer structure
        impl crate::Writable for IPRIOR14_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR14 to value 0
        impl crate::Resettable for IPRIOR14_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR15 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior15::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior15::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior15`]
    ///module
    pub type IPRIOR15 = crate::Reg<iprior15::IPRIOR15_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior15 {
        ///Register `IPRIOR15` reader
        pub type R = crate::R<IPRIOR15_SPEC>;
        ///Register `IPRIOR15` writer
        pub type W = crate::W<IPRIOR15_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR15_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior15::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior15::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR15_SPEC;
        impl crate::RegisterSpec for IPRIOR15_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior15::R`](R) reader structure
        impl crate::Readable for IPRIOR15_SPEC {}
        ///`write(|w| ..)` method takes [`iprior15::W`](W) writer structure
        impl crate::Writable for IPRIOR15_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR15 to value 0
        impl crate::Resettable for IPRIOR15_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR16 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior16::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior16::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior16`]
    ///module
    pub type IPRIOR16 = crate::Reg<iprior16::IPRIOR16_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior16 {
        ///Register `IPRIOR16` reader
        pub type R = crate::R<IPRIOR16_SPEC>;
        ///Register `IPRIOR16` writer
        pub type W = crate::W<IPRIOR16_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR16_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior16::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior16::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR16_SPEC;
        impl crate::RegisterSpec for IPRIOR16_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior16::R`](R) reader structure
        impl crate::Readable for IPRIOR16_SPEC {}
        ///`write(|w| ..)` method takes [`iprior16::W`](W) writer structure
        impl crate::Writable for IPRIOR16_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR16 to value 0
        impl crate::Resettable for IPRIOR16_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR17 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior17::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior17::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior17`]
    ///module
    pub type IPRIOR17 = crate::Reg<iprior17::IPRIOR17_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior17 {
        ///Register `IPRIOR17` reader
        pub type R = crate::R<IPRIOR17_SPEC>;
        ///Register `IPRIOR17` writer
        pub type W = crate::W<IPRIOR17_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR17_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior17::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior17::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR17_SPEC;
        impl crate::RegisterSpec for IPRIOR17_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior17::R`](R) reader structure
        impl crate::Readable for IPRIOR17_SPEC {}
        ///`write(|w| ..)` method takes [`iprior17::W`](W) writer structure
        impl crate::Writable for IPRIOR17_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR17 to value 0
        impl crate::Resettable for IPRIOR17_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR18 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior18::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior18::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior18`]
    ///module
    pub type IPRIOR18 = crate::Reg<iprior18::IPRIOR18_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior18 {
        ///Register `IPRIOR18` reader
        pub type R = crate::R<IPRIOR18_SPEC>;
        ///Register `IPRIOR18` writer
        pub type W = crate::W<IPRIOR18_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR18_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior18::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior18::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR18_SPEC;
        impl crate::RegisterSpec for IPRIOR18_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior18::R`](R) reader structure
        impl crate::Readable for IPRIOR18_SPEC {}
        ///`write(|w| ..)` method takes [`iprior18::W`](W) writer structure
        impl crate::Writable for IPRIOR18_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR18 to value 0
        impl crate::Resettable for IPRIOR18_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR19 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior19::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior19::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior19`]
    ///module
    pub type IPRIOR19 = crate::Reg<iprior19::IPRIOR19_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior19 {
        ///Register `IPRIOR19` reader
        pub type R = crate::R<IPRIOR19_SPEC>;
        ///Register `IPRIOR19` writer
        pub type W = crate::W<IPRIOR19_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR19_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior19::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior19::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR19_SPEC;
        impl crate::RegisterSpec for IPRIOR19_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior19::R`](R) reader structure
        impl crate::Readable for IPRIOR19_SPEC {}
        ///`write(|w| ..)` method takes [`iprior19::W`](W) writer structure
        impl crate::Writable for IPRIOR19_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR19 to value 0
        impl crate::Resettable for IPRIOR19_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR20 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior20::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior20::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior20`]
    ///module
    pub type IPRIOR20 = crate::Reg<iprior20::IPRIOR20_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior20 {
        ///Register `IPRIOR20` reader
        pub type R = crate::R<IPRIOR20_SPEC>;
        ///Register `IPRIOR20` writer
        pub type W = crate::W<IPRIOR20_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR20_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior20::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior20::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR20_SPEC;
        impl crate::RegisterSpec for IPRIOR20_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior20::R`](R) reader structure
        impl crate::Readable for IPRIOR20_SPEC {}
        ///`write(|w| ..)` method takes [`iprior20::W`](W) writer structure
        impl crate::Writable for IPRIOR20_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR20 to value 0
        impl crate::Resettable for IPRIOR20_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR21 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior21::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior21::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior21`]
    ///module
    pub type IPRIOR21 = crate::Reg<iprior21::IPRIOR21_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior21 {
        ///Register `IPRIOR21` reader
        pub type R = crate::R<IPRIOR21_SPEC>;
        ///Register `IPRIOR21` writer
        pub type W = crate::W<IPRIOR21_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR21_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior21::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior21::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR21_SPEC;
        impl crate::RegisterSpec for IPRIOR21_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior21::R`](R) reader structure
        impl crate::Readable for IPRIOR21_SPEC {}
        ///`write(|w| ..)` method takes [`iprior21::W`](W) writer structure
        impl crate::Writable for IPRIOR21_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR21 to value 0
        impl crate::Resettable for IPRIOR21_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR22 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior22::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior22::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior22`]
    ///module
    pub type IPRIOR22 = crate::Reg<iprior22::IPRIOR22_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior22 {
        ///Register `IPRIOR22` reader
        pub type R = crate::R<IPRIOR22_SPEC>;
        ///Register `IPRIOR22` writer
        pub type W = crate::W<IPRIOR22_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR22_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior22::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior22::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR22_SPEC;
        impl crate::RegisterSpec for IPRIOR22_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior22::R`](R) reader structure
        impl crate::Readable for IPRIOR22_SPEC {}
        ///`write(|w| ..)` method takes [`iprior22::W`](W) writer structure
        impl crate::Writable for IPRIOR22_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR22 to value 0
        impl crate::Resettable for IPRIOR22_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR23 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior23::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior23::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior23`]
    ///module
    pub type IPRIOR23 = crate::Reg<iprior23::IPRIOR23_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior23 {
        ///Register `IPRIOR23` reader
        pub type R = crate::R<IPRIOR23_SPEC>;
        ///Register `IPRIOR23` writer
        pub type W = crate::W<IPRIOR23_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR23_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior23::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior23::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR23_SPEC;
        impl crate::RegisterSpec for IPRIOR23_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior23::R`](R) reader structure
        impl crate::Readable for IPRIOR23_SPEC {}
        ///`write(|w| ..)` method takes [`iprior23::W`](W) writer structure
        impl crate::Writable for IPRIOR23_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR23 to value 0
        impl crate::Resettable for IPRIOR23_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR24 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior24::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior24::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior24`]
    ///module
    pub type IPRIOR24 = crate::Reg<iprior24::IPRIOR24_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior24 {
        ///Register `IPRIOR24` reader
        pub type R = crate::R<IPRIOR24_SPEC>;
        ///Register `IPRIOR24` writer
        pub type W = crate::W<IPRIOR24_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR24_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior24::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior24::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR24_SPEC;
        impl crate::RegisterSpec for IPRIOR24_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior24::R`](R) reader structure
        impl crate::Readable for IPRIOR24_SPEC {}
        ///`write(|w| ..)` method takes [`iprior24::W`](W) writer structure
        impl crate::Writable for IPRIOR24_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR24 to value 0
        impl crate::Resettable for IPRIOR24_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR25 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior25::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior25::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior25`]
    ///module
    pub type IPRIOR25 = crate::Reg<iprior25::IPRIOR25_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior25 {
        ///Register `IPRIOR25` reader
        pub type R = crate::R<IPRIOR25_SPEC>;
        ///Register `IPRIOR25` writer
        pub type W = crate::W<IPRIOR25_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR25_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior25::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior25::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR25_SPEC;
        impl crate::RegisterSpec for IPRIOR25_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior25::R`](R) reader structure
        impl crate::Readable for IPRIOR25_SPEC {}
        ///`write(|w| ..)` method takes [`iprior25::W`](W) writer structure
        impl crate::Writable for IPRIOR25_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR25 to value 0
        impl crate::Resettable for IPRIOR25_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR26 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior26::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior26::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior26`]
    ///module
    pub type IPRIOR26 = crate::Reg<iprior26::IPRIOR26_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior26 {
        ///Register `IPRIOR26` reader
        pub type R = crate::R<IPRIOR26_SPEC>;
        ///Register `IPRIOR26` writer
        pub type W = crate::W<IPRIOR26_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR26_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior26::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior26::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR26_SPEC;
        impl crate::RegisterSpec for IPRIOR26_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior26::R`](R) reader structure
        impl crate::Readable for IPRIOR26_SPEC {}
        ///`write(|w| ..)` method takes [`iprior26::W`](W) writer structure
        impl crate::Writable for IPRIOR26_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR26 to value 0
        impl crate::Resettable for IPRIOR26_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR27 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior27::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior27::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior27`]
    ///module
    pub type IPRIOR27 = crate::Reg<iprior27::IPRIOR27_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior27 {
        ///Register `IPRIOR27` reader
        pub type R = crate::R<IPRIOR27_SPEC>;
        ///Register `IPRIOR27` writer
        pub type W = crate::W<IPRIOR27_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR27_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior27::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior27::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR27_SPEC;
        impl crate::RegisterSpec for IPRIOR27_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior27::R`](R) reader structure
        impl crate::Readable for IPRIOR27_SPEC {}
        ///`write(|w| ..)` method takes [`iprior27::W`](W) writer structure
        impl crate::Writable for IPRIOR27_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR27 to value 0
        impl crate::Resettable for IPRIOR27_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR28 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior28::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior28::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior28`]
    ///module
    pub type IPRIOR28 = crate::Reg<iprior28::IPRIOR28_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior28 {
        ///Register `IPRIOR28` reader
        pub type R = crate::R<IPRIOR28_SPEC>;
        ///Register `IPRIOR28` writer
        pub type W = crate::W<IPRIOR28_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR28_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior28::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior28::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR28_SPEC;
        impl crate::RegisterSpec for IPRIOR28_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior28::R`](R) reader structure
        impl crate::Readable for IPRIOR28_SPEC {}
        ///`write(|w| ..)` method takes [`iprior28::W`](W) writer structure
        impl crate::Writable for IPRIOR28_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR28 to value 0
        impl crate::Resettable for IPRIOR28_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR29 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior29::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior29::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior29`]
    ///module
    pub type IPRIOR29 = crate::Reg<iprior29::IPRIOR29_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior29 {
        ///Register `IPRIOR29` reader
        pub type R = crate::R<IPRIOR29_SPEC>;
        ///Register `IPRIOR29` writer
        pub type W = crate::W<IPRIOR29_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR29_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior29::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior29::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR29_SPEC;
        impl crate::RegisterSpec for IPRIOR29_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior29::R`](R) reader structure
        impl crate::Readable for IPRIOR29_SPEC {}
        ///`write(|w| ..)` method takes [`iprior29::W`](W) writer structure
        impl crate::Writable for IPRIOR29_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR29 to value 0
        impl crate::Resettable for IPRIOR29_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR30 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior30::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior30::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior30`]
    ///module
    pub type IPRIOR30 = crate::Reg<iprior30::IPRIOR30_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior30 {
        ///Register `IPRIOR30` reader
        pub type R = crate::R<IPRIOR30_SPEC>;
        ///Register `IPRIOR30` writer
        pub type W = crate::W<IPRIOR30_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR30_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior30::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior30::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR30_SPEC;
        impl crate::RegisterSpec for IPRIOR30_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior30::R`](R) reader structure
        impl crate::Readable for IPRIOR30_SPEC {}
        ///`write(|w| ..)` method takes [`iprior30::W`](W) writer structure
        impl crate::Writable for IPRIOR30_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR30 to value 0
        impl crate::Resettable for IPRIOR30_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR31 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior31::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior31::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior31`]
    ///module
    pub type IPRIOR31 = crate::Reg<iprior31::IPRIOR31_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior31 {
        ///Register `IPRIOR31` reader
        pub type R = crate::R<IPRIOR31_SPEC>;
        ///Register `IPRIOR31` writer
        pub type W = crate::W<IPRIOR31_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR31_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior31::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior31::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR31_SPEC;
        impl crate::RegisterSpec for IPRIOR31_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior31::R`](R) reader structure
        impl crate::Readable for IPRIOR31_SPEC {}
        ///`write(|w| ..)` method takes [`iprior31::W`](W) writer structure
        impl crate::Writable for IPRIOR31_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR31 to value 0
        impl crate::Resettable for IPRIOR31_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR32 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior32::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior32::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior32`]
    ///module
    pub type IPRIOR32 = crate::Reg<iprior32::IPRIOR32_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior32 {
        ///Register `IPRIOR32` reader
        pub type R = crate::R<IPRIOR32_SPEC>;
        ///Register `IPRIOR32` writer
        pub type W = crate::W<IPRIOR32_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR32_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior32::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior32::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR32_SPEC;
        impl crate::RegisterSpec for IPRIOR32_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior32::R`](R) reader structure
        impl crate::Readable for IPRIOR32_SPEC {}
        ///`write(|w| ..)` method takes [`iprior32::W`](W) writer structure
        impl crate::Writable for IPRIOR32_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR32 to value 0
        impl crate::Resettable for IPRIOR32_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR33 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior33::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior33::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior33`]
    ///module
    pub type IPRIOR33 = crate::Reg<iprior33::IPRIOR33_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior33 {
        ///Register `IPRIOR33` reader
        pub type R = crate::R<IPRIOR33_SPEC>;
        ///Register `IPRIOR33` writer
        pub type W = crate::W<IPRIOR33_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR33_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior33::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior33::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR33_SPEC;
        impl crate::RegisterSpec for IPRIOR33_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior33::R`](R) reader structure
        impl crate::Readable for IPRIOR33_SPEC {}
        ///`write(|w| ..)` method takes [`iprior33::W`](W) writer structure
        impl crate::Writable for IPRIOR33_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR33 to value 0
        impl crate::Resettable for IPRIOR33_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR34 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior34::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior34::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior34`]
    ///module
    pub type IPRIOR34 = crate::Reg<iprior34::IPRIOR34_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior34 {
        ///Register `IPRIOR34` reader
        pub type R = crate::R<IPRIOR34_SPEC>;
        ///Register `IPRIOR34` writer
        pub type W = crate::W<IPRIOR34_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR34_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior34::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior34::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR34_SPEC;
        impl crate::RegisterSpec for IPRIOR34_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior34::R`](R) reader structure
        impl crate::Readable for IPRIOR34_SPEC {}
        ///`write(|w| ..)` method takes [`iprior34::W`](W) writer structure
        impl crate::Writable for IPRIOR34_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR34 to value 0
        impl crate::Resettable for IPRIOR34_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR35 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior35::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior35::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior35`]
    ///module
    pub type IPRIOR35 = crate::Reg<iprior35::IPRIOR35_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior35 {
        ///Register `IPRIOR35` reader
        pub type R = crate::R<IPRIOR35_SPEC>;
        ///Register `IPRIOR35` writer
        pub type W = crate::W<IPRIOR35_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR35_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior35::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior35::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR35_SPEC;
        impl crate::RegisterSpec for IPRIOR35_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior35::R`](R) reader structure
        impl crate::Readable for IPRIOR35_SPEC {}
        ///`write(|w| ..)` method takes [`iprior35::W`](W) writer structure
        impl crate::Writable for IPRIOR35_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR35 to value 0
        impl crate::Resettable for IPRIOR35_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR36 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior36::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior36::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior36`]
    ///module
    pub type IPRIOR36 = crate::Reg<iprior36::IPRIOR36_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior36 {
        ///Register `IPRIOR36` reader
        pub type R = crate::R<IPRIOR36_SPEC>;
        ///Register `IPRIOR36` writer
        pub type W = crate::W<IPRIOR36_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR36_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior36::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior36::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR36_SPEC;
        impl crate::RegisterSpec for IPRIOR36_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior36::R`](R) reader structure
        impl crate::Readable for IPRIOR36_SPEC {}
        ///`write(|w| ..)` method takes [`iprior36::W`](W) writer structure
        impl crate::Writable for IPRIOR36_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR36 to value 0
        impl crate::Resettable for IPRIOR36_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR37 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior37::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior37::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior37`]
    ///module
    pub type IPRIOR37 = crate::Reg<iprior37::IPRIOR37_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior37 {
        ///Register `IPRIOR37` reader
        pub type R = crate::R<IPRIOR37_SPEC>;
        ///Register `IPRIOR37` writer
        pub type W = crate::W<IPRIOR37_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR37_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior37::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior37::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR37_SPEC;
        impl crate::RegisterSpec for IPRIOR37_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior37::R`](R) reader structure
        impl crate::Readable for IPRIOR37_SPEC {}
        ///`write(|w| ..)` method takes [`iprior37::W`](W) writer structure
        impl crate::Writable for IPRIOR37_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR37 to value 0
        impl crate::Resettable for IPRIOR37_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR38 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior38::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior38::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior38`]
    ///module
    pub type IPRIOR38 = crate::Reg<iprior38::IPRIOR38_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior38 {
        ///Register `IPRIOR38` reader
        pub type R = crate::R<IPRIOR38_SPEC>;
        ///Register `IPRIOR38` writer
        pub type W = crate::W<IPRIOR38_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR38_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior38::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior38::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR38_SPEC;
        impl crate::RegisterSpec for IPRIOR38_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior38::R`](R) reader structure
        impl crate::Readable for IPRIOR38_SPEC {}
        ///`write(|w| ..)` method takes [`iprior38::W`](W) writer structure
        impl crate::Writable for IPRIOR38_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR38 to value 0
        impl crate::Resettable for IPRIOR38_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR39 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior39::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior39::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior39`]
    ///module
    pub type IPRIOR39 = crate::Reg<iprior39::IPRIOR39_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior39 {
        ///Register `IPRIOR39` reader
        pub type R = crate::R<IPRIOR39_SPEC>;
        ///Register `IPRIOR39` writer
        pub type W = crate::W<IPRIOR39_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR39_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior39::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior39::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR39_SPEC;
        impl crate::RegisterSpec for IPRIOR39_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior39::R`](R) reader structure
        impl crate::Readable for IPRIOR39_SPEC {}
        ///`write(|w| ..)` method takes [`iprior39::W`](W) writer structure
        impl crate::Writable for IPRIOR39_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR39 to value 0
        impl crate::Resettable for IPRIOR39_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR40 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior40::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior40::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior40`]
    ///module
    pub type IPRIOR40 = crate::Reg<iprior40::IPRIOR40_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior40 {
        ///Register `IPRIOR40` reader
        pub type R = crate::R<IPRIOR40_SPEC>;
        ///Register `IPRIOR40` writer
        pub type W = crate::W<IPRIOR40_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR40_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior40::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior40::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR40_SPEC;
        impl crate::RegisterSpec for IPRIOR40_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior40::R`](R) reader structure
        impl crate::Readable for IPRIOR40_SPEC {}
        ///`write(|w| ..)` method takes [`iprior40::W`](W) writer structure
        impl crate::Writable for IPRIOR40_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR40 to value 0
        impl crate::Resettable for IPRIOR40_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR41 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior41::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior41::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior41`]
    ///module
    pub type IPRIOR41 = crate::Reg<iprior41::IPRIOR41_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior41 {
        ///Register `IPRIOR41` reader
        pub type R = crate::R<IPRIOR41_SPEC>;
        ///Register `IPRIOR41` writer
        pub type W = crate::W<IPRIOR41_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR41_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior41::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior41::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR41_SPEC;
        impl crate::RegisterSpec for IPRIOR41_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior41::R`](R) reader structure
        impl crate::Readable for IPRIOR41_SPEC {}
        ///`write(|w| ..)` method takes [`iprior41::W`](W) writer structure
        impl crate::Writable for IPRIOR41_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR41 to value 0
        impl crate::Resettable for IPRIOR41_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR42 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior42::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior42::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior42`]
    ///module
    pub type IPRIOR42 = crate::Reg<iprior42::IPRIOR42_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior42 {
        ///Register `IPRIOR42` reader
        pub type R = crate::R<IPRIOR42_SPEC>;
        ///Register `IPRIOR42` writer
        pub type W = crate::W<IPRIOR42_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR42_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior42::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior42::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR42_SPEC;
        impl crate::RegisterSpec for IPRIOR42_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior42::R`](R) reader structure
        impl crate::Readable for IPRIOR42_SPEC {}
        ///`write(|w| ..)` method takes [`iprior42::W`](W) writer structure
        impl crate::Writable for IPRIOR42_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR42 to value 0
        impl crate::Resettable for IPRIOR42_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR43 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior43::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior43::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior43`]
    ///module
    pub type IPRIOR43 = crate::Reg<iprior43::IPRIOR43_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior43 {
        ///Register `IPRIOR43` reader
        pub type R = crate::R<IPRIOR43_SPEC>;
        ///Register `IPRIOR43` writer
        pub type W = crate::W<IPRIOR43_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR43_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior43::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior43::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR43_SPEC;
        impl crate::RegisterSpec for IPRIOR43_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior43::R`](R) reader structure
        impl crate::Readable for IPRIOR43_SPEC {}
        ///`write(|w| ..)` method takes [`iprior43::W`](W) writer structure
        impl crate::Writable for IPRIOR43_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR43 to value 0
        impl crate::Resettable for IPRIOR43_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR44 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior44::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior44::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior44`]
    ///module
    pub type IPRIOR44 = crate::Reg<iprior44::IPRIOR44_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior44 {
        ///Register `IPRIOR44` reader
        pub type R = crate::R<IPRIOR44_SPEC>;
        ///Register `IPRIOR44` writer
        pub type W = crate::W<IPRIOR44_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR44_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior44::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior44::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR44_SPEC;
        impl crate::RegisterSpec for IPRIOR44_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior44::R`](R) reader structure
        impl crate::Readable for IPRIOR44_SPEC {}
        ///`write(|w| ..)` method takes [`iprior44::W`](W) writer structure
        impl crate::Writable for IPRIOR44_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR44 to value 0
        impl crate::Resettable for IPRIOR44_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR45 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior45::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior45::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior45`]
    ///module
    pub type IPRIOR45 = crate::Reg<iprior45::IPRIOR45_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior45 {
        ///Register `IPRIOR45` reader
        pub type R = crate::R<IPRIOR45_SPEC>;
        ///Register `IPRIOR45` writer
        pub type W = crate::W<IPRIOR45_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR45_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior45::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior45::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR45_SPEC;
        impl crate::RegisterSpec for IPRIOR45_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior45::R`](R) reader structure
        impl crate::Readable for IPRIOR45_SPEC {}
        ///`write(|w| ..)` method takes [`iprior45::W`](W) writer structure
        impl crate::Writable for IPRIOR45_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR45 to value 0
        impl crate::Resettable for IPRIOR45_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR46 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior46::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior46::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior46`]
    ///module
    pub type IPRIOR46 = crate::Reg<iprior46::IPRIOR46_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior46 {
        ///Register `IPRIOR46` reader
        pub type R = crate::R<IPRIOR46_SPEC>;
        ///Register `IPRIOR46` writer
        pub type W = crate::W<IPRIOR46_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR46_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior46::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior46::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR46_SPEC;
        impl crate::RegisterSpec for IPRIOR46_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior46::R`](R) reader structure
        impl crate::Readable for IPRIOR46_SPEC {}
        ///`write(|w| ..)` method takes [`iprior46::W`](W) writer structure
        impl crate::Writable for IPRIOR46_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR46 to value 0
        impl crate::Resettable for IPRIOR46_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR47 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior47::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior47::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior47`]
    ///module
    pub type IPRIOR47 = crate::Reg<iprior47::IPRIOR47_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior47 {
        ///Register `IPRIOR47` reader
        pub type R = crate::R<IPRIOR47_SPEC>;
        ///Register `IPRIOR47` writer
        pub type W = crate::W<IPRIOR47_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR47_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior47::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior47::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR47_SPEC;
        impl crate::RegisterSpec for IPRIOR47_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior47::R`](R) reader structure
        impl crate::Readable for IPRIOR47_SPEC {}
        ///`write(|w| ..)` method takes [`iprior47::W`](W) writer structure
        impl crate::Writable for IPRIOR47_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR47 to value 0
        impl crate::Resettable for IPRIOR47_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR48 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior48::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior48::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior48`]
    ///module
    pub type IPRIOR48 = crate::Reg<iprior48::IPRIOR48_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior48 {
        ///Register `IPRIOR48` reader
        pub type R = crate::R<IPRIOR48_SPEC>;
        ///Register `IPRIOR48` writer
        pub type W = crate::W<IPRIOR48_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR48_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior48::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior48::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR48_SPEC;
        impl crate::RegisterSpec for IPRIOR48_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior48::R`](R) reader structure
        impl crate::Readable for IPRIOR48_SPEC {}
        ///`write(|w| ..)` method takes [`iprior48::W`](W) writer structure
        impl crate::Writable for IPRIOR48_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR48 to value 0
        impl crate::Resettable for IPRIOR48_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR49 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior49::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior49::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior49`]
    ///module
    pub type IPRIOR49 = crate::Reg<iprior49::IPRIOR49_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior49 {
        ///Register `IPRIOR49` reader
        pub type R = crate::R<IPRIOR49_SPEC>;
        ///Register `IPRIOR49` writer
        pub type W = crate::W<IPRIOR49_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR49_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior49::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior49::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR49_SPEC;
        impl crate::RegisterSpec for IPRIOR49_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior49::R`](R) reader structure
        impl crate::Readable for IPRIOR49_SPEC {}
        ///`write(|w| ..)` method takes [`iprior49::W`](W) writer structure
        impl crate::Writable for IPRIOR49_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR49 to value 0
        impl crate::Resettable for IPRIOR49_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR50 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior50::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior50::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior50`]
    ///module
    pub type IPRIOR50 = crate::Reg<iprior50::IPRIOR50_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior50 {
        ///Register `IPRIOR50` reader
        pub type R = crate::R<IPRIOR50_SPEC>;
        ///Register `IPRIOR50` writer
        pub type W = crate::W<IPRIOR50_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR50_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior50::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior50::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR50_SPEC;
        impl crate::RegisterSpec for IPRIOR50_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior50::R`](R) reader structure
        impl crate::Readable for IPRIOR50_SPEC {}
        ///`write(|w| ..)` method takes [`iprior50::W`](W) writer structure
        impl crate::Writable for IPRIOR50_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR50 to value 0
        impl crate::Resettable for IPRIOR50_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR51 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior51::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior51::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior51`]
    ///module
    pub type IPRIOR51 = crate::Reg<iprior51::IPRIOR51_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior51 {
        ///Register `IPRIOR51` reader
        pub type R = crate::R<IPRIOR51_SPEC>;
        ///Register `IPRIOR51` writer
        pub type W = crate::W<IPRIOR51_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR51_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior51::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior51::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR51_SPEC;
        impl crate::RegisterSpec for IPRIOR51_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior51::R`](R) reader structure
        impl crate::Readable for IPRIOR51_SPEC {}
        ///`write(|w| ..)` method takes [`iprior51::W`](W) writer structure
        impl crate::Writable for IPRIOR51_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR51 to value 0
        impl crate::Resettable for IPRIOR51_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR52 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior52::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior52::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior52`]
    ///module
    pub type IPRIOR52 = crate::Reg<iprior52::IPRIOR52_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior52 {
        ///Register `IPRIOR52` reader
        pub type R = crate::R<IPRIOR52_SPEC>;
        ///Register `IPRIOR52` writer
        pub type W = crate::W<IPRIOR52_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR52_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior52::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior52::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR52_SPEC;
        impl crate::RegisterSpec for IPRIOR52_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior52::R`](R) reader structure
        impl crate::Readable for IPRIOR52_SPEC {}
        ///`write(|w| ..)` method takes [`iprior52::W`](W) writer structure
        impl crate::Writable for IPRIOR52_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR52 to value 0
        impl crate::Resettable for IPRIOR52_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR53 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior53::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior53::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior53`]
    ///module
    pub type IPRIOR53 = crate::Reg<iprior53::IPRIOR53_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior53 {
        ///Register `IPRIOR53` reader
        pub type R = crate::R<IPRIOR53_SPEC>;
        ///Register `IPRIOR53` writer
        pub type W = crate::W<IPRIOR53_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR53_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior53::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior53::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR53_SPEC;
        impl crate::RegisterSpec for IPRIOR53_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior53::R`](R) reader structure
        impl crate::Readable for IPRIOR53_SPEC {}
        ///`write(|w| ..)` method takes [`iprior53::W`](W) writer structure
        impl crate::Writable for IPRIOR53_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR53 to value 0
        impl crate::Resettable for IPRIOR53_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR54 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior54::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior54::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior54`]
    ///module
    pub type IPRIOR54 = crate::Reg<iprior54::IPRIOR54_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior54 {
        ///Register `IPRIOR54` reader
        pub type R = crate::R<IPRIOR54_SPEC>;
        ///Register `IPRIOR54` writer
        pub type W = crate::W<IPRIOR54_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR54_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior54::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior54::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR54_SPEC;
        impl crate::RegisterSpec for IPRIOR54_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior54::R`](R) reader structure
        impl crate::Readable for IPRIOR54_SPEC {}
        ///`write(|w| ..)` method takes [`iprior54::W`](W) writer structure
        impl crate::Writable for IPRIOR54_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR54 to value 0
        impl crate::Resettable for IPRIOR54_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR55 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior55::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior55::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior55`]
    ///module
    pub type IPRIOR55 = crate::Reg<iprior55::IPRIOR55_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior55 {
        ///Register `IPRIOR55` reader
        pub type R = crate::R<IPRIOR55_SPEC>;
        ///Register `IPRIOR55` writer
        pub type W = crate::W<IPRIOR55_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR55_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior55::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior55::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR55_SPEC;
        impl crate::RegisterSpec for IPRIOR55_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior55::R`](R) reader structure
        impl crate::Readable for IPRIOR55_SPEC {}
        ///`write(|w| ..)` method takes [`iprior55::W`](W) writer structure
        impl crate::Writable for IPRIOR55_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR55 to value 0
        impl crate::Resettable for IPRIOR55_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR56 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior56::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior56::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior56`]
    ///module
    pub type IPRIOR56 = crate::Reg<iprior56::IPRIOR56_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior56 {
        ///Register `IPRIOR56` reader
        pub type R = crate::R<IPRIOR56_SPEC>;
        ///Register `IPRIOR56` writer
        pub type W = crate::W<IPRIOR56_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR56_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior56::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior56::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR56_SPEC;
        impl crate::RegisterSpec for IPRIOR56_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior56::R`](R) reader structure
        impl crate::Readable for IPRIOR56_SPEC {}
        ///`write(|w| ..)` method takes [`iprior56::W`](W) writer structure
        impl crate::Writable for IPRIOR56_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR56 to value 0
        impl crate::Resettable for IPRIOR56_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR57 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior57::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior57::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior57`]
    ///module
    pub type IPRIOR57 = crate::Reg<iprior57::IPRIOR57_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior57 {
        ///Register `IPRIOR57` reader
        pub type R = crate::R<IPRIOR57_SPEC>;
        ///Register `IPRIOR57` writer
        pub type W = crate::W<IPRIOR57_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR57_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior57::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior57::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR57_SPEC;
        impl crate::RegisterSpec for IPRIOR57_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior57::R`](R) reader structure
        impl crate::Readable for IPRIOR57_SPEC {}
        ///`write(|w| ..)` method takes [`iprior57::W`](W) writer structure
        impl crate::Writable for IPRIOR57_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR57 to value 0
        impl crate::Resettable for IPRIOR57_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR58 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior58::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior58::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior58`]
    ///module
    pub type IPRIOR58 = crate::Reg<iprior58::IPRIOR58_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior58 {
        ///Register `IPRIOR58` reader
        pub type R = crate::R<IPRIOR58_SPEC>;
        ///Register `IPRIOR58` writer
        pub type W = crate::W<IPRIOR58_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR58_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior58::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior58::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR58_SPEC;
        impl crate::RegisterSpec for IPRIOR58_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior58::R`](R) reader structure
        impl crate::Readable for IPRIOR58_SPEC {}
        ///`write(|w| ..)` method takes [`iprior58::W`](W) writer structure
        impl crate::Writable for IPRIOR58_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR58 to value 0
        impl crate::Resettable for IPRIOR58_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR59 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior59::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior59::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior59`]
    ///module
    pub type IPRIOR59 = crate::Reg<iprior59::IPRIOR59_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior59 {
        ///Register `IPRIOR59` reader
        pub type R = crate::R<IPRIOR59_SPEC>;
        ///Register `IPRIOR59` writer
        pub type W = crate::W<IPRIOR59_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR59_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior59::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior59::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR59_SPEC;
        impl crate::RegisterSpec for IPRIOR59_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior59::R`](R) reader structure
        impl crate::Readable for IPRIOR59_SPEC {}
        ///`write(|w| ..)` method takes [`iprior59::W`](W) writer structure
        impl crate::Writable for IPRIOR59_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR59 to value 0
        impl crate::Resettable for IPRIOR59_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR60 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior60::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior60::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior60`]
    ///module
    pub type IPRIOR60 = crate::Reg<iprior60::IPRIOR60_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior60 {
        ///Register `IPRIOR60` reader
        pub type R = crate::R<IPRIOR60_SPEC>;
        ///Register `IPRIOR60` writer
        pub type W = crate::W<IPRIOR60_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR60_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior60::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior60::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR60_SPEC;
        impl crate::RegisterSpec for IPRIOR60_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior60::R`](R) reader structure
        impl crate::Readable for IPRIOR60_SPEC {}
        ///`write(|w| ..)` method takes [`iprior60::W`](W) writer structure
        impl crate::Writable for IPRIOR60_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR60 to value 0
        impl crate::Resettable for IPRIOR60_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR61 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior61::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior61::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior61`]
    ///module
    pub type IPRIOR61 = crate::Reg<iprior61::IPRIOR61_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior61 {
        ///Register `IPRIOR61` reader
        pub type R = crate::R<IPRIOR61_SPEC>;
        ///Register `IPRIOR61` writer
        pub type W = crate::W<IPRIOR61_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR61_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior61::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior61::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR61_SPEC;
        impl crate::RegisterSpec for IPRIOR61_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior61::R`](R) reader structure
        impl crate::Readable for IPRIOR61_SPEC {}
        ///`write(|w| ..)` method takes [`iprior61::W`](W) writer structure
        impl crate::Writable for IPRIOR61_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR61 to value 0
        impl crate::Resettable for IPRIOR61_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR62 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior62::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior62::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior62`]
    ///module
    pub type IPRIOR62 = crate::Reg<iprior62::IPRIOR62_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior62 {
        ///Register `IPRIOR62` reader
        pub type R = crate::R<IPRIOR62_SPEC>;
        ///Register `IPRIOR62` writer
        pub type W = crate::W<IPRIOR62_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR62_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior62::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior62::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR62_SPEC;
        impl crate::RegisterSpec for IPRIOR62_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior62::R`](R) reader structure
        impl crate::Readable for IPRIOR62_SPEC {}
        ///`write(|w| ..)` method takes [`iprior62::W`](W) writer structure
        impl crate::Writable for IPRIOR62_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR62 to value 0
        impl crate::Resettable for IPRIOR62_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///IPRIOR63 (rw) register accessor: Interrupt Priority Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior63::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior63::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@iprior63`]
    ///module
    pub type IPRIOR63 = crate::Reg<iprior63::IPRIOR63_SPEC>;
    ///Interrupt Priority Register
    pub mod iprior63 {
        ///Register `IPRIOR63` reader
        pub type R = crate::R<IPRIOR63_SPEC>;
        ///Register `IPRIOR63` writer
        pub type W = crate::W<IPRIOR63_SPEC>;
        impl core::fmt::Debug for R {
            fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
                write!(f, "{}", self.bits())
            }
        }
        impl core::fmt::Debug for crate::generic::Reg<IPRIOR63_SPEC> {
            fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
                core::fmt::Debug::fmt(&self.read(), f)
            }
        }
        impl W {
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///Interrupt Priority Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`iprior63::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iprior63::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct IPRIOR63_SPEC;
        impl crate::RegisterSpec for IPRIOR63_SPEC {
            type Ux = u8;
        }
        ///`read()` method returns [`iprior63::R`](R) reader structure
        impl crate::Readable for IPRIOR63_SPEC {}
        ///`write(|w| ..)` method takes [`iprior63::W`](W) writer structure
        impl crate::Writable for IPRIOR63_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
        }
        ///`reset()` method sets IPRIOR63 to value 0
        impl crate::Resettable for IPRIOR63_SPEC {
            const RESET_VALUE: u8 = 0;
        }
    }
    ///SCTLR (rw) register accessor: System Control Register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`sctlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sctlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@sctlr`]
    ///module
    pub type SCTLR = crate::Reg<sctlr::SCTLR_SPEC>;
    ///System Control Register
    pub mod sctlr {
        ///Register `SCTLR` reader
        pub type R = crate::R<SCTLR_SPEC>;
        ///Register `SCTLR` writer
        pub type W = crate::W<SCTLR_SPEC>;
        ///Field `SLEEPONEXIT` reader - SLEEPONEXIT
        pub type SLEEPONEXIT_R = crate::BitReader;
        ///Field `SLEEPONEXIT` writer - SLEEPONEXIT
        pub type SLEEPONEXIT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SLEEPDEEP` reader - SLEEPDEEP
        pub type SLEEPDEEP_R = crate::BitReader;
        ///Field `SLEEPDEEP` writer - SLEEPDEEP
        pub type SLEEPDEEP_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `WFITOWFE` reader - WFITOWFE
        pub type WFITOWFE_R = crate::BitReader;
        ///Field `WFITOWFE` writer - WFITOWFE
        pub type WFITOWFE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SEVONPEND` reader - SEVONPEND
        pub type SEVONPEND_R = crate::BitReader;
        ///Field `SEVONPEND` writer - SEVONPEND
        pub type SEVONPEND_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SETEVENT` reader - SETEVENT
        pub type SETEVENT_R = crate::BitReader;
        ///Field `SETEVENT` writer - SETEVENT
        pub type SETEVENT_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SYSRESET` reader - SYSRESET
        pub type SYSRESET_R = crate::BitReader;
        ///Field `SYSRESET` writer - SYSRESET
        pub type SYSRESET_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 1 - SLEEPONEXIT
            #[inline(always)]
            pub fn sleeponexit(&self) -> SLEEPONEXIT_R {
                SLEEPONEXIT_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - SLEEPDEEP
            #[inline(always)]
            pub fn sleepdeep(&self) -> SLEEPDEEP_R {
                SLEEPDEEP_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - WFITOWFE
            #[inline(always)]
            pub fn wfitowfe(&self) -> WFITOWFE_R {
                WFITOWFE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 4 - SEVONPEND
            #[inline(always)]
            pub fn sevonpend(&self) -> SEVONPEND_R {
                SEVONPEND_R::new(((self.bits >> 4) & 1) != 0)
            }
            ///Bit 5 - SETEVENT
            #[inline(always)]
            pub fn setevent(&self) -> SETEVENT_R {
                SETEVENT_R::new(((self.bits >> 5) & 1) != 0)
            }
            ///Bit 31 - SYSRESET
            #[inline(always)]
            pub fn sysreset(&self) -> SYSRESET_R {
                SYSRESET_R::new(((self.bits >> 31) & 1) != 0)
            }
        }
        impl W {
            ///Bit 1 - SLEEPONEXIT
            #[inline(always)]
            #[must_use]
            pub fn sleeponexit(&mut self) -> SLEEPONEXIT_W<SCTLR_SPEC> {
                SLEEPONEXIT_W::new(self, 1)
            }
            ///Bit 2 - SLEEPDEEP
            #[inline(always)]
            #[must_use]
            pub fn sleepdeep(&mut self) -> SLEEPDEEP_W<SCTLR_SPEC> {
                SLEEPDEEP_W::new(self, 2)
            }
            ///Bit 3 - WFITOWFE
            #[inline(always)]
            #[must_use]
            pub fn wfitowfe(&mut self) -> WFITOWFE_W<SCTLR_SPEC> {
                WFITOWFE_W::new(self, 3)
            }
            ///Bit 4 - SEVONPEND
            #[inline(always)]
            #[must_use]
            pub fn sevonpend(&mut self) -> SEVONPEND_W<SCTLR_SPEC> {
                SEVONPEND_W::new(self, 4)
            }
            ///Bit 5 - SETEVENT
            #[inline(always)]
            #[must_use]
            pub fn setevent(&mut self) -> SETEVENT_W<SCTLR_SPEC> {
                SETEVENT_W::new(self, 5)
            }
            ///Bit 31 - SYSRESET
            #[inline(always)]
            #[must_use]
            pub fn sysreset(&mut self) -> SYSRESET_W<SCTLR_SPEC> {
                SYSRESET_W::new(self, 31)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///System Control Register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`sctlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sctlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SCTLR_SPEC;
        impl crate::RegisterSpec for SCTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`sctlr::R`](R) reader structure
        impl crate::Readable for SCTLR_SPEC {}
        ///`write(|w| ..)` method takes [`sctlr::W`](W) writer structure
        impl crate::Writable for SCTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SCTLR to value 0
        impl crate::Resettable for SCTLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
///Systick registers, 32-bit downcounter for QingKeV2
pub struct SYSTICK {
    _marker: PhantomData<*const ()>,
}
unsafe impl Send for SYSTICK {}
impl SYSTICK {
    ///Pointer to the register block
    pub const PTR: *const systick::RegisterBlock = 0xe000_f000 as *const _;
    ///Return the pointer to the register block
    #[inline(always)]
    pub const fn ptr() -> *const systick::RegisterBlock {
        Self::PTR
    }
    /// Steal an instance of this peripheral
    ///
    /// # Safety
    ///
    /// Ensure that the new instance of the peripheral cannot be used in a way
    /// that may race with any existing instances, for example by only
    /// accessing read-only or write-only registers, or by consuming the
    /// original peripheral and using critical sections to coordinate
    /// access between multiple new instances.
    ///
    /// Additionally, other software such as HALs may rely on only one
    /// peripheral instance existing to ensure memory safety; ensure
    /// no stolen instances are passed to such software.
    pub unsafe fn steal() -> Self {
        Self {
            _marker: PhantomData,
        }
    }
}
impl Deref for SYSTICK {
    type Target = systick::RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        unsafe { &*Self::PTR }
    }
}
impl core::fmt::Debug for SYSTICK {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SYSTICK").finish()
    }
}
///Systick registers, 32-bit downcounter for QingKeV2
pub mod systick {
    ///Register block
    #[repr(C)]
    pub struct RegisterBlock {
        ctlr: CTLR,
        sr: SR,
        cnt: CNT,
        _reserved3: [u8; 0x04],
        cmpr: CMPR,
    }
    impl RegisterBlock {
        ///0x00 - System count control register
        #[inline(always)]
        pub const fn ctlr(&self) -> &CTLR {
            &self.ctlr
        }
        ///0x04 - System count status register
        #[inline(always)]
        pub const fn sr(&self) -> &SR {
            &self.sr
        }
        ///0x08 - System counter register
        #[inline(always)]
        pub const fn cnt(&self) -> &CNT {
            &self.cnt
        }
        ///0x10 - System count compare register
        #[inline(always)]
        pub const fn cmpr(&self) -> &CMPR {
            &self.cmpr
        }
    }
    ///CTLR (rw) register accessor: System count control register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@ctlr`]
    ///module
    pub type CTLR = crate::Reg<ctlr::CTLR_SPEC>;
    ///System count control register
    pub mod ctlr {
        ///Register `CTLR` reader
        pub type R = crate::R<CTLR_SPEC>;
        ///Register `CTLR` writer
        pub type W = crate::W<CTLR_SPEC>;
        ///Field `STE` reader - Counter enable control bit
        pub type STE_R = crate::BitReader;
        ///Field `STE` writer - Counter enable control bit
        pub type STE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STIE` reader - Counter interrupt enable control bit
        pub type STIE_R = crate::BitReader;
        ///Field `STIE` writer - Counter interrupt enable control bit
        pub type STIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STCLK` reader - Counter system clock sourse selection bit
        pub type STCLK_R = crate::BitReader;
        ///Field `STCLK` writer - Counter system clock sourse selection bit
        pub type STCLK_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `STRE` reader - Auto reload count enable bit
        pub type STRE_R = crate::BitReader;
        ///Field `STRE` writer - Auto reload count enable bit
        pub type STRE_W<'a, REG> = crate::BitWriter<'a, REG>;
        ///Field `SWIE` reader - Software interrupt enable
        pub type SWIE_R = crate::BitReader;
        ///Field `SWIE` writer - Software interrupt enable
        pub type SWIE_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Counter enable control bit
            #[inline(always)]
            pub fn ste(&self) -> STE_R {
                STE_R::new((self.bits & 1) != 0)
            }
            ///Bit 1 - Counter interrupt enable control bit
            #[inline(always)]
            pub fn stie(&self) -> STIE_R {
                STIE_R::new(((self.bits >> 1) & 1) != 0)
            }
            ///Bit 2 - Counter system clock sourse selection bit
            #[inline(always)]
            pub fn stclk(&self) -> STCLK_R {
                STCLK_R::new(((self.bits >> 2) & 1) != 0)
            }
            ///Bit 3 - Auto reload count enable bit
            #[inline(always)]
            pub fn stre(&self) -> STRE_R {
                STRE_R::new(((self.bits >> 3) & 1) != 0)
            }
            ///Bit 31 - Software interrupt enable
            #[inline(always)]
            pub fn swie(&self) -> SWIE_R {
                SWIE_R::new(((self.bits >> 31) & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Counter enable control bit
            #[inline(always)]
            #[must_use]
            pub fn ste(&mut self) -> STE_W<CTLR_SPEC> {
                STE_W::new(self, 0)
            }
            ///Bit 1 - Counter interrupt enable control bit
            #[inline(always)]
            #[must_use]
            pub fn stie(&mut self) -> STIE_W<CTLR_SPEC> {
                STIE_W::new(self, 1)
            }
            ///Bit 2 - Counter system clock sourse selection bit
            #[inline(always)]
            #[must_use]
            pub fn stclk(&mut self) -> STCLK_W<CTLR_SPEC> {
                STCLK_W::new(self, 2)
            }
            ///Bit 3 - Auto reload count enable bit
            #[inline(always)]
            #[must_use]
            pub fn stre(&mut self) -> STRE_W<CTLR_SPEC> {
                STRE_W::new(self, 3)
            }
            ///Bit 31 - Software interrupt enable
            #[inline(always)]
            #[must_use]
            pub fn swie(&mut self) -> SWIE_W<CTLR_SPEC> {
                SWIE_W::new(self, 31)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///System count control register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`ctlr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctlr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CTLR_SPEC;
        impl crate::RegisterSpec for CTLR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`ctlr::R`](R) reader structure
        impl crate::Readable for CTLR_SPEC {}
        ///`write(|w| ..)` method takes [`ctlr::W`](W) writer structure
        impl crate::Writable for CTLR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CTLR to value 0
        impl crate::Resettable for CTLR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///SR (rw) register accessor: System count status register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`sr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@sr`]
    ///module
    pub type SR = crate::Reg<sr::SR_SPEC>;
    ///System count status register
    pub mod sr {
        ///Register `SR` reader
        pub type R = crate::R<SR_SPEC>;
        ///Register `SR` writer
        pub type W = crate::W<SR_SPEC>;
        ///Field `CNTIF` reader - Count value compare flag
        pub type CNTIF_R = crate::BitReader;
        ///Field `CNTIF` writer - Count value compare flag
        pub type CNTIF_W<'a, REG> = crate::BitWriter<'a, REG>;
        impl R {
            ///Bit 0 - Count value compare flag
            #[inline(always)]
            pub fn cntif(&self) -> CNTIF_R {
                CNTIF_R::new((self.bits & 1) != 0)
            }
        }
        impl W {
            ///Bit 0 - Count value compare flag
            #[inline(always)]
            #[must_use]
            pub fn cntif(&mut self) -> CNTIF_W<SR_SPEC> {
                CNTIF_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///System count status register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`sr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct SR_SPEC;
        impl crate::RegisterSpec for SR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`sr::R`](R) reader structure
        impl crate::Readable for SR_SPEC {}
        ///`write(|w| ..)` method takes [`sr::W`](W) writer structure
        impl crate::Writable for SR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets SR to value 0
        impl crate::Resettable for SR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CNT (rw) register accessor: System counter register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cnt::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cnt`]
    ///module
    pub type CNT = crate::Reg<cnt::CNT_SPEC>;
    ///System counter register
    pub mod cnt {
        ///Register `CNT` reader
        pub type R = crate::R<CNT_SPEC>;
        ///Register `CNT` writer
        pub type W = crate::W<CNT_SPEC>;
        ///Field `CNT` reader - System counter register
        pub type CNT_R = crate::FieldReader<u32>;
        ///Field `CNT` writer - System counter register
        pub type CNT_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - System counter register
            #[inline(always)]
            pub fn cnt(&self) -> CNT_R {
                CNT_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - System counter register
            #[inline(always)]
            #[must_use]
            pub fn cnt(&mut self) -> CNT_W<CNT_SPEC> {
                CNT_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///System counter register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cnt::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CNT_SPEC;
        impl crate::RegisterSpec for CNT_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cnt::R`](R) reader structure
        impl crate::Readable for CNT_SPEC {}
        ///`write(|w| ..)` method takes [`cnt::W`](W) writer structure
        impl crate::Writable for CNT_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CNT to value 0
        impl crate::Resettable for CNT_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
    ///CMPR (rw) register accessor: System count compare register
    ///
    ///You can [`read`](crate::generic::Reg::read) this register and get [`cmpr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cmpr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
    ///
    ///For information about available fields see [`mod@cmpr`]
    ///module
    pub type CMPR = crate::Reg<cmpr::CMPR_SPEC>;
    ///System count compare register
    pub mod cmpr {
        ///Register `CMPR` reader
        pub type R = crate::R<CMPR_SPEC>;
        ///Register `CMPR` writer
        pub type W = crate::W<CMPR_SPEC>;
        ///Field `CMP` reader - System count compare register
        pub type CMP_R = crate::FieldReader<u32>;
        ///Field `CMP` writer - System count compare register
        pub type CMP_W<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
        impl R {
            ///Bits 0:31 - System count compare register
            #[inline(always)]
            pub fn cmp(&self) -> CMP_R {
                CMP_R::new(self.bits)
            }
        }
        impl W {
            ///Bits 0:31 - System count compare register
            #[inline(always)]
            #[must_use]
            pub fn cmp(&mut self) -> CMP_W<CMPR_SPEC> {
                CMP_W::new(self, 0)
            }
            /// Writes raw bits to the register.
            ///
            /// # Safety
            ///
            /// Passing incorrect value can cause undefined behaviour. See reference manual
            #[inline(always)]
            pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
                self.bits = bits;
                self
            }
        }
        ///System count compare register
        ///
        ///You can [`read`](crate::generic::Reg::read) this register and get [`cmpr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cmpr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
        pub struct CMPR_SPEC;
        impl crate::RegisterSpec for CMPR_SPEC {
            type Ux = u32;
        }
        ///`read()` method returns [`cmpr::R`](R) reader structure
        impl crate::Readable for CMPR_SPEC {}
        ///`write(|w| ..)` method takes [`cmpr::W`](W) writer structure
        impl crate::Writable for CMPR_SPEC {
            const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
            const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
        }
        ///`reset()` method sets CMPR to value 0
        impl crate::Resettable for CMPR_SPEC {
            const RESET_VALUE: u32 = 0;
        }
    }
}
#[no_mangle]
static mut DEVICE_PERIPHERALS: bool = false;
/// All the peripherals.
#[allow(non_snake_case)]
pub struct Peripherals {
    ///PWR
    pub PWR: PWR,
    ///RCC
    pub RCC: RCC,
    ///EXTEND
    pub EXTEND: EXTEND,
    ///GPIOA
    pub GPIOA: GPIOA,
    ///GPIOC
    pub GPIOC: GPIOC,
    ///GPIOD
    pub GPIOD: GPIOD,
    ///AFIO
    pub AFIO: AFIO,
    ///EXTI
    pub EXTI: EXTI,
    ///DMA1
    pub DMA1: DMA1,
    ///IWDG
    pub IWDG: IWDG,
    ///WWDG
    pub WWDG: WWDG,
    ///TIM1
    pub TIM1: TIM1,
    ///TIM2
    pub TIM2: TIM2,
    ///I2C1
    pub I2C1: I2C1,
    ///SPI1
    pub SPI1: SPI1,
    ///USART1
    pub USART1: USART1,
    ///ADC1
    pub ADC1: ADC1,
    ///DBG
    pub DBG: DBG,
    ///ESIG
    pub ESIG: ESIG,
    ///FLASH
    pub FLASH: FLASH,
    ///PFIC
    pub PFIC: PFIC,
    ///SYSTICK
    pub SYSTICK: SYSTICK,
}
impl Peripherals {
    /// Returns all the peripherals *once*.
    #[cfg(feature = "critical-section")]
    #[inline]
    pub fn take() -> Option<Self> {
        critical_section::with(|_| {
            if unsafe { DEVICE_PERIPHERALS } {
                return None;
            }
            Some(unsafe { Peripherals::steal() })
        })
    }
    /// Unchecked version of `Peripherals::take`.
    ///
    /// # Safety
    ///
    /// Each of the returned peripherals must be used at most once.
    #[inline]
    pub unsafe fn steal() -> Self {
        DEVICE_PERIPHERALS = true;
        Peripherals {
            PWR: PWR {
                _marker: PhantomData,
            },
            RCC: RCC {
                _marker: PhantomData,
            },
            EXTEND: EXTEND {
                _marker: PhantomData,
            },
            GPIOA: GPIOA {
                _marker: PhantomData,
            },
            GPIOC: GPIOC {
                _marker: PhantomData,
            },
            GPIOD: GPIOD {
                _marker: PhantomData,
            },
            AFIO: AFIO {
                _marker: PhantomData,
            },
            EXTI: EXTI {
                _marker: PhantomData,
            },
            DMA1: DMA1 {
                _marker: PhantomData,
            },
            IWDG: IWDG {
                _marker: PhantomData,
            },
            WWDG: WWDG {
                _marker: PhantomData,
            },
            TIM1: TIM1 {
                _marker: PhantomData,
            },
            TIM2: TIM2 {
                _marker: PhantomData,
            },
            I2C1: I2C1 {
                _marker: PhantomData,
            },
            SPI1: SPI1 {
                _marker: PhantomData,
            },
            USART1: USART1 {
                _marker: PhantomData,
            },
            ADC1: ADC1 {
                _marker: PhantomData,
            },
            DBG: DBG {
                _marker: PhantomData,
            },
            ESIG: ESIG {
                _marker: PhantomData,
            },
            FLASH: FLASH {
                _marker: PhantomData,
            },
            PFIC: PFIC {
                _marker: PhantomData,
            },
            SYSTICK: SYSTICK {
                _marker: PhantomData,
            },
        }
    }
}
