// Seed: 3181821069
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8
);
  assign id_4 = id_7 & 1 && 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4,
    output wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    input wor id_10
    , id_23,
    input uwire id_11,
    inout wor id_12,
    input tri id_13,
    output tri id_14,
    input supply0 id_15,
    input uwire id_16,
    input wand id_17,
    output tri0 id_18
    , id_24,
    output tri1 id_19,
    input tri0 id_20,
    input tri0 id_21
);
  module_0(
      id_14, id_18, id_13, id_5, id_12, id_16, id_20, id_20, id_8
  );
endmodule
