// Seed: 2861799126
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output tri0 id_2
);
  wire id_4;
  assign module_2.id_2 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    input tri1 id_5
);
  logic [1 : 1] \id_7 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2
  );
  wire id_8;
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri1 id_2
);
  logic [-1 : -1] id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2
  );
endmodule
