# Changelog

All notable changes to this project will be documented in this file.

## [1.0.0] - 2025-11-21

### Added
- Initial repository setup with comprehensive README
- MIT License
- Code of Conduct and Contributing guidelines
- GitHub issue and PR templates
- CI/CD workflow with GitHub Actions
- Multi-language code examples:
  - Python (RF spectrum analyzer)
  - Verilog (UART controller)
  - C (Linux kernel driver)
  - C++ (Ring buffer)
  - RISC-V Assembly (startup code)
  - MATLAB (filter design)
  - VHDL (filter module)
  - Rust (hello world)
  - C# (console application)
  - Go (hello world)
- Directory structure for engineering domains:
  - ASIC Design
  - Hardware Security
  - Embedded Linux
  - High-Speed Digital Design
  - RF Engineering
  - RISC-V Core Design
  - SDR
  - FPGA
  - PLC

### Changed
- N/A

### Deprecated
- N/A

### Removed
- N/A

### Fixed
- N/A

### Security
- N/A
