Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		15	13		#r99
f1_0_stencil$d_reg__U11		15	14		#r100
f1_0_stencil$d_reg__U12		11	14		#r101
f1_0_stencil$d_reg__U13		10	14		#r102
f1_0_stencil$d_reg__U2		10	9		#r103
f1_0_stencil$d_reg__U3		10	10		#r104
f1_0_stencil$d_reg__U4		14	11		#r105
f1_0_stencil$d_reg__U5		15	11		#r106
f1_0_stencil$d_reg__U6		14	12		#r107
f1_0_stencil$d_reg__U7		13	12		#r108
f1_0_stencil$d_reg__U8		13	13		#r109
f1_0_stencil$d_reg__U9		13	14		#r110
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		15	12		#m27
f1_temp_stencil$d_reg__U16		18	13		#r93
f1_temp_stencil$d_reg__U17		17	14		#r94
f1_temp_stencil$d_reg__U18		16	11		#r95
f1_temp_stencil$d_reg__U19		15	10		#r96
f1_temp_stencil$d_reg__U20		9	9		#r97
f1_temp_stencil$d_reg__U21		3	8		#r98
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		15	11		#m58
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		15	14		#m57
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		7	13		#m40
f2_temp_stencil$d_reg__U28		6	13		#r81
f2_temp_stencil$d_reg__U29		6	12		#r82
f2_temp_stencil$d_reg__U30		6	14		#r83
f2_temp_stencil$d_reg__U31		5	15		#r84
f2_temp_stencil$d_reg__U32		7	14		#r85
f2_temp_stencil$d_reg__U33		7	15		#r86
f2_temp_stencil$d_reg__U34		7	16		#r87
f2_temp_stencil$d_reg__U35		6	16		#r88
f2_temp_stencil$d_reg__U36		5	14		#r89
f2_temp_stencil$d_reg__U37		5	16		#r90
f2_temp_stencil$d_reg__U38		8	16		#r91
f2_temp_stencil$d_reg__U39		9	16		#r92
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		3	14		#m41
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		11	6		#m72
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		11	13		#m55
hw_input_global_wrapper_stencil$d_reg__U46		5	3		#r75
hw_input_global_wrapper_stencil$d_reg__U47		5	5		#r76
hw_input_global_wrapper_stencil$d_reg__U48		11	6		#r77
hw_input_global_wrapper_stencil$d_reg__U49		11	7		#r78
hw_input_global_wrapper_stencil$d_reg__U50		7	7		#r79
hw_input_global_wrapper_stencil$d_reg__U51		6	8		#r80
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	6		#m14
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I13
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I74
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140556996244432_i140556999296272		5	9		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994539920_i140557001374928		10	6		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994540112_i140556995177232		6	5		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994540880_i140557001374928		12	6		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994541008_i140556999361936		12	5		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994541072_i140557001374928		8	7		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994541904_i140556999361936		5	4		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994542288_i140556995177232		6	4		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994543248_i140557001374928		12	7		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994543440_i140557001374928		6	7		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994633808_i140556995177232		6	8		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140556994637392_i140557001374928		6	9		#p25
op_hcompute_f0_up_stencil$inner_compute$i140557002912272_i140556995177232		4	6		#p73
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140557004641232_i140556999296272		10	15		#p10
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997444176_i140556995177232		16	12		#p29
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997444304_i140557001374928		14	13		#p34
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997444944_i140556999361936		12	13		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997446480_i140556995177232		17	12		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997446800_i140557001374928		16	13		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997447248_i140557001374928		13	13		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997447504_i140556999361936		16	11		#p28
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997454480_i140557001374928		9	14		#p38
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997476816_i140557001374928		14	14		#p36
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997478800_i140557001374928		14	12		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140556997480400_i140556995177232		10	14		#p37
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140556984962128_i140556999296272		5	8		#p6
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984591632_i140557001374928		17	11		#p62
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984591888_i140557001374928		2	7		#p69
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984591952_i140556999361936		16	10		#p63
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984592528_i140557001374928		8	8		#p67
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984593616_i140557001374928		17	10		#p64
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984593680_i140557001374928		14	10		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984593936_i140556995177232		5	7		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556984594000_i140557001374928		9	10		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556985324240_i140556995177232		18	14		#p60
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556985326992_i140556999361936		18	15		#p59
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140556985327504_i140556995177232		17	13		#p61
op_hcompute_f1_up_stencil_1$inner_compute$i140556985839952_i140556995177232		13	14		#p56
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140556983724624_i140556999296272		8	15		#p8
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987654352_i140557001374928		4	14		#p45
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987655568_i140556999361936		5	12		#p42
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987656848_i140556995177232		5	13		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987656976_i140556995177232		5	14		#p44
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987657808_i140557001374928		6	15		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987657872_i140557001374928		6	14		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987658064_i140556999361936		8	14		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987695184_i140557001374928		6	16		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987695312_i140557001374928		5	15		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987695376_i140557001374928		9	15		#p52
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140556987695632_i140556995177232		8	16		#p51
op_hcompute_h0_0_stencil$inner_compute$i140556987380816_i140556996584912		12	8		#p71
op_hcompute_h1_0_stencil$inner_compute$i140556981916304_i140556996584912		10	13		#p54
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
op_hcompute_l0_0_stencil$inner_compute$i140556981179984_i140556999296272		5	10		#p11
op_hcompute_l0_0_stencil$inner_compute$i140556981180176_i140556983561232		6	10		#p26
op_hcompute_l0_up_stencil$inner_compute$i140556980958864_i140556999296272		1	6		#p5
op_hcompute_l0_up_stencil$inner_compute$i140556980978896_i140556983561232		2	6		#p70
op_hcompute_l1_0_stencil$inner_compute$i140556980262736_i140556983561232		9	13		#p39
op_hcompute_l1_0_stencil$inner_compute$i140556980264208_i140556999296272		9	12		#p9
op_hcompute_l1_up_stencil$inner_compute$i140556980026960_i140556983561232		13	15		#p53
op_hcompute_l1_up_stencil$inner_compute$i140556980057104_i140556999296272		13	16		#p7
reset		2	0		#i0
