/*
 * Data version: 220214_141435
 *
 * Copyright (C) 2017-2022, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_J721S2_CLK_IDS_H
#define SOC_J721S2_CLK_IDS_H

#define CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 2
#define CLK_J721S2_WKUP_FREF_CLKSEL_OUT0 3
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 4
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK 5
#define CLK_J721S2_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK 6
#define CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK 7
#define CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK 8
#define CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 9
#define CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT 10
#define CLK_J721S2_MCU_R5_CORE0_CLKSEL_OUT0 11
#define CLK_J721S2_MCU_R5_CORE1_CLKSEL_OUT0 12
#define CLK_J721S2_MCU_R5_PHASE0_CLKSEL_OUT0 13
#define CLK_J721S2_MCU_R5_PHASE1_CLKSEL_OUT0 14
#define CLK_J721S2_MCU_SPI1_CLK_MUX_OUT0 15
#define CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT 16
#define CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT 17
#define CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT 18
#define CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 19
#define CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT 20
#define CLK_J721S2_BOARD_0_MCU_I2C0_SCL_OUT 21
#define CLK_J721S2_BOARD_0_MCU_I2C1_SCL_OUT 22
#define CLK_J721S2_BOARD_0_MCU_I3C0_SCL_OUT 23
#define CLK_J721S2_BOARD_0_MCU_I3C0_SDA_OUT 24
#define CLK_J721S2_BOARD_0_MCU_MCAN0_RX_OUT 25
#define CLK_J721S2_BOARD_0_MCU_MCAN1_RX_OUT 26
#define CLK_J721S2_BOARD_0_MCU_OSPI0_DQS_OUT 27
#define CLK_J721S2_BOARD_0_MCU_OSPI0_LBCLKO_OUT 28
#define CLK_J721S2_BOARD_0_MCU_OSPI1_DQS_OUT 29
#define CLK_J721S2_BOARD_0_MCU_OSPI1_LBCLKO_OUT 30
#define CLK_J721S2_BOARD_0_MCU_RGMII1_RXC_OUT 31
#define CLK_J721S2_BOARD_0_MCU_RMII1_REF_CLK_OUT 32
#define CLK_J721S2_BOARD_0_WKUP_I2C0_SCL_OUT 33
#define CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0 34
#define CLK_J721S2_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O 35
#define CLK_J721S2_CPSW_2GUSS_MCU_0_RGMII1_TXC_O 36
#define CLK_J721S2_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 37
#define CLK_J721S2_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 38
#define CLK_J721S2_DMTIMER_DMC1MS_MCU_4_TIMER_PWM 39
#define CLK_J721S2_DMTIMER_DMC1MS_MCU_6_TIMER_PWM 40
#define CLK_J721S2_DMTIMER_DMC1MS_MCU_8_TIMER_PWM 41
#define CLK_J721S2_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N 42
#define CLK_J721S2_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P 43
#define CLK_J721S2_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK 44
#define CLK_J721S2_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK 45
#define CLK_J721S2_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 46
#define CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 47
#define CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 48
#define CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 49
#define CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 50
#define CLK_J721S2_I3C_MCU_0_I3C_SCL_DO 51
#define CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 52
#define CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV24_CLK_CLK 53
#define CLK_J721S2_MCU_OSPI0_ICLK_SEL_OUT0 54
#define CLK_J721S2_MCU_OSPI1_ICLK_SEL_OUT0 55
#define CLK_J721S2_MSHSI2C_MCU_0_PORSCL 56
#define CLK_J721S2_MSHSI2C_MCU_1_PORSCL 57
#define CLK_J721S2_MSHSI2C_WKUP_0_PORSCL 58
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK 59
#define CLK_J721S2_SPI_MCU_0_IO_CLKSPIO_CLK 60
#define CLK_J721S2_SPI_MCU_1_IO_CLKSPIO_CLK 61
#define CLK_J721S2_SPI_MCU_2_IO_CLKSPIO_CLK 62
#define CLK_J721S2_WKUP_GPIO0_CLKSEL_OUT0 63
#define CLK_J721S2_MCU_ADC_CLK_SEL_OUT0 64
#define CLK_J721S2_MCU_ADC_CLK_SEL_OUT1 65
#define CLK_J721S2_MCU_USART_CLKSEL_OUT0 66
#define CLK_J721S2_MCU_WWD_CLKSEL_OUT0 67
#define CLK_J721S2_MCU_WWD_CLKSEL_OUT1 68
#define CLK_J721S2_WKUP_I2C_MCUPLL_BYPASS_OUT0 69
#define CLK_J721S2_WKUP_USART_CLKSEL_OUT0 70
#define CLK_J721S2_WKUP_USART_MCUPLL_BYPASS_OUT0 71
#define CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK 72
#define CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 73
#define CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 74
#define CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 75
#define CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 76
#define CLK_J721S2_MCU_OSPI_REF_CLK_SEL_OUT0 77
#define CLK_J721S2_MCU_OSPI_REF_CLK_SEL_OUT1 78
#define CLK_J721S2_CPSW2G_CPTS_RCLK_SEL_OUT0 79
#define CLK_J721S2_MCU_MCAN_CLKSEL_OUT0 80
#define CLK_J721S2_MCU_MCAN_CLKSEL_OUT1 81
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT0 82
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT1 83
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT2 84
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT3 85
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT4 86
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT5 87
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT6 88
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT7 89
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT8 90
#define CLK_J721S2_MCU_TIMER_CLKSEL_OUT9 91
#define CLK_J721S2_MCU_TIMER1_CASCADE_OUT0 92
#define CLK_J721S2_MCU_TIMER3_CASCADE_OUT0 93
#define CLK_J721S2_MCU_TIMER5_CASCADE_OUT0 94
#define CLK_J721S2_MCU_TIMER7_CASCADE_OUT0 95
#define CLK_J721S2_MCU_TIMER9_CASCADE_OUT0 96
#define CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_D_RX_ULPS_ESC 97
#define CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK 98
#define CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_D_RX_ULPS_ESC 99
#define CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK 100
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT0 101
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT1 102
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT12 103
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT14 104
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT16 105
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT17 106
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT19 107
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT2 108
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT25_0 109
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT26_0 110
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT3 111
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT4 112
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT5 113
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT6 114
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT7 115
#define CLK_J721S2_MAIN_PLL_HFOSC_SEL_OUT8 116
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT0 117
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT1 118
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT15_0 119
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT16_0 120
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT17_0 121
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT28_0 122
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT29_0 123
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT30_0 124
#define CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT31_0 125
#define CLK_J721S2_MCU_CLKOUT_MUX_OUT0 126
#define CLK_J721S2_MCU_OBSCLK_SEL_OUT0 127
#define CLK_J721S2_USB0_REFCLK_SEL_OUT0 128
#define CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 129
#define CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 130
#define CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 131
#define CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 132
#define CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT 133
#define CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT 134
#define CLK_J721S2_BOARD_0_CSI0_RXCLKN_OUT 135
#define CLK_J721S2_BOARD_0_CSI0_RXCLKP_OUT 136
#define CLK_J721S2_BOARD_0_CSI1_RXCLKN_OUT 137
#define CLK_J721S2_BOARD_0_CSI1_RXCLKP_OUT 138
#define CLK_J721S2_BOARD_0_GPMC0_CLK_OUT 139
#define CLK_J721S2_BOARD_0_HYP0_RXPMCLK_OUT 140
#define CLK_J721S2_BOARD_0_HYP0_TXFLCLK_OUT 141
#define CLK_J721S2_BOARD_0_HYP1_RXPMCLK_OUT 142
#define CLK_J721S2_BOARD_0_HYP1_TXFLCLK_OUT 143
#define CLK_J721S2_BOARD_0_I2C0_SCL_OUT 144
#define CLK_J721S2_BOARD_0_I2C1_SCL_OUT 145
#define CLK_J721S2_BOARD_0_I2C2_SCL_OUT 146
#define CLK_J721S2_BOARD_0_I2C3_SCL_OUT 147
#define CLK_J721S2_BOARD_0_I2C4_SCL_OUT 148
#define CLK_J721S2_BOARD_0_I2C5_SCL_OUT 149
#define CLK_J721S2_BOARD_0_I2C6_SCL_OUT 150
#define CLK_J721S2_BOARD_0_LED_CLK_OUT 151
#define CLK_J721S2_BOARD_0_MCAN0_RX_OUT 152
#define CLK_J721S2_BOARD_0_MCAN10_RX_OUT 153
#define CLK_J721S2_BOARD_0_MCAN11_RX_OUT 154
#define CLK_J721S2_BOARD_0_MCAN12_RX_OUT 155
#define CLK_J721S2_BOARD_0_MCAN13_RX_OUT 156
#define CLK_J721S2_BOARD_0_MCAN14_RX_OUT 157
#define CLK_J721S2_BOARD_0_MCAN15_RX_OUT 158
#define CLK_J721S2_BOARD_0_MCAN16_RX_OUT 159
#define CLK_J721S2_BOARD_0_MCAN17_RX_OUT 160
#define CLK_J721S2_BOARD_0_MCAN1_RX_OUT 161
#define CLK_J721S2_BOARD_0_MCAN2_RX_OUT 162
#define CLK_J721S2_BOARD_0_MCAN3_RX_OUT 163
#define CLK_J721S2_BOARD_0_MCAN4_RX_OUT 164
#define CLK_J721S2_BOARD_0_MCAN5_RX_OUT 165
#define CLK_J721S2_BOARD_0_MCAN6_RX_OUT 166
#define CLK_J721S2_BOARD_0_MCAN7_RX_OUT 167
#define CLK_J721S2_BOARD_0_MCAN8_RX_OUT 168
#define CLK_J721S2_BOARD_0_MCAN9_RX_OUT 169
#define CLK_J721S2_BOARD_0_MCASP0_ACLKR_OUT 170
#define CLK_J721S2_BOARD_0_MCASP0_ACLKX_OUT 171
#define CLK_J721S2_BOARD_0_MCASP0_AFSR_OUT 172
#define CLK_J721S2_BOARD_0_MCASP0_AFSX_OUT 173
#define CLK_J721S2_BOARD_0_MCASP1_ACLKR_OUT 174
#define CLK_J721S2_BOARD_0_MCASP1_ACLKX_OUT 175
#define CLK_J721S2_BOARD_0_MCASP1_AFSR_OUT 176
#define CLK_J721S2_BOARD_0_MCASP1_AFSX_OUT 177
#define CLK_J721S2_BOARD_0_MCASP2_ACLKR_OUT 178
#define CLK_J721S2_BOARD_0_MCASP2_ACLKX_OUT 179
#define CLK_J721S2_BOARD_0_MCASP2_AFSR_OUT 180
#define CLK_J721S2_BOARD_0_MCASP2_AFSX_OUT 181
#define CLK_J721S2_BOARD_0_MCASP3_ACLKR_OUT 182
#define CLK_J721S2_BOARD_0_MCASP3_ACLKX_OUT 183
#define CLK_J721S2_BOARD_0_MCASP3_AFSR_OUT 184
#define CLK_J721S2_BOARD_0_MCASP3_AFSX_OUT 185
#define CLK_J721S2_BOARD_0_MCASP4_ACLKR_OUT 186
#define CLK_J721S2_BOARD_0_MCASP4_ACLKX_OUT 187
#define CLK_J721S2_BOARD_0_MCASP4_AFSR_OUT 188
#define CLK_J721S2_BOARD_0_MCASP4_AFSX_OUT 189
#define CLK_J721S2_BOARD_0_MMC1_CLKLB_OUT 190
#define CLK_J721S2_BOARD_0_MMC1_CLK_OUT 191
#define CLK_J721S2_BOARD_0_RGMII1_RXC_OUT 192
#define CLK_J721S2_BOARD_0_RMII_REF_CLK_OUT 193
#define CLK_J721S2_BOARD_0_SERDES0_REFCLK_N_OUT 194
#define CLK_J721S2_BOARD_0_SERDES0_REFCLK_P_OUT 195
#define CLK_J721S2_BOARD_0_TCK_OUT 196
#define CLK_J721S2_BOARD_0_VOUT0_EXTPCLKIN_OUT 197
#define CLK_J721S2_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_A72_DIVH_CLK8_OBSCLK_OUT_CLK 198
#define CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0 199
#define CLK_J721S2_CPSW_2GUSS_MAIN_0_MDIO_MDCLK_O 200
#define CLK_J721S2_CPSW_2GUSS_MAIN_0_RGMII1_TXC_O 201
#define CLK_J721S2_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 202
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 203
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 204
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 205
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 206
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM 207
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM 208
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 209
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 210
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 211
#define CLK_J721S2_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 212
#define CLK_J721S2_EMMC8SS_16FFC_MAIN_0_EMMCSS_IO_CLK 213
#define CLK_J721S2_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 214
#define CLK_J721S2_GPMC_MAIN_0_PO_GPMC_DEV_CLK 215
#define CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK 216
#define CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK 217
#define CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK 218
#define CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK 219
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK 220
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK 221
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK 222
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK 223
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK 224
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_PARA_1_OUT_CLK 225
#define CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_PARA_3_OUT_CLK 226
#define CLK_J721S2_MCASP_AHCLKR_MUX_OUT0 227
#define CLK_J721S2_MCASP_AHCLKR_MUX_OUT1 228
#define CLK_J721S2_MCASP_AHCLKR_MUX_OUT2 229
#define CLK_J721S2_MCASP_AHCLKR_MUX_OUT3 230
#define CLK_J721S2_MCASP_AHCLKR_MUX_OUT4_0 231
#define CLK_J721S2_MCASP_AHCLKX_MUX_OUT0 232
#define CLK_J721S2_MCASP_AHCLKX_MUX_OUT1 233
#define CLK_J721S2_MCASP_AHCLKX_MUX_OUT2 234
#define CLK_J721S2_MCASP_AHCLKX_MUX_OUT3 235
#define CLK_J721S2_MCASP_AHCLKX_MUX_OUT4 236
#define CLK_J721S2_MCASP_MAIN_0_MCASP_ACLKR_POUT 237
#define CLK_J721S2_MCASP_MAIN_0_MCASP_ACLKX_POUT 238
#define CLK_J721S2_MCASP_MAIN_0_MCASP_AFSR_POUT 239
#define CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT 240
#define CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKR_POUT 241
#define CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKX_POUT 242
#define CLK_J721S2_MCASP_MAIN_1_MCASP_ACLKR_POUT 243
#define CLK_J721S2_MCASP_MAIN_1_MCASP_ACLKX_POUT 244
#define CLK_J721S2_MCASP_MAIN_1_MCASP_AFSR_POUT 245
#define CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT 246
#define CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKR_POUT 247
#define CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKX_POUT 248
#define CLK_J721S2_MCASP_MAIN_2_MCASP_ACLKR_POUT 249
#define CLK_J721S2_MCASP_MAIN_2_MCASP_ACLKX_POUT 250
#define CLK_J721S2_MCASP_MAIN_2_MCASP_AFSR_POUT 251
#define CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT 252
#define CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKR_POUT 253
#define CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKX_POUT 254
#define CLK_J721S2_MCASP_MAIN_3_MCASP_ACLKR_POUT 255
#define CLK_J721S2_MCASP_MAIN_3_MCASP_ACLKX_POUT 256
#define CLK_J721S2_MCASP_MAIN_3_MCASP_AFSR_POUT 257
#define CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT 258
#define CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKR_POUT 259
#define CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKX_POUT 260
#define CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKR_POUT 261
#define CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKX_POUT 262
#define CLK_J721S2_MCASP_MAIN_4_MCASP_AFSR_POUT 263
#define CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT 264
#define CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKR_POUT 265
#define CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKX_POUT 266
#define CLK_J721S2_MCU_OBSCLK_DIV_OUT0 267
#define CLK_J721S2_MSHSI2C_MAIN_0_PORSCL 268
#define CLK_J721S2_MSHSI2C_MAIN_1_PORSCL 269
#define CLK_J721S2_MSHSI2C_MAIN_2_PORSCL 270
#define CLK_J721S2_MSHSI2C_MAIN_3_PORSCL 271
#define CLK_J721S2_MSHSI2C_MAIN_4_PORSCL 272
#define CLK_J721S2_MSHSI2C_MAIN_5_PORSCL 273
#define CLK_J721S2_MSHSI2C_MAIN_6_PORSCL 274
#define CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2 275
#define CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3 276
#define CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF0 277
#define CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF1 278
#define CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE0_TXCLK 279
#define CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE1_TXCLK 280
#define CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE2_TXCLK 281
#define CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE3_TXCLK 282
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 283
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 284
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 285
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 286
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 287
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK 288
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK 289
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK 290
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_19_FOUTVCOP_CLK 291
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 292
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 293
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_25_FOUTVCOP_CLK 294
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_26_FOUTVCOP_CLK 295
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK 296
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK 297
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_6_FOUTVCOP_CLK 298
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 299
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 300
#define CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 301
#define CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT7_CLK 302
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK 303
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 304
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK 305
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 306
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK 307
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK 308
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT7_CLK 309
#define CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK 310
#define CLK_J721S2_SPI_MAIN_0_IO_CLKSPIO_CLK 311
#define CLK_J721S2_SPI_MAIN_1_IO_CLKSPIO_CLK 312
#define CLK_J721S2_SPI_MAIN_2_IO_CLKSPIO_CLK 313
#define CLK_J721S2_SPI_MAIN_3_IO_CLKSPIO_CLK 314
#define CLK_J721S2_SPI_MAIN_4_IO_CLKSPIO_CLK 315
#define CLK_J721S2_SPI_MAIN_5_IO_CLKSPIO_CLK 316
#define CLK_J721S2_SPI_MAIN_6_IO_CLKSPIO_CLK 317
#define CLK_J721S2_SPI_MAIN_7_IO_CLKSPIO_CLK 318
#define CLK_J721S2_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK 319
#define CLK_J721S2_VUSR_DUAL_MAIN_0_V0_RXFL_CLK 320
#define CLK_J721S2_VUSR_DUAL_MAIN_0_V0_TXPM_CLK 321
#define CLK_J721S2_VUSR_DUAL_MAIN_0_V1_RXFL_CLK 322
#define CLK_J721S2_VUSR_DUAL_MAIN_0_V1_TXPM_CLK 323
#define CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN0_TXCLK 324
#define CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN1_TXCLK 325
#define CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN2_TXCLK 326
#define CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN3_TXCLK 327
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_M 328
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_P 329
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK 330
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK 331
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK 332
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_M 333
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_P 334
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP1_PPI_M_RXCLKESC_CLK 335
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP1_PPI_TXBYTECLKHS_CL_CLK 336
#define CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP2_PPI_TXBYTECLKHS_CL_CLK 337
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_CMN_REFCLK_M 338
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_CMN_REFCLK_P 339
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_REFCLK 340
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_RXCLK 341
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_RXFCLK 342
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_TXFCLK 343
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_TXMCLK 344
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_REFCLK 345
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_RXCLK 346
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_RXFCLK 347
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_TXFCLK 348
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_TXMCLK 349
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_REFCLK 350
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_RXCLK 351
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_RXFCLK 352
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_TXFCLK 353
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_TXMCLK 354
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_REFCLK 355
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_RXCLK 356
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_RXFCLK 357
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_TXFCLK 358
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_TXMCLK 359
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_REFCLK 360
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_RXCLK 361
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_RXFCLK 362
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXFCLK 363
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK 364
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_REFCLK 365
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_RXCLK 366
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_RXFCLK 367
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXFCLK 368
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK 369
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_REFCLK 370
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_RXCLK 371
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_RXFCLK 372
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXFCLK 373
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK 374
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_REFCLK 375
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_RXCLK 376
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_RXFCLK 377
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXFCLK 378
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK 379
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_REFCLK 380
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXCLK 381
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXFCLK 382
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXFCLK 383
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXMCLK 384
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_REFCLK 385
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXCLK 386
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXFCLK 387
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXFCLK 388
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXMCLK 389
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_REFCLK 390
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_RXCLK 391
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_RXFCLK 392
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_TXFCLK 393
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_TXMCLK 394
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_REFCLK 395
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_RXCLK 396
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_RXFCLK 397
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_TXFCLK 398
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_TXMCLK 399
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_REFCLK 400
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_RXCLK 401
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_RXFCLK 402
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_TXFCLK 403
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_TXMCLK 404
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_REFCLK 405
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_RXCLK 406
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_RXFCLK 407
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_TXFCLK 408
#define CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_TXMCLK 409
#define CLK_J721S2_ATL_AWS_SEL_OUT0 410
#define CLK_J721S2_ATL_AWS_SEL_OUT1 411
#define CLK_J721S2_ATL_AWS_SEL_OUT2 412
#define CLK_J721S2_ATL_AWS_SEL_OUT3 413
#define CLK_J721S2_ATL_BWS_SEL_OUT0 414
#define CLK_J721S2_ATL_BWS_SEL_OUT1 415
#define CLK_J721S2_ATL_BWS_SEL_OUT2 416
#define CLK_J721S2_ATL_BWS_SEL_OUT3 417
#define CLK_J721S2_DPI1_CLKOUT_SEL_OUT0 418
#define CLK_J721S2_EMMCSD1_LB_CLKSEL_OUT0 419
#define CLK_J721S2_MAIN_PLL4_XREF_SEL_OUT0 420
#define CLK_J721S2_MAIN_TIMER16_AFS_SEL_OUT0 421
#define CLK_J721S2_MAIN_TIMER17_AFS_SEL_OUT0 422
#define CLK_J721S2_MAIN_TIMER18_AFS_SEL_OUT0 423
#define CLK_J721S2_MAIN_TIMER19_AFS_SEL_OUT0 424
#define CLK_J721S2_MCU_OBSCLK_OUT_OUT0 425
#define CLK_J721S2_SPI3_CLK_MUX_OUT0 426
#define CLK_J721S2_SERDES0_IP1_LN2_TXCLK_OUT0 427
#define CLK_J721S2_SERDES0_IP1_LN3_TXCLK_OUT0 428
#define CLK_J721S2_USB0_SERDES_REFCLK_MUX_OUT0 429
#define CLK_J721S2_USB0_SERDES_RXCLK_MUX_OUT0 430
#define CLK_J721S2_USB0_SERDES_RXFCLK_MUX_OUT0 431
#define CLK_J721S2_USB0_SERDES_TXFCLK_MUX_OUT0 432
#define CLK_J721S2_USB0_SERDES_TXMCLK_MUX_OUT0 433
#define CLK_J721S2_EDP0_LN0_REFCLK_OUT0 434
#define CLK_J721S2_EDP0_LN0_RXCLK_OUT0 435
#define CLK_J721S2_EDP0_LN0_RXFCLK_OUT0 436
#define CLK_J721S2_EDP0_LN0_TXFCLK_OUT0 437
#define CLK_J721S2_EDP0_LN0_TXMCLK_OUT0 438
#define CLK_J721S2_EDP0_LN1_REFCLK_OUT0 439
#define CLK_J721S2_EDP0_LN1_RXCLK_OUT0 440
#define CLK_J721S2_EDP0_LN1_RXFCLK_OUT0 441
#define CLK_J721S2_EDP0_LN1_TXFCLK_OUT0 442
#define CLK_J721S2_EDP0_LN1_TXMCLK_OUT0 443
#define CLK_J721S2_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 444
#define CLK_J721S2_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK 445
#define CLK_J721S2_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK 446
#define CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK 447
#define CLK_J721S2_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 448
#define CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 449
#define CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK 450
#define CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 451
#define CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK 452
#define CLK_J721S2_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK 453
#define CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK 454
#define CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK 455
#define CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK 456
#define CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT1_CLK 457
#define CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK 458
#define CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK 459
#define CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT2_CLK 460
#define CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 461
#define CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 462
#define CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 463
#define CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 464
#define CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 465
#define CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 466
#define CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 467
#define CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 468
#define CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 469
#define CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 470
#define CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 471
#define CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 472
#define CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 473
#define CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 474
#define CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 475
#define CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 476
#define CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 477
#define CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 478
#define CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 479
#define CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 480
#define CLK_J721S2_OBSCLK1_MUX_OUT0 481
#define CLK_J721S2_PLLFRACF2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK 482
#define CLK_J721S2_DPHY_CLK_SEL_OUT0 483
#define CLK_J721S2_DPHY_CLK_SEL_OUT1 484
#define CLK_J721S2_DPI0_EXT_CLKSEL_OUT0 485
#define CLK_J721S2_DPI_1_PCLK_SEL_OUT0 486
#define CLK_J721S2_DPI_2_PCLK_SEL1_OUT0 487
#define CLK_J721S2_DPI_3_PCLK_SEL_OUT0 488
#define CLK_J721S2_EMMCSD_REFCLK_SEL_OUT0 489
#define CLK_J721S2_EMMCSD_REFCLK_SEL_OUT1 490
#define CLK_J721S2_GTC_CLK_MUX_OUT0 491
#define CLK_J721S2_MAIN_CPSW2_CPTS_CLK_MUX_OUT0 492
#define CLK_J721S2_MCAN_CLK_SEL_OUT0 493
#define CLK_J721S2_MCAN_CLK_SEL_OUT1 494
#define CLK_J721S2_MCAN_CLK_SEL_OUT10 495
#define CLK_J721S2_MCAN_CLK_SEL_OUT11 496
#define CLK_J721S2_MCAN_CLK_SEL_OUT12 497
#define CLK_J721S2_MCAN_CLK_SEL_OUT13 498
#define CLK_J721S2_MCAN_CLK_SEL_OUT14_0 499
#define CLK_J721S2_MCAN_CLK_SEL_OUT15_0 500
#define CLK_J721S2_MCAN_CLK_SEL_OUT16_0 501
#define CLK_J721S2_MCAN_CLK_SEL_OUT17_0 502
#define CLK_J721S2_MCAN_CLK_SEL_OUT2 503
#define CLK_J721S2_MCAN_CLK_SEL_OUT3 504
#define CLK_J721S2_MCAN_CLK_SEL_OUT4 505
#define CLK_J721S2_MCAN_CLK_SEL_OUT5 506
#define CLK_J721S2_MCAN_CLK_SEL_OUT6 507
#define CLK_J721S2_MCAN_CLK_SEL_OUT7 508
#define CLK_J721S2_MCAN_CLK_SEL_OUT8 509
#define CLK_J721S2_MCAN_CLK_SEL_OUT9 510
#define CLK_J721S2_NAVSS_CPTS_RCLK_SEL_OUT0 511
#define CLK_J721S2_PCIEN_CPTS_RCLK_MUX_OUT1 512
#define CLK_J721S2_SERDES0_CORE_REFCLK_OUT0 513
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 514
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 515
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 516
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 517
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 518
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 519
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 520
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT7 521
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT8 522
#define CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT9 523
#define CLK_J721S2_VPAC_CLK_SEL_OUT0 524
#define CLK_J721S2_GPMC_FCLK_SEL_OUT0 525
#define CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 526
#define CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK 527
#define CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 528
#define CLK_J721S2_OBSCLK0_MUX_OUT0 529
#define CLK_J721S2_ATL_PCLKMUX_OUT0 530
#define CLK_J721S2_DPI_0_PCLK_SEL_OUT0 531
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT0 532
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT1 533
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT10 534
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT11 535
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT12 536
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT13 537
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT14 538
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT15 539
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT16 540
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT17 541
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT18 542
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT19 543
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT2 544
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT3 545
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT4 546
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT5 547
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT6 548
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT7 549
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT8 550
#define CLK_J721S2_MAIN_TIMER_CLKSEL_OUT9 551
#define CLK_J721S2_MCASP_AHCLKO_OUT0 552
#define CLK_J721S2_MCASP_AHCLKO_OUT1 553
#define CLK_J721S2_MCASP_AUXCLK_SEL_OUT0 554
#define CLK_J721S2_MCASP_AUXCLK_SEL_OUT1 555
#define CLK_J721S2_MCASP_AUXCLK_SEL_OUT2 556
#define CLK_J721S2_MCASP_AUXCLK_SEL_OUT3 557
#define CLK_J721S2_MCASP_AUXCLK_SEL_OUT4 558
#define CLK_J721S2_TIMER11_CASCADE_OUT0 559
#define CLK_J721S2_TIMER13_CASCADE_OUT0 560
#define CLK_J721S2_TIMER15_CASCADE_OUT0 561
#define CLK_J721S2_TIMER1_CASCADE_OUT0 562
#define CLK_J721S2_TIMER3_CASCADE_OUT0 563
#define CLK_J721S2_TIMER5_CASCADE_OUT0 564
#define CLK_J721S2_TIMER7_CASCADE_OUT0 565
#define CLK_J721S2_TIMER9_CASCADE_OUT0 566
#define CLK_J721S2_OBSCLK0_DIV_OUT0 567
#define CLK_J721S2_MAIN_TIMER16_AFS_EN_OUT0 568
#define CLK_J721S2_MAIN_TIMER17_AFS_EN_OUT0 569
#define CLK_J721S2_MAIN_TIMER18_AFS_EN_OUT0 570
#define CLK_J721S2_MAIN_TIMER19_AFS_EN_OUT0 571
#define CLK_J721S2_TIMER17_CASCADE_OUT0 572
#define CLK_J721S2_TIMER19_CASCADE_OUT0 573
#define CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 574

#endif /* SOC_J721S2_CLK_IDS_H */
