{
  "processor": "National PACE (IPC-16A/520D)",
  "manufacturer": "National Semiconductor",
  "year": 1975,
  "schema_version": "1.0",
  "source": "IPC-16A/520D PACE datasheet, National 1975",
  "instruction_count": 45,
  "instructions": [
    {"mnemonic": "HALT", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor execution"},
    {"mnemonic": "NOP", "bytes": 2, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "LD", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Load register from memory"},
    {"mnemonic": "LDI", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Load register with immediate value"},
    {"mnemonic": "ST", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Store register to memory"},
    {"mnemonic": "LSEX", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Left sign extend (byte to word)"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVF,CRY", "notes": "AND register to register"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVF,CRY", "notes": "AND memory to register"},
    {"mnemonic": "ANDI", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVF,CRY", "notes": "AND immediate to register"},
    {"mnemonic": "OR", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVF,CRY", "notes": "OR register to register"},
    {"mnemonic": "OR", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVF,CRY", "notes": "OR memory to register"},
    {"mnemonic": "ORI", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVF,CRY", "notes": "OR immediate to register"},
    {"mnemonic": "XOR", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "none", "notes": "XOR register to register"},
    {"mnemonic": "ADD", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVF,CRY,LK", "notes": "Add register to register"},
    {"mnemonic": "ADD", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVF,CRY,LK", "notes": "Add memory to register"},
    {"mnemonic": "ADDI", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVF,CRY,LK", "notes": "Add immediate to register"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVF,CRY,LK", "notes": "Subtract register from register"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVF,CRY,LK", "notes": "Subtract memory from register"},
    {"mnemonic": "SUBI", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVF,CRY,LK", "notes": "Subtract immediate from register"},
    {"mnemonic": "COMP", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Complement register (one's complement)"},
    {"mnemonic": "NEG", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Negate register (two's complement)"},
    {"mnemonic": "RADD", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVF,CRY,LK", "notes": "Reverse add (ACn + ACm -> ACm)"},
    {"mnemonic": "RSUB", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVF,CRY,LK", "notes": "Reverse subtract"},
    {"mnemonic": "SHL", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Shift left 1 bit"},
    {"mnemonic": "SHR", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Shift right 1 bit"},
    {"mnemonic": "SHLA", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Shift left arithmetic"},
    {"mnemonic": "SHRA", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Shift right arithmetic"},
    {"mnemonic": "ROL", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Rotate left through link"},
    {"mnemonic": "ROR", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "OVF,CRY", "notes": "Rotate right through link"},
    {"mnemonic": "DSZ", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "memory", "flags_affected": "none", "notes": "Decrement memory, skip if zero; 8-10 cycles"},
    {"mnemonic": "ISZ", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "memory", "flags_affected": "none", "notes": "Increment memory, skip if zero"},
    {"mnemonic": "SKAZ", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Skip if AND of accumulator with mask is zero"},
    {"mnemonic": "BOC", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "condition,displacement", "flags_affected": "none", "notes": "Branch on condition; 4 not taken, 8 taken"},
    {"mnemonic": "JMP", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to absolute address"},
    {"mnemonic": "JMPI", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump indirect through memory"},
    {"mnemonic": "JSR", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "JSRI", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to subroutine indirect"},
    {"mnemonic": "RTS", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTSI", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine and interrupt"},
    {"mnemonic": "PUSH", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register to stack"},
    {"mnemonic": "POP", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop stack to register"},
    {"mnemonic": "PFLG", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Pulse flag output (set then clear selected flags)"},
    {"mnemonic": "RFND", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Refund - return control to DMA"},
    {"mnemonic": "CFR", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Copy flags to register"},
    {"mnemonic": "CRF", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "all", "notes": "Copy register to flags"}
  ]
}
