$date
	Wed Jun  3 21:59:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb $end
$var wire 1 ! out_test $end
$var reg 1 " clk $end
$var reg 3 # clk_div_reg [2:0] $end
$var reg 1 $ tx_interval_timer $end
$var reg 3 % tx_interval_timer_ctr [2:0] $end
$var reg 1 & uart_clk $end
$scope module u_uart_tx $end
$var wire 1 " clk $end
$var wire 8 ' data [7:0] $end
$var wire 1 ( rst $end
$var wire 1 $ start_tx $end
$var wire 1 & uart_clk_en $end
$var reg 8 ) buffer [7:0] $end
$var reg 4 * next_state [3:0] $end
$var reg 1 + ready $end
$var reg 4 , state [3:0] $end
$var reg 1 ! uart_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
x+
b0 *
b0 )
0(
b1000001 '
0&
b0 %
0$
b0 #
0"
1!
$end
#100
1+
b1 #
1"
#200
0"
#300
1&
b10 #
1"
#400
0"
#500
0&
b0 #
1"
#600
0"
#700
b1 #
1"
#800
0"
#900
0+
b1 *
b1000001 )
1&
b10 #
1"
1$
#1000
0"
#1100
1+
b1 ,
0&
b0 #
1"
0$
#1200
0"
#1300
b10 *
0!
b1 #
1"
#1400
0"
#1500
1&
b10 #
1"
#1600
0"
#1700
0&
b0 #
1"
#1800
0"
#1900
b1 #
1"
#2000
0"
#2100
b10 ,
1&
b10 #
1"
#2200
0"
#2300
b11 *
1!
0&
b0 #
1"
#2400
0"
#2500
b1 #
1"
#2600
0"
#2700
1&
b10 #
1"
#2800
0"
#2900
0&
b0 #
1"
#3000
0"
#3100
b1 #
1"
#3200
0"
#3300
b11 ,
1&
b10 #
1"
#3400
0"
#3500
b100 *
0!
0&
b0 #
1"
#3600
0"
#3700
b1 #
1"
#3800
0"
#3900
1&
b10 #
1"
#4000
0"
#4100
0&
b0 #
1"
#4200
0"
#4300
b1 #
1"
#4400
0"
#4500
b100 ,
1&
b10 #
1"
#4600
0"
#4700
b101 *
0&
b0 #
1"
#4800
0"
#4900
b1 #
1"
#5000
0"
#5100
1&
b10 #
1"
#5200
0"
#5300
0&
b0 #
1"
#5400
0"
#5500
b1 #
1"
#5600
0"
#5700
b101 ,
1&
b10 #
1"
#5800
0"
#5900
b110 *
0&
b0 #
1"
#6000
0"
#6100
b1 #
1"
#6200
0"
#6300
1&
b10 #
1"
#6400
0"
#6500
0&
b0 #
1"
#6600
0"
#6700
b1 #
1"
#6800
0"
#6900
b110 ,
1&
b10 #
1"
#7000
0"
#7100
b111 *
0&
b0 #
1"
#7200
0"
#7300
b1 #
1"
#7400
0"
#7500
1&
b10 #
1"
#7600
0"
#7700
0&
b0 #
1"
#7800
0"
#7900
b1 #
1"
#8000
0"
#8100
b111 ,
1&
b10 #
1"
#8200
0"
#8300
b1000 *
0&
b0 #
1"
#8400
0"
#8500
b1 #
1"
#8600
0"
#8700
1&
b10 #
1"
#8800
0"
#8900
0&
b0 #
1"
#9000
0"
#9100
b1 #
1"
#9200
0"
#9300
b1000 ,
1&
b10 #
1"
#9400
0"
#9500
b1001 *
1!
0&
b0 #
1"
#9600
0"
#9700
b1 #
1"
#9800
0"
#9900
1&
b10 #
1"
#10000
0"
#10100
0&
b0 #
1"
#10200
0"
#10300
b1 #
1"
#10400
0"
#10500
b1001 ,
1&
b10 #
1"
#10600
0"
#10700
b1010 *
0!
0&
b0 #
1"
#10800
0"
#10900
b1 #
1"
#11000
0"
#11100
1&
b10 #
1"
#11200
0"
#11300
0&
b0 #
1"
#11400
0"
#11500
b1 #
1"
#11600
0"
#11700
b1010 ,
1&
b10 #
1"
#11800
0"
#11900
b0 *
1!
0&
b0 #
1"
#12000
0"
#12100
b1 #
1"
#12200
0"
#12300
1&
b10 #
1"
#12400
0"
#12500
0&
b0 #
1"
#12600
0"
#12700
b1 #
1"
#12800
0"
#12900
b0 ,
1&
b10 #
1"
#13000
0"
#13100
0&
b0 #
1"
