#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 28 12:24:54 2021
# Process ID: 9340
# Current directory: C:/source/diplomskiRad/riscv_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10764 C:\source\diplomskiRad\riscv_core\riscv_core.xpr
# Log file: C:/source/diplomskiRad/riscv_core/vivado.log
# Journal file: C:/source/diplomskiRad/riscv_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/source/diplomskiRad/riscv_core/riscv_core.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source testbench.tcl
current_wave_config {Untitled 1}
add_wave {{/testbench/dut/state}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
set_property xsim.view C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
add_bp {C:/source/diplomskiRad/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv} 418
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
remove_bps -file {C:/source/diplomskiRad/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv} -line 418
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/instr}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
log_wave {/testbench/dut/is_s_instr} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/is_s_instr}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
add_bp {C:/source/diplomskiRad/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv} 636
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
step
step
step
step
run 10 us
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/src2_value}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/rf_rd_en1}} {{/testbench/dut/rf_rd_en2}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/rf_rd_index1}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
run all
remove_bps -file {C:/source/diplomskiRad/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv} -line 636
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mem_w_data}} 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/rv_m_wdata}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/rv_m_wrdata}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
add_bp {C:/source/diplomskiRad/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv} 561
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
step
step
step
step
step
step
step
step
step
remove_bps -file {C:/source/diplomskiRad/riscv_core/riscv_core.srcs/sources_1/new/riscv_core.sv} -line 561
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/mem_wr_data}} 
save_wave_config {C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/source/diplomskiRad/riscv_core/testbench_behav.wcfg
source testbench.tcl
close_sim
