# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
# File: L:/ND Pierre/ORiGiNe/FPGA/UART/BIND_PIN_UART.csv
# Generated on: Mon Feb 20 21:57:06 2012

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
CLOCK_50,Input,PIN_R8,3,B3_N0,3.3-V LVTTL,,,,
KEY[1],Input,PIN_J15,5,B5_N0,3.3-V LVTTL,,,,
KEY[0],Input,PIN_E1,1,B1_N0,3.3-V LVTTL,,,,
LEDG[7],Output,PIN_L3,2,B2_N0,3.3-V LVTTL,,,,
LEDG[6],Output,PIN_B1,1,B1_N0,3.3-V LVTTL,,,,
LEDG[5],Output,PIN_F3,1,B1_N0,3.3-V LVTTL,,,,
LEDG[4],Output,PIN_D1,1,B1_N0,3.3-V LVTTL,,,,
LEDG[3],Output,PIN_A11,7,B7_N0,3.3-V LVTTL,,,,
LEDG[2],Output,PIN_B13,7,B7_N0,3.3-V LVTTL,,,,
LEDG[1],Output,PIN_A13,7,B7_N0,3.3-V LVTTL,,,,
LEDG[0],Output,PIN_A15,7,B7_N0,3.3-V LVTTL,,,,
SW[3],Input,PIN_M15,5,B5_N0,3.3-V LVTTL,,,,
SW[2],Input,PIN_B9,7,B7_N0,3.3-V LVTTL,,,,
SW[1],Input,PIN_T8,3,B3_N0,3.3-V LVTTL,,,,
SW[0],Input,PIN_M1,2,B2_N0,3.3-V LVTTL,,,,
UART_TXD,Output,PIN_C3,8,B8_N0,3.3-V LVTTL,,,,
