=====
SETUP
-1.491
6.942
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0
6.942
=====
SETUP
-1.463
6.914
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0
6.914
=====
SETUP
-1.325
6.776
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0
6.776
=====
SETUP
-1.324
6.775
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0
6.775
=====
SETUP
-1.296
6.747
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0
6.747
=====
SETUP
-1.248
6.699
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0
6.699
=====
SETUP
-1.247
6.698
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0
6.698
=====
SETUP
-1.151
6.234
5.082
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0
2.611
2.843
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s
3.277
3.730
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
6.234
=====
SETUP
-0.953
6.404
5.451
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll
4.139
4.532
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0
6.404
=====
SETUP
-0.012
5.095
5.082
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0
2.611
2.843
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s
3.043
3.598
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
5.095
=====
SETUP
2.320
4.695
7.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
2.611
2.843
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
4.695
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
4.635
=====
SETUP
2.414
4.635
7.049
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
3.832
4.014
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.139
4.635
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
4.635
=====
HOLD
-1.498
2.618
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.618
=====
HOLD
-1.486
2.630
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.630
=====
HOLD
-1.359
2.758
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.758
=====
HOLD
-1.359
2.758
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.758
=====
HOLD
-1.347
2.770
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.770
=====
HOLD
-1.347
2.770
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.770
=====
HOLD
-1.330
2.786
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.786
=====
HOLD
-1.328
2.788
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.788
=====
HOLD
-1.328
2.788
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.788
=====
HOLD
-1.212
2.905
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.905
=====
HOLD
-1.207
2.910
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.910
=====
HOLD
-1.207
2.910
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.910
=====
HOLD
-1.183
2.933
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.933
=====
HOLD
-1.183
2.933
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.933
=====
HOLD
-1.168
2.949
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.949
=====
HOLD
-1.163
2.614
3.777
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0
1.851
2.053
u_v9958/ff_initial_busy_s0
2.614
=====
HOLD
-1.068
3.048
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
3.048
=====
HOLD
-0.706
3.071
3.777
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/full_s0
1.851
2.053
u_v9958/n84_s4
2.781
3.071
u_v9958/ff_valid_s2
3.071
=====
HOLD
-0.575
3.202
3.777
u_sdram/ff_rdata_en_s1
1.851
2.053
u_v9958/ff_rdata_3_s0
3.202
=====
HOLD
-0.575
3.202
3.777
u_sdram/ff_rdata_en_s1
1.851
2.053
u_v9958/ff_rdata_4_s0
3.202
=====
HOLD
-0.561
3.215
3.777
u_sdram/ff_rdata_en_s1
1.851
2.053
u_v9958/ff_rdata_6_s0
3.215
=====
HOLD
-0.561
3.215
3.777
u_sdram/ff_rdata_en_s1
1.851
2.053
u_v9958/ff_rdata_7_s0
3.215
=====
HOLD
-0.558
3.218
3.777
u_sdram/ff_rdata_en_s1
1.851
2.053
u_v9958/ff_rdata_1_s0
3.218
=====
HOLD
-0.558
3.218
3.777
u_sdram/ff_rdata_en_s1
1.851
2.053
u_v9958/ff_rdata_2_s0
3.218
=====
HOLD
-0.469
3.308
3.777
u_sdram/ff_rdata_3_s3
1.851
2.053
u_v9958/ff_rdata_3_s0
3.308
