
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003748                       # Number of seconds simulated
sim_ticks                                  3748491813                       # Number of ticks simulated
final_tick                               533319836067                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 358820                       # Simulator instruction rate (inst/s)
host_op_rate                                   454122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 331812                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924636                       # Number of bytes of host memory used
host_seconds                                 11297.03                       # Real time elapsed on the host
sim_insts                                  4053604708                       # Number of instructions simulated
sim_ops                                    5130226450                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       309120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        84352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               714368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       315648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            315648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          659                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5581                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2466                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2466                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1502471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     82465166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1536618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32849478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1400030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22502917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1400030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     46918070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               190574779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1502471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1536618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1400030                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1400030                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5839148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84206667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84206667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84206667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1502471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     82465166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1536618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32849478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1400030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22502917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1400030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     46918070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              274781446                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085596                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533001                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206712                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293265                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196047                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8880                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16797741                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085596                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496601                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039192                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        892524                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          889                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1634627                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8642768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.383294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5046683     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354075      4.10%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335905      3.89%     66.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316443      3.66%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261548      3.03%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188505      2.18%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135846      1.57%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210856      2.44%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792907     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8642768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.343256                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.868660                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479761                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       858653                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437358                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41502                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825491                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496746                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19956699                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10459                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825491                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660342                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         485874                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        91336                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3291296                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288426                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19366168                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156152                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26850210                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90212297                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90212297                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10055038                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3588                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1880                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702580                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1017778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        24029                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       427473                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610333                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23808                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17469185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8642768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.690469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835808                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3154075     36.49%     36.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713787     19.83%     56.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1364223     15.78%     72.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818352      9.47%     81.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833333      9.64%     91.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379978      4.40%     95.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242636      2.81%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67066      0.78%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69318      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8642768                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63622     58.95%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         19851     18.39%     77.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24450     22.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012595     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200479      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1547664     10.59%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848001      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610333                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.625323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             107923                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37995164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23771139                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718256                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45721                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664035                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       235808                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825491                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         395727                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14306                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18052722                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896397                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1017778                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1867                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238212                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369973                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469413                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240359                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303832                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020611                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834419                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.598584                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249677                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238877                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200788                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884458                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.584000                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369740                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814377                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205813                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7817277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.565659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.103549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3222594     41.22%     41.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052445     26.26%     67.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851759     10.90%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432427      5.53%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449039      5.74%     89.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227368      2.91%     92.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155454      1.99%     94.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89301      1.14%     95.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       336890      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7817277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       336890                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25533799                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36933191                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 346422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898919                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898919                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112447                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112447                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64960848                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19480773                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18737558                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3316055                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2700497                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220152                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1396940                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1293059                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          354719                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9786                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3419050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18118961                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3316055                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1647778                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3797137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1184478                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        540343                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1677722                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8717692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.574738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.369284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4920555     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          263225      3.02%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          275776      3.16%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          437193      5.02%     67.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          206529      2.37%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          293913      3.37%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          197267      2.26%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          145737      1.67%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1977497     22.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8717692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368894                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015639                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3600288                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       493614                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3633449                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30329                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        960011                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       563307                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1151                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21648613                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        960011                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3781764                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       152267                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3480406                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       236229                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20870266                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           57                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136828                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29212986                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97319434                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97319434                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17828313                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11384643                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1830                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           615826                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1942686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1003810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10906                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       351635                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19558538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3603                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15540406                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27905                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6736797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20795182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8717692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782628                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929733                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3037377     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1881136     21.58%     56.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1239282     14.22%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827620      9.49%     80.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       758976      8.71%     88.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       423932      4.86%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       383995      4.40%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84680      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80694      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8717692                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         117300     78.08%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16458     10.96%     89.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16464     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12968295     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206590      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1754      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1544092      9.94%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       819675      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15540406                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728788                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             150222                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39976630                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26299066                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15095634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15690628                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21877                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       775753                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       265053                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        960011                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63432                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12996                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19562144                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1942686                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1003810                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1823                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       256100                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15258454                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1439278                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281951                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2230014                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2167641                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            790736                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697423                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15107258                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15095634                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9907786                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28179774                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.679310                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351592                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10389326                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12792025                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6770157                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3573                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       222106                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7757681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2983409     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2189279     28.22%     66.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       871206     11.23%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436738      5.63%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402913      5.19%     88.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       184651      2.38%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       199229      2.57%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102209      1.32%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       388047      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7757681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10389326                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12792025                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1905690                       # Number of memory references committed
system.switch_cpus1.commit.loads              1166933                       # Number of loads committed
system.switch_cpus1.commit.membars               1780                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1847029                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11523851                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       263769                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       388047                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26931647                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40085470                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 271498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10389326                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12792025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10389326                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865233                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865233                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155758                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155758                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68519252                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20930876                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19929638                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3560                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3286321                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2676685                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       222462                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1346231                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1281506                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          347574                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9853                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3447951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17933335                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3286321                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1629080                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3977580                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1141701                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        615132                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1689659                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8958102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.476191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.314895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4980522     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          415275      4.64%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          410732      4.59%     64.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          509344      5.69%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          157352      1.76%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          200630      2.24%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          167836      1.87%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          153661      1.72%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1962750     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8958102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365586                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994989                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3615543                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       586784                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3803251                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35598                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        916919                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       557115                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21387466                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1814                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        916919                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3779054                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51016                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       346124                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3673222                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       191760                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20653086                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        119429                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51382                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29006421                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96233510                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96233510                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18028744                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10977614                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3833                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2042                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           523188                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1913695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       990542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9331                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       298949                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19413726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15649393                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        33147                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6454350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19482296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8958102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746954                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3255836     36.35%     36.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1841202     20.55%     56.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1224852     13.67%     70.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       854417      9.54%     80.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       849563      9.48%     89.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       406589      4.54%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       389299      4.35%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62507      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73837      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8958102                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          99289     75.86%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16047     12.26%     88.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15545     11.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13077978     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       195689      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1788      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1550691      9.91%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       823247      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15649393                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.740912                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             130881                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008363                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40420910                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25872048                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15211195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15780274                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19431                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       737044                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       243562                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        916919                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27236                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4531                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19417579                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42786                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1913695                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       990542                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2026                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       124871                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       259952                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15377794                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1445809                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       271593                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2241574                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2196629                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            795765                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.710699                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15228651                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15211195                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9879445                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27888135                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692165                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354253                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10486926                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12927167                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6490418                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3653                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       224109                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8041183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.155385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3234531     40.22%     40.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2165016     26.92%     67.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       881981     10.97%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       478157      5.95%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       420184      5.23%     89.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       171127      2.13%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190774      2.37%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       112601      1.40%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       386812      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8041183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10486926                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12927167                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1923628                       # Number of memory references committed
system.switch_cpus2.commit.loads              1176648                       # Number of loads committed
system.switch_cpus2.commit.membars               1816                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1875968                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11636999                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       267171                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       386812                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27071774                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39752954                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10486926                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12927167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10486926                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857181                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857181                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.166615                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.166615                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69028005                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21145345                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19751351                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3646                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3166228                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2577646                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211841                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1288294                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227306                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333268                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9425                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3154538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17470457                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3166228                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1560574                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3847020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1142135                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        732789                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1544355                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8660708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4813688     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          335584      3.87%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274260      3.17%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          661679      7.64%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          179131      2.07%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236296      2.73%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163222      1.88%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95722      1.11%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1901126     21.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8660708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352226                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.943496                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3292066                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       718722                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3700025                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23851                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        926042                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539507                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20942576                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        926042                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3533493                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         118712                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       251266                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3477468                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       353722                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20202462                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141277                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115402                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28237220                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94320932                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94320932                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17332167                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10904987                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4226                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2535                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           994607                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1903289                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       986433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       287904                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19079969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4237                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15128282                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31485                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6571971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20251011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8660708                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.746772                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896938                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3084792     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1845658     21.31%     56.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1171821     13.53%     70.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       890192     10.28%     80.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       777707      8.98%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       403269      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       344492      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67935      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74842      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8660708                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89392     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20261     15.68%     84.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19566     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12573338     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211260      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1689      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1508276      9.97%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       833719      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15128282                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.682942                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             129221                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008542                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39077978                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25656361                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14741745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15257503                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58382                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       755118                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       250248                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        926042                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          69161                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8128                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19084208                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1903289                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       986433                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2518                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249200                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14889445                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1415053                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       238837                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2226238                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2099502                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            811185                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.656372                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14751935                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14741745                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9588106                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27240279                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.639941                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351983                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10156888                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12484060                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6600272                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215313                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7734666                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.614040                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143424                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3051392     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2121354     27.43%     66.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       855860     11.07%     77.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       492871      6.37%     84.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391537      5.06%     89.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162318      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192448      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95141      1.23%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371745      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7734666                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10156888                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12484060                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1884333                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148157                       # Number of loads committed
system.switch_cpus3.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1790766                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11252068                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254559                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371745                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26447084                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39095408                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 328482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10156888                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12484060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10156888                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.885034                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.885034                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.129900                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.129900                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66981318                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20349183                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19300912                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3446                       # number of misc regfile writes
system.l20.replacements                          2459                       # number of replacements
system.l20.tagsinuse                      4094.985863                       # Cycle average of tags in use
system.l20.total_refs                          502593                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6555                       # Sample count of references to valid blocks.
system.l20.avg_refs                         76.673227                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.450913                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.005944                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1196.740341                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2849.788665                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002551                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009279                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.292173                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.695749                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999752                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7969                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7970                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1659                       # number of Writeback hits
system.l20.Writeback_hits::total                 1659                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8017                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8018                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8017                       # number of overall hits
system.l20.overall_hits::total                   8018                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2459                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2459                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2415                       # number of overall misses
system.l20.overall_misses::total                 2459                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     22313961                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    396771823                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      419085784                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     22313961                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    396771823                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       419085784                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     22313961                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    396771823                       # number of overall miss cycles
system.l20.overall_miss_latency::total      419085784                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10384                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10429                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1659                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1659                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10432                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10477                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10432                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10477                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.232569                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.235785                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.231499                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.234705                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.231499                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.234705                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164294.750725                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170429.355022                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164294.750725                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170429.355022                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164294.750725                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170429.355022                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 602                       # number of writebacks
system.l20.writebacks::total                      602                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2415                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2459                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2415                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2459                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2415                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2459                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     21814650                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    369305941                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    391120591                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     21814650                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    369305941                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    391120591                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     21814650                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    369305941                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    391120591                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.232569                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.235785                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.231499                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.234705                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.231499                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.234705                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 495787.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152921.714700                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159056.767385                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 495787.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152921.714700                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159056.767385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 495787.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152921.714700                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159056.767385                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1007                       # number of replacements
system.l21.tagsinuse                      4094.015074                       # Cycle average of tags in use
system.l21.total_refs                          294933                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         57.796002                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           90.678778                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.750734                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   488.834721                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3475.750842                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022138                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009461                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.119344                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.848572                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999515                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3653                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3655                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1126                       # number of Writeback hits
system.l21.Writeback_hits::total                 1126                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3705                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3707                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3705                       # number of overall hits
system.l21.overall_hits::total                   3707                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          962                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1007                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          962                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1007                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          962                       # number of overall misses
system.l21.overall_misses::total                 1007                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     14149540                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    152654225                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      166803765                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     14149540                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    152654225                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       166803765                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     14149540                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    152654225                       # number of overall miss cycles
system.l21.overall_miss_latency::total      166803765                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4615                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4662                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1126                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1126                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4667                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4714                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4667                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4714                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.208451                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.216002                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206128                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213619                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206128                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213619                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 314434.222222                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 158684.225572                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 165644.255214                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 314434.222222                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 158684.225572                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 165644.255214                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 314434.222222                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 158684.225572                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 165644.255214                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 548                       # number of writebacks
system.l21.writebacks::total                      548                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          962                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1007                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          962                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1007                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          962                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1007                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     13621373                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    141285479                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    154906852                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     13621373                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    141285479                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    154906852                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     13621373                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    141285479                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    154906852                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.208451                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.216002                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206128                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213619                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206128                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213619                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 302697.177778                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146866.402287                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153830.041708                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 302697.177778                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 146866.402287                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153830.041708                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 302697.177778                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 146866.402287                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153830.041708                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           700                       # number of replacements
system.l22.tagsinuse                      4094.524238                       # Cycle average of tags in use
system.l22.total_refs                          280417                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4796                       # Sample count of references to valid blocks.
system.l22.avg_refs                         58.468932                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          115.494799                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    39.356745                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   347.149273                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3592.523421                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028197                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.009609                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.084753                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.877081                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3402                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3403                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1061                       # number of Writeback hits
system.l22.Writeback_hits::total                 1061                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3443                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3444                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3443                       # number of overall hits
system.l22.overall_hits::total                   3444                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          659                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  700                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          659                       # number of demand (read+write) misses
system.l22.demand_misses::total                   700                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          659                       # number of overall misses
system.l22.overall_misses::total                  700                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     24838209                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    113505717                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      138343926                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     24838209                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    113505717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       138343926                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     24838209                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    113505717                       # number of overall miss cycles
system.l22.overall_miss_latency::total      138343926                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4061                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4103                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1061                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1061                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4102                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4144                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4102                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4144                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.162275                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.170607                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.160653                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.168919                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.160653                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.168919                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 605809.975610                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 172239.327769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 197634.180000                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 605809.975610                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 172239.327769                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 197634.180000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 605809.975610                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 172239.327769                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 197634.180000                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 404                       # number of writebacks
system.l22.writebacks::total                      404                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          659                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             700                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          659                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              700                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          659                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             700                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     24370481                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    106005266                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    130375747                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     24370481                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    106005266                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    130375747                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     24370481                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    106005266                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    130375747                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.162275                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.170607                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.160653                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.168919                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.160653                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.168919                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 594401.975610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160857.763278                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 186251.067143                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 594401.975610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 160857.763278                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 186251.067143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 594401.975610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 160857.763278                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 186251.067143                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1417                       # number of replacements
system.l23.tagsinuse                      4094.289802                       # Cycle average of tags in use
system.l23.total_refs                          351924                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5513                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.835298                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          162.908283                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    37.541785                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   707.315642                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3186.524092                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.039773                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009165                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.172684                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.777960                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999582                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4240                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4241                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2518                       # number of Writeback hits
system.l23.Writeback_hits::total                 2518                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4292                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4293                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4292                       # number of overall hits
system.l23.overall_hits::total                   4293                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1372                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1413                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1374                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1415                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1374                       # number of overall misses
system.l23.overall_misses::total                 1415                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13043953                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    202659691                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      215703644                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       514410                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       514410                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13043953                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    203174101                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       216218054                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13043953                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    203174101                       # number of overall miss cycles
system.l23.overall_miss_latency::total      216218054                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5612                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5654                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2518                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2518                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5666                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5708                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5666                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5708                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.244476                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.249912                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242499                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.247898                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242499                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.247898                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 318145.195122                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147711.145044                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152656.506723                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       257205                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       257205                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 318145.195122                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147870.524745                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152804.278445                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 318145.195122                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147870.524745                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152804.278445                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 912                       # number of writebacks
system.l23.writebacks::total                      912                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1372                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1413                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1374                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1415                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1374                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1415                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12575618                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    186964506                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    199540124                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       490872                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       490872                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12575618                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    187455378                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    200030996                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12575618                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    187455378                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    200030996                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244476                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.249912                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242499                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.247898                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242499                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.247898                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 306722.390244                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136271.505831                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141217.355980                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       245436                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       245436                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 306722.390244                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136430.406114                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141364.661484                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 306722.390244                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136430.406114                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141364.661484                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.892306                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643245                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709288.813993                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.530357                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.361949                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064952                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862760                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927712                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634551                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634551                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634551                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634551                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634551                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           75                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           75                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           75                       # number of overall misses
system.cpu0.icache.overall_misses::total           75                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43902058                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43902058                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43902058                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43902058                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43902058                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43902058                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634626                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634626                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634626                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634626                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634626                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634626                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 585360.773333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 585360.773333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 585360.773333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       485545                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 161848.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           30                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           30                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           30                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     22426841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     22426841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     22426841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 498374.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174377945                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16315.301740                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.261203                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.738797                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133165                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778477                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1774                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1774                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911642                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36916                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37084                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37084                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37084                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37084                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2100379034                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2100379034                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5318930                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5318930                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2105697964                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2105697964                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2105697964                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2105697964                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1948726                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1948726                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1948726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1948726                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031550                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031550                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019030                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56896.170604                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56896.170604                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31660.297619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31660.297619                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56781.845648                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56781.845648                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56781.845648                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56781.845648                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1659                       # number of writebacks
system.cpu0.dcache.writebacks::total             1659                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26532                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26652                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26652                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10384                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10384                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    468770702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    468770702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       899244                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       899244                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    469669946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    469669946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    469669946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    469669946                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45143.557589                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45143.557589                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18734.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18734.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45022.042370                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45022.042370                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45022.042370                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45022.042370                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.613046                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004726226                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1973921.858546                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.613046                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065085                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1677663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1677663                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1677663                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1677663                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1677663                       # number of overall hits
system.cpu1.icache.overall_hits::total        1677663                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     18004203                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     18004203                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     18004203                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     18004203                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     18004203                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     18004203                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1677722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1677722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1677722                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1677722                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1677722                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1677722                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 305155.983051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 305155.983051                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 305155.983051                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 305155.983051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 305155.983051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 305155.983051                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     14276001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     14276001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     14276001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     14276001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     14276001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     14276001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 303744.702128                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 303744.702128                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 303744.702128                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 303744.702128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 303744.702128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 303744.702128                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4667                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153872148                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4923                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31255.768434                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.166258                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.833742                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883462                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116538                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1127176                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1127176                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       735016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        735016                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1782                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1780                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1780                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1862192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1862192                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1862192                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1862192                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11485                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11651                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11651                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11651                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11651                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    743513453                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    743513453                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5237771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5237771                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    748751224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    748751224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    748751224                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    748751224                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1138661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1138661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       735182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       735182                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1873843                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1873843                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1873843                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1873843                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010086                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010086                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000226                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64737.784327                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64737.784327                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31552.837349                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31552.837349                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64264.975024                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64264.975024                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64264.975024                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64264.975024                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1126                       # number of writebacks
system.cpu1.dcache.writebacks::total             1126                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6870                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6870                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6984                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6984                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6984                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6984                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4615                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4667                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4667                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    182235509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    182235509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1109593                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1109593                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    183345102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    183345102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    183345102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    183345102                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002491                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002491                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39487.650921                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39487.650921                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21338.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21338.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39285.430041                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39285.430041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39285.430041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39285.430041                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.346050                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008022341                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1976514.394118                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.346050                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814657                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1689593                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1689593                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1689593                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1689593                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1689593                       # number of overall hits
system.cpu2.icache.overall_hits::total        1689593                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     43264249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     43264249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     43264249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     43264249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     43264249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     43264249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1689658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1689658                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1689658                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1689658                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1689658                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1689658                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 665603.830769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 665603.830769                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 665603.830769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 665603.830769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 665603.830769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 665603.830769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       181004                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        90502                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     24972944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     24972944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     24972944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     24972944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     24972944                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     24972944                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 594593.904762                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 594593.904762                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 594593.904762                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 594593.904762                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 594593.904762                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 594593.904762                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4102                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148953568                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4358                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34179.340982                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.350946                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.649054                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872465                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127535                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1133007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1133007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       743037                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        743037                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1962                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1962                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1823                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1823                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1876044                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1876044                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1876044                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1876044                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7923                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          178                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          178                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8101                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8101                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8101                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8101                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    369129973                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    369129973                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6449874                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6449874                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    375579847                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    375579847                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    375579847                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    375579847                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1140930                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1140930                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       743215                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       743215                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1884145                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1884145                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1884145                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1884145                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006944                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004300                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004300                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004300                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004300                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46589.672220                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46589.672220                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36235.247191                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36235.247191                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46362.158622                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46362.158622                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46362.158622                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46362.158622                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1061                       # number of writebacks
system.cpu2.dcache.writebacks::total             1061                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3862                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3862                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          137                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3999                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3999                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3999                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3999                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4061                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4061                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4102                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4102                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4102                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4102                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    145330468                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    145330468                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1092343                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1092343                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    146422811                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    146422811                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    146422811                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    146422811                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003559                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003559                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002177                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002177                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35786.867274                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35786.867274                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26642.512195                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26642.512195                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35695.468308                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35695.468308                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35695.468308                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35695.468308                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.492112                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004760956                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947211.155039                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.492112                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061686                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821301                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1544292                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1544292                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1544292                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1544292                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1544292                       # number of overall hits
system.cpu3.icache.overall_hits::total        1544292                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           63                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           63                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           63                       # number of overall misses
system.cpu3.icache.overall_misses::total           63                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21964389                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21964389                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21964389                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21964389                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21964389                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21964389                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1544355                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1544355                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1544355                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1544355                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1544355                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1544355                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 348641.095238                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 348641.095238                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 348641.095238                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 348641.095238                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 348641.095238                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 348641.095238                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13150884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13150884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13150884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13150884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13150884                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13150884                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 313116.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 313116.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 313116.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 313116.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 313116.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 313116.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5665                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158222963                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5921                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26722.337950                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.050214                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.949786                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883009                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116991                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1073768                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1073768                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731959                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731959                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1723                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1805727                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1805727                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1805727                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1805727                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14114                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14114                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          597                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          597                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14711                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14711                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14711                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    950036766                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    950036766                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     64895851                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     64895851                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1014932617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1014932617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1014932617                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1014932617                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1087882                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1087882                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1820438                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1820438                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1820438                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1820438                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012974                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012974                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000815                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000815                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008081                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008081                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008081                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008081                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67311.659770                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67311.659770                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 108703.268007                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108703.268007                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68991.408946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68991.408946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68991.408946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68991.408946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       116156                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       116156                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2518                       # number of writebacks
system.cpu3.dcache.writebacks::total             2518                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8502                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8502                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          543                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          543                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9045                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9045                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5612                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5612                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5666                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5666                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    240481921                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    240481921                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1602097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1602097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    242084018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    242084018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    242084018                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    242084018                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42851.375802                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42851.375802                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 29668.462963                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29668.462963                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42725.735616                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42725.735616                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42725.735616                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42725.735616                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
