{
  "design": {
    "design_info": {
      "boundary_crc": "0x5807EAF749D5591C",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../TERO_FS_ECC.gen/sources_1/bd/cell_routing",
      "name": "cell_routing",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "data_sink_0": "",
      "ro_array_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "led_0_0": {
        "direction": "O"
      },
      "SW0": {
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "cell_routing_clk_wiz_0_0",
        "xci_path": "ip\\cell_routing_clk_wiz_0_0\\cell_routing_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0"
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "cell_routing_proc_sys_reset_0_0",
        "xci_path": "ip\\cell_routing_proc_sys_reset_0_0\\cell_routing_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "data_sink_0": {
        "vlnv": "xilinx.com:module_ref:data_sink:1.0",
        "xci_name": "cell_routing_data_sink_0_0",
        "xci_path": "ip\\cell_routing_data_sink_0_0\\cell_routing_data_sink_0_0.xci",
        "inst_hier_path": "data_sink_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_sink",
          "boundary_crc": "0x0"
        },
        "ports": {
          "inputs": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "led": {
            "direction": "O"
          }
        }
      },
      "ro_array_0": {
        "vlnv": "xilinx.com:module_ref:ro_array:1.0",
        "xci_name": "cell_routing_ro_array_0_0",
        "xci_path": "ip\\cell_routing_ro_array_0_0\\cell_routing_ro_array_0_0.xci",
        "inst_hier_path": "ro_array_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ro_array",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "outputs": {
            "direction": "O",
            "left": "1023",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "SW0_1": {
        "ports": [
          "SW0",
          "ro_array_0/enable"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "ro_array_0/clock"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "data_sink_0_led": {
        "ports": [
          "data_sink_0/led",
          "led_0_0"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ro_array_0/reset"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "ro_array_0_outputs": {
        "ports": [
          "ro_array_0/outputs",
          "data_sink_0/inputs"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}