# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Dec 5 2022 21:03:15

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk               | Frequency: 58.00 MHz  | Target: 16.00 MHz  | 
Clock: clk_usb           | Frequency: 46.73 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            45258       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            -567        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
sdi        clk                 -2261        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  3737         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3737         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
sck        clk                 16457         clk:R                  
sdo        clk                 16756         clk:R                  
ss         clk                 16798         clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  12277         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12349         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
sdi        clk                 3182        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  -2796       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2796       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
sck        clk                 15931                 clk:R                  
sdo        clk                 16179                 clk:R                  
ss         clk                 16272                 clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  7920                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  7806                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 58.00 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_dfu_app.u_flash_spi.crc16_q_5_LC_21_9_3/lcout
Path End         : u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/in2
Capture Clock    : u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/clk
Setup Constraint : 62500p
Path slack       : 45258p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         69078

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     15898
-----------------------------------   ----- 
End-of-path arrival time (ps)         23820
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                            loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                      IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2844/I                                      Odrv12                         0              1420  RISE       1
I__2844/O                                      Odrv12                       724              2143  RISE       1
I__2845/I                                      Span12Mux_v                    0              2143  RISE       1
I__2845/O                                      Span12Mux_v                  724              2867  RISE       1
I__2846/I                                      Span12Mux_v                    0              2867  RISE       1
I__2846/O                                      Span12Mux_v                  724              3590  RISE       1
I__2847/I                                      Span12Mux_h                    0              3590  RISE       1
I__2847/O                                      Span12Mux_h                  724              4314  RISE       1
I__2848/I                                      Span12Mux_s5_v                 0              4314  RISE       1
I__2848/O                                      Span12Mux_s5_v               351              4665  RISE       1
I__2849/I                                      LocalMux                       0              4665  RISE       1
I__2849/O                                      LocalMux                     486              5151  RISE       1
I__2850/I                                      IoInMux                        0              5151  RISE       1
I__2850/O                                      IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              6443  RISE     169
I__25350/I                                     gio2CtrlBuf                    0              6443  RISE       1
I__25350/O                                     gio2CtrlBuf                    0              6443  RISE       1
I__25351/I                                     GlobalMux                      0              6443  RISE       1
I__25351/O                                     GlobalMux                    227              6671  RISE       1
I__25374/I                                     ClkMux                         0              6671  RISE       1
I__25374/O                                     ClkMux                       455              7126  RISE       1
u_dfu_app.u_flash_spi.crc16_q_5_LC_21_9_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_dfu_app.u_flash_spi.crc16_q_5_LC_21_9_3/lcout                                LogicCell40_SEQ_MODE_1010    796              7922  45258  RISE       3
I__24379/I                                                                     Odrv4                          0              7922  45258  RISE       1
I__24379/O                                                                     Odrv4                        517              8438  45258  RISE       1
I__24381/I                                                                     Span4Mux_h                     0              8438  45258  RISE       1
I__24381/O                                                                     Span4Mux_h                   444              8883  45258  RISE       1
I__24384/I                                                                     LocalMux                       0              8883  45258  RISE       1
I__24384/O                                                                     LocalMux                     486              9369  45258  RISE       1
I__24387/I                                                                     InMux                          0              9369  45258  RISE       1
I__24387/O                                                                     InMux                        382              9751  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_RNO_LC_26_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              9751  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_RNO_LC_26_9_0/lcout               LogicCell40_SEQ_MODE_0000    589             10340  45258  RISE       1
I__25604/I                                                                     Odrv12                         0             10340  45258  RISE       1
I__25604/O                                                                     Odrv12                       724             11064  45258  RISE       1
I__25605/I                                                                     LocalMux                       0             11064  45258  RISE       1
I__25605/O                                                                     LocalMux                     486             11550  45258  RISE       1
I__25606/I                                                                     InMux                          0             11550  45258  RISE       1
I__25606/O                                                                     InMux                        382             11932  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_LC_28_9_2/in1                     LogicCell40_SEQ_MODE_0000      0             11932  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_LC_28_9_2/carryout                LogicCell40_SEQ_MODE_0000    382             12315  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_27_c_LC_28_9_3/carryin                 LogicCell40_SEQ_MODE_0000      0             12315  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_27_c_LC_28_9_3/carryout                LogicCell40_SEQ_MODE_0000    186             12501  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_45_c_LC_28_9_4/carryin                 LogicCell40_SEQ_MODE_0000      0             12501  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_45_c_LC_28_9_4/carryout                LogicCell40_SEQ_MODE_0000    186             12687  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_33_c_LC_28_9_5/carryin                 LogicCell40_SEQ_MODE_0000      0             12687  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_33_c_LC_28_9_5/carryout                LogicCell40_SEQ_MODE_0000    186             12873  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_39_c_LC_28_9_6/carryin                 LogicCell40_SEQ_MODE_0000      0             12873  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_39_c_LC_28_9_6/carryout                LogicCell40_SEQ_MODE_0000    186             13059  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_21_c_LC_28_9_7/carryin                 LogicCell40_SEQ_MODE_0000      0             13059  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_21_c_LC_28_9_7/carryout                LogicCell40_SEQ_MODE_0000    186             13245  45258  RISE       1
IN_MUX_bfv_28_10_0_/carryinitin                                                ICE_CARRY_IN_MUX               0             13245  45258  RISE       1
IN_MUX_bfv_28_10_0_/carryinitout                                               ICE_CARRY_IN_MUX             289             13535  45258  RISE       1
I__26149/I                                                                     InMux                          0             13535  45258  RISE       1
I__26149/O                                                                     InMux                        382             13917  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_data_tmp_7_THRU_LUT4_0_LC_28_10_0/in3    LogicCell40_SEQ_MODE_0000      0             13917  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_data_tmp_7_THRU_LUT4_0_LC_28_10_0/lcout  LogicCell40_SEQ_MODE_0000    465             14382  45258  RISE       7
I__26130/I                                                                     Odrv4                          0             14382  45258  RISE       1
I__26130/O                                                                     Odrv4                        517             14899  45258  RISE       1
I__26133/I                                                                     Span4Mux_h                     0             14899  45258  RISE       1
I__26133/O                                                                     Span4Mux_h                   444             15343  45258  RISE       1
I__26137/I                                                                     Span4Mux_v                     0             15343  45258  RISE       1
I__26137/O                                                                     Span4Mux_v                   517             15860  45258  RISE       1
I__26143/I                                                                     Span4Mux_h                     0             15860  45258  RISE       1
I__26143/O                                                                     Span4Mux_h                   444             16305  45258  RISE       1
I__26145/I                                                                     LocalMux                       0             16305  45258  RISE       1
I__26145/O                                                                     LocalMux                     486             16791  45258  RISE       1
I__26147/I                                                                     InMux                          0             16791  45258  RISE       1
I__26147/O                                                                     InMux                        382             17173  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m40_LC_21_2_2/in3                      LogicCell40_SEQ_MODE_0000      0             17173  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m40_LC_21_2_2/lcout                    LogicCell40_SEQ_MODE_0000    465             17638  45258  RISE       1
I__17294/I                                                                     LocalMux                       0             17638  45258  RISE       1
I__17294/O                                                                     LocalMux                     486             18124  45258  RISE       1
I__17295/I                                                                     InMux                          0             18124  45258  RISE       1
I__17295/O                                                                     InMux                        382             18507  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m85_LC_21_2_7/in3                      LogicCell40_SEQ_MODE_0000      0             18507  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m85_LC_21_2_7/lcout                    LogicCell40_SEQ_MODE_0000    465             18972  45258  RISE       1
I__17537/I                                                                     Odrv12                         0             18972  45258  RISE       1
I__17537/O                                                                     Odrv12                       724             19695  45258  RISE       1
I__17538/I                                                                     LocalMux                       0             19695  45258  RISE       1
I__17538/O                                                                     LocalMux                     486             20181  45258  RISE       1
I__17539/I                                                                     InMux                          0             20181  45258  RISE       1
I__17539/O                                                                     InMux                        382             20564  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m88_LC_21_8_2/in1                      LogicCell40_SEQ_MODE_0000      0             20564  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m88_LC_21_8_2/lcout                    LogicCell40_SEQ_MODE_0000    589             21153  45258  RISE       1
I__17530/I                                                                     Odrv12                         0             21153  45258  RISE       1
I__17530/O                                                                     Odrv12                       724             21876  45258  RISE       1
I__17531/I                                                                     Sp12to4                        0             21876  45258  RISE       1
I__17531/O                                                                     Sp12to4                      631             22507  45258  RISE       1
I__17532/I                                                                     Span4Mux_h                     0             22507  45258  RISE       1
I__17532/O                                                                     Span4Mux_h                   444             22951  45258  RISE       1
I__17533/I                                                                     LocalMux                       0             22951  45258  RISE       1
I__17533/O                                                                     LocalMux                     486             23437  45258  RISE       1
I__17534/I                                                                     InMux                          0             23437  45258  RISE       1
I__17534/O                                                                     InMux                        382             23820  45258  RISE       1
I__17535/I                                                                     CascadeMux                     0             23820  45258  RISE       1
I__17535/O                                                                     CascadeMux                     0             23820  45258  RISE       1
u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/in2                               LogicCell40_SEQ_MODE_1010      0             23820  45258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2844/I                                         Odrv12                         0              1420  RISE       1
I__2844/O                                         Odrv12                       724              2143  RISE       1
I__2845/I                                         Span12Mux_v                    0              2143  RISE       1
I__2845/O                                         Span12Mux_v                  724              2867  RISE       1
I__2846/I                                         Span12Mux_v                    0              2867  RISE       1
I__2846/O                                         Span12Mux_v                  724              3590  RISE       1
I__2847/I                                         Span12Mux_h                    0              3590  RISE       1
I__2847/O                                         Span12Mux_h                  724              4314  RISE       1
I__2848/I                                         Span12Mux_s5_v                 0              4314  RISE       1
I__2848/O                                         Span12Mux_s5_v               351              4665  RISE       1
I__2849/I                                         LocalMux                       0              4665  RISE       1
I__2849/O                                         LocalMux                     486              5151  RISE       1
I__2850/I                                         IoInMux                        0              5151  RISE       1
I__2850/O                                         IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              6443  RISE     169
I__25350/I                                        gio2CtrlBuf                    0              6443  RISE       1
I__25350/O                                        gio2CtrlBuf                    0              6443  RISE       1
I__25351/I                                        GlobalMux                      0              6443  RISE       1
I__25351/O                                        GlobalMux                    227              6671  RISE       1
I__25363/I                                        ClkMux                         0              6671  RISE       1
I__25363/O                                        ClkMux                       455              7126  RISE       1
u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 46.73 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_dfu.u_ctrl_endp.req_q_4_LC_5_16_4/lcout
Path End         : u_usb_dfu.u_sie.data_q_2_LC_19_17_5/in1
Capture Clock    : u_usb_dfu.u_sie.data_q_2_LC_19_17_5/clk
Setup Constraint : 20830p
Path slack       : -567p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         20012
---------------------------------------   ----- 
End-of-path arrival time (ps)             21490
 
Launch Clock Path
pin name                                     model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__25830/I                                   GlobalMux                               0                 0  RISE       1
I__25830/O                                   GlobalMux                             227               227  RISE       1
I__25925/I                                   ClkMux                                  0               227  RISE       1
I__25925/O                                   ClkMux                                455               682  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_4_LC_5_16_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_dfu.u_ctrl_endp.req_q_4_LC_5_16_4/lcout                  LogicCell40_SEQ_MODE_1010    796              1478   -567  RISE      38
I__15916/I                                                     Odrv4                          0              1478   -567  RISE       1
I__15916/O                                                     Odrv4                        517              1995   -567  RISE       1
I__15922/I                                                     Span4Mux_h                     0              1995   -567  RISE       1
I__15922/O                                                     Span4Mux_h                   444              2440   -567  RISE       1
I__15934/I                                                     LocalMux                       0              2440   -567  RISE       1
I__15934/O                                                     LocalMux                     486              2925   -567  RISE       1
I__15949/I                                                     InMux                          0              2925   -567  RISE       1
I__15949/O                                                     InMux                        382              3308   -567  RISE       1
I__15970/I                                                     CascadeMux                     0              3308   -567  RISE       1
I__15970/O                                                     CascadeMux                     0              3308   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIL5PA_0_3_LC_9_14_2/in2          LogicCell40_SEQ_MODE_0000      0              3308   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIL5PA_0_3_LC_9_14_2/lcout        LogicCell40_SEQ_MODE_0000    558              3866   -567  RISE       4
I__4072/I                                                      LocalMux                       0              3866   -567  RISE       1
I__4072/O                                                      LocalMux                     486              4352   -567  RISE       1
I__4076/I                                                      InMux                          0              4352   -567  RISE       1
I__4076/O                                                      InMux                        382              4734   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIDMUQ_1_2_LC_9_14_6/in3          LogicCell40_SEQ_MODE_0000      0              4734   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIDMUQ_1_2_LC_9_14_6/lcout        LogicCell40_SEQ_MODE_0000    465              5199   -567  RISE       2
I__4233/I                                                      LocalMux                       0              5199   -567  RISE       1
I__4233/O                                                      LocalMux                     486              5685   -567  RISE       1
I__4235/I                                                      InMux                          0              5685   -567  RISE       1
I__4235/O                                                      InMux                        382              6068   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIU7PT4_2_LC_10_14_6/in3          LogicCell40_SEQ_MODE_0000      0              6068   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIU7PT4_2_LC_10_14_6/lcout        LogicCell40_SEQ_MODE_0000    465              6533   -567  RISE       1
I__4230/I                                                      Odrv4                          0              6533   -567  RISE       1
I__4230/O                                                      Odrv4                        517              7050   -567  RISE       1
I__4231/I                                                      LocalMux                       0              7050   -567  RISE       1
I__4231/O                                                      LocalMux                     486              7536   -567  RISE       1
I__4232/I                                                      InMux                          0              7536   -567  RISE       1
I__4232/O                                                      InMux                        382              7918   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIEOD3M_3_LC_10_12_7/in3          LogicCell40_SEQ_MODE_0000      0              7918   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIEOD3M_3_LC_10_12_7/lcout        LogicCell40_SEQ_MODE_0000    465              8383   -567  RISE       1
I__4569/I                                                      LocalMux                       0              8383   -567  RISE       1
I__4569/O                                                      LocalMux                     486              8869   -567  RISE       1
I__4570/I                                                      InMux                          0              8869   -567  RISE       1
I__4570/O                                                      InMux                        382              9252   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNI6RR4N2_3_LC_11_13_4/in0         LogicCell40_SEQ_MODE_0000      0              9252   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNI6RR4N2_3_LC_11_13_4/lcout       LogicCell40_SEQ_MODE_0000    662              9913   -567  RISE      14
I__12630/I                                                     Odrv4                          0              9913   -567  RISE       1
I__12630/O                                                     Odrv4                        517             10430   -567  RISE       1
I__12638/I                                                     Span4Mux_h                     0             10430   -567  RISE       1
I__12638/O                                                     Span4Mux_h                   444             10874   -567  RISE       1
I__12650/I                                                     LocalMux                       0             10874   -567  RISE       1
I__12650/O                                                     LocalMux                     486             11360   -567  RISE       1
I__12658/I                                                     InMux                          0             11360   -567  RISE       1
I__12658/O                                                     InMux                        382             11743   -567  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIBOLSS2_LC_15_15_0/in3     LogicCell40_SEQ_MODE_0000      0             11743   -567  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIBOLSS2_LC_15_15_0/lcout   LogicCell40_SEQ_MODE_0000    465             12208   -567  RISE       3
I__12732/I                                                     Odrv4                          0             12208   -567  RISE       1
I__12732/O                                                     Odrv4                        517             12725   -567  RISE       1
I__12735/I                                                     LocalMux                       0             12725   -567  RISE       1
I__12735/O                                                     LocalMux                     486             13211   -567  RISE       1
I__12738/I                                                     InMux                          0             13211   -567  RISE       1
I__12738/O                                                     InMux                        382             13593   -567  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_RNIBG0223_5_LC_18_15_4/in3    LogicCell40_SEQ_MODE_0000      0             13593   -567  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_RNIBG0223_5_LC_18_15_4/ltout  LogicCell40_SEQ_MODE_0000    403             13996   -567  FALL       1
I__12832/I                                                     CascadeMux                     0             13996   -567  FALL       1
I__12832/O                                                     CascadeMux                     0             13996   -567  FALL       1
u_usb_dfu.u_ctrl_endp.req_q_RNIJV3M43_4_LC_18_15_5/in2         LogicCell40_SEQ_MODE_0000      0             13996   -567  FALL       1
u_usb_dfu.u_ctrl_endp.req_q_RNIJV3M43_4_LC_18_15_5/lcout       LogicCell40_SEQ_MODE_0000    558             14554   -567  RISE       1
I__12814/I                                                     Odrv4                          0             14554   -567  RISE       1
I__12814/O                                                     Odrv4                        517             15071   -567  RISE       1
I__12815/I                                                     Span4Mux_v                     0             15071   -567  RISE       1
I__12815/O                                                     Span4Mux_v                   517             15588   -567  RISE       1
I__12816/I                                                     LocalMux                       0             15588   -567  RISE       1
I__12816/O                                                     LocalMux                     486             16074   -567  RISE       1
I__12817/I                                                     InMux                          0             16074   -567  RISE       1
I__12817/O                                                     InMux                        382             16456   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_6_2_LC_16_12_0/in3                  LogicCell40_SEQ_MODE_0000      0             16456   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_6_2_LC_16_12_0/lcout                LogicCell40_SEQ_MODE_0000    465             16922   -567  RISE       1
I__12802/I                                                     Odrv4                          0             16922   -567  RISE       1
I__12802/O                                                     Odrv4                        517             17438   -567  RISE       1
I__12803/I                                                     Span4Mux_v                     0             17438   -567  RISE       1
I__12803/O                                                     Span4Mux_v                   517             17955   -567  RISE       1
I__12804/I                                                     LocalMux                       0             17955   -567  RISE       1
I__12804/O                                                     LocalMux                     486             18441   -567  RISE       1
I__12805/I                                                     InMux                          0             18441   -567  RISE       1
I__12805/O                                                     InMux                        382             18824   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_4_2_LC_18_16_2/in3                  LogicCell40_SEQ_MODE_0000      0             18824   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_4_2_LC_18_16_2/lcout                LogicCell40_SEQ_MODE_0000    465             19289   -567  RISE       1
I__12792/I                                                     LocalMux                       0             19289   -567  RISE       1
I__12792/O                                                     LocalMux                     486             19775   -567  RISE       1
I__12793/I                                                     InMux                          0             19775   -567  RISE       1
I__12793/O                                                     InMux                        382             20157   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_1_2_LC_18_16_5/in3                  LogicCell40_SEQ_MODE_0000      0             20157   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_1_2_LC_18_16_5/lcout                LogicCell40_SEQ_MODE_0000    465             20622   -567  RISE       1
I__14972/I                                                     LocalMux                       0             20622   -567  RISE       1
I__14972/O                                                     LocalMux                     486             21108   -567  RISE       1
I__14973/I                                                     InMux                          0             21108   -567  RISE       1
I__14973/O                                                     InMux                        382             21490   -567  RISE       1
u_usb_dfu.u_sie.data_q_2_LC_19_17_5/in1                        LogicCell40_SEQ_MODE_1010      0             21490   -567  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__25830/I                               GlobalMux                               0                 0  RISE       1
I__25830/O                               GlobalMux                             227               227  RISE       1
I__25849/I                               ClkMux                                  0               227  RISE       1
I__25849/O                               ClkMux                                455               682  RISE       1
u_usb_dfu.u_sie.data_q_2_LC_19_17_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_dfu_app.u_flash_spi.crc16_q_5_LC_21_9_3/lcout
Path End         : u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/in2
Capture Clock    : u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/clk
Setup Constraint : 62500p
Path slack       : 45258p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         69078

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     15898
-----------------------------------   ----- 
End-of-path arrival time (ps)         23820
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                            loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in             IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                      IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                      PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2844/I                                      Odrv12                         0              1420  RISE       1
I__2844/O                                      Odrv12                       724              2143  RISE       1
I__2845/I                                      Span12Mux_v                    0              2143  RISE       1
I__2845/O                                      Span12Mux_v                  724              2867  RISE       1
I__2846/I                                      Span12Mux_v                    0              2867  RISE       1
I__2846/O                                      Span12Mux_v                  724              3590  RISE       1
I__2847/I                                      Span12Mux_h                    0              3590  RISE       1
I__2847/O                                      Span12Mux_h                  724              4314  RISE       1
I__2848/I                                      Span12Mux_s5_v                 0              4314  RISE       1
I__2848/O                                      Span12Mux_s5_v               351              4665  RISE       1
I__2849/I                                      LocalMux                       0              4665  RISE       1
I__2849/O                                      LocalMux                     486              5151  RISE       1
I__2850/I                                      IoInMux                        0              5151  RISE       1
I__2850/O                                      IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER     ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT           ICE_GB                       910              6443  RISE     169
I__25350/I                                     gio2CtrlBuf                    0              6443  RISE       1
I__25350/O                                     gio2CtrlBuf                    0              6443  RISE       1
I__25351/I                                     GlobalMux                      0              6443  RISE       1
I__25351/O                                     GlobalMux                    227              6671  RISE       1
I__25374/I                                     ClkMux                         0              6671  RISE       1
I__25374/O                                     ClkMux                       455              7126  RISE       1
u_dfu_app.u_flash_spi.crc16_q_5_LC_21_9_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_dfu_app.u_flash_spi.crc16_q_5_LC_21_9_3/lcout                                LogicCell40_SEQ_MODE_1010    796              7922  45258  RISE       3
I__24379/I                                                                     Odrv4                          0              7922  45258  RISE       1
I__24379/O                                                                     Odrv4                        517              8438  45258  RISE       1
I__24381/I                                                                     Span4Mux_h                     0              8438  45258  RISE       1
I__24381/O                                                                     Span4Mux_h                   444              8883  45258  RISE       1
I__24384/I                                                                     LocalMux                       0              8883  45258  RISE       1
I__24384/O                                                                     LocalMux                     486              9369  45258  RISE       1
I__24387/I                                                                     InMux                          0              9369  45258  RISE       1
I__24387/O                                                                     InMux                        382              9751  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_RNO_LC_26_9_0/in1                 LogicCell40_SEQ_MODE_0000      0              9751  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_RNO_LC_26_9_0/lcout               LogicCell40_SEQ_MODE_0000    589             10340  45258  RISE       1
I__25604/I                                                                     Odrv12                         0             10340  45258  RISE       1
I__25604/O                                                                     Odrv12                       724             11064  45258  RISE       1
I__25605/I                                                                     LocalMux                       0             11064  45258  RISE       1
I__25605/O                                                                     LocalMux                     486             11550  45258  RISE       1
I__25606/I                                                                     InMux                          0             11550  45258  RISE       1
I__25606/O                                                                     InMux                        382             11932  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_LC_28_9_2/in1                     LogicCell40_SEQ_MODE_0000      0             11932  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_15_c_LC_28_9_2/carryout                LogicCell40_SEQ_MODE_0000    382             12315  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_27_c_LC_28_9_3/carryin                 LogicCell40_SEQ_MODE_0000      0             12315  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_27_c_LC_28_9_3/carryout                LogicCell40_SEQ_MODE_0000    186             12501  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_45_c_LC_28_9_4/carryin                 LogicCell40_SEQ_MODE_0000      0             12501  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_45_c_LC_28_9_4/carryout                LogicCell40_SEQ_MODE_0000    186             12687  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_33_c_LC_28_9_5/carryin                 LogicCell40_SEQ_MODE_0000      0             12687  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_33_c_LC_28_9_5/carryout                LogicCell40_SEQ_MODE_0000    186             12873  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_39_c_LC_28_9_6/carryin                 LogicCell40_SEQ_MODE_0000      0             12873  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_39_c_LC_28_9_6/carryout                LogicCell40_SEQ_MODE_0000    186             13059  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_21_c_LC_28_9_7/carryin                 LogicCell40_SEQ_MODE_0000      0             13059  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_I_21_c_LC_28_9_7/carryout                LogicCell40_SEQ_MODE_0000    186             13245  45258  RISE       1
IN_MUX_bfv_28_10_0_/carryinitin                                                ICE_CARRY_IN_MUX               0             13245  45258  RISE       1
IN_MUX_bfv_28_10_0_/carryinitout                                               ICE_CARRY_IN_MUX             289             13535  45258  RISE       1
I__26149/I                                                                     InMux                          0             13535  45258  RISE       1
I__26149/O                                                                     InMux                        382             13917  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_data_tmp_7_THRU_LUT4_0_LC_28_10_0/in3    LogicCell40_SEQ_MODE_0000      0             13917  45258  RISE       1
u_dfu_app.u_flash_spi.byte_cnt_d338_0_data_tmp_7_THRU_LUT4_0_LC_28_10_0/lcout  LogicCell40_SEQ_MODE_0000    465             14382  45258  RISE       7
I__26130/I                                                                     Odrv4                          0             14382  45258  RISE       1
I__26130/O                                                                     Odrv4                        517             14899  45258  RISE       1
I__26133/I                                                                     Span4Mux_h                     0             14899  45258  RISE       1
I__26133/O                                                                     Span4Mux_h                   444             15343  45258  RISE       1
I__26137/I                                                                     Span4Mux_v                     0             15343  45258  RISE       1
I__26137/O                                                                     Span4Mux_v                   517             15860  45258  RISE       1
I__26143/I                                                                     Span4Mux_h                     0             15860  45258  RISE       1
I__26143/O                                                                     Span4Mux_h                   444             16305  45258  RISE       1
I__26145/I                                                                     LocalMux                       0             16305  45258  RISE       1
I__26145/O                                                                     LocalMux                     486             16791  45258  RISE       1
I__26147/I                                                                     InMux                          0             16791  45258  RISE       1
I__26147/O                                                                     InMux                        382             17173  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m40_LC_21_2_2/in3                      LogicCell40_SEQ_MODE_0000      0             17173  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m40_LC_21_2_2/lcout                    LogicCell40_SEQ_MODE_0000    465             17638  45258  RISE       1
I__17294/I                                                                     LocalMux                       0             17638  45258  RISE       1
I__17294/O                                                                     LocalMux                     486             18124  45258  RISE       1
I__17295/I                                                                     InMux                          0             18124  45258  RISE       1
I__17295/O                                                                     InMux                        382             18507  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m85_LC_21_2_7/in3                      LogicCell40_SEQ_MODE_0000      0             18507  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m85_LC_21_2_7/lcout                    LogicCell40_SEQ_MODE_0000    465             18972  45258  RISE       1
I__17537/I                                                                     Odrv12                         0             18972  45258  RISE       1
I__17537/O                                                                     Odrv12                       724             19695  45258  RISE       1
I__17538/I                                                                     LocalMux                       0             19695  45258  RISE       1
I__17538/O                                                                     LocalMux                     486             20181  45258  RISE       1
I__17539/I                                                                     InMux                          0             20181  45258  RISE       1
I__17539/O                                                                     InMux                        382             20564  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m88_LC_21_8_2/in1                      LogicCell40_SEQ_MODE_0000      0             20564  45258  RISE       1
u_dfu_app.u_flash_spi.state_d_cnst_4_0__m88_LC_21_8_2/lcout                    LogicCell40_SEQ_MODE_0000    589             21153  45258  RISE       1
I__17530/I                                                                     Odrv12                         0             21153  45258  RISE       1
I__17530/O                                                                     Odrv12                       724             21876  45258  RISE       1
I__17531/I                                                                     Sp12to4                        0             21876  45258  RISE       1
I__17531/O                                                                     Sp12to4                      631             22507  45258  RISE       1
I__17532/I                                                                     Span4Mux_h                     0             22507  45258  RISE       1
I__17532/O                                                                     Span4Mux_h                   444             22951  45258  RISE       1
I__17533/I                                                                     LocalMux                       0             22951  45258  RISE       1
I__17533/O                                                                     LocalMux                     486             23437  45258  RISE       1
I__17534/I                                                                     InMux                          0             23437  45258  RISE       1
I__17534/O                                                                     InMux                        382             23820  45258  RISE       1
I__17535/I                                                                     CascadeMux                     0             23820  45258  RISE       1
I__17535/O                                                                     CascadeMux                     0             23820  45258  RISE       1
u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/in2                               LogicCell40_SEQ_MODE_1010      0             23820  45258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2844/I                                         Odrv12                         0              1420  RISE       1
I__2844/O                                         Odrv12                       724              2143  RISE       1
I__2845/I                                         Span12Mux_v                    0              2143  RISE       1
I__2845/O                                         Span12Mux_v                  724              2867  RISE       1
I__2846/I                                         Span12Mux_v                    0              2867  RISE       1
I__2846/O                                         Span12Mux_v                  724              3590  RISE       1
I__2847/I                                         Span12Mux_h                    0              3590  RISE       1
I__2847/O                                         Span12Mux_h                  724              4314  RISE       1
I__2848/I                                         Span12Mux_s5_v                 0              4314  RISE       1
I__2848/O                                         Span12Mux_s5_v               351              4665  RISE       1
I__2849/I                                         LocalMux                       0              4665  RISE       1
I__2849/O                                         LocalMux                     486              5151  RISE       1
I__2850/I                                         IoInMux                        0              5151  RISE       1
I__2850/O                                         IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              6443  RISE     169
I__25350/I                                        gio2CtrlBuf                    0              6443  RISE       1
I__25350/O                                        gio2CtrlBuf                    0              6443  RISE       1
I__25351/I                                        GlobalMux                      0              6443  RISE       1
I__25351/O                                        GlobalMux                    227              6671  RISE       1
I__25363/I                                        ClkMux                         0              6671  RISE       1
I__25363/O                                        ClkMux                       455              7126  RISE       1
u_dfu_app.u_flash_spi.state_q_er_2_LC_19_6_7/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_dfu.u_ctrl_endp.req_q_4_LC_5_16_4/lcout
Path End         : u_usb_dfu.u_sie.data_q_2_LC_19_17_5/in1
Capture Clock    : u_usb_dfu.u_sie.data_q_2_LC_19_17_5/clk
Setup Constraint : 20830p
Path slack       : -567p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             20923

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         20012
---------------------------------------   ----- 
End-of-path arrival time (ps)             21490
 
Launch Clock Path
pin name                                     model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                           SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__25830/I                                   GlobalMux                               0                 0  RISE       1
I__25830/O                                   GlobalMux                             227               227  RISE       1
I__25925/I                                   ClkMux                                  0               227  RISE       1
I__25925/O                                   ClkMux                                455               682  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_4_LC_5_16_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_dfu.u_ctrl_endp.req_q_4_LC_5_16_4/lcout                  LogicCell40_SEQ_MODE_1010    796              1478   -567  RISE      38
I__15916/I                                                     Odrv4                          0              1478   -567  RISE       1
I__15916/O                                                     Odrv4                        517              1995   -567  RISE       1
I__15922/I                                                     Span4Mux_h                     0              1995   -567  RISE       1
I__15922/O                                                     Span4Mux_h                   444              2440   -567  RISE       1
I__15934/I                                                     LocalMux                       0              2440   -567  RISE       1
I__15934/O                                                     LocalMux                     486              2925   -567  RISE       1
I__15949/I                                                     InMux                          0              2925   -567  RISE       1
I__15949/O                                                     InMux                        382              3308   -567  RISE       1
I__15970/I                                                     CascadeMux                     0              3308   -567  RISE       1
I__15970/O                                                     CascadeMux                     0              3308   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIL5PA_0_3_LC_9_14_2/in2          LogicCell40_SEQ_MODE_0000      0              3308   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIL5PA_0_3_LC_9_14_2/lcout        LogicCell40_SEQ_MODE_0000    558              3866   -567  RISE       4
I__4072/I                                                      LocalMux                       0              3866   -567  RISE       1
I__4072/O                                                      LocalMux                     486              4352   -567  RISE       1
I__4076/I                                                      InMux                          0              4352   -567  RISE       1
I__4076/O                                                      InMux                        382              4734   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIDMUQ_1_2_LC_9_14_6/in3          LogicCell40_SEQ_MODE_0000      0              4734   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIDMUQ_1_2_LC_9_14_6/lcout        LogicCell40_SEQ_MODE_0000    465              5199   -567  RISE       2
I__4233/I                                                      LocalMux                       0              5199   -567  RISE       1
I__4233/O                                                      LocalMux                     486              5685   -567  RISE       1
I__4235/I                                                      InMux                          0              5685   -567  RISE       1
I__4235/O                                                      InMux                        382              6068   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIU7PT4_2_LC_10_14_6/in3          LogicCell40_SEQ_MODE_0000      0              6068   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIU7PT4_2_LC_10_14_6/lcout        LogicCell40_SEQ_MODE_0000    465              6533   -567  RISE       1
I__4230/I                                                      Odrv4                          0              6533   -567  RISE       1
I__4230/O                                                      Odrv4                        517              7050   -567  RISE       1
I__4231/I                                                      LocalMux                       0              7050   -567  RISE       1
I__4231/O                                                      LocalMux                     486              7536   -567  RISE       1
I__4232/I                                                      InMux                          0              7536   -567  RISE       1
I__4232/O                                                      InMux                        382              7918   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIEOD3M_3_LC_10_12_7/in3          LogicCell40_SEQ_MODE_0000      0              7918   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIEOD3M_3_LC_10_12_7/lcout        LogicCell40_SEQ_MODE_0000    465              8383   -567  RISE       1
I__4569/I                                                      LocalMux                       0              8383   -567  RISE       1
I__4569/O                                                      LocalMux                     486              8869   -567  RISE       1
I__4570/I                                                      InMux                          0              8869   -567  RISE       1
I__4570/O                                                      InMux                        382              9252   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNI6RR4N2_3_LC_11_13_4/in0         LogicCell40_SEQ_MODE_0000      0              9252   -567  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNI6RR4N2_3_LC_11_13_4/lcout       LogicCell40_SEQ_MODE_0000    662              9913   -567  RISE      14
I__12630/I                                                     Odrv4                          0              9913   -567  RISE       1
I__12630/O                                                     Odrv4                        517             10430   -567  RISE       1
I__12638/I                                                     Span4Mux_h                     0             10430   -567  RISE       1
I__12638/O                                                     Span4Mux_h                   444             10874   -567  RISE       1
I__12650/I                                                     LocalMux                       0             10874   -567  RISE       1
I__12650/O                                                     LocalMux                     486             11360   -567  RISE       1
I__12658/I                                                     InMux                          0             11360   -567  RISE       1
I__12658/O                                                     InMux                        382             11743   -567  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIBOLSS2_LC_15_15_0/in3     LogicCell40_SEQ_MODE_0000      0             11743   -567  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIBOLSS2_LC_15_15_0/lcout   LogicCell40_SEQ_MODE_0000    465             12208   -567  RISE       3
I__12732/I                                                     Odrv4                          0             12208   -567  RISE       1
I__12732/O                                                     Odrv4                        517             12725   -567  RISE       1
I__12735/I                                                     LocalMux                       0             12725   -567  RISE       1
I__12735/O                                                     LocalMux                     486             13211   -567  RISE       1
I__12738/I                                                     InMux                          0             13211   -567  RISE       1
I__12738/O                                                     InMux                        382             13593   -567  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_RNIBG0223_5_LC_18_15_4/in3    LogicCell40_SEQ_MODE_0000      0             13593   -567  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_RNIBG0223_5_LC_18_15_4/ltout  LogicCell40_SEQ_MODE_0000    403             13996   -567  FALL       1
I__12832/I                                                     CascadeMux                     0             13996   -567  FALL       1
I__12832/O                                                     CascadeMux                     0             13996   -567  FALL       1
u_usb_dfu.u_ctrl_endp.req_q_RNIJV3M43_4_LC_18_15_5/in2         LogicCell40_SEQ_MODE_0000      0             13996   -567  FALL       1
u_usb_dfu.u_ctrl_endp.req_q_RNIJV3M43_4_LC_18_15_5/lcout       LogicCell40_SEQ_MODE_0000    558             14554   -567  RISE       1
I__12814/I                                                     Odrv4                          0             14554   -567  RISE       1
I__12814/O                                                     Odrv4                        517             15071   -567  RISE       1
I__12815/I                                                     Span4Mux_v                     0             15071   -567  RISE       1
I__12815/O                                                     Span4Mux_v                   517             15588   -567  RISE       1
I__12816/I                                                     LocalMux                       0             15588   -567  RISE       1
I__12816/O                                                     LocalMux                     486             16074   -567  RISE       1
I__12817/I                                                     InMux                          0             16074   -567  RISE       1
I__12817/O                                                     InMux                        382             16456   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_6_2_LC_16_12_0/in3                  LogicCell40_SEQ_MODE_0000      0             16456   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_6_2_LC_16_12_0/lcout                LogicCell40_SEQ_MODE_0000    465             16922   -567  RISE       1
I__12802/I                                                     Odrv4                          0             16922   -567  RISE       1
I__12802/O                                                     Odrv4                        517             17438   -567  RISE       1
I__12803/I                                                     Span4Mux_v                     0             17438   -567  RISE       1
I__12803/O                                                     Span4Mux_v                   517             17955   -567  RISE       1
I__12804/I                                                     LocalMux                       0             17955   -567  RISE       1
I__12804/O                                                     LocalMux                     486             18441   -567  RISE       1
I__12805/I                                                     InMux                          0             18441   -567  RISE       1
I__12805/O                                                     InMux                        382             18824   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_4_2_LC_18_16_2/in3                  LogicCell40_SEQ_MODE_0000      0             18824   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_4_2_LC_18_16_2/lcout                LogicCell40_SEQ_MODE_0000    465             19289   -567  RISE       1
I__12792/I                                                     LocalMux                       0             19289   -567  RISE       1
I__12792/O                                                     LocalMux                     486             19775   -567  RISE       1
I__12793/I                                                     InMux                          0             19775   -567  RISE       1
I__12793/O                                                     InMux                        382             20157   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_1_2_LC_18_16_5/in3                  LogicCell40_SEQ_MODE_0000      0             20157   -567  RISE       1
u_usb_dfu.u_sie.data_q_RNO_1_2_LC_18_16_5/lcout                LogicCell40_SEQ_MODE_0000    465             20622   -567  RISE       1
I__14972/I                                                     LocalMux                       0             20622   -567  RISE       1
I__14972/O                                                     LocalMux                     486             21108   -567  RISE       1
I__14973/I                                                     InMux                          0             21108   -567  RISE       1
I__14973/O                                                     InMux                        382             21490   -567  RISE       1
u_usb_dfu.u_sie.data_q_2_LC_19_17_5/in1                        LogicCell40_SEQ_MODE_1010      0             21490   -567  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__25830/I                               GlobalMux                               0                 0  RISE       1
I__25830/O                               GlobalMux                             227               227  RISE       1
I__25849/I                               ClkMux                                  0               227  RISE       1
I__25849/O                               ClkMux                                455               682  RISE       1
u_usb_dfu.u_sie.data_q_2_LC_19_17_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Setup Time        : -2261


Data Path Delay                4461
+ Setup Time                    403
- Capture Clock Path Delay    -7126
---------------------------- ------
Setup to Clock                -2261

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                    loopback                   0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                    IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__22669/I                                             Odrv4                      0      1670               RISE  1       
I__22669/O                                             Odrv4                      517    2186               RISE  1       
I__22670/I                                             Span4Mux_v                 0      2186               RISE  1       
I__22670/O                                             Span4Mux_v                 517    2703               RISE  1       
I__22671/I                                             Span4Mux_h                 0      2703               RISE  1       
I__22671/O                                             Span4Mux_h                 444    3148               RISE  1       
I__22672/I                                             Span4Mux_h                 0      3148               RISE  1       
I__22672/O                                             Span4Mux_h                 444    3592               RISE  1       
I__22673/I                                             LocalMux                   0      3592               RISE  1       
I__22673/O                                             LocalMux                   486    4078               RISE  1       
I__22674/I                                             InMux                      0      4078               RISE  1       
I__22674/O                                             InMux                      382    4461               RISE  1       
u_dfu_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_6_0/in3  LogicCell40_SEQ_MODE_1010  0      4461               RISE  1       

Capture Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                    loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                              Odrv12                     0      1420               RISE  1       
I__2844/O                                              Odrv12                     724    2143               RISE  1       
I__2845/I                                              Span12Mux_v                0      2143               RISE  1       
I__2845/O                                              Span12Mux_v                724    2867               RISE  1       
I__2846/I                                              Span12Mux_v                0      2867               RISE  1       
I__2846/O                                              Span12Mux_v                724    3590               RISE  1       
I__2847/I                                              Span12Mux_h                0      3590               RISE  1       
I__2847/O                                              Span12Mux_h                724    4314               RISE  1       
I__2848/I                                              Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                              Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                              LocalMux                   0      4665               RISE  1       
I__2849/O                                              LocalMux                   486    5151               RISE  1       
I__2850/I                                              IoInMux                    0      5151               RISE  1       
I__2850/O                                              IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    6443               RISE  169     
I__25350/I                                             gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                             gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                             GlobalMux                  0      6443               RISE  1       
I__25351/O                                             GlobalMux                  227    6671               RISE  1       
I__25376/I                                             ClkMux                     0      6671               RISE  1       
I__25376/O                                             ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_6_0/clk  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3737


Data Path Delay                4016
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3737

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5638/I                                       Odrv4                      0      1670               RISE  1       
I__5638/O                                       Odrv4                      517    2186               RISE  1       
I__5639/I                                       Span4Mux_v                 0      2186               RISE  1       
I__5639/O                                       Span4Mux_v                 517    2703               RISE  1       
I__5640/I                                       Span4Mux_h                 0      2703               RISE  1       
I__5640/O                                       Span4Mux_h                 444    3148               RISE  1       
I__5641/I                                       LocalMux                   0      3148               RISE  1       
I__5641/O                                       LocalMux                   486    3634               RISE  1       
I__5642/I                                       InMux                      0      3634               RISE  1       
I__5642/O                                       InMux                      382    4016               RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_12_28_2/in3  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                      GlobalMux                           0      0                  RISE  1       
I__25830/O                                      GlobalMux                           227    227                RISE  1       
I__25977/I                                      ClkMux                              0      227                RISE  1       
I__25977/O                                      ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_12_28_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3737


Data Path Delay                4016
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3737

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4463/I                                       Odrv4                      0      1670               RISE  1       
I__4463/O                                       Odrv4                      517    2186               RISE  1       
I__4464/I                                       Span4Mux_v                 0      2186               RISE  1       
I__4464/O                                       Span4Mux_v                 517    2703               RISE  1       
I__4465/I                                       Span4Mux_h                 0      2703               RISE  1       
I__4465/O                                       Span4Mux_h                 444    3148               RISE  1       
I__4466/I                                       LocalMux                   0      3148               RISE  1       
I__4466/O                                       LocalMux                   486    3634               RISE  1       
I__4467/I                                       InMux                      0      3634               RISE  1       
I__4467/O                                       InMux                      382    4016               RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_10_28_0/in3  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                      GlobalMux                           0      0                  RISE  1       
I__25830/O                                      GlobalMux                           227    227                RISE  1       
I__25988/I                                      ClkMux                              0      227                RISE  1       
I__25988/O                                      ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_10_28_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16457


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8535
---------------------------- ------
Clock To Out Delay            16457

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                              loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                        PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                        Odrv12                     0      1420               RISE  1       
I__2844/O                                        Odrv12                     724    2143               RISE  1       
I__2845/I                                        Span12Mux_v                0      2143               RISE  1       
I__2845/O                                        Span12Mux_v                724    2867               RISE  1       
I__2846/I                                        Span12Mux_v                0      2867               RISE  1       
I__2846/O                                        Span12Mux_v                724    3590               RISE  1       
I__2847/I                                        Span12Mux_h                0      3590               RISE  1       
I__2847/O                                        Span12Mux_h                724    4314               RISE  1       
I__2848/I                                        Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                        Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                        LocalMux                   0      4665               RISE  1       
I__2849/O                                        LocalMux                   486    5151               RISE  1       
I__2850/I                                        IoInMux                    0      5151               RISE  1       
I__2850/O                                        IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT             ICE_GB                     910    6443               RISE  169     
I__25350/I                                       gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                       gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                       GlobalMux                  0      6443               RISE  1       
I__25351/O                                       GlobalMux                  227    6671               RISE  1       
I__25369/I                                       ClkMux                     0      6671               RISE  1       
I__25369/O                                       ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.sck_q_LC_23_5_6/clk  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_dfu_app.u_flash_spi.u_spi.sck_q_LC_23_5_6/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  6       
I__20986/I                                         Odrv4                      0      7922               FALL  1       
I__20986/O                                         Odrv4                      548    8469               FALL  1       
I__20992/I                                         Span4Mux_h                 0      8469               FALL  1       
I__20992/O                                         Span4Mux_h                 465    8935               FALL  1       
I__20995/I                                         Span4Mux_h                 0      8935               FALL  1       
I__20995/O                                         Span4Mux_h                 465    9400               FALL  1       
I__20996/I                                         Span4Mux_s3_v              0      9400               FALL  1       
I__20996/O                                         Span4Mux_s3_v              496    9896               FALL  1       
I__20997/I                                         LocalMux                   0      9896               FALL  1       
I__20997/O                                         LocalMux                   455    10351              FALL  1       
I__20998/I                                         IoInMux                    0      10351              FALL  1       
I__20998/O                                         IoInMux                    320    10671              FALL  1       
sck_obuf_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10671              FALL  1       
sck_obuf_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     3297   13969              FALL  1       
sck_obuf_iopad/DIN                                 IO_PAD                     0      13969              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                      IO_PAD                     2488   16457              FALL  1       
sck                                                loopback                   0      16457              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16756


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8834
---------------------------- ------
Clock To Out Delay            16756

Launch Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                    loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                              Odrv12                     0      1420               RISE  1       
I__2844/O                                              Odrv12                     724    2143               RISE  1       
I__2845/I                                              Span12Mux_v                0      2143               RISE  1       
I__2845/O                                              Span12Mux_v                724    2867               RISE  1       
I__2846/I                                              Span12Mux_v                0      2867               RISE  1       
I__2846/O                                              Span12Mux_v                724    3590               RISE  1       
I__2847/I                                              Span12Mux_h                0      3590               RISE  1       
I__2847/O                                              Span12Mux_h                724    4314               RISE  1       
I__2848/I                                              Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                              Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                              LocalMux                   0      4665               RISE  1       
I__2849/O                                              LocalMux                   486    5151               RISE  1       
I__2850/I                                              IoInMux                    0      5151               RISE  1       
I__2850/O                                              IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    6443               RISE  169     
I__25350/I                                             gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                             gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                             GlobalMux                  0      6443               RISE  1       
I__25351/O                                             GlobalMux                  227    6671               RISE  1       
I__25360/I                                             ClkMux                     0      6671               RISE  1       
I__25360/O                                             ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_3_5/clk  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_dfu_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_3_5/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  1       
I__15184/I                                               Odrv12                     0      7922               FALL  1       
I__15184/O                                               Odrv12                     796    8718               FALL  1       
I__15185/I                                               Sp12to4                    0      8718               FALL  1       
I__15185/O                                               Sp12to4                    662    9379               FALL  1       
I__15186/I                                               Span4Mux_s3_h              0      9379               FALL  1       
I__15186/O                                               Span4Mux_s3_h              341    9720               FALL  1       
I__15187/I                                               IoSpan4Mux                 0      9720               FALL  1       
I__15187/O                                               IoSpan4Mux                 475    10196              FALL  1       
I__15188/I                                               LocalMux                   0      10196              FALL  1       
I__15188/O                                               LocalMux                   455    10651              FALL  1       
I__15189/I                                               IoInMux                    0      10651              FALL  1       
I__15189/O                                               IoInMux                    320    10971              FALL  1       
sdo_obuf_preio/DOUT0                                     PRE_IO_PIN_TYPE_011001     0      10971              FALL  1       
sdo_obuf_preio/PADOUT                                    PRE_IO_PIN_TYPE_011001     3297   14268              FALL  1       
sdo_obuf_iopad/DIN                                       IO_PAD                     0      14268              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                            IO_PAD                     2488   16756              FALL  1       
sdo                                                      loopback                   0      16756              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16798


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8876
---------------------------- ------
Clock To Out Delay            16798

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                         loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                                   Odrv12                     0      1420               RISE  1       
I__2844/O                                                   Odrv12                     724    2143               RISE  1       
I__2845/I                                                   Span12Mux_v                0      2143               RISE  1       
I__2845/O                                                   Span12Mux_v                724    2867               RISE  1       
I__2846/I                                                   Span12Mux_v                0      2867               RISE  1       
I__2846/O                                                   Span12Mux_v                724    3590               RISE  1       
I__2847/I                                                   Span12Mux_h                0      3590               RISE  1       
I__2847/O                                                   Span12Mux_h                724    4314               RISE  1       
I__2848/I                                                   Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                                   Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                                   LocalMux                   0      4665               RISE  1       
I__2849/O                                                   LocalMux                   486    5151               RISE  1       
I__2850/I                                                   IoInMux                    0      5151               RISE  1       
I__2850/O                                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     910    6443               RISE  169     
I__25350/I                                                  gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                                  gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                                  GlobalMux                  0      6443               RISE  1       
I__25351/O                                                  GlobalMux                  227    6671               RISE  1       
I__25366/I                                                  ClkMux                     0      6671               RISE  1       
I__25366/O                                                  ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_5_1/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                                      model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_dfu_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_5_1/lcout  LogicCell40_SEQ_MODE_1011  796    7922               RISE  1       
I__17420/I                                                    Odrv4                      0      7922               RISE  1       
I__17420/O                                                    Odrv4                      517    8438               RISE  1       
I__17421/I                                                    Span4Mux_h                 0      8438               RISE  1       
I__17421/O                                                    Span4Mux_h                 444    8883               RISE  1       
I__17422/I                                                    Span4Mux_h                 0      8883               RISE  1       
I__17422/O                                                    Span4Mux_h                 444    9327               RISE  1       
I__17423/I                                                    Span4Mux_v                 0      9327               RISE  1       
I__17423/O                                                    Span4Mux_v                 517    9844               RISE  1       
I__17424/I                                                    Span4Mux_s0_v              0      9844               RISE  1       
I__17424/O                                                    Span4Mux_s0_v              300    10144              RISE  1       
I__17425/I                                                    LocalMux                   0      10144              RISE  1       
I__17425/O                                                    LocalMux                   486    10630              RISE  1       
I__17426/I                                                    IoInMux                    0      10630              RISE  1       
I__17426/O                                                    IoInMux                    382    11012              RISE  1       
ss_obuf_preio/DOUT0                                           PRE_IO_PIN_TYPE_011001     0      11012              RISE  1       
ss_obuf_preio/PADOUT                                          PRE_IO_PIN_TYPE_011001     3297   14310              FALL  1       
ss_obuf_iopad/DIN                                             IO_PAD                     0      14310              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                                  IO_PAD                     2488   16798              FALL  1       
ss                                                            loopback                   0      16798              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12277


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10799
---------------------------- ------
Clock To Out Delay            12277

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                            GlobalMux                           0      0                  RISE  1       
I__25830/O                                            GlobalMux                           227    227                RISE  1       
I__25916/I                                            ClkMux                              0      227                RISE  1       
I__25916/O                                            ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_0_LC_14_25_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_0_LC_14_25_7/lcout          LogicCell40_SEQ_MODE_1010  796    1478               RISE  15      
I__10278/I                                                      Odrv4                      0      1478               RISE  1       
I__10278/O                                                      Odrv4                      517    1995               RISE  1       
I__10288/I                                                      Span4Mux_v                 0      1995               RISE  1       
I__10288/O                                                      Span4Mux_v                 517    2512               RISE  1       
I__10297/I                                                      Span4Mux_s3_v              0      2512               RISE  1       
I__10297/O                                                      Span4Mux_s3_v              465    2977               RISE  1       
I__10299/I                                                      LocalMux                   0      2977               RISE  1       
I__10299/O                                                      LocalMux                   486    3463               RISE  1       
I__10302/I                                                      InMux                      0      3463               RISE  1       
I__10302/O                                                      InMux                      382    3845               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_0_LC_13_30_0/in3    LogicCell40_SEQ_MODE_0000  0      3845               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_0_LC_13_30_0/lcout  LogicCell40_SEQ_MODE_0000  465    4310               RISE  1       
I__6255/I                                                       Odrv4                      0      4310               RISE  1       
I__6255/O                                                       Odrv4                      517    4827               RISE  1       
I__6256/I                                                       Span4Mux_s2_v              0      4827               RISE  1       
I__6256/O                                                       Span4Mux_s2_v              372    5199               RISE  1       
I__6257/I                                                       IoSpan4Mux                 0      5199               RISE  1       
I__6257/O                                                       IoSpan4Mux                 424    5623               RISE  1       
I__6258/I                                                       LocalMux                   0      5623               RISE  1       
I__6258/O                                                       LocalMux                   486    6109               RISE  1       
I__6259/I                                                       IoInMux                    0      6109               RISE  1       
I__6259/O                                                       IoInMux                    382    6492               RISE  1       
u_usb_n_preio/DOUT0                                             PRE_IO_PIN_TYPE_101001     0      6492               RISE  1       
u_usb_n_preio/PADOUT                                            PRE_IO_PIN_TYPE_101001     3297   9789               FALL  1       
u_usb_n_iopad/DIN                                               IO_PAD                     0      9789               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                    IO_PAD                     2488   12277              FALL  1       
usb_n:out                                                       loopback                   0      12277              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12349


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10871
---------------------------- ------
Clock To Out Delay            12349

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                            GlobalMux                           0      0                  RISE  1       
I__25830/O                                            GlobalMux                           227    227                RISE  1       
I__25917/I                                            ClkMux                              0      227                RISE  1       
I__25917/O                                            ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_15_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                      model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_15_26_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  16      
I__10313/I                                                    Odrv4                      0      1478               RISE  1       
I__10313/O                                                    Odrv4                      517    1995               RISE  1       
I__10328/I                                                    Span4Mux_v                 0      1995               RISE  1       
I__10328/O                                                    Span4Mux_v                 517    2512               RISE  1       
I__10333/I                                                    Span4Mux_h                 0      2512               RISE  1       
I__10333/O                                                    Span4Mux_h                 444    2956               RISE  1       
I__10336/I                                                    LocalMux                   0      2956               RISE  1       
I__10336/O                                                    LocalMux                   486    3442               RISE  1       
I__10338/I                                                    InMux                      0      3442               RISE  1       
I__10338/O                                                    InMux                      382    3825               RISE  1       
I__10339/I                                                    CascadeMux                 0      3825               RISE  1       
I__10339/O                                                    CascadeMux                 0      3825               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_LC_12_30_0/in2    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_LC_12_30_0/lcout  LogicCell40_SEQ_MODE_0000  558    4383               RISE  1       
I__5633/I                                                     Odrv4                      0      4383               RISE  1       
I__5633/O                                                     Odrv4                      517    4900               RISE  1       
I__5634/I                                                     Span4Mux_s2_v              0      4900               RISE  1       
I__5634/O                                                     Span4Mux_s2_v              372    5272               RISE  1       
I__5635/I                                                     IoSpan4Mux                 0      5272               RISE  1       
I__5635/O                                                     IoSpan4Mux                 424    5696               RISE  1       
I__5636/I                                                     LocalMux                   0      5696               RISE  1       
I__5636/O                                                     LocalMux                   486    6181               RISE  1       
I__5637/I                                                     IoInMux                    0      6181               RISE  1       
I__5637/O                                                     IoInMux                    382    6564               RISE  1       
u_usb_p_preio/DOUT0                                           PRE_IO_PIN_TYPE_101001     0      6564               RISE  1       
u_usb_p_preio/PADOUT                                          PRE_IO_PIN_TYPE_101001     3297   9861               FALL  1       
u_usb_p_iopad/DIN                                             IO_PAD                     0      9861               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                  IO_PAD                     2488   12349              FALL  1       
usb_p:out                                                     loopback                   0      12349              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Hold Time         : 3182


Capture Clock Path Delay       7126
+ Hold  Time                      0
- Data Path Delay             -3944
---------------------------- ------
Hold Time                      3182

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                    loopback                   0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                    IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__22669/I                                             Odrv4                      0      1142               FALL  1       
I__22669/O                                             Odrv4                      548    1690               FALL  1       
I__22670/I                                             Span4Mux_v                 0      1690               FALL  1       
I__22670/O                                             Span4Mux_v                 548    2238               FALL  1       
I__22671/I                                             Span4Mux_h                 0      2238               FALL  1       
I__22671/O                                             Span4Mux_h                 465    2703               FALL  1       
I__22672/I                                             Span4Mux_h                 0      2703               FALL  1       
I__22672/O                                             Span4Mux_h                 465    3168               FALL  1       
I__22673/I                                             LocalMux                   0      3168               FALL  1       
I__22673/O                                             LocalMux                   455    3623               FALL  1       
I__22674/I                                             InMux                      0      3623               FALL  1       
I__22674/O                                             InMux                      320    3944               FALL  1       
u_dfu_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_6_0/in3  LogicCell40_SEQ_MODE_1010  0      3944               FALL  1       

Capture Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                    loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                              Odrv12                     0      1420               RISE  1       
I__2844/O                                              Odrv12                     724    2143               RISE  1       
I__2845/I                                              Span12Mux_v                0      2143               RISE  1       
I__2845/O                                              Span12Mux_v                724    2867               RISE  1       
I__2846/I                                              Span12Mux_v                0      2867               RISE  1       
I__2846/O                                              Span12Mux_v                724    3590               RISE  1       
I__2847/I                                              Span12Mux_h                0      3590               RISE  1       
I__2847/O                                              Span12Mux_h                724    4314               RISE  1       
I__2848/I                                              Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                              Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                              LocalMux                   0      4665               RISE  1       
I__2849/O                                              LocalMux                   486    5151               RISE  1       
I__2850/I                                              IoInMux                    0      5151               RISE  1       
I__2850/O                                              IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    6443               RISE  169     
I__25350/I                                             gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                             gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                             GlobalMux                  0      6443               RISE  1       
I__25351/O                                             GlobalMux                  227    6671               RISE  1       
I__25376/I                                             ClkMux                     0      6671               RISE  1       
I__25376/O                                             ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.rd_data_q_0_LC_24_6_0/clk  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2796


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                     -2796

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5638/I                                       Odrv4                      0      1142               FALL  1       
I__5638/O                                       Odrv4                      548    1690               FALL  1       
I__5639/I                                       Span4Mux_v                 0      1690               FALL  1       
I__5639/O                                       Span4Mux_v                 548    2238               FALL  1       
I__5640/I                                       Span4Mux_h                 0      2238               FALL  1       
I__5640/O                                       Span4Mux_h                 465    2703               FALL  1       
I__5641/I                                       LocalMux                   0      2703               FALL  1       
I__5641/O                                       LocalMux                   455    3158               FALL  1       
I__5642/I                                       InMux                      0      3158               FALL  1       
I__5642/O                                       InMux                      320    3478               FALL  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_12_28_2/in3  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                      GlobalMux                           0      0                  RISE  1       
I__25830/O                                      GlobalMux                           227    227                RISE  1       
I__25977/I                                      ClkMux                              0      227                RISE  1       
I__25977/O                                      ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_12_28_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2796


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                     -2796

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4463/I                                       Odrv4                      0      1142               FALL  1       
I__4463/O                                       Odrv4                      548    1690               FALL  1       
I__4464/I                                       Span4Mux_v                 0      1690               FALL  1       
I__4464/O                                       Span4Mux_v                 548    2238               FALL  1       
I__4465/I                                       Span4Mux_h                 0      2238               FALL  1       
I__4465/O                                       Span4Mux_h                 465    2703               FALL  1       
I__4466/I                                       LocalMux                   0      2703               FALL  1       
I__4466/O                                       LocalMux                   455    3158               FALL  1       
I__4467/I                                       InMux                      0      3158               FALL  1       
I__4467/O                                       InMux                      320    3478               FALL  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_10_28_0/in3  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                      GlobalMux                           0      0                  RISE  1       
I__25830/O                                      GlobalMux                           227    227                RISE  1       
I__25988/I                                      ClkMux                              0      227                RISE  1       
I__25988/O                                      ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_10_28_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 15931


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8009
---------------------------- ------
Clock To Out Delay            15931

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                              loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                        PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                        Odrv12                     0      1420               RISE  1       
I__2844/O                                        Odrv12                     724    2143               RISE  1       
I__2845/I                                        Span12Mux_v                0      2143               RISE  1       
I__2845/O                                        Span12Mux_v                724    2867               RISE  1       
I__2846/I                                        Span12Mux_v                0      2867               RISE  1       
I__2846/O                                        Span12Mux_v                724    3590               RISE  1       
I__2847/I                                        Span12Mux_h                0      3590               RISE  1       
I__2847/O                                        Span12Mux_h                724    4314               RISE  1       
I__2848/I                                        Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                        Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                        LocalMux                   0      4665               RISE  1       
I__2849/O                                        LocalMux                   486    5151               RISE  1       
I__2850/I                                        IoInMux                    0      5151               RISE  1       
I__2850/O                                        IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT             ICE_GB                     910    6443               RISE  169     
I__25350/I                                       gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                       gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                       GlobalMux                  0      6443               RISE  1       
I__25351/O                                       GlobalMux                  227    6671               RISE  1       
I__25369/I                                       ClkMux                     0      6671               RISE  1       
I__25369/O                                       ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.sck_q_LC_23_5_6/clk  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_dfu_app.u_flash_spi.u_spi.sck_q_LC_23_5_6/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  6       
I__20986/I                                         Odrv4                      0      7922               RISE  1       
I__20986/O                                         Odrv4                      517    8438               RISE  1       
I__20992/I                                         Span4Mux_h                 0      8438               RISE  1       
I__20992/O                                         Span4Mux_h                 444    8883               RISE  1       
I__20995/I                                         Span4Mux_h                 0      8883               RISE  1       
I__20995/O                                         Span4Mux_h                 444    9327               RISE  1       
I__20996/I                                         Span4Mux_s3_v              0      9327               RISE  1       
I__20996/O                                         Span4Mux_s3_v              465    9793               RISE  1       
I__20997/I                                         LocalMux                   0      9793               RISE  1       
I__20997/O                                         LocalMux                   486    10278              RISE  1       
I__20998/I                                         IoInMux                    0      10278              RISE  1       
I__20998/O                                         IoInMux                    382    10661              RISE  1       
sck_obuf_preio/DOUT0                               PRE_IO_PIN_TYPE_011001     0      10661              RISE  1       
sck_obuf_preio/PADOUT                              PRE_IO_PIN_TYPE_011001     2956   13617              RISE  1       
sck_obuf_iopad/DIN                                 IO_PAD                     0      13617              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                      IO_PAD                     2314   15931              RISE  1       
sck                                                loopback                   0      15931              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16179


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8257
---------------------------- ------
Clock To Out Delay            16179

Launch Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                    loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                              Odrv12                     0      1420               RISE  1       
I__2844/O                                              Odrv12                     724    2143               RISE  1       
I__2845/I                                              Span12Mux_v                0      2143               RISE  1       
I__2845/O                                              Span12Mux_v                724    2867               RISE  1       
I__2846/I                                              Span12Mux_v                0      2867               RISE  1       
I__2846/O                                              Span12Mux_v                724    3590               RISE  1       
I__2847/I                                              Span12Mux_h                0      3590               RISE  1       
I__2847/O                                              Span12Mux_h                724    4314               RISE  1       
I__2848/I                                              Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                              Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                              LocalMux                   0      4665               RISE  1       
I__2849/O                                              LocalMux                   486    5151               RISE  1       
I__2850/I                                              IoInMux                    0      5151               RISE  1       
I__2850/O                                              IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    6443               RISE  169     
I__25350/I                                             gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                             gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                             GlobalMux                  0      6443               RISE  1       
I__25351/O                                             GlobalMux                  227    6671               RISE  1       
I__25360/I                                             ClkMux                     0      6671               RISE  1       
I__25360/O                                             ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_3_5/clk  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_dfu_app.u_flash_spi.u_spi.wr_data_q_7_LC_20_3_5/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  1       
I__15184/I                                               Odrv12                     0      7922               RISE  1       
I__15184/O                                               Odrv12                     724    8645               RISE  1       
I__15185/I                                               Sp12to4                    0      8645               RISE  1       
I__15185/O                                               Sp12to4                    631    9276               RISE  1       
I__15186/I                                               Span4Mux_s3_h              0      9276               RISE  1       
I__15186/O                                               Span4Mux_s3_h              341    9617               RISE  1       
I__15187/I                                               IoSpan4Mux                 0      9617               RISE  1       
I__15187/O                                               IoSpan4Mux                 424    10041              RISE  1       
I__15188/I                                               LocalMux                   0      10041              RISE  1       
I__15188/O                                               LocalMux                   486    10526              RISE  1       
I__15189/I                                               IoInMux                    0      10526              RISE  1       
I__15189/O                                               IoInMux                    382    10909              RISE  1       
sdo_obuf_preio/DOUT0                                     PRE_IO_PIN_TYPE_011001     0      10909              RISE  1       
sdo_obuf_preio/PADOUT                                    PRE_IO_PIN_TYPE_011001     2956   13865              RISE  1       
sdo_obuf_iopad/DIN                                       IO_PAD                     0      13865              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                            IO_PAD                     2314   16179              RISE  1       
sdo                                                      loopback                   0      16179              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16272


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8350
---------------------------- ------
Clock To Out Delay            16272

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                         loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__2844/I                                                   Odrv12                     0      1420               RISE  1       
I__2844/O                                                   Odrv12                     724    2143               RISE  1       
I__2845/I                                                   Span12Mux_v                0      2143               RISE  1       
I__2845/O                                                   Span12Mux_v                724    2867               RISE  1       
I__2846/I                                                   Span12Mux_v                0      2867               RISE  1       
I__2846/O                                                   Span12Mux_v                724    3590               RISE  1       
I__2847/I                                                   Span12Mux_h                0      3590               RISE  1       
I__2847/O                                                   Span12Mux_h                724    4314               RISE  1       
I__2848/I                                                   Span12Mux_s5_v             0      4314               RISE  1       
I__2848/O                                                   Span12Mux_s5_v             351    4665               RISE  1       
I__2849/I                                                   LocalMux                   0      4665               RISE  1       
I__2849/O                                                   LocalMux                   486    5151               RISE  1       
I__2850/I                                                   IoInMux                    0      5151               RISE  1       
I__2850/O                                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER                  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                        ICE_GB                     910    6443               RISE  169     
I__25350/I                                                  gio2CtrlBuf                0      6443               RISE  1       
I__25350/O                                                  gio2CtrlBuf                0      6443               RISE  1       
I__25351/I                                                  GlobalMux                  0      6443               RISE  1       
I__25351/O                                                  GlobalMux                  227    6671               RISE  1       
I__25366/I                                                  ClkMux                     0      6671               RISE  1       
I__25366/O                                                  ClkMux                     455    7126               RISE  1       
u_dfu_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_5_1/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                                      model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_dfu_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_5_1/lcout  LogicCell40_SEQ_MODE_1011  796    7922               FALL  1       
I__17420/I                                                    Odrv4                      0      7922               FALL  1       
I__17420/O                                                    Odrv4                      548    8469               FALL  1       
I__17421/I                                                    Span4Mux_h                 0      8469               FALL  1       
I__17421/O                                                    Span4Mux_h                 465    8935               FALL  1       
I__17422/I                                                    Span4Mux_h                 0      8935               FALL  1       
I__17422/O                                                    Span4Mux_h                 465    9400               FALL  1       
I__17423/I                                                    Span4Mux_v                 0      9400               FALL  1       
I__17423/O                                                    Span4Mux_v                 548    9948               FALL  1       
I__17424/I                                                    Span4Mux_s0_v              0      9948               FALL  1       
I__17424/O                                                    Span4Mux_s0_v              279    10227              FALL  1       
I__17425/I                                                    LocalMux                   0      10227              FALL  1       
I__17425/O                                                    LocalMux                   455    10682              FALL  1       
I__17426/I                                                    IoInMux                    0      10682              FALL  1       
I__17426/O                                                    IoInMux                    320    11002              FALL  1       
ss_obuf_preio/DOUT0                                           PRE_IO_PIN_TYPE_011001     0      11002              FALL  1       
ss_obuf_preio/PADOUT                                          PRE_IO_PIN_TYPE_011001     2956   13958              RISE  1       
ss_obuf_iopad/DIN                                             IO_PAD                     0      13958              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                                  IO_PAD                     2314   16272              RISE  1       
ss                                                            loopback                   0      16272              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7920


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6442
---------------------------- ------
Clock To Out Delay             7920

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                            GlobalMux                           0      0                  RISE  1       
I__25830/O                                            GlobalMux                           227    227                RISE  1       
I__25917/I                                            ClkMux                              0      227                RISE  1       
I__25917/O                                            ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_15_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_15_26_7/lcout          LogicCell40_SEQ_MODE_1010  796    1478               RISE  16      
I__10314/I                                                      Odrv12                     0      1478               RISE  1       
I__10314/O                                                      Odrv12                     724    2202               RISE  1       
I__10329/I                                                      Span12Mux_s6_v             0      2202               RISE  1       
I__10329/O                                                      Span12Mux_s6_v             382    2584               RISE  1       
I__10334/I                                                      LocalMux                   0      2584               RISE  1       
I__10334/O                                                      LocalMux                   486    3070               RISE  1       
I__10337/I                                                      InMux                      0      3070               RISE  1       
I__10337/O                                                      InMux                      382    3453               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_12_31_6/in0    LogicCell40_SEQ_MODE_0000  0      3453               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_12_31_6/lcout  LogicCell40_SEQ_MODE_0000  569    4021               FALL  2       
I__5625/I                                                       Odrv12                     0      4021               FALL  1       
I__5625/O                                                       Odrv12                     796    4817               FALL  1       
I__5627/I                                                       Span12Mux_s1_v             0      4817               FALL  1       
I__5627/O                                                       Span12Mux_s1_v             155    4972               FALL  1       
I__5629/I                                                       LocalMux                   0      4972               FALL  1       
I__5629/O                                                       LocalMux                   455    5427               FALL  1       
I__5631/I                                                       IoInMux                    0      5427               FALL  1       
I__5631/O                                                       IoInMux                    320    5747               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                      PRE_IO_PIN_TYPE_101001     0      5747               FALL  1       
u_usb_n_preio/PADOEN                                            PRE_IO_PIN_TYPE_101001     258    6006               RISE  1       
u_usb_n_iopad/OE                                                IO_PAD                     0      6006               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                    IO_PAD                     1914   7920               RISE  1       
usb_n:out                                                       loopback                   0      7920               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7806


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6328
---------------------------- ------
Clock To Out Delay             7806

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__25830/I                                            GlobalMux                           0      0                  RISE  1       
I__25830/O                                            GlobalMux                           227    227                RISE  1       
I__25917/I                                            ClkMux                              0      227                RISE  1       
I__25917/O                                            ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_15_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_15_26_7/lcout          LogicCell40_SEQ_MODE_1010  796    1478               RISE  16      
I__10314/I                                                      Odrv12                     0      1478               RISE  1       
I__10314/O                                                      Odrv12                     724    2202               RISE  1       
I__10329/I                                                      Span12Mux_s6_v             0      2202               RISE  1       
I__10329/O                                                      Span12Mux_s6_v             382    2584               RISE  1       
I__10334/I                                                      LocalMux                   0      2584               RISE  1       
I__10334/O                                                      LocalMux                   486    3070               RISE  1       
I__10337/I                                                      InMux                      0      3070               RISE  1       
I__10337/O                                                      InMux                      382    3453               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_12_31_6/in0    LogicCell40_SEQ_MODE_0000  0      3453               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_12_31_6/lcout  LogicCell40_SEQ_MODE_0000  569    4021               FALL  2       
I__5626/I                                                       Odrv4                      0      4021               FALL  1       
I__5626/O                                                       Odrv4                      548    4569               FALL  1       
I__5628/I                                                       Span4Mux_s1_v              0      4569               FALL  1       
I__5628/O                                                       Span4Mux_s1_v              289    4858               FALL  1       
I__5630/I                                                       LocalMux                   0      4858               FALL  1       
I__5630/O                                                       LocalMux                   455    5313               FALL  1       
I__5632/I                                                       IoInMux                    0      5313               FALL  1       
I__5632/O                                                       IoInMux                    320    5634               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                      PRE_IO_PIN_TYPE_101001     0      5634               FALL  1       
u_usb_p_preio/PADOEN                                            PRE_IO_PIN_TYPE_101001     258    5892               RISE  1       
u_usb_p_iopad/OE                                                IO_PAD                     0      5892               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                    IO_PAD                     1914   7806               RISE  1       
usb_p:out                                                       loopback                   0      7806               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

