{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 18:47:17 2012 " "Info: Processing started: Sun Feb  5 18:47:17 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "leon3mp EP3C25F324C8 " "Info (119006): Selected device EP3C25F324C8 for design \"leon3mp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_SET_PLL_COMPENSATE" "ssram_clk CLK\[1\] clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 " "Info (15571): Compensating output pin \"ssram_clk\", which is fed by CLK\[1\] port of PLL \"clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1\"" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 72 0 0 } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 242 0 0 } }  } 0 15571 "Compensating output pin \"%1!s!\", which is fed by %2!s! port of PLL \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkm 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkm port" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 242 0 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|clk\[1\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|clk\[1\] port" {  } { { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkml 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clkml port" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 231 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 90 2500 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 90 degrees (2500 ps) for ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 199 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[4\] 2 1 90 2500 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 90 degrees (2500 ps) for ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 199 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\] 239 360 0 0 " "Info (15099): Implementing clock multiplication of 239, clock division of 360, and phase shift of 0 degrees (0 ps) for altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\] port" {  } { { "altera_eek_clkgen.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd" 74 0 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[1\] 239 120 0 0 " "Info (15099): Implementing clock multiplication of 239, clock division of 120, and phase shift of 0 degrees (0 ps) for altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[1\] port" {  } { { "altera_eek_clkgen.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd" 74 0 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 SCANDATA " "Warning (15908): PLL \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1\" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port SCANDATA is not connected)" { { "Warning" "WCUT_PLL_SCAN_RECONFIG_PORTS_CONNECTED_WHEN_NOT_USED_DETAIL" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 SCANCLK " "Warning (15909): PLL \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1\" has port SCANCLK connected when PLL scan reconfiguration is not being used" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 231 -1 0 } }  } 0 15909 "PLL \"%1!s!\" has port %2!s! connected when PLL scan reconfiguration is not being used" 0 0 "" 0 -1}  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 231 -1 0 } }  } 0 15908 "PLL \"%1!s!\" has scan reconfiguration ports connected, but PLL scan reconfiguration is not being used (since port %2!s! is not connected)" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Info (176445): Device EP3C40F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info (169124): Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 50208 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info (169141): DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 " "Warning (176125): The input ports of the PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and the PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 ARESET " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 FBIN " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port FBIN" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 PHASEUPDOWN " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 PHASESTEP " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 SCANCLK " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning (176124): PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 " "Warning (176125): The input ports of the PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and the PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 FBIN " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|pll1 have different input signals for input port FBIN" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 551 6069 6992 0}  }  } } { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 " "Warning (176125): The input ports of the PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and the PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 ARESET " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 PHASEUPDOWN " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 PHASESTEP " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 SCANCLK " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning (176124): PLL altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 and PLL ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0} { 0 { 0 ""} 0 13055 6069 6992 0}  }  } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 0 Pin_B9 " "Critical Warning (176598): PLL \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_B9\"" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 468 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } } } } { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "leon3mp.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'leon3mp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\ddrsp0:ddrc0\|ddr_phy0\|ddr_phy0\|\\cyc3:ddr_phy0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: \\ddrsp0:ddrc0\|ddr_phy0\|ddr_phy0\|\\cyc3:ddr_phy0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\ddrsp0:ddrc0\|ddr_phy0\|ddr_phy0\|\\cyc3:ddr_phy0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: \\ddrsp0:ddrc0\|ddr_phy0\|ddr_phy0\|\\cyc3:ddr_phy0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\ddrsp0:ddrc0\|ddr_phy0\|ddr_phy0\|\\cyc3:ddr_phy0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: \\ddrsp0:ddrc0\|ddr_phy0\|ddr_phy0\|\\cyc3:ddr_phy0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\lcd:lcdclkgen\|altpll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: \\lcd:lcdclkgen\|altpll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\lcd:lcdclkgen\|altpll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: \\lcd:lcdclkgen\|altpll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[1\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_r971.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_r971.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_eek_clkgen:\\lcd:lcdclkgen\|clkout\[0\]" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_eek_clkgen:\lcd:lcdclkgen|clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 402 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Info (176353): Automatically promoted node clkgen:clkgen0\|clkgen_cycloneiii:\\cyc3:v\|cyclone3_pll:sdclk_pll\|altpll:\\sden:altpll0\|altpll_9m31:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 551 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkm (placed in counter C1 of PLL_3) " "Info (176353): Automatically promoted node clkm (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_9m31.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/altpll_9m31.tdf" 33 2 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkm" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 551 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkml (placed in counter C0 of PLL_2) " "Info (176353): Automatically promoted node clkml (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B9 (CLK11, DIFFCLK_4p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN B9 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 58 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 50171 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Info (176353): Automatically promoted node ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2) " "Info (176353): Automatically promoted node ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/apll_altpll.v" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/apll_altpll.v" 275 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkml" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkml } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13055 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdclk  " "Info (176353): Automatically promoted node lcdclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 285 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13056 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.tck\[0\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.tck\[0\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.tck[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6444 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 16123 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdclk3x  " "Info (176353): Automatically promoted node lcdclk3x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hc_nclk~output " "Info (176357): Destination node hc_nclk~output" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 107 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_nclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 50059 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 286 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "lcdclk3x" } } } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcdclk3x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13057 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node resetn~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rstoutn~output " "Info (176357): Destination node rstoutn~output" {  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 67 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rstoutn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 50025 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 57 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { resetn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 50170 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstgen:rst0\|rstoutl  " "Info (176353): Automatically promoted node rstgen:rst0\|rstoutl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[9\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[9\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6401 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[8\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[8\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6402 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[2\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[2\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6408 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[3\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[3\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6407 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[4\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[4\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6406 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[5\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[5\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6405 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[6\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[6\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6404 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[7\] " "Info (176357): Destination node ahbjtag:\\ahbjtaggen0:ahbjtag0\|jtagcom:jtagcom0\|r.addr\[7\]" {  } { { "../../lib/gaisler/jtag/jtagcom.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/jtag/jtagcom.vhd" 191 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0|r.addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 6403 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2cmst:\\i2cm:i2c0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\|cnt\[0\] " "Info (176357): Destination node i2cmst:\\i2cm:i2c0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\|cnt\[0\]" {  } { { "../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" 227 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 2984 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2cmst:\\i2cm:i2c0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\|cnt\[1\] " "Info (176357): Destination node i2cmst:\\i2cm:i2c0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\|cnt\[1\]" {  } { { "../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" 227 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 2983 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../lib/gaisler/misc/rstgen.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/misc/rstgen.vhd" 55 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rstgen:rst0|rstoutl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13033 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|ddr_rst~0  " "Info (176353): Automatically promoted node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|ddr_rst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.sdwen~5 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.sdwen~5" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.sdwen~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 19360 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cmstate.midle~0 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cmstate.midle~0" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.cmstate.midle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26536 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.sdstate.sidle~2 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.sdstate.sidle~2" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.sdstate.sidle~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26542 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.istate.ref1~3 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.istate.ref1~3" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.istate.ref1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26548 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.istate.finish~1 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.istate.finish~1" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.istate.finish~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26551 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cfg.command\[0\]~1 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cfg.command\[0\]~1" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.cfg.command[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26586 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cfg.command\[1\]~2 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cfg.command\[1\]~2" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.cfg.command[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26592 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cfg.command\[2\]~0 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.cfg.command\[2\]~0" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.cfg.command[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26596 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.startsd~0 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.startsd~0" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.startsd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26597 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.startsdold~4 " "Info (176357): Destination node ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|\\ddr_ctrl:v.startsdold~4" {  } { { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|\ddr_ctrl:v.startsdold~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 26603 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/gaisler/ddr/ddrsp16a.vhd" 192 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_rst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 19335 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X36_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13168 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X36_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13166 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X36_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13170 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|dq_buf0 IOIBUF_X36_Y0_N8 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:15:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13173 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[15\] PIN V14 " "Info (176467): Node \"ddr_dq\[15\]\" is constrained to location PIN V14 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[15] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[15\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 513 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13185 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13183 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13187 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|dq_buf0 IOIBUF_X34_Y0_N1 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:14:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13190 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[14\] PIN P10 " "Info (176467): Node \"ddr_dq\[14\]\" is constrained to location PIN P10 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[14] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[14\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 512 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13202 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13200 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13204 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|dq_buf0 IOIBUF_X38_Y0_N15 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:13:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13207 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[13\] PIN R11 " "Info (176467): Node \"ddr_dq\[13\]\" is constrained to location PIN R11 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[13] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[13\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 511 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X36_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13219 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X36_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13217 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X36_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13221 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|dq_buf0 IOIBUF_X36_Y0_N15 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:12:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13224 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[12\] PIN U14 " "Info (176467): Node \"ddr_dq\[12\]\" is constrained to location PIN U14 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[12] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[12\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 510 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13236 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13234 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13238 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|dq_buf0 IOIBUF_X38_Y0_N22 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:11:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13241 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[11\] PIN V15 " "Info (176467): Node \"ddr_dq\[11\]\" is constrained to location PIN V15 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[11] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[11\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 509 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X29_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13253 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X29_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13251 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X29_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13255 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|dq_buf0 IOIBUF_X29_Y0_N22 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:10:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X29_Y0_N22 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13258 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[10\] PIN U11 " "Info (176467): Node \"ddr_dq\[10\]\" is constrained to location PIN U11 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[10] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[10\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 508 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X29_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13270 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X29_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13268 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X29_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13272 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|dq_buf0 IOIBUF_X29_Y0_N8 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:9:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X29_Y0_N8 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13275 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[9\] PIN U12 " "Info (176467): Node \"ddr_dq\[9\]\" is constrained to location PIN U12 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[9] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[9\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 507 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13287 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13285 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13289 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|dq_buf0 IOIBUF_X34_Y0_N22 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:8:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13292 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[8\] PIN U13 " "Info (176467): Node \"ddr_dq\[8\]\" is constrained to location PIN U13 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[8] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[8\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 506 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X23_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13304 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X23_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13302 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X23_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13306 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|dq_buf0 IOIBUF_X23_Y0_N8 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:7:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X23_Y0_N8 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13309 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[7\] PIN V7 " "Info (176467): Node \"ddr_dq\[7\]\" is constrained to location PIN V7 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[7] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[7\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 505 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X20_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13321 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X20_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13319 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X20_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13323 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|dq_buf0 IOIBUF_X20_Y0_N8 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:6:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X20_Y0_N8 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13326 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[6\] PIN V6 " "Info (176467): Node \"ddr_dq\[6\]\" is constrained to location PIN V6 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[6] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[6\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 504 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13338 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13336 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13340 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|dq_buf0 IOIBUF_X18_Y0_N1 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:5:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X18_Y0_N1 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13343 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[5\] PIN U6 " "Info (176467): Node \"ddr_dq\[5\]\" is constrained to location PIN U6 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[5] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[5\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 503 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13355 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13353 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13357 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|dq_buf0 IOIBUF_X18_Y0_N8 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:4:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13360 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[4\] PIN P9 " "Info (176467): Node \"ddr_dq\[4\]\" is constrained to location PIN P9 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[4] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[4\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 502 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13372 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13370 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13374 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|dq_buf0 IOIBUF_X14_Y0_N1 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:3:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X14_Y0_N1 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13377 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[3\] PIN V5 " "Info (176467): Node \"ddr_dq\[3\]\" is constrained to location PIN V5 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[3] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[3\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 501 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13389 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13387 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13391 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|dq_buf0 IOIBUF_X16_Y0_N15 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:2:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13394 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[2\] PIN R8 " "Info (176467): Node \"ddr_dq\[2\]\" is constrained to location PIN R8 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[2] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[2\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 500 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13406 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13404 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13408 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|dq_buf0 IOIBUF_X14_Y0_N15 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:1:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 13411 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[1\] PIN V4 " "Info (176467): Node \"ddr_dq\[1\]\" is constrained to location PIN V4 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[1] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[1\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 499 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 32 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 5843 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 33 14 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 5844 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|altddio_in:altddio_in_component\|ddio_in_vff:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_vff.tdf" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/db/ddio_in_vff.tdf" 34 15 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 5845 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|dq_buf0 IOIBUF_X14_Y0_N22 " "Info (176467): Node \"ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|adqin:\\ddgen:0:dq_in_pad\|dq_buf0\" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing" {  } { { "../../lib/techmap/cycloneiii/alt/adqin.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/lib/techmap/cycloneiii/alt/adqin.vhd" 63 -1 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|dq_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 5847 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_dq\[0\] PIN U4 " "Info (176467): Node \"ddr_dq\[0\]\" is constrained to location PIN U4 to improve DDIO timing" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { ddr_dq[0] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ddr_dq\[0\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 93 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ddr_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 498 6069 6992 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Extra Info (176218): Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "33 Embedded multiplier output " "Extra Info (176218): Packed 33 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 0 " "Warning (15056): PLL \"altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Info (15024): Input port INCLK\[0\] of node \"altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "altera_eek_clkgen.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd" 74 0 0 } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 631 0 0 } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 58 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "altera_eek_clkgen.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd" 74 0 0 } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 631 0 0 } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1 clk\[1\] hc_nclk~output " "Warning (15064): PLL \"altera_eek_clkgen:\\lcd:lcdclkgen\|altpll:altpll0\|altpll_r971:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"hc_nclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altera_eek_clkgen.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/altera_eek_clkgen.vhd" 74 0 0 } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 631 0 0 } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info (128000): Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info (128016): Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|rstgen:rst0\|rstoutl~clkctrl " "Info (128017): Asynchronous signal \|leon3mp\|rstgen:rst0\|rstoutl~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|resetn~inputclkctrl " "Info (128017): Asynchronous signal \|leon3mp\|resetn~inputclkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|ddr_rst~0clkctrl " "Info (128017): Asynchronous signal \|leon3mp\|ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|ddr_rst~0clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|locked " "Info (128017): Asynchronous signal \|leon3mp\|ddrspa:\\ddrsp0:ddrc0\|ddrphy_wrap:ddr_phy0\|ddrphy:ddr_phy0\|cycloneiii_ddr_phy:\\cyc3:ddr_phy0\|apll:pll0\|altpll:altpll_component\|apll_altpll:auto_generated\|locked" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Info (128017): Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|clr_reg " "Info (128017): Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info (128017): Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|virtual_ir_scan_reg " "Info (128017): Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "8 0 " "Info (128018): Found 8 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:08 " "Info (170192): Fitter placement operations ending: elapsed time is 00:01:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info (128000): Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info (128027): Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info (128002): Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info (128002): Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.17 " "Info (170239): Router is attempting to preserve 0.17 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Info (170195): Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X32_Y11 X42_Y22 " "Info (170196): Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:53 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "16 " "Warning (169180): Following 16 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[16\] 2.5 V H3 " "Info (169178): Pin data\[16\] uses I/O standard 2.5 V at H3" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[16] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[16\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 459 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[17\] 2.5 V D1 " "Info (169178): Pin data\[17\] uses I/O standard 2.5 V at D1" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[17] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[17\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 460 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[18\] 2.5 V A8 " "Info (169178): Pin data\[18\] uses I/O standard 2.5 V at A8" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[18] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[18\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 461 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[19\] 2.5 V B8 " "Info (169178): Pin data\[19\] uses I/O standard 2.5 V at B8" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[19] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[19\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 462 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[20\] 2.5 V B7 " "Info (169178): Pin data\[20\] uses I/O standard 2.5 V at B7" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[20] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[20\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 463 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[21\] 2.5 V C5 " "Info (169178): Pin data\[21\] uses I/O standard 2.5 V at C5" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[21] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[21\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 464 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[22\] 2.5 V E8 " "Info (169178): Pin data\[22\] uses I/O standard 2.5 V at E8" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[22] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[22\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 465 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[23\] 2.5 V A4 " "Info (169178): Pin data\[23\] uses I/O standard 2.5 V at A4" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[23] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[23\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 466 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[24\] 2.5 V B4 " "Info (169178): Pin data\[24\] uses I/O standard 2.5 V at B4" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[24] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[24\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 467 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[25\] 2.5 V E7 " "Info (169178): Pin data\[25\] uses I/O standard 2.5 V at E7" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[25] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[25\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 468 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[26\] 2.5 V A3 " "Info (169178): Pin data\[26\] uses I/O standard 2.5 V at A3" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[26] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[26\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 469 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[27\] 2.5 V B3 " "Info (169178): Pin data\[27\] uses I/O standard 2.5 V at B3" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[27] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[27\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 470 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[28\] 2.5 V D5 " "Info (169178): Pin data\[28\] uses I/O standard 2.5 V at D5" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[28] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[28\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 471 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[29\] 2.5 V B5 " "Info (169178): Pin data\[29\] uses I/O standard 2.5 V at B5" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[29] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[29\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 472 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[30\] 2.5 V A5 " "Info (169178): Pin data\[30\] uses I/O standard 2.5 V at A5" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[30] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[30\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 473 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[31\] 2.5 V B6 " "Info (169178): Pin data\[31\] uses I/O standard 2.5 V at B6" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { data[31] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "data\[31\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 63 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 474 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Warning (169064): Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_i2c_sdat a permanently disabled " "Info (169065): Pin hc_i2c_sdat has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_i2c_sdat } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_i2c_sdat" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 121 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_i2c_sdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 588 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[0\] a permanently disabled " "Info (169065): Pin hc_td_d\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[0] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[0\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 525 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[1\] a permanently disabled " "Info (169065): Pin hc_td_d\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[1] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[1\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 526 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[2\] a permanently disabled " "Info (169065): Pin hc_td_d\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[2] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[2\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 527 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[3\] a permanently disabled " "Info (169065): Pin hc_td_d\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[3] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[3\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 528 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[4\] a permanently disabled " "Info (169065): Pin hc_td_d\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[4] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[4\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 529 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[5\] a permanently disabled " "Info (169065): Pin hc_td_d\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[5] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[5\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 530 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[6\] a permanently disabled " "Info (169065): Pin hc_td_d\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[6] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[6\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 531 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_td_d\[7\] a permanently disabled " "Info (169065): Pin hc_td_d\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_td_d[7] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_td_d\[7\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 124 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_td_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 532 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_mdio a permanently disabled " "Info (169065): Pin hc_mdio has a permanently disabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_mdio } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_mdio" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 154 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 609 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hc_sd_dat3 a permanently enabled " "Info (169065): Pin hc_sd_dat3 has a permanently enabled output enable" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_sd_dat3 } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_sd_dat3" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 140 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_sd_dat3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 552 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning (169069): Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hc_vga_data\[1\] GND " "Info (169070): Pin hc_vga_data\[1\] has GND driving its datain port" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_vga_data[1] } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_vga_data\[1\]" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 167 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_vga_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 542 6069 6992 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hc_vga_blank GND " "Info (169070): Pin hc_vga_blank has GND driving its datain port" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_vga_blank } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_vga_blank" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 171 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_vga_blank } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 619 6069 6992 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hc_vga_sync GND " "Info (169070): Pin hc_vga_sync has GND driving its datain port" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_vga_sync } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_vga_sync" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 172 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_vga_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 620 6069 6992 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hc_mdio VCC " "Info (169070): Pin hc_mdio has VCC driving its datain port" {  } { { "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/11.1sp1/quartus/linux/pin_planner.ppl" { hc_mdio } } } { "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/11.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "hc_mdio" } } } } { "leon3mp.vhd" "" { Text "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/leon3mp.vhd" 154 0 0 } } { "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/11.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { hc_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/inouema/work/LEON/grlib/grlib-gpl-1.1.0-b4113/designs/leon3-altera-ep3c25-eek/" { { 0 { 0 ""} 0 609 6069 6992 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Info: Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 18:50:54 2012 " "Info: Processing ended: Sun Feb  5 18:50:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:37 " "Info: Elapsed time: 00:03:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Info: Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
