<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>
defines: 
time_elapsed: 0.122s
ram usage: 10284 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>
module main;
	wire clk;
	wire reset;
	reg [3:0] waddr;
	reg [3:0] raddr;
	reg [7:0] wdata;
	wire [7:0] rdata;
	clk_reset_gen cg(
		clk,
		reset
	);
	ram_rw #(
		8,
		4
	) r(
		clk,
		waddr,
		wdata,
		1&#39;b1,
		raddr,
		rdata
	);
	initial begin
		waddr = 4&#39;d0;
		raddr = 4&#39;d14;
		wdata = 0;
		#(3001)
			;
		$finish;
	end
	always @(posedge clk) begin
		waddr &lt;= #(1) waddr + 1;
		raddr &lt;= #(1) raddr + 1;
		wdata &lt;= #(1) wdata + 3;
	end
	always @(posedge clk)
		$display($time, , &#34;waddr wdata %d %d    raddr rdata %d %d&#34;, waddr, wdata, raddr, rdata);
endmodule
module ram_rw (
	clk,
	waddr,
	wdata,
	we,
	raddr,
	rdata
);
	parameter WDATA = 8;
	parameter WADDR = 11;
	input clk;
	input [WADDR - 1:0] waddr;
	input [WDATA - 1:0] wdata;
	input we;
	input [WADDR - 1:0] raddr;
	output [WDATA - 1:0] rdata;
	reg [WDATA - 1:0] mem [0:(1 &lt;&lt; WADDR) - 1];
	reg [WADDR - 1:0] qraddr;
	always @(posedge clk) begin
		qraddr &lt;= #(1) raddr;
		if (we)
			mem[waddr] &lt;= #(1) wdata;
	end
	assign rdata = mem[qraddr];
endmodule
module clk_reset_gen (
	clk,
	reset
);
	output clk;
	output reset;
	initial begin
		reset = 1;
		#(5)
			;
		clk = 0;
		#(5)
			;
		clk = 1;
		#(5)
			;
		reset = 0;
		clk = 0;
		forever #(5) clk = ~clk;
	end
endmodule

</pre>
</body>