Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 17 19:56:46 2017
| Host         : Simon-ThinkPad running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mcu_control_sets_placed.rpt
| Design       : mcu
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           56 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              24 |           12 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |             170 |           70 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                       | rst_IBUF                           |                3 |              7 |
|  clk_IBUF_BUFG |                                       | i_cpu/i_ctrl/ram_array_reg_0       |                4 |              8 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/out_enb_1_reg            | rst_IBUF                           |                4 |              8 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/out_enb_0_reg            | rst_IBUF                           |                3 |              8 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/E[0]                     | rst_IBUF                           |                4 |              8 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/data_out_0_reg_reg[7][0] | rst_IBUF                           |                4 |              8 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/pc_reg[9]_0[0]           | rst_IBUF                           |                5 |             10 |
|  clk_IBUF_BUFG |                                       | i_cpu/i_ctrl/bus_out_reg[data][10] |                8 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/instr_enb                |                                    |                5 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[0][15][0]    | rst_IBUF                           |                5 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[1][15][0]    | rst_IBUF                           |                7 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[2][15][0]    | rst_IBUF                           |                9 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[3][15][0]    | rst_IBUF                           |                7 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[4][15][0]    | rst_IBUF                           |                6 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[5][15][0]    | rst_IBUF                           |                5 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[6][15][0]    | rst_IBUF                           |                4 |             16 |
|  clk_IBUF_BUFG | i_cpu/i_ctrl/reg_blk_reg[7][15][0]    | rst_IBUF                           |                7 |             16 |
|  clk_IBUF_BUFG |                                       |                                    |               56 |            115 |
+----------------+---------------------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     1 |
| 8      |                     5 |
| 10     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


