// Seed: 2002103010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 ();
  wire id_2;
  wor  id_3;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3
  );
  assign id_1[""] = 1'h0 < id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial id_1 = id_1;
  module_0(
      id_3, id_2, id_2, id_1, id_1, id_1, id_1
  );
endmodule
