<stg><name>radix_Pipeline_VITIS_LOOP_26_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %max_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_5_reload

]]></Node>
<StgValue><ssdm name="max_5_reload_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i3 0, i3 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc14.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc14.i.i:0 %i = load i3 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="3">
<![CDATA[
for.inc14.i.i:1 %i_2_cast = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc14.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14.i.i:3 %icmp_ln26 = icmp_slt  i32 %i_2_cast, i32 %max_5_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc14.i.i:4 %add_ln26 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc14.i.i:5 %br_ln26 = br i1 %icmp_ln26, void %for.inc29.i.i.preheader.exitStub, void %for.inc14.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="3">
<![CDATA[
for.inc14.i.i.split:0 %i_2_cast1 = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_2_cast1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14.i.i.split:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14.i.i.split:2 %count_addr = getelementptr i32 %count, i64 0, i64 %i_2_cast1

]]></Node>
<StgValue><ssdm name="count_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc14.i.i.split:3 %store_ln27 = store i32 0, i3 %count_addr

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14.i.i.split:4 %store_ln26 = store i3 %add_ln26, i3 %i_2

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
for.inc14.i.i.split:5 %br_ln26 = br void %for.inc14.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
for.inc29.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="max_5_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_5_reload"/></StgValue>
</port>
<port id="28" name="count" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="count"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="StgValue_29" to="i_2" fromId="29" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_Read.ap_auto.i32" to="max_5_reload_read" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="max_5_reload" to="max_5_reload_read" fromId="27" toId="5">
</dataflow>
<dataflow id="35" from="StgValue_34" to="store_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="36" from="i_2" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="37" from="i_2" to="i" fromId="4" toId="8">
</dataflow>
<dataflow id="38" from="i" to="i_2_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="StgValue_29" to="specpipeline_ln0" fromId="29" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="48" from="p_str" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="i_2_cast" to="icmp_ln26" fromId="9" toId="11">
</dataflow>
<dataflow id="50" from="max_5_reload_read" to="icmp_ln26" fromId="5" toId="11">
</dataflow>
<dataflow id="51" from="i" to="add_ln26" fromId="8" toId="12">
</dataflow>
<dataflow id="53" from="StgValue_52" to="add_ln26" fromId="52" toId="12">
</dataflow>
<dataflow id="54" from="icmp_ln26" to="br_ln26" fromId="11" toId="13">
</dataflow>
<dataflow id="55" from="i" to="i_2_cast1" fromId="8" toId="14">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="56" toId="15">
</dataflow>
<dataflow id="59" from="empty_7" to="specloopname_ln26" fromId="58" toId="15">
</dataflow>
<dataflow id="60" from="count" to="count_addr" fromId="28" toId="16">
</dataflow>
<dataflow id="62" from="StgValue_61" to="count_addr" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="i_2_cast1" to="count_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_43" to="store_ln27" fromId="43" toId="17">
</dataflow>
<dataflow id="65" from="count_addr" to="store_ln27" fromId="16" toId="17">
</dataflow>
<dataflow id="66" from="add_ln26" to="store_ln26" fromId="12" toId="18">
</dataflow>
<dataflow id="67" from="i_2" to="store_ln26" fromId="4" toId="18">
</dataflow>
<dataflow id="68" from="icmp_ln26" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
