#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 25 03:42:47 2022
# Process ID: 14480
# Current directory: F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.runs/synth_1
# Command line: vivado.exe -log rate_dematcher.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rate_dematcher.tcl
# Log file: F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.runs/synth_1/rate_dematcher.vds
# Journal file: F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rate_dematcher.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 387.203 ; gain = 88.266
Command: synth_design -top rate_dematcher -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rate_dematcher' [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/rate_dematcher.v:22]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter MAX_ROW_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter MAX_COL_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter IDLE1 bound to: 4'b0000 
	Parameter STORING bound to: 4'b0001 
	Parameter PADDING bound to: 4'b0010 
	Parameter AVERAGING bound to: 4'b0100 
	Parameter OUTPUT_FSM_TRIGGER bound to: 4'b1000 
	Parameter IDLE2 bound to: 7'b0000000 
	Parameter MTCHR_RPT bound to: 7'b0000001 
	Parameter INPUT_INIT bound to: 7'b0000010 
	Parameter RAM1_FILLING bound to: 7'b0000100 
	Parameter RAM2_FILLING bound to: 7'b0001000 
	Parameter RAM3_FILLING bound to: 7'b0010000 
	Parameter OUTPUT_INIT bound to: 7'b0100000 
	Parameter OUTPUT bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'nrdivider' [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/nrdivider.v:22]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_add' [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/fixed_add.v:22]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_add' (1#1) [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/fixed_add.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nrdivider' (2#1) [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/nrdivider.v:22]
INFO: [Synth 8-6157] synthesizing module 'dual_port_RAM' [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/dual_port_RAM.v:23]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter RAM_DEPTH bound to: 7680 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_RAM' (3#1) [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/dual_port_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM' [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/ROM.v:23]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/ROM.v:40]
INFO: [Synth 8-226] default block is never used [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/ROM.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (4#1) [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_port_RAM' [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/single_port_RAM.v:22]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 2560 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_RAM' (5#1) [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/single_port_RAM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rate_dematcher' (6#1) [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/rate_dematcher.v:22]
WARNING: [Synth 8-3331] design dual_port_RAM has unconnected port web
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1527.473 ; gain = 40.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.977 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.977 ; gain = 48.258
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/constrs_1/new/cons.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.410 ; gain = 9.621
Finished Parsing XDC File [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/constrs_1/new/cons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1664.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1664.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1664.410 ; gain = 177.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.410 ; gain = 177.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1664.410 ; gain = 177.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/fixed_add.v:33]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.srcs/sources_1/new/rate_dematcher.v:179]
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"dual_port_RAM:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "dual_port_RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "dual_port_RAM:/RAM_reg"
INFO: [Synth 8-6904] The RAM "single_port_RAM:/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1664.410 ; gain = 177.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              90K Bit         RAMs := 1     
	               2K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rate_dematcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 2     
Module fixed_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module nrdivider 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dual_port_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              90K Bit         RAMs := 1     
Module single_port_RAM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "rate_dematcher/u_interleaver_memory1/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rate_dematcher/u_interleaver_memory2/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rate_dematcher/u_interleaver_memory3/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"rate_dematcher/u_circular_buffer/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "rate_dematcher/u_circular_buffer/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "rate_dematcher/u_circular_buffer/RAM_reg"
INFO: [Synth 8-6904] The RAM "rate_dematcher/u_interleaver_memory1/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rate_dematcher/u_interleaver_memory2/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "rate_dematcher/u_interleaver_memory3/RAM_reg" of size (depth=2560 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[13]' (FDCE) to 'u_nrdivider/r_divisior_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[14]' (FDCE) to 'u_nrdivider/r_divisior_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[15]' (FDCE) to 'u_nrdivider/r_divisior_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[16]' (FDCE) to 'u_nrdivider/r_divisior_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[17]' (FDCE) to 'u_nrdivider/r_divisior_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[18]' (FDCE) to 'u_nrdivider/r_divisior_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[19]' (FDCE) to 'u_nrdivider/r_divisior_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[20]' (FDCE) to 'u_nrdivider/r_divisior_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[21]' (FDCE) to 'u_nrdivider/r_divisior_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_nrdivider/r_divisior_reg[22]' (FDCE) to 'u_nrdivider/r_divisior_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_nrdivider/r_divisior_reg[23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1664.410 ; gain = 177.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|ROM            | r_dataout1       | 32x5          | LUT            | 
|ROM            | r_dataout2       | 32x5          | LUT            | 
|rate_dematcher | u_ROM/r_dataout1 | 32x5          | LUT            | 
|rate_dematcher | u_ROM/r_dataout2 | 32x5          | LUT            | 
+---------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|dual_port_RAM: | RAM_reg    | 8 K x 12(READ_FIRST)   | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|rate_dematcher | u_interleaver_memory1/RAM_reg | Implied   | 4 K x 1              | RAM512X1S x 5   | 
|rate_dematcher | u_interleaver_memory2/RAM_reg | Implied   | 4 K x 1              | RAM512X1S x 5   | 
|rate_dematcher | u_interleaver_memory3/RAM_reg | Implied   | 4 K x 1              | RAM512X1S x 5   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/u_circular_buffer/RAM_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/u_circular_buffer/RAM_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2217.516 ; gain = 730.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "rate_dematcher/u_circular_buffer/RAM_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "rate_dematcher/u_circular_buffer/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "rate_dematcher/u_circular_buffer/RAM_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:17 . Memory (MB): peak = 2281.477 ; gain = 794.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|rate_dematcher | u_circular_buffer/RAM_reg | 8 K x 12(READ_FIRST)   | W | R | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
+---------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+---------------+-------------------------------+-----------+----------------------+-----------------+
|Module Name    | RTL Object                    | Inference | Size (Depth x Width) | Primitives      | 
+---------------+-------------------------------+-----------+----------------------+-----------------+
|rate_dematcher | u_interleaver_memory1/RAM_reg | Implied   | 4 K x 1              | RAM512X1S x 5   | 
|rate_dematcher | u_interleaver_memory2/RAM_reg | Implied   | 4 K x 1              | RAM512X1S x 5   | 
|rate_dematcher | u_interleaver_memory3/RAM_reg | Implied   | 4 K x 1              | RAM512X1S x 5   | 
+---------------+-------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_circular_buffer/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_circular_buffer/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_circular_buffer/RAM_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_circular_buffer/RAM_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:17 . Memory (MB): peak = 2281.477 ; gain = 794.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY8     |    36|
|3     |LUT1       |    38|
|4     |LUT2       |   105|
|5     |LUT3       |    84|
|6     |LUT4       |    93|
|7     |LUT5       |    49|
|8     |LUT6       |   146|
|9     |RAM512X1S  |    15|
|10    |RAMB36E2_3 |     1|
|11    |RAMB36E2_4 |     1|
|12    |RAMB36E2_5 |     1|
|13    |FDCE       |   252|
|14    |FDPE       |     1|
|15    |FDRE       |     3|
|16    |IBUF       |    42|
|17    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  |   873|
|2     |  u_circular_buffer     |dual_port_RAM     |    48|
|3     |  u_interleaver_memory1 |single_port_RAM   |    17|
|4     |  u_interleaver_memory2 |single_port_RAM_0 |    17|
|5     |  u_interleaver_memory3 |single_port_RAM_1 |    35|
|6     |  u_nrdivider           |nrdivider         |   146|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2282.359 ; gain = 666.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2282.359 ; gain = 795.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 42 instances
  RAM512X1S => RAM512X1S (MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, MUXF9, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:48 . Memory (MB): peak = 2317.234 ; gain = 1930.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2317.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Etisalat/GP/RTL/Rate_Dematcher/Rate_Dematcher.runs/synth_1/rate_dematcher.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rate_dematcher_utilization_synth.rpt -pb rate_dematcher_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 25 03:44:57 2022...
