INFO: [VRFC 10-2263] Analyzing Verilog file "/home/angel/Assignment1/Assignment1.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/angel/Assignment1/Assignment1.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/angel/Assignment1/Assignment1.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/angel/Assignment1/Assignment1.srcs/sources_1/new/ADD_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/angel/Assignment1/Assignment1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
