# ERROR: No extended dataflow license exists
# do Processor_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/Control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/compute.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/Synchronizers.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/Router.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module router
# 
# Top level modules:
# 	router
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/Reg_8.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/Register_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/Processor.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# 
# vlog -sv -work work +incdir+/home/fisiaka2/ece385/lab4/bit_serial_processor {/home/fisiaka2/ece385/lab4/bit_serial_processor/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.register_unit
# Loading work.reg_8
# Loading work.compute
# Loading work.router
# Loading work.control
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) /home/fisiaka2/ece385/lab4/bit_serial_processor/Control.sv(25): No condition is true in the unique/priority if/case statement.
# ** Warning: (vsim-8315) /home/fisiaka2/ece385/lab4/bit_serial_processor/Router.sv(17): No condition is true in the unique/priority if/case statement.
# ** Warning: (vsim-8315) /home/fisiaka2/ece385/lab4/bit_serial_processor/Router.sv(7): No condition is true in the unique/priority if/case statement.
# ** Warning: (vsim-8315) /home/fisiaka2/ece385/lab4/bit_serial_processor/compute.sv(8): No condition is true in the unique/priority if/case statement.
# ** Warning: (vsim-8315) /home/fisiaka2/ece385/lab4/bit_serial_processor/Control.sv(25): No condition is true in the unique/priority if/case statement.
# Success!
