INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sources_1/imports/verilog/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sources_1/imports/verilog/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sources_1/imports/verilog/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sim_1/imports/verilog/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sim_1/imports/verilog/wb_master_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_master_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sim_1/imports/verilog/tst_bench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tst_bench_top
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
