

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i4_l_j3'
================================================================
* Date:           Mon Sep  4 23:10:38 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i4_l_j3  |      162|      162|        20|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 23 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 24 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten30"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i8 %indvar_flatten30" [bert_layer.cpp:80]   --->   Operation 30 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp_eq  i8 %indvar_flatten30_load, i8 144" [bert_layer.cpp:80]   --->   Operation 31 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln80_1 = add i8 %indvar_flatten30_load, i8 1" [bert_layer.cpp:80]   --->   Operation 32 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc52.i, void %for.inc.i24.preheader.exitStub" [bert_layer.cpp:80]   --->   Operation 33 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j3_load = load i4 %j3" [bert_layer.cpp:81]   --->   Operation 34 'load' 'j3_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [bert_layer.cpp:80]   --->   Operation 35 'load' 'i4_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %i4_load, i4 1" [bert_layer.cpp:80]   --->   Operation 36 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln81 = icmp_eq  i4 %j3_load, i4 12" [bert_layer.cpp:81]   --->   Operation 37 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln80 = select i1 %icmp_ln81, i4 0, i4 %j3_load" [bert_layer.cpp:80]   --->   Operation 38 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln80_1 = select i1 %icmp_ln81, i4 %add_ln80, i4 %i4_load" [bert_layer.cpp:80]   --->   Operation 39 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %select_ln80_1" [bert_layer.cpp:80]   --->   Operation 40 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast15_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln80_1, i32 2, i32 3" [bert_layer.cpp:80]   --->   Operation 41 'partselect' 'p_cast15_mid2_v' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.95ns)   --->   "%switch_ln86 = switch i2 %trunc_ln80, void %arrayidx482.i33.case.3, i2 0, void %arrayidx482.i33.case.0, i2 1, void %arrayidx482.i33.case.1, i2 2, void %arrayidx482.i33.case.2" [bert_layer.cpp:86]   --->   Operation 42 'switch' 'switch_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.95>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln81 = add i4 %select_ln80, i4 1" [bert_layer.cpp:81]   --->   Operation 43 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln81 = store i8 %add_ln80_1, i8 %indvar_flatten30" [bert_layer.cpp:81]   --->   Operation 44 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln80_1, i4 %i4" [bert_layer.cpp:81]   --->   Operation 45 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %add_ln81, i4 %j3" [bert_layer.cpp:81]   --->   Operation 46 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc49.i" [bert_layer.cpp:81]   --->   Operation 47 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i4 %select_ln80_1" [bert_layer.cpp:80]   --->   Operation 48 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln80" [bert_layer.cpp:80]   --->   Operation 49 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:80]   --->   Operation 50 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast15_mid2_v, i4 0" [bert_layer.cpp:83]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast15_mid2_v, i2 0" [bert_layer.cpp:83]   --->   Operation 52 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %tmp_27" [bert_layer.cpp:83]   --->   Operation 53 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln83 = sub i6 %tmp_s, i6 %zext_ln83" [bert_layer.cpp:83]   --->   Operation 54 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i4 %select_ln80" [bert_layer.cpp:83]   --->   Operation 55 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln83 = add i6 %sub_ln83, i6 %zext_ln83_1" [bert_layer.cpp:83]   --->   Operation 56 'add' 'add_ln83' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i6 %add_ln83" [bert_layer.cpp:83]   --->   Operation 57 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 58 'getelementptr' 'v84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 59 'getelementptr' 'v84_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 60 'getelementptr' 'v84_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:83]   --->   Operation 61 'getelementptr' 'v84_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v85_addr = getelementptr i32 %v85, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 62 'getelementptr' 'v85_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v85_1_addr = getelementptr i32 %v85_1, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 63 'getelementptr' 'v85_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%v85_2_addr = getelementptr i32 %v85_2, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 64 'getelementptr' 'v85_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v85_3_addr = getelementptr i32 %v85_3, i64 0, i64 %zext_ln83_2" [bert_layer.cpp:86]   --->   Operation 65 'getelementptr' 'v85_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:83]   --->   Operation 66 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:83]   --->   Operation 67 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:83]   --->   Operation 68 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:83]   --->   Operation 69 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:80]   --->   Operation 70 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:83]   --->   Operation 71 'load' 'v84_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:83]   --->   Operation 72 'load' 'v84_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:83]   --->   Operation 73 'load' 'v84_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:83]   --->   Operation 74 'load' 'v84_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%v51 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln80" [bert_layer.cpp:83]   --->   Operation 75 'mux' 'v51' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 76 [16/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 76 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 77 [15/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 77 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 78 [14/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 78 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 79 [13/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 79 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 80 [12/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 80 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 81 [11/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 81 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 82 [10/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 82 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 83 [9/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 83 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 84 [8/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 84 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 85 [7/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 85 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 86 [6/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 86 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 87 [5/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 87 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 88 [4/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 88 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 89 [3/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 89 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 90 [2/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 90 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:82]   --->   Operation 93 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [bert_layer.cpp:81]   --->   Operation 94 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/16] (6.07ns)   --->   "%v53 = fdiv i32 %v51, i32 %inp_sumRow_load" [bert_layer.cpp:85]   --->   Operation 95 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_2_addr" [bert_layer.cpp:86]   --->   Operation 96 'store' 'store_ln86' <Predicate = (trunc_ln80 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 97 'br' 'br_ln86' <Predicate = (trunc_ln80 == 2)> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_1_addr" [bert_layer.cpp:86]   --->   Operation 98 'store' 'store_ln86' <Predicate = (trunc_ln80 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 99 'br' 'br_ln86' <Predicate = (trunc_ln80 == 1)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_addr" [bert_layer.cpp:86]   --->   Operation 100 'store' 'store_ln86' <Predicate = (trunc_ln80 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 101 'br' 'br_ln86' <Predicate = (trunc_ln80 == 0)> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %v53, i6 %v85_3_addr" [bert_layer.cpp:86]   --->   Operation 102 'store' 'store_ln86' <Predicate = (trunc_ln80 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln86 = br void %arrayidx482.i33.exit" [bert_layer.cpp:86]   --->   Operation 103 'br' 'br_ln86' <Predicate = (trunc_ln80 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j3') [10]  (0 ns)
	'load' operation ('j3_load', bert_layer.cpp:81) on local variable 'j3' [23]  (0 ns)
	'icmp' operation ('icmp_ln81', bert_layer.cpp:81) [28]  (1.3 ns)
	'select' operation ('select_ln80', bert_layer.cpp:80) [29]  (1.02 ns)
	'add' operation ('add_ln81', bert_layer.cpp:81) [73]  (1.74 ns)
	'store' operation ('store_ln81', bert_layer.cpp:81) of variable 'add_ln81', bert_layer.cpp:81 on local variable 'j3' [76]  (1.59 ns)

 <State 2>: 6.75ns
The critical path consists of the following:
	'sub' operation ('sub_ln83', bert_layer.cpp:83) [39]  (0 ns)
	'add' operation ('add_ln83', bert_layer.cpp:83) [41]  (3.49 ns)
	'getelementptr' operation ('v84_addr', bert_layer.cpp:83) [43]  (0 ns)
	'load' operation ('v84_load', bert_layer.cpp:83) on array 'v84' [53]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'load' operation ('v84_load', bert_layer.cpp:83) on array 'v84' [53]  (3.25 ns)
	'mux' operation ('v51', bert_layer.cpp:83) [57]  (1.83 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', bert_layer.cpp:85) [58]  (6.08 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln86', bert_layer.cpp:86) of variable 'v53', bert_layer.cpp:85 on array 'v85_2' [61]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
