<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Register Details</title></head>
<body>
<h1><a name="idp38959416"></a>Register Details</h1>
<h2><a name="H3-sect1-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block"></a>DW_apb_gpio_addr_block Register Details</h2>
<p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR"></a>GPIO_SWPORTA_DR</p>
<ul><li>Name:Port A data register</li><li>Description:Port A data register</li><li>Size:32 bits</li><li>Offset:0x0</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_SWPORTA_DR</td>
<td>GPIO_SWPORTA_DR</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_SWPORTA_DR</p>
<table summary="Fields for Register: GPIO_SWPORTA_DR" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_SWPORTA_DR</td>
<td>R</td>
<td><p>RSVD_GPIO_SWPORTA_DR Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DR_F_15_0"></a>15:0</p>
</td>
<td>GPIO_SWPORTA_DR</td>
<td>R/W</td>
<td><p>Values written to this register are output on the I/O signals
for Port A if the corresponding data direction bits for Port A
are set to Output mode and the corresponding control bit for
Port A is set to Software mode. The value read back is equal
to the last value written to this register.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR"></a>GPIO_SWPORTA_DDR</p>
<ul><li>Name:Port A Data Direction Register</li><li>Description:Port A Data Direction Register</li><li>Size:32 bits</li><li>Offset:0x4</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_SWPORTA_DDR</td>
<td>GPIO_SWPORTA_DDR</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_SWPORTA_DDR</p>
<table summary="Fields for Register: GPIO_SWPORTA_DDR" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_SWPORTA_DDR</td>
<td>R</td>
<td><p>RSVD_GPIO_SWPORTA_DDR Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_SWPORTA_DDR_F_15_0"></a>15:0</p>
</td>
<td>GPIO_SWPORTA_DDR</td>
<td>R/W</td>
<td><p>Values written to this register independently control the
direction of the corresponding data bit in Port A. The
default direction can be configured as input or output after
system reset through the GPIO_DFLT_DIR_A parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (IN): Input Direction</li><li>0x1 (OUT): Output Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN"></a>GPIO_INTEN</p>
<ul><li>Name:Interrupt enable register</li><li>Description:Interrupt enable register<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x30</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_INTEN</td>
<td>GPIO_INTEN</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_INTEN</p>
<table summary="Fields for Register: GPIO_INTEN" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_INTEN</td>
<td>R</td>
<td><p>RSVD_GPIO_INTEN Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTEN_F_15_0"></a>15:0</p>
</td>
<td>GPIO_INTEN</td>
<td>R/W</td>
<td><p>Allows each bit of Port A to be configured for interrupts. By
default the generation of interrupts is disabled. Whenever a 1 is written to a bit of this register, it configures the
corresponding bit on Port A to become an interrupt; otherwise, Port A operates as a normal GPIO signal.
Interrupts are disabled on the corresponding bits of Port A if the corresponding data direction register is set to Output or if
Port A mode is set to Hardware.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Interrupt is disabled</li><li>0x1 (ENABLED): Interrupt is enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK"></a>GPIO_INTMASK</p>
<ul><li>Name:Interrupt mask register</li><li>Description:Interrupt mask register<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x34</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_INTMASK</td>
<td>GPIO_INTMASK</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_INTMASK</p>
<table summary="Fields for Register: GPIO_INTMASK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_INTMASK</td>
<td>R</td>
<td><p>RSVD_GPIO_INTMASK Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTMASK_F_15_0"></a>15:0</p>
</td>
<td>GPIO_INTMASK</td>
<td>R/W</td>
<td><p>Controls whether an interrupt on Port A can create an
interrupt for the interrupt controller by not masking it. By default, all interrupts bits are unmasked. Whenever a 1 is
written to a bit in this register, it masks the interrupt generation capability for this signal; otherwise interrupts are
allowed through. The unmasked status can be read as well as the resultant status after masking.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Interrupt bits are unmasked</li><li>0x1 (ENABLED): Mask interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL"></a>GPIO_INTTYPE_LEVEL</p>
<ul><li>Name:Interrupt level</li><li>Description:Interrupt level<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x38</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_INTTYPE_LEVEL</td>
<td>GPIO_INTTYPE_LEVEL</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_INTTYPE_LEVEL</p>
<table summary="Fields for Register: GPIO_INTTYPE_LEVEL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_INTTYPE_LEVEL</td>
<td>R</td>
<td><p>RSVD_GPIO_INTTYPE_LEVEL Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTTYPE_LEVEL_F_15_0"></a>15:0</p>
</td>
<td>GPIO_INTTYPE_LEVEL</td>
<td>R/W</td>
<td><p>Controls the type of interrupt that can occur on Port A.
Whenever a 0 is written to a bit of this register, it configures the interrupt type to be level-sensitive; otherwise, it is
edge-sensitive.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (LEVEL_SENSITIVE): Interrupt is level sensitive</li><li>0x1 (EDGE_SENSITIVE): Interrupt is edge sensitive</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY"></a>GPIO_INT_POLARITY</p>
<ul><li>Name:Interrupt polarity</li><li>Description:Interrupt polarity<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x3c</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_INT_POLARITY</td>
<td>GPIO_INT_POLARITY</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_INT_POLARITY</p>
<table summary="Fields for Register: GPIO_INT_POLARITY" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_INT_POLARITY</td>
<td>R</td>
<td><p>RSVD_GPIO_INT_POLARITY Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_POLARITY_F_15_0"></a>15:0</p>
</td>
<td>GPIO_INT_POLARITY</td>
<td>R/W</td>
<td><p>Controls the polarity of edge or level sensitivity that can
occur on input of Port A. Whenever a 0 is written to a bit of this register, it configures the interrupt type to falling-edge or
active-low sensitive; otherwise, it is rising-edge or active-high sensitive.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ACTIVE_LOW): Active Low polarity</li><li>0x1 (ACTIVE_HIGH): Active High polarity</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS"></a>GPIO_INTSTATUS</p>
<ul><li>Name:Interrupt status</li><li>Description:Interrupt status<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x40</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_INTSTATUS</td>
<td>GPIO_INTSTATUS</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_INTSTATUS</p>
<table summary="Fields for Register: GPIO_INTSTATUS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_INTSTATUS</td>
<td>R</td>
<td><p>RSVD_GPIO_INTSTATUS Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INTSTATUS_F_15_0"></a>15:0</p>
</td>
<td>GPIO_INTSTATUS</td>
<td>R</td>
<td><p>Interrupt status of Port A.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Inactive</li><li>0x1 (ACTIVE): Active</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS"></a>GPIO_RAW_INTSTATUS</p>
<ul><li>Name:Raw interrupt status</li><li>Description:Raw interrupt status<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x44</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_RAW_INTMASK</td>
<td>GPIO_RAW_INTSTATUS</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_RAW_INTSTATUS</p>
<table summary="Fields for Register: GPIO_RAW_INTSTATUS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_RAW_INTMASK</td>
<td>R</td>
<td><p>RSVD_GPIO_RAW_INTMASK Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_RAW_INTSTATUS_F_15_0"></a>15:0</p>
</td>
<td>GPIO_RAW_INTSTATUS</td>
<td>R</td>
<td><p>Raw interrupt of status of Port A (premasking bits)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Inactive</li><li>0x1 (ACTIVE): Active</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE"></a>GPIO_DEBOUNCE</p>
<ul><li>Name:Debounce enable register</li><li>Description:Debounce enable register<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)) and when the debounce logic is included (GPIO_DEBOUNCE = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x48</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_DEBOUNCE</td>
<td>GPIO_DEBOUNCE</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_DEBOUNCE</p>
<table summary="Fields for Register: GPIO_DEBOUNCE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_DEBOUNCE</td>
<td>R</td>
<td><p>RSVD_GPIO_DEBOUNCE Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_DEBOUNCE_F_15_0"></a>15:0</p>
</td>
<td>GPIO_DEBOUNCE</td>
<td>R/W</td>
<td><p>Controls whether an external signal that is the source
of an interrupt needs to be debounced to remove any spurious glitches. Writing a 1 to a bit in this register
enables the debouncing circuitry. A signal must be valid for two periods of an external clock before it is
internally processed.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No debounce</li><li>0x1 (ENABLED): Enable debounce</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI"></a>GPIO_PORTA_EOI</p>
<ul><li>Name:Port A clear interrupt register</li><li>Description:Port A clear interrupt register<p class="BLANK"></p>
Note:This register is available only if Port A is configured to generate interrupts (GPIO_PORTA_INTR = Include (1)) and when the debounce logic is included (GPIO_DEBOUNCE = Include (1)).</li><li>Size:32 bits</li><li>Offset:0x4c</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_PORTA_EOI</td>
<td>GPIO_PORTA_EOI</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_PORTA_EOI</p>
<table summary="Fields for Register: GPIO_PORTA_EOI" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_PORTA_EOI</td>
<td>W</td>
<td><p>RSVD_GPIO_PORTA_EOI Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_PORTA_EOI_F_15_0"></a>15:0</p>
</td>
<td>GPIO_PORTA_EOI</td>
<td>W</td>
<td><p>Controls the clearing of edge type interrupts from Port A.
When a 1 is written into a corresponding bit of this register, the interrupt is cleared. All interrupts are cleared when
Port A is not configured for interrupts.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No interrupt clear</li><li>0x1 (ENABLED): Clear Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA"></a>GPIO_EXT_PORTA</p>
<ul><li>Name:External port A register</li><li>Description:External port A register</li><li>Size:32 bits</li><li>Offset:0x50</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_EXT_PORTA</td>
<td>GPIO_EXT_PORTA</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_EXT_PORTA</p>
<table summary="Fields for Register: GPIO_EXT_PORTA" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_EXT_PORTA</td>
<td>R</td>
<td><p>RSVD_GPIO_EXT_PORTA Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_EXT_PORTA_F_15_0"></a>15:0</p>
</td>
<td>GPIO_EXT_PORTA</td>
<td>R</td>
<td><p>This register always reflects the signals value on the External Port A.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC"></a>GPIO_LS_SYNC</p>
<ul><li>Name:Synchronization level</li><li>Description:Synchronization level</li><li>Size:32 bits</li><li>Offset:0x60</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC_F_31_1">31:1</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC_F_0">0</a></td>
</tr>
<tr><td>RSVD_GPIO_LS_SYNC</td>
<td>GPIO_LS_SYNC</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_LS_SYNC</p>
<table summary="Fields for Register: GPIO_LS_SYNC" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC_F_31_1"></a>31:1</p>
</td>
<td>RSVD_GPIO_LS_SYNC</td>
<td>R</td>
<td><p>RSVD_GPIO_LS_SYNC Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_LS_SYNC_F_0"></a>0</p>
</td>
<td>GPIO_LS_SYNC</td>
<td>R/W</td>
<td><p>Writing a 1 to this register results in all level-sensitive interrupts being
synchronized to pclk_intr.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No synchronization to pclk_int (default)</li><li>0x1 (ENABLED): Synchronize to pclk_intr</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_ID_CODE"></a>GPIO_ID_CODE</p>
<ul><li>Name:GPIO ID code</li><li>Description:GPIO ID code</li><li>Size:32 bits</li><li>Offset:0x64</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_ID_CODE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_ID_CODE_F_31_0">31:0</a></td>
</tr>
<tr><td>GPIO_ID_CODE</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_ID_CODE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_ID_CODE</p>
<table summary="Fields for Register: GPIO_ID_CODE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_ID_CODE_F_31_0"></a>31:0</p>
</td>
<td>GPIO_ID_CODE</td>
<td>R</td>
<td><p>This is a user-specified code that a system can read. It can
be used for chip identification, and so on.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE"></a>GPIO_INT_BOTHEDGE</p>
<ul><li>Name:Interrupt Both Edge type</li><li>Description:Interrupt Both Edge type<p class="BLANK"></p>
Note:This register is available only if PORT A is configured to generate interrupts (GPIO_PORTA_INTR = Include(1)) and interrupt detection is configured to generate on both rising and falling edges of external input signal (GPIO_INT_BOTH_EDGE = Include(1)).</li><li>Size:32 bits</li><li>Offset:0x68</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE_F_15_0">15:0</a></td>
</tr>
<tr><td>RSVD_GPIO_INT_BOTHEDGE</td>
<td>GPIO_INT_BOTHEDGE</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_INT_BOTHEDGE</p>
<table summary="Fields for Register: GPIO_INT_BOTHEDGE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE_F_31_16"></a>31:16</p>
</td>
<td>RSVD_GPIO_INT_BOTHEDGE</td>
<td>R</td>
<td><p>RSVD_GPIO_INT_BOTHEDGE Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_INT_BOTHEDGE_F_15_0"></a>15:0</p>
</td>
<td>GPIO_INT_BOTHEDGE</td>
<td>R/W</td>
<td><p>Controls the edge type of interrupt that can occur on Port A.</p>
<p class="BLANK"></p>
<p>- Whenever a particular bit is programmed to 1, it enables the generation of interrupts on both the rising edge and the
falling edge of an external input signal corresponding to that bit on port A.</p>
<p class="BLANK"></p>
<p>- The values programmed in the registers gpio_intype_level and gpio_int_polarity for this particular bit are not
considered when the corresponding bit of this register is set to 1.</p>
<p class="BLANK"></p>
<p>- Whenever a particular bit is programmed to 0, the interrupt type depends on the value of the corresponding bits in the
gpio_inttype_level and gpio_int_polarity registers.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): single edge sensitive</li><li>0x1 (ENABLED): both edge sensitive</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_VER_ID_CODE"></a>GPIO_VER_ID_CODE</p>
<ul><li>Name:GPIO Component Version</li><li>Description:GPIO Component Version</li><li>Size:32 bits</li><li>Offset:0x6c</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_VER_ID_CODE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_VER_ID_CODE_F_31_0">31:0</a></td>
</tr>
<tr><td>GPIO_VER_ID_CODE</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_VER_ID_CODE"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_VER_ID_CODE</p>
<table summary="Fields for Register: GPIO_VER_ID_CODE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_VER_ID_CODE_F_31_0"></a>31:0</p>
</td>
<td>GPIO_VER_ID_CODE</td>
<td>R</td>
<td><p>ASCII value for each number in the version, followed by *. For example
32_31_32_2A represents the version 2.12*.</p>
<p>Value After Reset:0x3231362a</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2"></a>GPIO_CONFIG_REG2</p>
<ul><li>Name:GPIO Configuration Register 2</li><li>Description:GPIO Configuration Register 2<p class="BLANK"></p>
This register is a read-only register that is present when the configuration parameter GPIO_ADD_ENCODED_PARAMS is set to True. If this configuration is set to False, then this register reads back 0.</li><li>Size:32 bits</li><li>Offset:0x70</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_19_15">19:15</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_14_10">14:10</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_9_5">9:5</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_4_0">4:0</a></td>
</tr>
<tr><td>RSVD_GPIO_CONFIG_REG2</td>
<td>ENCODED_ID_PWIDTH_D</td>
<td>ENCODED_ID_PWIDTH_C</td>
<td>ENCODED_ID_PWIDTH_B</td>
<td>ENCODED_ID_PWIDTH_A</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_CONFIG_REG2</p>
<table summary="Fields for Register: GPIO_CONFIG_REG2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_31_20"></a>31:20</p>
</td>
<td>RSVD_GPIO_CONFIG_REG2</td>
<td>R</td>
<td><p>RSVD_GPIO_CONFIG_REG2 Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_19_15"></a>19:15</p>
</td>
<td>ENCODED_ID_PWIDTH_D</td>
<td>R</td>
<td><p>The value of this register is equal to GPIO_PWIDTH_D-1.</p>
<p>Value After Reset:0x7</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_14_10"></a>14:10</p>
</td>
<td>ENCODED_ID_PWIDTH_C</td>
<td>R</td>
<td><p>The value of this register is equal to GPIO_PWIDTH_C-1.</p>
<p>Value After Reset:0x7</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_9_5"></a>9:5</p>
</td>
<td>ENCODED_ID_PWIDTH_B</td>
<td>R</td>
<td><p>The value of this register is equal to GPIO_PWIDTH_B-1.</p>
<p>Value After Reset:0x7</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG2_F_4_0"></a>4:0</p>
</td>
<td>ENCODED_ID_PWIDTH_A</td>
<td>R</td>
<td><p>The value of this register is equal to GPIO_PWIDTH_A-1.</p>
<p>Value After Reset:0xf</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1"></a>GPIO_CONFIG_REG1</p>
<ul><li>Name:GPIO Configuration Register 1</li><li>Description:GPIO Configuration Register 1<p class="BLANK"></p>
This register is present when the configuration parameter GPIO_ADD_ENCODED_PARAMS is set to True. If this parameter is set to False, this register reads back zero (0).</li><li>Size:32 bits</li><li>Offset:0x74</li></ul><a name="fld-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_31_22">31:22</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_20_16">20:16</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_3_2">3:2</a></td>
<td><a class="link" href="#H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_1_0">1:0</a></td>
</tr>
<tr><td>RSVD_GPIO_CONFIG_REG1</td>
<td>INTERRUPT_BOTH_EDGE_TYPE</td>
<td>ENCODED_ID_WIDTH</td>
<td>GPIO_ID</td>
<td>ADD_ENCODED_PARAMS</td>
<td>DEBOUNCE</td>
<td>PORTA_INTR</td>
<td>HW_PORTD</td>
<td>HW_PORTC</td>
<td>HW_PORTB</td>
<td>HW_PORTA</td>
<td>PORTD_SINGLE_CTL</td>
<td>PORTC_SINGLE_CTL</td>
<td>PORTB_SINGLE_CTL</td>
<td>PORTA_SINGLE_CTL</td>
<td>NUM_PORTS</td>
<td>APB_DATA_WIDTH</td>
</tr>
</tbody></table><a name="fieldtable-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: GPIO_CONFIG_REG1</p>
<table summary="Fields for Register: GPIO_CONFIG_REG1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_31_22"></a>31:22</p>
</td>
<td>RSVD_GPIO_CONFIG_REG1</td>
<td>R</td>
<td><p>RSVD_GPIO_CONFIG_REG1 Reserved bits - read as zero</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_21"></a>21</p>
</td>
<td>INTERRUPT_BOTH_EDGE_TYPE</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_INT_BOTH_EDGE configuration parameter</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Interrupt generation on rising or falling edge</li><li>0x1 (ENABLED): Interrupt generation on both rising and falling edge</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_20_16"></a>20:16</p>
</td>
<td>ENCODED_ID_WIDTH</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_ID_WIDTH configuration parameter.</p>
<p>Value After Reset:0x1f</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_15"></a>15</p>
</td>
<td>GPIO_ID</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_ID configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): GPIO_ID not included</li><li>0x1 (ENABLED): GPIO_ID is included</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_14"></a>14</p>
</td>
<td>ADD_ENCODED_PARAMS</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_ADD_ENCODED_PARAMS configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Encoded parameters not added</li><li>0x1 (ENABLED): Encoded parameters added</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_13"></a>13</p>
</td>
<td>DEBOUNCE</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_DEBOUNCE configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Exclude debounce capability</li><li>0x1 (ENABLED): Include debounce capability</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_12"></a>12</p>
</td>
<td>PORTA_INTR</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_PORTA_INTR configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): PORT A is not used as an interrupt source</li><li>0x1 (ENABLED): PORT A is required to be used as an interrupt</li></ul><p>source</p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_11"></a>11</p>
</td>
<td>HW_PORTD</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_HW_PORTD configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Port D has external, auxiliary hardware signals</li></ul><p>excluded</p>
<ul><li>0x1 (ENABLED): Port D has external, auxiliary hardware signals</li></ul><p>included</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_10"></a>10</p>
</td>
<td>HW_PORTC</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_HW_PORTC configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Port C has external, auxiliary hardware signals</li></ul><p>excluded</p>
<ul><li>0x1 (ENABLED): Port C has external, auxiliary hardware signals</li></ul><p>included</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_9"></a>9</p>
</td>
<td>HW_PORTB</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_HW_PORTB configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Port B has external, auxiliary hardware signals</li></ul><p>excluded</p>
<ul><li>0x1 (ENABLED): Port B has external, auxiliary hardware signals</li></ul><p>included</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_8"></a>8</p>
</td>
<td>HW_PORTA</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_HW_PORTA configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Port A has external, auxiliary hardware signals</li></ul><p>excluded</p>
<ul><li>0x1 (ENABLED): Port A has external, auxiliary hardware signals</li></ul><p>included</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_7"></a>7</p>
</td>
<td>PORTD_SINGLE_CTL</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_PORTD_SINGLE_CTL configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): PORTD is not controlled from a single source</li><li>0x1 (ENABLED): PORTD is controlled from a single source</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_6"></a>6</p>
</td>
<td>PORTC_SINGLE_CTL</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_PORTC_SINGLE_CTL configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): PORTC is not controlled from a single source</li><li>0x1 (ENABLED): PORTC is controlled from a single source</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_5"></a>5</p>
</td>
<td>PORTB_SINGLE_CTL</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_PORTB_SINGLE_CTL configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): PORTB is not controlled from a single source</li><li>0x1 (ENABLED): PORTB is controlled from a single source</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_4"></a>4</p>
</td>
<td>PORTA_SINGLE_CTL</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_PORTA_SINGLE_CTL configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): PORTA is not controlled from a single source</li><li>0x1 (ENABLED): PORTA is controlled from a single source</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_3_2"></a>3:2</p>
</td>
<td>NUM_PORTS</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_NUM_PORT configuration parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NUM_PORTS_1): Number of ports is 1</li><li>0x1 (NUM_PORTS_2): Number of ports is 2</li><li>0x2 (NUM_PORTS_3): Number of ports is 3</li><li>0x3 (NUM_PORTS_4): Number of ports is 4</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DW_apb_gpio_mem_map_DW_apb_gpio_addr_block_GPIO_CONFIG_REG1_F_1_0"></a>1:0</p>
</td>
<td>APB_DATA_WIDTH</td>
<td>R</td>
<td><p>The value of this register is derived from the
GPIO_APB_DATA_WIDTH configuration parameter.</p>
<p class="BLANK"></p>
<p>Note:0x3 = Reserved</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (APB_8BITS): APB DATA WIDTH is 8 bits</li><li>0x1 (APB_16BITS): APB DATA WIDTH is 16 bits</li><li>0x2 (APB_32BITS): APB DATA WIDTH is 32 bits</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
</tbody></table></body></html>

