
Tom_n_Jerry_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001da50  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001650  0801dc30  0801dc30  0001ec30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f280  0801f280  0002151c  2**0
                  CONTENTS
  4 .ARM          00000008  0801f280  0801f280  00020280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f288  0801f288  0002151c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f288  0801f288  00020288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f28c  0801f28c  0002028c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000051c  20000000  0801f290  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000761c  2000051c  0801f7ac  0002151c  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20007b38  0801f7ac  00021b38  2**0
                  ALLOC
 11 .ARM.attributes 00000034  00000000  00000000  0002151c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003dedd  00000000  00000000  00021550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000091d9  00000000  00000000  0005f42d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ee0  00000000  00000000  00068608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000023c5  00000000  00000000  0006b4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003064f  00000000  00000000  0006d8ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003f690  00000000  00000000  0009defc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010bd06  00000000  00000000  000dd58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000023e5  00000000  00000000  001e9292  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  00000228  00000000  00000000  001eb677  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000018  00000000  00000000  001eb8a0  2**2
                  CONTENTS, READONLY
 22 .iar.debug_frame 00000224  00000000  00000000  001eb8b8  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e9dc  00000000  00000000  001ebadc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000008c  00000000  00000000  001fa4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000051c 	.word	0x2000051c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801dc18 	.word	0x0801dc18

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000520 	.word	0x20000520
 800021c:	0801dc18 	.word	0x0801dc18

08000220 <USBPD_CAD_Init>:
 8000220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000224:	2600      	movs	r6, #0
 8000226:	2803      	cmp	r0, #3
 8000228:	4681      	mov	r9, r0
 800022a:	460c      	mov	r4, r1
 800022c:	4690      	mov	r8, r2
 800022e:	461f      	mov	r7, r3
 8000230:	bf28      	it	cs
 8000232:	2601      	movcs	r6, #1
 8000234:	d219      	bcs.n	800026a <USBPD_CAD_Init+0x4a>
 8000236:	b90c      	cbnz	r4, 800023c <USBPD_CAD_Init+0x1c>
 8000238:	2602      	movs	r6, #2
 800023a:	e016      	b.n	800026a <USBPD_CAD_Init+0x4a>
 800023c:	200c      	movs	r0, #12
 800023e:	f018 fa6d 	bl	801871c <malloc>
 8000242:	0005      	movs	r5, r0
 8000244:	bf08      	it	eq
 8000246:	2603      	moveq	r6, #3
 8000248:	d00f      	beq.n	800026a <USBPD_CAD_Init+0x4a>
 800024a:	210c      	movs	r1, #12
 800024c:	f019 ffdf 	bl	801a20e <__aeabi_memclr>
 8000250:	602f      	str	r7, [r5, #0]
 8000252:	722e      	strb	r6, [r5, #8]
 8000254:	606c      	str	r4, [r5, #4]
 8000256:	464a      	mov	r2, r9
 8000258:	4940      	ldr	r1, [pc, #256]	@ (800035c <.text_6>)
 800025a:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 800025e:	463a      	mov	r2, r7
 8000260:	6863      	ldr	r3, [r4, #4]
 8000262:	4641      	mov	r1, r8
 8000264:	4648      	mov	r0, r9
 8000266:	f011 f933 	bl	80114d0 <CAD_Init>
 800026a:	4630      	mov	r0, r6
 800026c:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08000270 <USBPD_CAD_PortEnable>:
 8000270:	2803      	cmp	r0, #3
 8000272:	d203      	bcs.n	800027c <USBPD_CAD_PortEnable+0xc>
 8000274:	4a39      	ldr	r2, [pc, #228]	@ (800035c <.text_6>)
 8000276:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800027a:	7201      	strb	r1, [r0, #8]
 800027c:	4770      	bx	lr

0800027e <USBPD_CAD_Process>:
 800027e:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000280:	2100      	movs	r1, #0
 8000282:	f88d 1000 	strb.w	r1, [sp]
 8000286:	9101      	str	r1, [sp, #4]
 8000288:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800028c:	2600      	movs	r6, #0
 800028e:	4c33      	ldr	r4, [pc, #204]	@ (800035c <.text_6>)
 8000290:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000294:	2800      	cmp	r0, #0
 8000296:	d05c      	beq.n	8000352 <USBPD_CAD_Process+0xd4>
 8000298:	7a00      	ldrb	r0, [r0, #8]
 800029a:	2801      	cmp	r0, #1
 800029c:	d159      	bne.n	8000352 <USBPD_CAD_Process+0xd4>
 800029e:	aa01      	add	r2, sp, #4
 80002a0:	4669      	mov	r1, sp
 80002a2:	b2f0      	uxtb	r0, r6
 80002a4:	f011 fa5a 	bl	801175c <CAD_StateMachine>
 80002a8:	42a8      	cmp	r0, r5
 80002aa:	bf98      	it	ls
 80002ac:	4605      	movls	r5, r0
 80002ae:	f89d 0000 	ldrb.w	r0, [sp]
 80002b2:	2801      	cmp	r0, #1
 80002b4:	d004      	beq.n	80002c0 <USBPD_CAD_Process+0x42>
 80002b6:	2802      	cmp	r0, #2
 80002b8:	bf18      	it	ne
 80002ba:	2804      	cmpne	r0, #4
 80002bc:	d012      	beq.n	80002e4 <USBPD_CAD_Process+0x66>
 80002be:	e031      	b.n	8000324 <USBPD_CAD_Process+0xa6>
 80002c0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002c4:	6801      	ldr	r1, [r0, #0]
 80002c6:	680a      	ldr	r2, [r1, #0]
 80002c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80002cc:	600a      	str	r2, [r1, #0]
 80002ce:	6801      	ldr	r1, [r0, #0]
 80002d0:	680b      	ldr	r3, [r1, #0]
 80002d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80002d6:	600b      	str	r3, [r1, #0]
 80002d8:	6800      	ldr	r0, [r0, #0]
 80002da:	6801      	ldr	r1, [r0, #0]
 80002dc:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 80002e0:	6001      	str	r1, [r0, #0]
 80002e2:	e022      	b.n	800032a <USBPD_CAD_Process+0xac>
 80002e4:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002e8:	6803      	ldr	r3, [r0, #0]
 80002ea:	9901      	ldr	r1, [sp, #4]
 80002ec:	681f      	ldr	r7, [r3, #0]
 80002ee:	f361 1787 	bfi	r7, r1, #6, #2
 80002f2:	601f      	str	r7, [r3, #0]
 80002f4:	6801      	ldr	r1, [r0, #0]
 80002f6:	680a      	ldr	r2, [r1, #0]
 80002f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80002fc:	600a      	str	r2, [r1, #0]
 80002fe:	6800      	ldr	r0, [r0, #0]
 8000300:	6801      	ldr	r1, [r0, #0]
 8000302:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8000306:	2800      	cmp	r0, #0
 8000308:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800030c:	6800      	ldr	r0, [r0, #0]
 800030e:	6801      	ldr	r1, [r0, #0]
 8000310:	bf0c      	ite	eq
 8000312:	f021 0108 	biceq.w	r1, r1, #8
 8000316:	f041 0108 	orrne.w	r1, r1, #8
 800031a:	6001      	str	r1, [r0, #0]
 800031c:	b2f0      	uxtb	r0, r6
 800031e:	2168      	movs	r1, #104	@ 0x68
 8000320:	f000 f8af 	bl	8000482 <USBPD_PE_Notification>
 8000324:	f89d 0000 	ldrb.w	r0, [sp]
 8000328:	b198      	cbz	r0, 8000352 <USBPD_CAD_Process+0xd4>
 800032a:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 800032e:	685f      	ldr	r7, [r3, #4]
 8000330:	9a01      	ldr	r2, [sp, #4]
 8000332:	f89d 1000 	ldrb.w	r1, [sp]
 8000336:	f8d7 c000 	ldr.w	ip, [r7]
 800033a:	b2f0      	uxtb	r0, r6
 800033c:	47e0      	blx	ip
 800033e:	f89d 0000 	ldrb.w	r0, [sp]
 8000342:	2801      	cmp	r0, #1
 8000344:	bf18      	it	ne
 8000346:	2803      	cmpne	r0, #3
 8000348:	d103      	bne.n	8000352 <USBPD_CAD_Process+0xd4>
 800034a:	2169      	movs	r1, #105	@ 0x69
 800034c:	b2f0      	uxtb	r0, r6
 800034e:	f000 f898 	bl	8000482 <USBPD_PE_Notification>
 8000352:	1c76      	adds	r6, r6, #1
 8000354:	2e03      	cmp	r6, #3
 8000356:	d39b      	bcc.n	8000290 <USBPD_CAD_Process+0x12>
 8000358:	4628      	mov	r0, r5
 800035a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800035c <.text_6>:
 800035c:	20000538 	.word	0x20000538

08000360 <USBPD_CAD_AssertRd>:
 8000360:	b510      	push	{r4, lr}
 8000362:	4604      	mov	r4, r0
 8000364:	f012 fd3a 	bl	8012ddc <USBPDM1_DeAssertRp>
 8000368:	4620      	mov	r0, r4
 800036a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800036e:	f012 bd41 	b.w	8012df4 <USBPDM1_AssertRd>

08000372 <USBPD_CAD_AssertRp>:
 8000372:	b510      	push	{r4, lr}
 8000374:	4604      	mov	r4, r0
 8000376:	f012 fdc3 	bl	8012f00 <USBPDM1_DeAssertRd>
 800037a:	4620      	mov	r0, r4
 800037c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000380:	f012 bc96 	b.w	8012cb0 <USBPDM1_AssertRp>

08000384 <USBPD_CAD_EnterErrorRecovery>:
 8000384:	f011 b986 	b.w	8011694 <CAD_Enter_ErrorRecovery>

08000388 <USBPD_CAD_GetMemoryConsumption>:
 8000388:	2024      	movs	r0, #36	@ 0x24
 800038a:	4770      	bx	lr

0800038c <USBPD_PE_Init>:
 800038c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000390:	461f      	mov	r7, r3
 8000392:	4606      	mov	r6, r0
 8000394:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000396:	460d      	mov	r5, r1
 8000398:	4690      	mov	r8, r2
 800039a:	b908      	cbnz	r0, 80003a0 <USBPD_PE_Init+0x14>
 800039c:	2718      	movs	r7, #24
 800039e:	e02d      	b.n	80003fc <USBPD_PE_Init+0x70>
 80003a0:	2e03      	cmp	r6, #3
 80003a2:	bf28      	it	cs
 80003a4:	2717      	movcs	r7, #23
 80003a6:	d229      	bcs.n	80003fc <USBPD_PE_Init+0x70>
 80003a8:	f44f 702a 	mov.w	r0, #680	@ 0x2a8
 80003ac:	f018 f9b6 	bl	801871c <malloc>
 80003b0:	0004      	movs	r4, r0
 80003b2:	bf08      	it	eq
 80003b4:	2716      	moveq	r7, #22
 80003b6:	d021      	beq.n	80003fc <USBPD_PE_Init+0x70>
 80003b8:	f44f 712a 	mov.w	r1, #680	@ 0x2a8
 80003bc:	f019 ff27 	bl	801a20e <__aeabi_memclr>
 80003c0:	f8df 0930 	ldr.w	r0, [pc, #2352]	@ 8000cf4 <.text_46>
 80003c4:	4631      	mov	r1, r6
 80003c6:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 80003ca:	6025      	str	r5, [r4, #0]
 80003cc:	f8c4 8004 	str.w	r8, [r4, #4]
 80003d0:	7326      	strb	r6, [r4, #12]
 80003d2:	60a7      	str	r7, [r4, #8]
 80003d4:	f504 7329 	add.w	r3, r4, #676	@ 0x2a4
 80003d8:	f104 029c 	add.w	r2, r4, #156	@ 0x9c
 80003dc:	4629      	mov	r1, r5
 80003de:	4630      	mov	r0, r6
 80003e0:	f001 fb9c 	bl	8001b1c <USBPD_PRL_Init>
 80003e4:	0007      	movs	r7, r0
 80003e6:	d109      	bne.n	80003fc <USBPD_PE_Init+0x70>
 80003e8:	f000 fa23 	bl	8000832 <.text_27>
 80003ec:	2200      	movs	r2, #0
 80003ee:	792b      	ldrb	r3, [r5, #4]
 80003f0:	f003 0303 	and.w	r3, r3, #3
 80003f4:	2100      	movs	r1, #0
 80003f6:	4630      	mov	r0, r6
 80003f8:	f001 fbbb 	bl	8001b72 <USBPD_PRL_SetHeader>
 80003fc:	4638      	mov	r0, r7
 80003fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000402 <USBPD_PE_TimerCounter>:
 8000402:	f8df 18f0 	ldr.w	r1, [pc, #2288]	@ 8000cf4 <.text_46>
 8000406:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800040a:	8b41      	ldrh	r1, [r0, #26]
 800040c:	044a      	lsls	r2, r1, #17
 800040e:	d002      	beq.n	8000416 <USBPD_PE_TimerCounter+0x14>
 8000410:	8b41      	ldrh	r1, [r0, #26]
 8000412:	1e4a      	subs	r2, r1, #1
 8000414:	8342      	strh	r2, [r0, #26]
 8000416:	8b81      	ldrh	r1, [r0, #28]
 8000418:	044a      	lsls	r2, r1, #17
 800041a:	d002      	beq.n	8000422 <USBPD_PE_TimerCounter+0x20>
 800041c:	8b81      	ldrh	r1, [r0, #28]
 800041e:	1e4a      	subs	r2, r1, #1
 8000420:	8382      	strh	r2, [r0, #28]
 8000422:	4770      	bx	lr

08000424 <USBPD_PE_TimerCounteUpdate>:
 8000424:	b538      	push	{r3, r4, r5, lr}
 8000426:	460c      	mov	r4, r1
 8000428:	f8df 18c8 	ldr.w	r1, [pc, #2248]	@ 8000cf4 <.text_46>
 800042c:	f851 5020 	ldr.w	r5, [r1, r0, lsl #2]
 8000430:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8000434:	da0f      	bge.n	8000456 <USBPD_PE_TimerCounteUpdate+0x32>
 8000436:	8b68      	ldrh	r0, [r5, #26]
 8000438:	0441      	lsls	r1, r0, #17
 800043a:	d004      	beq.n	8000446 <USBPD_PE_TimerCounteUpdate+0x22>
 800043c:	8b68      	ldrh	r0, [r5, #26]
 800043e:	4621      	mov	r1, r4
 8000440:	f000 fc13 	bl	8000c6a <PE_UpdateTimer>
 8000444:	8368      	strh	r0, [r5, #26]
 8000446:	8ba8      	ldrh	r0, [r5, #28]
 8000448:	0441      	lsls	r1, r0, #17
 800044a:	d004      	beq.n	8000456 <USBPD_PE_TimerCounteUpdate+0x32>
 800044c:	8ba8      	ldrh	r0, [r5, #28]
 800044e:	4621      	mov	r1, r4
 8000450:	f000 fc0b 	bl	8000c6a <PE_UpdateTimer>
 8000454:	83a8      	strh	r0, [r5, #28]
 8000456:	bd31      	pop	{r0, r4, r5, pc}

08000458 <USBPD_PE_IsCableConnected>:
 8000458:	f8df 2898 	ldr.w	r2, [pc, #2200]	@ 8000cf4 <.text_46>
 800045c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000460:	6842      	ldr	r2, [r0, #4]
 8000462:	6813      	ldr	r3, [r2, #0]
 8000464:	f361 330c 	bfi	r3, r1, #12, #1
 8000468:	6013      	str	r3, [r2, #0]
 800046a:	2248      	movs	r2, #72	@ 0x48
 800046c:	7342      	strb	r2, [r0, #13]
 800046e:	4770      	bx	lr

08000470 <USBPD_PE_StateMachine_Reset>:
 8000470:	f8df 2880 	ldr.w	r2, [pc, #2176]	@ 8000cf4 <.text_46>
 8000474:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000478:	2148      	movs	r1, #72	@ 0x48
 800047a:	7341      	strb	r1, [r0, #13]
 800047c:	4770      	bx	lr

0800047e <USBPD_PE_StateMachine_Stop>:
 800047e:	f001 be26 	b.w	80020ce <USBPD_PRL_Stop>

08000482 <USBPD_PE_Notification>:
 8000482:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000484:	2803      	cmp	r0, #3
 8000486:	4604      	mov	r4, r0
 8000488:	460d      	mov	r5, r1
 800048a:	d214      	bcs.n	80004b6 <__iar_annotation$$tailcall+0x2>
 800048c:	2600      	movs	r6, #0
 800048e:	9600      	str	r6, [sp, #0]
 8000490:	2300      	movs	r3, #0
 8000492:	f8df 7864 	ldr.w	r7, [pc, #2148]	@ 8000cf8 <.text_47>
 8000496:	683e      	ldr	r6, [r7, #0]
 8000498:	462a      	mov	r2, r5
 800049a:	4621      	mov	r1, r4
 800049c:	2009      	movs	r0, #9
 800049e:	47b0      	blx	r6
 80004a0:	f8df 2850 	ldr.w	r2, [pc, #2128]	@ 8000cf4 <.text_46>
 80004a4:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 80004a8:	689a      	ldr	r2, [r3, #8]
 80004aa:	68d3      	ldr	r3, [r2, #12]
 80004ac:	4629      	mov	r1, r5
 80004ae:	4620      	mov	r0, r4
 80004b0:	e8bd 40f4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, lr}

080004b4 <__iar_annotation$$tailcall>:
 80004b4:	4718      	bx	r3
 80004b6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

080004b8 <USBPD_PE_Request_HardReset>:
 80004b8:	b580      	push	{r7, lr}
 80004ba:	f8df 1838 	ldr.w	r1, [pc, #2104]	@ 8000cf4 <.text_46>
 80004be:	4602      	mov	r2, r0
 80004c0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80004c4:	230f      	movs	r3, #15
 80004c6:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
 80004ca:	6889      	ldr	r1, [r1, #8]
 80004cc:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80004ce:	4790      	blx	r2
 80004d0:	2000      	movs	r0, #0
 80004d2:	bd02      	pop	{r1, pc}

080004d4 <USBPD_PE_Request_CableReset>:
 80004d4:	2010      	movs	r0, #16
 80004d6:	4770      	bx	lr

080004d8 <USBPD_PE_Request_CtrlMessage>:
 80004d8:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 80004dc:	4680      	mov	r8, r0
 80004de:	460e      	mov	r6, r1
 80004e0:	f8df 0810 	ldr.w	r0, [pc, #2064]	@ 8000cf4 <.text_46>
 80004e4:	b093      	sub	sp, #76	@ 0x4c
 80004e6:	4641      	mov	r1, r8
 80004e8:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80004ec:	f8df 180c 	ldr.w	r1, [pc, #2060]	@ 8000cfc <.text_48>
 80004f0:	4617      	mov	r7, r2
 80004f2:	4668      	mov	r0, sp
 80004f4:	224c      	movs	r2, #76	@ 0x4c
 80004f6:	f019 fe9b 	bl	801a230 <__aeabi_memcpy>
 80004fa:	f105 012a 	add.w	r1, r5, #42	@ 0x2a
 80004fe:	2400      	movs	r4, #0
 8000500:	7808      	ldrb	r0, [r1, #0]
 8000502:	b920      	cbnz	r0, 800050e <USBPD_PE_Request_CtrlMessage+0x36>
 8000504:	6868      	ldr	r0, [r5, #4]
 8000506:	6802      	ldr	r2, [r0, #0]
 8000508:	f3c2 3000 	ubfx	r0, r2, #12, #1
 800050c:	b908      	cbnz	r0, 8000512 <USBPD_PE_Request_CtrlMessage+0x3a>
 800050e:	2403      	movs	r4, #3
 8000510:	e03f      	b.n	8000592 <USBPD_PE_Request_CtrlMessage+0xba>
 8000512:	686a      	ldr	r2, [r5, #4]
 8000514:	6828      	ldr	r0, [r5, #0]
 8000516:	6813      	ldr	r3, [r2, #0]
 8000518:	6840      	ldr	r0, [r0, #4]
 800051a:	f3c3 2202 	ubfx	r2, r3, #8, #3
 800051e:	686b      	ldr	r3, [r5, #4]
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	f003 0303 	and.w	r3, r3, #3
 8000526:	08c0      	lsrs	r0, r0, #3
 8000528:	2a03      	cmp	r2, #3
 800052a:	bf0c      	ite	eq
 800052c:	2208      	moveq	r2, #8
 800052e:	2200      	movne	r2, #0
 8000530:	2b02      	cmp	r3, #2
 8000532:	f000 0001 	and.w	r0, r0, #1
 8000536:	bf0c      	ite	eq
 8000538:	2340      	moveq	r3, #64	@ 0x40
 800053a:	2300      	movne	r3, #0
 800053c:	4310      	orrs	r0, r2
 800053e:	4318      	orrs	r0, r3
 8000540:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8000544:	f040 0012 	orr.w	r0, r0, #18
 8000548:	07c3      	lsls	r3, r0, #31
 800054a:	f81d 3002 	ldrb.w	r3, [sp, r2]
 800054e:	bf48      	it	mi
 8000550:	f040 0020 	orrmi.w	r0, r0, #32
 8000554:	4018      	ands	r0, r3
 8000556:	4298      	cmp	r0, r3
 8000558:	bf18      	it	ne
 800055a:	2402      	movne	r4, #2
 800055c:	d119      	bne.n	8000592 <USBPD_PE_Request_CtrlMessage+0xba>
 800055e:	2e0d      	cmp	r6, #13
 8000560:	704c      	strb	r4, [r1, #1]
 8000562:	f105 0078 	add.w	r0, r5, #120	@ 0x78
 8000566:	d007      	beq.n	8000578 <USBPD_PE_Request_CtrlMessage+0xa0>
 8000568:	2e16      	cmp	r6, #22
 800056a:	d002      	beq.n	8000572 <USBPD_PE_Request_CtrlMessage+0x9a>
 800056c:	2e18      	cmp	r6, #24
 800056e:	d003      	beq.n	8000578 <USBPD_PE_Request_CtrlMessage+0xa0>
 8000570:	e003      	b.n	800057a <USBPD_PE_Request_CtrlMessage+0xa2>
 8000572:	2316      	movs	r3, #22
 8000574:	7003      	strb	r3, [r0, #0]
 8000576:	e000      	b.n	800057a <USBPD_PE_Request_CtrlMessage+0xa2>
 8000578:	704f      	strb	r7, [r1, #1]
 800057a:	eb0d 0302 	add.w	r3, sp, r2
 800057e:	785e      	ldrb	r6, [r3, #1]
 8000580:	7046      	strb	r6, [r0, #1]
 8000582:	eb0d 0002 	add.w	r0, sp, r2
 8000586:	7882      	ldrb	r2, [r0, #2]
 8000588:	700a      	strb	r2, [r1, #0]
 800058a:	4640      	mov	r0, r8
 800058c:	68a9      	ldr	r1, [r5, #8]
 800058e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8000590:	4790      	blx	r2
 8000592:	4620      	mov	r0, r4
 8000594:	b014      	add	sp, #80	@ 0x50
 8000596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800059a <USBPD_PE_Request_DataMessage>:
 800059a:	b510      	push	{r4, lr}
 800059c:	f8df 2754 	ldr.w	r2, [pc, #1876]	@ 8000cf4 <.text_46>
 80005a0:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 80005a4:	f103 042a 	add.w	r4, r3, #42	@ 0x2a
 80005a8:	2002      	movs	r0, #2
 80005aa:	7822      	ldrb	r2, [r4, #0]
 80005ac:	b922      	cbnz	r2, 80005b8 <USBPD_PE_Request_DataMessage+0x1e>
 80005ae:	685a      	ldr	r2, [r3, #4]
 80005b0:	6813      	ldr	r3, [r2, #0]
 80005b2:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80005b6:	b90a      	cbnz	r2, 80005bc <USBPD_PE_Request_DataMessage+0x22>
 80005b8:	2003      	movs	r0, #3
 80005ba:	bd10      	pop	{r4, pc}
 80005bc:	1f89      	subs	r1, r1, #6
 80005be:	2200      	movs	r2, #0
 80005c0:	2901      	cmp	r1, #1
 80005c2:	7062      	strb	r2, [r4, #1]
 80005c4:	bf88      	it	hi
 80005c6:	2010      	movhi	r0, #16
 80005c8:	bd10      	pop	{r4, pc}

080005ca <USBPD_PE_Send_Request>:
 80005ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005cc:	f8df 3724 	ldr.w	r3, [pc, #1828]	@ 8000cf4 <.text_46>
 80005d0:	4604      	mov	r4, r0
 80005d2:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 80005d6:	f105 062a 	add.w	r6, r5, #42	@ 0x2a
 80005da:	2402      	movs	r4, #2
 80005dc:	7833      	ldrb	r3, [r6, #0]
 80005de:	b923      	cbnz	r3, 80005ea <USBPD_PE_Send_Request+0x20>
 80005e0:	686b      	ldr	r3, [r5, #4]
 80005e2:	681f      	ldr	r7, [r3, #0]
 80005e4:	f3c7 3300 	ubfx	r3, r7, #12, #1
 80005e8:	b90b      	cbnz	r3, 80005ee <USBPD_PE_Send_Request+0x24>
 80005ea:	2403      	movs	r4, #3
 80005ec:	e010      	b.n	8000610 <USBPD_PE_Send_Request+0x46>
 80005ee:	f3c7 2302 	ubfx	r3, r7, #8, #3
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d10c      	bne.n	8000610 <USBPD_PE_Send_Request+0x46>
 80005f6:	2345      	movs	r3, #69	@ 0x45
 80005f8:	7033      	strb	r3, [r6, #0]
 80005fa:	6169      	str	r1, [r5, #20]
 80005fc:	2400      	movs	r4, #0
 80005fe:	6929      	ldr	r1, [r5, #16]
 8000600:	f362 01c4 	bfi	r1, r2, #3, #2
 8000604:	6129      	str	r1, [r5, #16]
 8000606:	2200      	movs	r2, #0
 8000608:	7072      	strb	r2, [r6, #1]
 800060a:	68a9      	ldr	r1, [r5, #8]
 800060c:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800060e:	4790      	blx	r2
 8000610:	4620      	mov	r0, r4
 8000612:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08000614 <PE_Send_RESET>:
 8000614:	b538      	push	{r3, r4, r5, lr}
 8000616:	4604      	mov	r4, r0
 8000618:	460d      	mov	r5, r1
 800061a:	2d05      	cmp	r5, #5
 800061c:	7b20      	ldrb	r0, [r4, #12]
 800061e:	bf0c      	ite	eq
 8000620:	211f      	moveq	r1, #31
 8000622:	215e      	movne	r1, #94	@ 0x5e
 8000624:	f7ff ff2d 	bl	8000482 <USBPD_PE_Notification>
 8000628:	7b20      	ldrb	r0, [r4, #12]
 800062a:	4629      	mov	r1, r5
 800062c:	f001 fcf5 	bl	800201a <USBPD_PRL_ResetRequestProcess>
 8000630:	f3ef 8010 	mrs	r0, PRIMASK
 8000634:	b672      	cpsid	i
 8000636:	2100      	movs	r1, #0
 8000638:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
 800063c:	f380 8810 	msr	PRIMASK, r0
 8000640:	bd31      	pop	{r0, r4, r5, pc}

08000642 <PE_Get_SpecRevision>:
 8000642:	f8df 16b0 	ldr.w	r1, [pc, #1712]	@ 8000cf4 <.text_46>
 8000646:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800064a:	6841      	ldr	r1, [r0, #4]
 800064c:	7808      	ldrb	r0, [r1, #0]
 800064e:	f000 0003 	and.w	r0, r0, #3
 8000652:	4770      	bx	lr

08000654 <PE_Get_RxEvent>:
 8000654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000656:	2114      	movs	r1, #20
 8000658:	f3ef 8410 	mrs	r4, PRIMASK
 800065c:	b672      	cpsid	i
 800065e:	f100 0528 	add.w	r5, r0, #40	@ 0x28
 8000662:	7b2a      	ldrb	r2, [r5, #12]
 8000664:	b33a      	cbz	r2, 80006b6 <PE_Get_RxEvent+0x62>
 8000666:	f100 0370 	add.w	r3, r0, #112	@ 0x70
 800066a:	5c9e      	ldrb	r6, [r3, r2]
 800066c:	0677      	lsls	r7, r6, #25
 800066e:	bf58      	it	pl
 8000670:	2103      	movpl	r1, #3
 8000672:	d520      	bpl.n	80006b6 <PE_Get_RxEvent+0x62>
 8000674:	231e      	movs	r3, #30
 8000676:	435a      	muls	r2, r3
 8000678:	4402      	add	r2, r0
 800067a:	f102 0617 	add.w	r6, r2, #23
 800067e:	60ae      	str	r6, [r5, #8]
 8000680:	7833      	ldrb	r3, [r6, #0]
 8000682:	7872      	ldrb	r2, [r6, #1]
 8000684:	eb03 2602 	add.w	r6, r3, r2, lsl #8
 8000688:	7b2a      	ldrb	r2, [r5, #12]
 800068a:	80ae      	strh	r6, [r5, #4]
 800068c:	3070      	adds	r0, #112	@ 0x70
 800068e:	5c83      	ldrb	r3, [r0, r2]
 8000690:	f003 031f 	and.w	r3, r3, #31
 8000694:	2b01      	cmp	r3, #1
 8000696:	d004      	beq.n	80006a2 <PE_Get_RxEvent+0x4e>
 8000698:	2b02      	cmp	r3, #2
 800069a:	d005      	beq.n	80006a8 <PE_Get_RxEvent+0x54>
 800069c:	2b04      	cmp	r3, #4
 800069e:	d007      	beq.n	80006b0 <PE_Get_RxEvent+0x5c>
 80006a0:	e009      	b.n	80006b6 <PE_Get_RxEvent+0x62>
 80006a2:	2111      	movs	r1, #17
 80006a4:	2000      	movs	r0, #0
 80006a6:	e005      	b.n	80006b4 <PE_Get_RxEvent+0x60>
 80006a8:	2201      	movs	r2, #1
 80006aa:	2112      	movs	r1, #18
 80006ac:	702a      	strb	r2, [r5, #0]
 80006ae:	e002      	b.n	80006b6 <PE_Get_RxEvent+0x62>
 80006b0:	2113      	movs	r1, #19
 80006b2:	2002      	movs	r0, #2
 80006b4:	7028      	strb	r0, [r5, #0]
 80006b6:	f384 8810 	msr	PRIMASK, r4
 80006ba:	4608      	mov	r0, r1
 80006bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080006be <PE_Clear_RxEvent>:
 80006be:	b538      	push	{r3, r4, r5, lr}
 80006c0:	4601      	mov	r1, r0
 80006c2:	f3ef 8210 	mrs	r2, PRIMASK
 80006c6:	b672      	cpsid	i
 80006c8:	f891 0034 	ldrb.w	r0, [r1, #52]	@ 0x34
 80006cc:	b1c0      	cbz	r0, 8000700 <PE_Clear_RxEvent+0x42>
 80006ce:	1e40      	subs	r0, r0, #1
 80006d0:	b2c0      	uxtb	r0, r0
 80006d2:	f101 0471 	add.w	r4, r1, #113	@ 0x71
 80006d6:	2300      	movs	r3, #0
 80006d8:	5423      	strb	r3, [r4, r0]
 80006da:	1e40      	subs	r0, r0, #1
 80006dc:	4180      	sbcs	r0, r0
 80006de:	0fc0      	lsrs	r0, r0, #31
 80006e0:	f101 0371 	add.w	r3, r1, #113	@ 0x71
 80006e4:	5c1c      	ldrb	r4, [r3, r0]
 80006e6:	0665      	lsls	r5, r4, #25
 80006e8:	d507      	bpl.n	80006fa <PE_Clear_RxEvent+0x3c>
 80006ea:	1c40      	adds	r0, r0, #1
 80006ec:	f881 0034 	strb.w	r0, [r1, #52]	@ 0x34
 80006f0:	f382 8810 	msr	PRIMASK, r2
 80006f4:	7b08      	ldrb	r0, [r1, #12]
 80006f6:	6889      	ldr	r1, [r1, #8]
 80006f8:	e072      	b.n	80007e0 <.text_24>
 80006fa:	2000      	movs	r0, #0
 80006fc:	f881 0034 	strb.w	r0, [r1, #52]	@ 0x34
 8000700:	f382 8810 	msr	PRIMASK, r2
 8000704:	bd31      	pop	{r0, r4, r5, pc}

08000706 <PE_PRL_Control_RxEvent>:
 8000706:	f8df 15ec 	ldr.w	r1, [pc, #1516]	@ 8000cf4 <.text_46>
 800070a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800070e:	2000      	movs	r0, #0
 8000710:	f3ef 8210 	mrs	r2, PRIMASK
 8000714:	b672      	cpsid	i
 8000716:	f891 1034 	ldrb.w	r1, [r1, #52]	@ 0x34
 800071a:	b101      	cbz	r1, 800071e <PE_PRL_Control_RxEvent+0x18>
 800071c:	2001      	movs	r0, #1
 800071e:	f382 8810 	msr	PRIMASK, r2
 8000722:	4770      	bx	lr

08000724 <PE_Check_AMSConflict>:
 8000724:	b538      	push	{r3, r4, r5, lr}
 8000726:	4604      	mov	r4, r0
 8000728:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 800072c:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800072e:	2500      	movs	r5, #0
 8000730:	4001      	ands	r1, r0
 8000732:	290d      	cmp	r1, #13
 8000734:	d102      	bne.n	800073c <PE_Check_AMSConflict+0x18>
 8000736:	2110      	movs	r1, #16
 8000738:	7361      	strb	r1, [r4, #13]
 800073a:	e02a      	b.n	8000792 <PE_Check_AMSConflict+0x6e>
 800073c:	7e20      	ldrb	r0, [r4, #24]
 800073e:	b188      	cbz	r0, 8000764 <PE_Check_AMSConflict+0x40>
 8000740:	1e40      	subs	r0, r0, #1
 8000742:	2801      	cmp	r0, #1
 8000744:	d914      	bls.n	8000770 <PE_Check_AMSConflict+0x4c>
 8000746:	1e80      	subs	r0, r0, #2
 8000748:	d014      	beq.n	8000774 <PE_Check_AMSConflict+0x50>
 800074a:	1e40      	subs	r0, r0, #1
 800074c:	d021      	beq.n	8000792 <PE_Check_AMSConflict+0x6e>
 800074e:	1e40      	subs	r0, r0, #1
 8000750:	2809      	cmp	r0, #9
 8000752:	bf84      	itt	hi
 8000754:	380b      	subhi	r0, #11
 8000756:	2801      	cmphi	r0, #1
 8000758:	d90a      	bls.n	8000770 <PE_Check_AMSConflict+0x4c>
 800075a:	1e80      	subs	r0, r0, #2
 800075c:	d005      	beq.n	800076a <PE_Check_AMSConflict+0x46>
 800075e:	384d      	subs	r0, #77	@ 0x4d
 8000760:	d006      	beq.n	8000770 <PE_Check_AMSConflict+0x4c>
 8000762:	e00a      	b.n	800077a <PE_Check_AMSConflict+0x56>
 8000764:	2203      	movs	r2, #3
 8000766:	7362      	strb	r2, [r4, #13]
 8000768:	e014      	b.n	8000794 <PE_Check_AMSConflict+0x70>
 800076a:	200f      	movs	r0, #15
 800076c:	7360      	strb	r0, [r4, #13]
 800076e:	e011      	b.n	8000794 <PE_Check_AMSConflict+0x70>
 8000770:	2011      	movs	r0, #17
 8000772:	e000      	b.n	8000776 <PE_Check_AMSConflict+0x52>
 8000774:	200f      	movs	r0, #15
 8000776:	7360      	strb	r0, [r4, #13]
 8000778:	e00b      	b.n	8000792 <PE_Check_AMSConflict+0x6e>
 800077a:	7b20      	ldrb	r0, [r4, #12]
 800077c:	215c      	movs	r1, #92	@ 0x5c
 800077e:	f7ff fe80 	bl	8000482 <USBPD_PE_Notification>
 8000782:	2103      	movs	r1, #3
 8000784:	6860      	ldr	r0, [r4, #4]
 8000786:	7361      	strb	r1, [r4, #13]
 8000788:	6801      	ldr	r1, [r0, #0]
 800078a:	f3c1 2002 	ubfx	r0, r1, #8, #3
 800078e:	2803      	cmp	r0, #3
 8000790:	d000      	beq.n	8000794 <PE_Check_AMSConflict+0x70>
 8000792:	2515      	movs	r5, #21
 8000794:	4628      	mov	r0, r5
 8000796:	bd32      	pop	{r1, r4, r5, pc}

08000798 <PE_PRL_ResetReceived>:
 8000798:	b538      	push	{r3, r4, r5, lr}
 800079a:	4604      	mov	r4, r0
 800079c:	f8df 0554 	ldr.w	r0, [pc, #1364]	@ 8000cf4 <.text_46>
 80007a0:	4622      	mov	r2, r4
 80007a2:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 80007a6:	2905      	cmp	r1, #5
 80007a8:	d114      	bne.n	80007d4 <PE_PRL_ResetReceived+0x3c>
 80007aa:	6868      	ldr	r0, [r5, #4]
 80007ac:	6801      	ldr	r1, [r0, #0]
 80007ae:	f021 0110 	bic.w	r1, r1, #16
 80007b2:	6001      	str	r1, [r0, #0]
 80007b4:	2001      	movs	r0, #1
 80007b6:	6929      	ldr	r1, [r5, #16]
 80007b8:	f360 214a 	bfi	r1, r0, #9, #2
 80007bc:	f105 002a 	add.w	r0, r5, #42	@ 0x2a
 80007c0:	6129      	str	r1, [r5, #16]
 80007c2:	2214      	movs	r2, #20
 80007c4:	2300      	movs	r3, #0
 80007c6:	7002      	strb	r2, [r0, #0]
 80007c8:	7283      	strb	r3, [r0, #10]
 80007ca:	211e      	movs	r1, #30
 80007cc:	7b28      	ldrb	r0, [r5, #12]
 80007ce:	f7ff fe58 	bl	8000482 <USBPD_PE_Notification>
 80007d2:	e003      	b.n	80007dc <PE_PRL_ResetReceived+0x44>
 80007d4:	6928      	ldr	r0, [r5, #16]
 80007d6:	f440 2080 	orr.w	r0, r0, #262144	@ 0x40000
 80007da:	6128      	str	r0, [r5, #16]
 80007dc:	4620      	mov	r0, r4
 80007de:	68a9      	ldr	r1, [r5, #8]

080007e0 <.text_24>:
 80007e0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80007e2:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}

080007e6 <__iar_annotation$$tailcall>:
 80007e6:	4710      	bx	r2

080007e8 <PE_PRL_BistCompleted>:
 80007e8:	4770      	bx	lr

080007ea <PE_Reset_HardReset>:
 80007ea:	b510      	push	{r4, lr}
 80007ec:	4604      	mov	r4, r0
 80007ee:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 80007f2:	b118      	cbz	r0, 80007fc <PE_Reset_HardReset+0x12>
 80007f4:	7b20      	ldrb	r0, [r4, #12]
 80007f6:	215b      	movs	r1, #91	@ 0x5b
 80007f8:	f7ff fe43 	bl	8000482 <USBPD_PE_Notification>
 80007fc:	4620      	mov	r0, r4
 80007fe:	f000 f81e 	bl	800083e <PE_Reset_ZI>
 8000802:	6820      	ldr	r0, [r4, #0]
 8000804:	7903      	ldrb	r3, [r0, #4]
 8000806:	7b20      	ldrb	r0, [r4, #12]
 8000808:	f003 0303 	and.w	r3, r3, #3
 800080c:	2200      	movs	r2, #0
 800080e:	2100      	movs	r1, #0
 8000810:	f001 f9af 	bl	8001b72 <USBPD_PRL_SetHeader>
 8000814:	f000 f80d 	bl	8000832 <.text_27>
 8000818:	0889      	lsrs	r1, r1, #2
 800081a:	6822      	ldr	r2, [r4, #0]
 800081c:	7912      	ldrb	r2, [r2, #4]
 800081e:	f002 0203 	and.w	r2, r2, #3
 8000822:	ea42 0181 	orr.w	r1, r2, r1, lsl #2
 8000826:	6001      	str	r1, [r0, #0]
 8000828:	7b20      	ldrb	r0, [r4, #12]
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800082e:	f001 bc33 	b.w	8002098 <USBPD_PRL_Reset>

08000832 <.text_27>:
 8000832:	6860      	ldr	r0, [r4, #4]
 8000834:	6801      	ldr	r1, [r0, #0]
 8000836:	f021 0108 	bic.w	r1, r1, #8
 800083a:	6001      	str	r1, [r0, #0]
 800083c:	4770      	bx	lr

0800083e <PE_Reset_ZI>:
 800083e:	b538      	push	{r3, r4, r5, lr}
 8000840:	4604      	mov	r4, r0
 8000842:	2000      	movs	r0, #0
 8000844:	9000      	str	r0, [sp, #0]
 8000846:	2100      	movs	r1, #0
 8000848:	6860      	ldr	r0, [r4, #4]
 800084a:	6802      	ldr	r2, [r0, #0]
 800084c:	f022 0210 	bic.w	r2, r2, #16
 8000850:	6002      	str	r2, [r0, #0]
 8000852:	4620      	mov	r0, r4
 8000854:	f000 fa1b 	bl	8000c8e <PE_SetPowerNegotiation>
 8000858:	216c      	movs	r1, #108	@ 0x6c
 800085a:	f104 0010 	add.w	r0, r4, #16
 800085e:	f019 fcd6 	bl	801a20e <__aeabi_memclr>
 8000862:	7b20      	ldrb	r0, [r4, #12]
 8000864:	68a4      	ldr	r4, [r4, #8]
 8000866:	69a5      	ldr	r5, [r4, #24]
 8000868:	2304      	movs	r3, #4
 800086a:	466a      	mov	r2, sp
 800086c:	2102      	movs	r1, #2
 800086e:	47a8      	blx	r5
 8000870:	bd31      	pop	{r0, r4, r5, pc}

08000872 <PE_Reset_Counter>:
 8000872:	2102      	movs	r1, #2
 8000874:	307c      	adds	r0, #124	@ 0x7c
 8000876:	f019 bcca 	b.w	801a20e <__aeabi_memclr>

0800087a <PE_ExtRevisionInteroperability>:
 800087a:	b538      	push	{r3, r4, r5, lr}
 800087c:	f8df 3474 	ldr.w	r3, [pc, #1140]	@ 8000cf4 <.text_46>
 8000880:	4602      	mov	r2, r0
 8000882:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8000886:	6865      	ldr	r5, [r4, #4]
 8000888:	682c      	ldr	r4, [r5, #0]
 800088a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800088e:	f004 0503 	and.w	r5, r4, #3
 8000892:	42a9      	cmp	r1, r5
 8000894:	bfa8      	it	ge
 8000896:	4629      	movge	r1, r5
 8000898:	f361 0401 	bfi	r4, r1, #0, #2
 800089c:	6851      	ldr	r1, [r2, #4]
 800089e:	600c      	str	r4, [r1, #0]
 80008a0:	6851      	ldr	r1, [r2, #4]
 80008a2:	680b      	ldr	r3, [r1, #0]
 80008a4:	f003 0403 	and.w	r4, r3, #3
 80008a8:	2c01      	cmp	r4, #1
 80008aa:	bf0c      	ite	eq
 80008ac:	2400      	moveq	r4, #0
 80008ae:	2420      	movne	r4, #32
 80008b0:	f023 0320 	bic.w	r3, r3, #32
 80008b4:	4323      	orrs	r3, r4
 80008b6:	600b      	str	r3, [r1, #0]
 80008b8:	6852      	ldr	r2, [r2, #4]
 80008ba:	7811      	ldrb	r1, [r2, #0]
 80008bc:	e8bd 4034 	ldmia.w	sp!, {r2, r4, r5, lr}
 80008c0:	f001 0103 	and.w	r1, r1, #3
 80008c4:	f001 b97f 	b.w	8001bc6 <USBPD_PRL_SetHeaderSpecification>

080008c8 <PE_PRL_FastRoleSwapReception>:
 80008c8:	f8df 1428 	ldr.w	r1, [pc, #1064]	@ 8000cf4 <.text_46>
 80008cc:	4602      	mov	r2, r0
 80008ce:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80008d2:	7e0a      	ldrb	r2, [r1, #24]
 80008d4:	2a09      	cmp	r2, #9
 80008d6:	d00b      	beq.n	80008f0 <__iar_annotation$$tailcall+0x2>
 80008d8:	684a      	ldr	r2, [r1, #4]
 80008da:	6813      	ldr	r3, [r2, #0]
 80008dc:	f043 0310 	orr.w	r3, r3, #16
 80008e0:	6013      	str	r3, [r2, #0]
 80008e2:	690a      	ldr	r2, [r1, #16]
 80008e4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80008e8:	610a      	str	r2, [r1, #16]
 80008ea:	6889      	ldr	r1, [r1, #8]
 80008ec:	6a8a      	ldr	r2, [r1, #40]	@ 0x28

080008ee <__iar_annotation$$tailcall>:
 80008ee:	4710      	bx	r2
 80008f0:	4770      	bx	lr

080008f2 <PE_PRL_PostReceiveEvent>:
 80008f2:	b570      	push	{r4, r5, r6, lr}
 80008f4:	f8df 23fc 	ldr.w	r2, [pc, #1020]	@ 8000cf4 <.text_46>
 80008f8:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 80008fc:	2000      	movs	r0, #0
 80008fe:	2400      	movs	r4, #0
 8000900:	191a      	adds	r2, r3, r4
 8000902:	f892 2071 	ldrb.w	r2, [r2, #113]	@ 0x71
 8000906:	b122      	cbz	r2, 8000912 <PE_PRL_PostReceiveEvent+0x20>
 8000908:	1c64      	adds	r4, r4, #1
 800090a:	b2e4      	uxtb	r4, r4
 800090c:	2c01      	cmp	r4, #1
 800090e:	d9f7      	bls.n	8000900 <PE_PRL_PostReceiveEvent+0xe>
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	191a      	adds	r2, r3, r4
 8000914:	2020      	movs	r0, #32
 8000916:	191d      	adds	r5, r3, r4
 8000918:	f882 0071 	strb.w	r0, [r2, #113]	@ 0x71
 800091c:	2001      	movs	r0, #1
 800091e:	f895 6071 	ldrb.w	r6, [r5, #113]	@ 0x71
 8000922:	fa00 f101 	lsl.w	r1, r0, r1
 8000926:	1918      	adds	r0, r3, r4
 8000928:	4331      	orrs	r1, r6
 800092a:	f880 1071 	strb.w	r1, [r0, #113]	@ 0x71
 800092e:	2001      	movs	r0, #1
 8000930:	bd70      	pop	{r4, r5, r6, pc}

08000932 <PE_PRL_PostReceiveEventError>:
 8000932:	f8df 13c0 	ldr.w	r1, [pc, #960]	@ 8000cf4 <.text_46>
 8000936:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800093a:	2100      	movs	r1, #0
 800093c:	b2ca      	uxtb	r2, r1
 800093e:	4402      	add	r2, r0
 8000940:	f892 3071 	ldrb.w	r3, [r2, #113]	@ 0x71
 8000944:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000948:	2b20      	cmp	r3, #32
 800094a:	d004      	beq.n	8000956 <PE_PRL_PostReceiveEventError+0x24>
 800094c:	1c49      	adds	r1, r1, #1
 800094e:	b2ca      	uxtb	r2, r1
 8000950:	2a02      	cmp	r2, #2
 8000952:	d3f3      	bcc.n	800093c <PE_PRL_PostReceiveEventError+0xa>
 8000954:	4770      	bx	lr
 8000956:	2000      	movs	r0, #0
 8000958:	f882 0071 	strb.w	r0, [r2, #113]	@ 0x71
 800095c:	4770      	bx	lr

0800095e <PE_PRL_PostReceiveEventCopy>:
 800095e:	b510      	push	{r4, lr}
 8000960:	f8df 2390 	ldr.w	r2, [pc, #912]	@ 8000cf4 <.text_46>
 8000964:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000968:	2200      	movs	r2, #0
 800096a:	b2d3      	uxtb	r3, r2
 800096c:	18c4      	adds	r4, r0, r3
 800096e:	f894 4071 	ldrb.w	r4, [r4, #113]	@ 0x71
 8000972:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8000976:	2c20      	cmp	r4, #32
 8000978:	d004      	beq.n	8000984 <PE_PRL_PostReceiveEventCopy+0x26>
 800097a:	1c52      	adds	r2, r2, #1
 800097c:	b2d3      	uxtb	r3, r2
 800097e:	2b02      	cmp	r3, #2
 8000980:	d3f3      	bcc.n	800096a <PE_PRL_PostReceiveEventCopy+0xc>
 8000982:	bd10      	pop	{r4, pc}
 8000984:	221e      	movs	r2, #30
 8000986:	fb12 f303 	smulbb	r3, r2, r3
 800098a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800098e:	4403      	add	r3, r0
 8000990:	f103 0035 	add.w	r0, r3, #53	@ 0x35
 8000994:	f019 bc4c 	b.w	801a230 <__aeabi_memcpy>

08000998 <PE_PRL_PostReceiveEventComplete>:
 8000998:	b538      	push	{r3, r4, r5, lr}
 800099a:	f8df 1358 	ldr.w	r1, [pc, #856]	@ 8000cf4 <.text_46>
 800099e:	4602      	mov	r2, r0
 80009a0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009a4:	2100      	movs	r1, #0
 80009a6:	1854      	adds	r4, r2, r1
 80009a8:	1c4b      	adds	r3, r1, #1
 80009aa:	f894 5071 	ldrb.w	r5, [r4, #113]	@ 0x71
 80009ae:	f005 0560 	and.w	r5, r5, #96	@ 0x60
 80009b2:	2d20      	cmp	r5, #32
 80009b4:	d003      	beq.n	80009be <PE_PRL_PostReceiveEventComplete+0x26>
 80009b6:	b2d9      	uxtb	r1, r3
 80009b8:	2902      	cmp	r1, #2
 80009ba:	d3f4      	bcc.n	80009a6 <PE_PRL_PostReceiveEventComplete+0xe>
 80009bc:	bd31      	pop	{r0, r4, r5, pc}
 80009be:	f894 4071 	ldrb.w	r4, [r4, #113]	@ 0x71
 80009c2:	1855      	adds	r5, r2, r1
 80009c4:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
 80009c8:	f885 4071 	strb.w	r4, [r5, #113]	@ 0x71
 80009cc:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 80009d0:	b909      	cbnz	r1, 80009d6 <PE_PRL_PostReceiveEventComplete+0x3e>
 80009d2:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
 80009d6:	6891      	ldr	r1, [r2, #8]
 80009d8:	e702      	b.n	80007e0 <.text_24>

080009da <PE_SubStateMachine_Generic>:
 80009da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009de:	b08c      	sub	sp, #48	@ 0x30
 80009e0:	4604      	mov	r4, r0
 80009e2:	2000      	movs	r0, #0
 80009e4:	9003      	str	r0, [sp, #12]
 80009e6:	2502      	movs	r5, #2
 80009e8:	7b60      	ldrb	r0, [r4, #13]
 80009ea:	2801      	cmp	r0, #1
 80009ec:	460e      	mov	r6, r1
 80009ee:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80009f2:	f248 081b 	movw	r8, #32795	@ 0x801b
 80009f6:	f000 80eb 	beq.w	8000bd0 <PE_SubStateMachine_Generic+0x1f6>
 80009fa:	2818      	cmp	r0, #24
 80009fc:	d01b      	beq.n	8000a36 <PE_SubStateMachine_Generic+0x5c>
 80009fe:	2819      	cmp	r0, #25
 8000a00:	d022      	beq.n	8000a48 <PE_SubStateMachine_Generic+0x6e>
 8000a02:	281d      	cmp	r0, #29
 8000a04:	d05f      	beq.n	8000ac6 <PE_SubStateMachine_Generic+0xec>
 8000a06:	2827      	cmp	r0, #39	@ 0x27
 8000a08:	d079      	beq.n	8000afe <PE_SubStateMachine_Generic+0x124>
 8000a0a:	2828      	cmp	r0, #40	@ 0x28
 8000a0c:	f000 8084 	beq.w	8000b18 <PE_SubStateMachine_Generic+0x13e>
 8000a10:	2829      	cmp	r0, #41	@ 0x29
 8000a12:	f000 808b 	beq.w	8000b2c <PE_SubStateMachine_Generic+0x152>
 8000a16:	284b      	cmp	r0, #75	@ 0x4b
 8000a18:	f000 8090 	beq.w	8000b3c <PE_SubStateMachine_Generic+0x162>
 8000a1c:	2864      	cmp	r0, #100	@ 0x64
 8000a1e:	f000 80de 	beq.w	8000bde <PE_SubStateMachine_Generic+0x204>
 8000a22:	2867      	cmp	r0, #103	@ 0x67
 8000a24:	f000 809d 	beq.w	8000b62 <PE_SubStateMachine_Generic+0x188>
 8000a28:	2868      	cmp	r0, #104	@ 0x68
 8000a2a:	f000 80a8 	beq.w	8000b7e <PE_SubStateMachine_Generic+0x1a4>
 8000a2e:	2874      	cmp	r0, #116	@ 0x74
 8000a30:	f000 80fb 	beq.w	8000c2a <PE_SubStateMachine_Generic+0x250>
 8000a34:	e100      	b.n	8000c38 <PE_SubStateMachine_Generic+0x25e>
 8000a36:	9500      	str	r5, [sp, #0]
 8000a38:	2319      	movs	r3, #25
 8000a3a:	2208      	movs	r2, #8
 8000a3c:	f000 f902 	bl	8000c44 <.text_37>
 8000a40:	2800      	cmp	r0, #0
 8000a42:	d168      	bne.n	8000b16 <PE_SubStateMachine_Generic+0x13c>
 8000a44:	2007      	movs	r0, #7
 8000a46:	e095      	b.n	8000b74 <PE_SubStateMachine_Generic+0x19a>
 8000a48:	7830      	ldrb	r0, [r6, #0]
 8000a4a:	2811      	cmp	r0, #17
 8000a4c:	d137      	bne.n	8000abe <PE_SubStateMachine_Generic+0xe4>
 8000a4e:	88b9      	ldrh	r1, [r7, #4]
 8000a50:	0bc8      	lsrs	r0, r1, #15
 8000a52:	d11e      	bne.n	8000a92 <PE_SubStateMachine_Generic+0xb8>
 8000a54:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8000a58:	b1d8      	cbz	r0, 8000a92 <PE_SubStateMachine_Generic+0xb8>
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	f000 011f 	and.w	r1, r0, #31
 8000a60:	2904      	cmp	r1, #4
 8000a62:	d116      	bne.n	8000a92 <PE_SubStateMachine_Generic+0xb8>
 8000a64:	68a5      	ldr	r5, [r4, #8]
 8000a66:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8000a6a:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8000a6e:	68b8      	ldr	r0, [r7, #8]
 8000a70:	1c82      	adds	r2, r0, #2
 8000a72:	7b20      	ldrb	r0, [r4, #12]
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	2105      	movs	r1, #5
 8000a78:	47e0      	blx	ip
 8000a7a:	7830      	ldrb	r0, [r6, #0]
 8000a7c:	2814      	cmp	r0, #20
 8000a7e:	d001      	beq.n	8000a84 <PE_SubStateMachine_Generic+0xaa>
 8000a80:	f000 f8e8 	bl	8000c54 <.text_39>
 8000a84:	2003      	movs	r0, #3
 8000a86:	7360      	strb	r0, [r4, #13]
 8000a88:	2107      	movs	r1, #7
 8000a8a:	7b20      	ldrb	r0, [r4, #12]
 8000a8c:	f7ff fcf9 	bl	8000482 <USBPD_PE_Notification>
 8000a90:	2500      	movs	r5, #0
 8000a92:	88b8      	ldrh	r0, [r7, #4]
 8000a94:	f410 4f70 	tst.w	r0, #61440	@ 0xf000
 8000a98:	d111      	bne.n	8000abe <PE_SubStateMachine_Generic+0xe4>
 8000a9a:	f000 001f 	and.w	r0, r0, #31
 8000a9e:	2804      	cmp	r0, #4
 8000aa0:	bf18      	it	ne
 8000aa2:	2810      	cmpne	r0, #16
 8000aa4:	d10b      	bne.n	8000abe <PE_SubStateMachine_Generic+0xe4>
 8000aa6:	7830      	ldrb	r0, [r6, #0]
 8000aa8:	2814      	cmp	r0, #20
 8000aaa:	d001      	beq.n	8000ab0 <PE_SubStateMachine_Generic+0xd6>
 8000aac:	f000 f8d2 	bl	8000c54 <.text_39>
 8000ab0:	2003      	movs	r0, #3
 8000ab2:	7360      	strb	r0, [r4, #13]
 8000ab4:	2108      	movs	r1, #8
 8000ab6:	7b20      	ldrb	r0, [r4, #12]
 8000ab8:	f7ff fce3 	bl	8000482 <USBPD_PE_Notification>
 8000abc:	2500      	movs	r5, #0
 8000abe:	f000 f8c5 	bl	8000c4c <.text_38>
 8000ac2:	d128      	bne.n	8000b16 <PE_SubStateMachine_Generic+0x13c>
 8000ac4:	e0b4      	b.n	8000c30 <PE_SubStateMachine_Generic+0x256>
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	9104      	str	r1, [sp, #16]
 8000aca:	ab04      	add	r3, sp, #16
 8000acc:	68a6      	ldr	r6, [r4, #8]
 8000ace:	7b20      	ldrb	r0, [r4, #12]
 8000ad0:	6977      	ldr	r7, [r6, #20]
 8000ad2:	aa05      	add	r2, sp, #20
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	47b8      	blx	r7
 8000ad8:	9804      	ldr	r0, [sp, #16]
 8000ada:	2104      	movs	r1, #4
 8000adc:	f000 f8fa 	bl	8000cd4 <PE_CheckDataSizeFromGetDataInfo>
 8000ae0:	b108      	cbz	r0, 8000ae6 <PE_SubStateMachine_Generic+0x10c>
 8000ae2:	2003      	movs	r0, #3
 8000ae4:	e0a9      	b.n	8000c3a <PE_SubStateMachine_Generic+0x260>
 8000ae6:	9a04      	ldr	r2, [sp, #16]
 8000ae8:	f000 f8b8 	bl	8000c5c <.text_40>
 8000aec:	ab05      	add	r3, sp, #20
 8000aee:	2204      	movs	r2, #4
 8000af0:	4620      	mov	r0, r4
 8000af2:	f000 f95e 	bl	8000db2 <PE_Send_DataMessage>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d10d      	bne.n	8000b16 <PE_SubStateMachine_Generic+0x13c>
 8000afa:	210a      	movs	r1, #10
 8000afc:	e091      	b.n	8000c22 <PE_SubStateMachine_Generic+0x248>
 8000afe:	2012      	movs	r0, #18
 8000b00:	7620      	strb	r0, [r4, #24]
 8000b02:	2105      	movs	r1, #5
 8000b04:	7b20      	ldrb	r0, [r4, #12]
 8000b06:	f001 faba 	bl	800207e <USBDPD_PRL_BistCarrierEyeMode>
 8000b0a:	2028      	movs	r0, #40	@ 0x28
 8000b0c:	7360      	strb	r0, [r4, #13]
 8000b0e:	f248 012d 	movw	r1, #32813	@ 0x802d
 8000b12:	8361      	strh	r1, [r4, #26]
 8000b14:	252d      	movs	r5, #45	@ 0x2d
 8000b16:	e091      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000b18:	f000 f898 	bl	8000c4c <.text_38>
 8000b1c:	d1fb      	bne.n	8000b16 <PE_SubStateMachine_Generic+0x13c>
 8000b1e:	7b20      	ldrb	r0, [r4, #12]
 8000b20:	2105      	movs	r1, #5
 8000b22:	f001 fab2 	bl	800208a <USBDPD_PRL_BistCarrierEyeModeExit>
 8000b26:	2000      	movs	r0, #0
 8000b28:	8360      	strh	r0, [r4, #26]
 8000b2a:	e081      	b.n	8000c30 <PE_SubStateMachine_Generic+0x256>
 8000b2c:	7831      	ldrb	r1, [r6, #0]
 8000b2e:	2914      	cmp	r1, #20
 8000b30:	d003      	beq.n	8000b3a <PE_SubStateMachine_Generic+0x160>
 8000b32:	2014      	movs	r0, #20
 8000b34:	7030      	strb	r0, [r6, #0]
 8000b36:	f000 f88f 	bl	8000c58 <.text_39+0x4>
 8000b3a:	e07f      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000b3c:	68a6      	ldr	r6, [r4, #8]
 8000b3e:	7b20      	ldrb	r0, [r4, #12]
 8000b40:	6977      	ldr	r7, [r6, #20]
 8000b42:	ab03      	add	r3, sp, #12
 8000b44:	aa04      	add	r2, sp, #16
 8000b46:	2114      	movs	r1, #20
 8000b48:	47b8      	blx	r7
 8000b4a:	9803      	ldr	r0, [sp, #12]
 8000b4c:	2800      	cmp	r0, #0
 8000b4e:	d073      	beq.n	8000c38 <PE_SubStateMachine_Generic+0x25e>
 8000b50:	9a03      	ldr	r2, [sp, #12]
 8000b52:	f000 f883 	bl	8000c5c <.text_40>
 8000b56:	ab04      	add	r3, sp, #16
 8000b58:	220c      	movs	r2, #12
 8000b5a:	4620      	mov	r0, r4
 8000b5c:	f000 f929 	bl	8000db2 <PE_Send_DataMessage>
 8000b60:	e06c      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000b62:	9500      	str	r5, [sp, #0]
 8000b64:	2368      	movs	r3, #104	@ 0x68
 8000b66:	7879      	ldrb	r1, [r7, #1]
 8000b68:	2218      	movs	r2, #24
 8000b6a:	f000 f86c 	bl	8000c46 <.text_37+0x2>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d164      	bne.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000b72:	200f      	movs	r0, #15
 8000b74:	7620      	strb	r0, [r4, #24]
 8000b76:	f8a4 801a 	strh.w	r8, [r4, #26]
 8000b7a:	251b      	movs	r5, #27
 8000b7c:	e05e      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000b7e:	7830      	ldrb	r0, [r6, #0]
 8000b80:	2814      	cmp	r0, #20
 8000b82:	d020      	beq.n	8000bc6 <PE_SubStateMachine_Generic+0x1ec>
 8000b84:	7839      	ldrb	r1, [r7, #0]
 8000b86:	7878      	ldrb	r0, [r7, #1]
 8000b88:	4281      	cmp	r1, r0
 8000b8a:	d11c      	bne.n	8000bc6 <PE_SubStateMachine_Generic+0x1ec>
 8000b8c:	88b9      	ldrh	r1, [r7, #4]
 8000b8e:	0bc8      	lsrs	r0, r1, #15
 8000b90:	d119      	bne.n	8000bc6 <PE_SubStateMachine_Generic+0x1ec>
 8000b92:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8000b96:	b1b0      	cbz	r0, 8000bc6 <PE_SubStateMachine_Generic+0x1ec>
 8000b98:	7938      	ldrb	r0, [r7, #4]
 8000b9a:	f000 001f 	and.w	r0, r0, #31
 8000b9e:	280c      	cmp	r0, #12
 8000ba0:	d111      	bne.n	8000bc6 <PE_SubStateMachine_Generic+0x1ec>
 8000ba2:	68b8      	ldr	r0, [r7, #8]
 8000ba4:	68a5      	ldr	r5, [r4, #8]
 8000ba6:	69af      	ldr	r7, [r5, #24]
 8000ba8:	1c82      	adds	r2, r0, #2
 8000baa:	7b20      	ldrb	r0, [r4, #12]
 8000bac:	2304      	movs	r3, #4
 8000bae:	2114      	movs	r1, #20
 8000bb0:	47b8      	blx	r7
 8000bb2:	2003      	movs	r0, #3
 8000bb4:	7360      	strb	r0, [r4, #13]
 8000bb6:	2500      	movs	r5, #0
 8000bb8:	7831      	ldrb	r1, [r6, #0]
 8000bba:	2914      	cmp	r1, #20
 8000bbc:	d003      	beq.n	8000bc6 <PE_SubStateMachine_Generic+0x1ec>
 8000bbe:	2014      	movs	r0, #20
 8000bc0:	7030      	strb	r0, [r6, #0]
 8000bc2:	f000 f849 	bl	8000c58 <.text_39+0x4>
 8000bc6:	f000 f841 	bl	8000c4c <.text_38>
 8000bca:	d137      	bne.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000bcc:	2111      	movs	r1, #17
 8000bce:	e030      	b.n	8000c32 <PE_SubStateMachine_Generic+0x258>
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	9000      	str	r0, [sp, #0]
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	2210      	movs	r2, #16
 8000bd8:	f000 f834 	bl	8000c44 <.text_37>
 8000bdc:	e02e      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000bde:	68a6      	ldr	r6, [r4, #8]
 8000be0:	7b20      	ldrb	r0, [r4, #12]
 8000be2:	6977      	ldr	r7, [r6, #20]
 8000be4:	ab03      	add	r3, sp, #12
 8000be6:	f104 0282 	add.w	r2, r4, #130	@ 0x82
 8000bea:	2113      	movs	r1, #19
 8000bec:	47b8      	blx	r7
 8000bee:	9803      	ldr	r0, [sp, #12]
 8000bf0:	2118      	movs	r1, #24
 8000bf2:	f000 f86f 	bl	8000cd4 <PE_CheckDataSizeFromGetDataInfo>
 8000bf6:	b9f8      	cbnz	r0, 8000c38 <PE_SubStateMachine_Generic+0x25e>
 8000bf8:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	7041      	strb	r1, [r0, #1]
 8000c00:	7001      	strb	r1, [r0, #0]
 8000c02:	2000      	movs	r0, #0
 8000c04:	9a03      	ldr	r2, [sp, #12]
 8000c06:	9002      	str	r0, [sp, #8]
 8000c08:	1d12      	adds	r2, r2, #4
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	b292      	uxth	r2, r2
 8000c0e:	9101      	str	r1, [sp, #4]
 8000c10:	9200      	str	r2, [sp, #0]
 8000c12:	f104 037e 	add.w	r3, r4, #126	@ 0x7e
 8000c16:	220f      	movs	r2, #15
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	f000 f960 	bl	8000ee0 <PE_Send_ExtendedMessage>
 8000c20:	2161      	movs	r1, #97	@ 0x61
 8000c22:	7b20      	ldrb	r0, [r4, #12]
 8000c24:	f7ff fc2d 	bl	8000482 <USBPD_PE_Notification>
 8000c28:	e008      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000c2a:	f000 f80f 	bl	8000c4c <.text_38>
 8000c2e:	d105      	bne.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000c30:	2103      	movs	r1, #3
 8000c32:	7361      	strb	r1, [r4, #13]
 8000c34:	2500      	movs	r5, #0
 8000c36:	e001      	b.n	8000c3c <PE_SubStateMachine_Generic+0x262>
 8000c38:	2001      	movs	r0, #1
 8000c3a:	7360      	strb	r0, [r4, #13]
 8000c3c:	4628      	mov	r0, r5
 8000c3e:	b00c      	add	sp, #48	@ 0x30
 8000c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000c44 <.text_37>:
 8000c44:	2100      	movs	r1, #0
 8000c46:	4620      	mov	r0, r4
 8000c48:	f000 b886 	b.w	8000d58 <PE_Send_CtrlMessage>

08000c4c <.text_38>:
 8000c4c:	8b60      	ldrh	r0, [r4, #26]
 8000c4e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8000c52:	4770      	bx	lr

08000c54 <.text_39>:
 8000c54:	2114      	movs	r1, #20
 8000c56:	7031      	strb	r1, [r6, #0]
 8000c58:	4620      	mov	r0, r4
 8000c5a:	e530      	b.n	80006be <PE_Clear_RxEvent>

08000c5c <.text_40>:
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	0892      	lsrs	r2, r2, #2
 8000c60:	2100      	movs	r1, #0
 8000c62:	9001      	str	r0, [sp, #4]
 8000c64:	9200      	str	r2, [sp, #0]
 8000c66:	9102      	str	r1, [sp, #8]
 8000c68:	4770      	bx	lr

08000c6a <PE_UpdateTimer>:
 8000c6a:	b510      	push	{r4, lr}
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	f3c2 040e 	ubfx	r4, r2, #0, #15
 8000c72:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000c76:	42a1      	cmp	r1, r4
 8000c78:	bfb8      	it	lt
 8000c7a:	1a50      	sublt	r0, r2, r1
 8000c7c:	b280      	uxth	r0, r0
 8000c7e:	bd10      	pop	{r4, pc}

08000c80 <PE_CallHardResetCallback>:
 8000c80:	6883      	ldr	r3, [r0, #8]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	bf1c      	itt	ne
 8000c88:	7b00      	ldrbne	r0, [r0, #12]

08000c8a <__iar_annotation$$tailcall>:
 8000c8a:	4718      	bxne	r3
 8000c8c:	4770      	bx	lr

08000c8e <PE_SetPowerNegotiation>:
 8000c8e:	6842      	ldr	r2, [r0, #4]
 8000c90:	6813      	ldr	r3, [r2, #0]
 8000c92:	f3c3 2202 	ubfx	r2, r3, #8, #3
 8000c96:	4291      	cmp	r1, r2
 8000c98:	d007      	beq.n	8000caa <PE_SetPowerNegotiation+0x1c>
 8000c9a:	6842      	ldr	r2, [r0, #4]
 8000c9c:	f361 230a 	bfi	r3, r1, #8, #3
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	215a      	movs	r1, #90	@ 0x5a
 8000ca4:	7b00      	ldrb	r0, [r0, #12]
 8000ca6:	f7ff bbec 	b.w	8000482 <USBPD_PE_Notification>
 8000caa:	4770      	bx	lr

08000cac <PE_SetPowerNegociation>:
 8000cac:	b538      	push	{r3, r4, r5, lr}
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	6860      	ldr	r0, [r4, #4]
 8000cb4:	6802      	ldr	r2, [r0, #0]
 8000cb6:	f3c2 2002 	ubfx	r0, r2, #8, #3
 8000cba:	4285      	cmp	r5, r0
 8000cbc:	d003      	beq.n	8000cc6 <PE_SetPowerNegociation+0x1a>
 8000cbe:	7b20      	ldrb	r0, [r4, #12]
 8000cc0:	215a      	movs	r1, #90	@ 0x5a
 8000cc2:	f7ff fbde 	bl	8000482 <USBPD_PE_Notification>
 8000cc6:	6860      	ldr	r0, [r4, #4]
 8000cc8:	6801      	ldr	r1, [r0, #0]
 8000cca:	f365 210a 	bfi	r1, r5, #8, #3
 8000cce:	6001      	str	r1, [r0, #0]
 8000cd0:	bd31      	pop	{r0, r4, r5, pc}
	...

08000cd4 <PE_CheckDataSizeFromGetDataInfo>:
 8000cd4:	b538      	push	{r3, r4, r5, lr}
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	4288      	cmp	r0, r1
 8000cda:	d208      	bcs.n	8000cee <PE_CheckDataSizeFromGetDataInfo+0x1a>
 8000cdc:	2018      	movs	r0, #24
 8000cde:	4c06      	ldr	r4, [pc, #24]	@ (8000cf8 <.text_47>)
 8000ce0:	a307      	add	r3, pc, #28	@ (adr r3, 8000d00 <.text_49>)
 8000ce2:	6825      	ldr	r5, [r4, #0]
 8000ce4:	9000      	str	r0, [sp, #0]
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	2006      	movs	r0, #6
 8000cea:	47a8      	blx	r5
 8000cec:	2202      	movs	r2, #2
 8000cee:	4610      	mov	r0, r2
 8000cf0:	bd32      	pop	{r1, r4, r5, pc}
	...

08000cf4 <.text_46>:
 8000cf4:	20000544 	.word	0x20000544

08000cf8 <.text_47>:
 8000cf8:	20000000 	.word	0x20000000

08000cfc <.text_48>:
 8000cfc:	0801eacc 	.word	0x0801eacc

08000d00 <.text_49>:
 8000d00:	61746144 	.word	0x61746144
 8000d04:	7a695320 	.word	0x7a695320
 8000d08:	73692065 	.word	0x73692065
 8000d0c:	746f6e20 	.word	0x746f6e20
 8000d10:	726f6320 	.word	0x726f6320
 8000d14:	74636572 	.word	0x74636572
 8000d18:	00          	.byte	0x00
 8000d19:	00          	.byte	0x00
	...

08000d1c <USBPD_PE_SetTrace>:
 8000d1c:	0001      	movs	r1, r0
 8000d1e:	4906      	ldr	r1, [pc, #24]	@ (8000d38 <.text_5>)
 8000d20:	bf08      	it	eq
 8000d22:	f20f 0031 	addweq	r0, pc, #49	@ 0x31
 8000d26:	6008      	str	r0, [r1, #0]
 8000d28:	4770      	bx	lr

08000d2a <USBPD_PE_CheckLIB>:
 8000d2a:	4601      	mov	r1, r0
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	4a03      	ldr	r2, [pc, #12]	@ (8000d3c <.text_6>)
 8000d30:	4291      	cmp	r1, r2
 8000d32:	bf08      	it	eq
 8000d34:	2001      	moveq	r0, #1
 8000d36:	4770      	bx	lr

08000d38 <.text_5>:
 8000d38:	20000000 	.word	0x20000000

08000d3c <.text_6>:
 8000d3c:	30410004 	.word	0x30410004

08000d40 <USBPD_PE_GetMemoryConsumption>:
 8000d40:	b510      	push	{r4, lr}
 8000d42:	f000 ff14 	bl	8001b6e <USBPD_PRL_GetMemoryConsumption>
 8000d46:	4604      	mov	r4, r0
 8000d48:	f7ff fb1e 	bl	8000388 <USBPD_CAD_GetMemoryConsumption>
 8000d4c:	1904      	adds	r4, r0, r4
 8000d4e:	f504 60ff 	add.w	r0, r4, #2040	@ 0x7f8
 8000d52:	bd10      	pop	{r4, pc}

08000d54 <PE_Trace_Empty>:
 8000d54:	4770      	bx	lr
	...

08000d58 <PE_Send_CtrlMessage>:
 8000d58:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8000d5c:	9c08      	ldr	r4, [sp, #32]
 8000d5e:	4606      	mov	r6, r0
 8000d60:	4688      	mov	r8, r1
 8000d62:	4617      	mov	r7, r2
 8000d64:	461d      	mov	r5, r3
 8000d66:	f000 f81f 	bl	8000da8 <.text_3>
 8000d6a:	b190      	cbz	r0, 8000d92 <PE_Send_CtrlMessage+0x3a>
 8000d6c:	9401      	str	r4, [sp, #4]
 8000d6e:	2002      	movs	r0, #2
 8000d70:	9000      	str	r0, [sp, #0]
 8000d72:	f106 037e 	add.w	r3, r6, #126	@ 0x7e
 8000d76:	7b30      	ldrb	r0, [r6, #12]
 8000d78:	463a      	mov	r2, r7
 8000d7a:	4641      	mov	r1, r8
 8000d7c:	f000 ff2c 	bl	8001bd8 <USBPD_PRL_SendMessage>
 8000d80:	2803      	cmp	r0, #3
 8000d82:	d0f0      	beq.n	8000d66 <PE_Send_CtrlMessage+0xe>
 8000d84:	2810      	cmp	r0, #16
 8000d86:	d00d      	beq.n	8000da4 <PE_Send_CtrlMessage+0x4c>
 8000d88:	2f0d      	cmp	r7, #13
 8000d8a:	bf0c      	ite	eq
 8000d8c:	2201      	moveq	r2, #1
 8000d8e:	2200      	movne	r2, #0
 8000d90:	e002      	b.n	8000d98 <PE_Send_CtrlMessage+0x40>
 8000d92:	7370      	strb	r0, [r6, #13]
 8000d94:	2010      	movs	r0, #16
 8000d96:	e005      	b.n	8000da4 <PE_Send_CtrlMessage+0x4c>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	9500      	str	r5, [sp, #0]
 8000d9c:	4641      	mov	r1, r8
 8000d9e:	4630      	mov	r0, r6
 8000da0:	f000 fa6c 	bl	800127c <PE_CheckSendMessageStatus>
 8000da4:	e8bd 81f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, pc}

08000da8 <.text_3>:
 8000da8:	6870      	ldr	r0, [r6, #4]
 8000daa:	6801      	ldr	r1, [r0, #0]
 8000dac:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8000db0:	4770      	bx	lr

08000db2 <PE_Send_DataMessage>:
 8000db2:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000db4:	4604      	mov	r4, r0
 8000db6:	9f08      	ldr	r7, [sp, #32]
 8000db8:	460d      	mov	r5, r1
 8000dba:	4616      	mov	r6, r2
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	e010      	b.n	8000de2 <PE_Send_DataMessage+0x30>
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	eb04 0280 	add.w	r2, r4, r0, lsl #2
 8000dc6:	f8d3 c000 	ldr.w	ip, [r3]
 8000dca:	440a      	add	r2, r1
 8000dcc:	ea4f 0ec1 	mov.w	lr, r1, lsl #3
 8000dd0:	1c49      	adds	r1, r1, #1
 8000dd2:	fa2c fc0e 	lsr.w	ip, ip, lr
 8000dd6:	2904      	cmp	r1, #4
 8000dd8:	f882 c080 	strb.w	ip, [r2, #128]	@ 0x80
 8000ddc:	d3f1      	bcc.n	8000dc2 <PE_Send_DataMessage+0x10>
 8000dde:	1d1b      	adds	r3, r3, #4
 8000de0:	1c40      	adds	r0, r0, #1
 8000de2:	42b8      	cmp	r0, r7
 8000de4:	d3ec      	bcc.n	8000dc0 <PE_Send_DataMessage+0xe>
 8000de6:	6860      	ldr	r0, [r4, #4]
 8000de8:	f7ff ffdf 	bl	8000daa <.text_3+0x2>
 8000dec:	b1d8      	cbz	r0, 8000e26 <PE_Send_DataMessage+0x74>
 8000dee:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 8000df2:	9001      	str	r0, [sp, #4]
 8000df4:	f104 037e 	add.w	r3, r4, #126	@ 0x7e
 8000df8:	00b8      	lsls	r0, r7, #2
 8000dfa:	1c80      	adds	r0, r0, #2
 8000dfc:	b280      	uxth	r0, r0
 8000dfe:	9000      	str	r0, [sp, #0]
 8000e00:	4632      	mov	r2, r6
 8000e02:	7b20      	ldrb	r0, [r4, #12]
 8000e04:	4629      	mov	r1, r5
 8000e06:	f000 fee7 	bl	8001bd8 <USBPD_PRL_SendMessage>
 8000e0a:	2803      	cmp	r0, #3
 8000e0c:	d0eb      	beq.n	8000de6 <PE_Send_DataMessage+0x34>
 8000e0e:	2810      	cmp	r0, #16
 8000e10:	d008      	beq.n	8000e24 <PE_Send_DataMessage+0x72>
 8000e12:	f89d 1024 	ldrb.w	r1, [sp, #36]	@ 0x24
 8000e16:	9100      	str	r1, [sp, #0]
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	4629      	mov	r1, r5
 8000e1e:	4620      	mov	r0, r4
 8000e20:	f000 fa2c 	bl	800127c <PE_CheckSendMessageStatus>
 8000e24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000e26:	2010      	movs	r0, #16
 8000e28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000e2a <PE_Check_ExtendedMessage>:
 8000e2a:	b570      	push	{r4, r5, r6, lr}
 8000e2c:	4604      	mov	r4, r0
 8000e2e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000e30:	7881      	ldrb	r1, [r0, #2]
 8000e32:	78c0      	ldrb	r0, [r0, #3]
 8000e34:	eb01 2200 	add.w	r2, r1, r0, lsl #8
 8000e38:	f104 0174 	add.w	r1, r4, #116	@ 0x74
 8000e3c:	800a      	strh	r2, [r1, #0]
 8000e3e:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8000e42:	f000 001f 	and.w	r0, r0, #31
 8000e46:	7088      	strb	r0, [r1, #2]
 8000e48:	f3c2 20c3 	ubfx	r0, r2, #11, #4
 8000e4c:	2800      	cmp	r0, #0
 8000e4e:	bf1e      	ittt	ne
 8000e50:	f3c2 2080 	ubfxne	r0, r2, #10, #1
 8000e54:	2800      	cmpne	r0, #0
 8000e56:	2034      	movne	r0, #52	@ 0x34
 8000e58:	d13d      	bne.n	8000ed6 <PE_Check_ExtendedMessage+0xac>
 8000e5a:	0410      	lsls	r0, r2, #16
 8000e5c:	0fc0      	lsrs	r0, r0, #31
 8000e5e:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8000e62:	d10d      	bne.n	8000e80 <PE_Check_ExtendedMessage+0x56>
 8000e64:	f8a4 32a4 	strh.w	r3, [r4, #676]	@ 0x2a4
 8000e68:	f8b4 22a4 	ldrh.w	r2, [r4, #676]	@ 0x2a4
 8000e6c:	4290      	cmp	r0, r2
 8000e6e:	d21c      	bcs.n	8000eaa <PE_Check_ExtendedMessage+0x80>
 8000e70:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000e72:	4403      	add	r3, r0
 8000e74:	1825      	adds	r5, r4, r0
 8000e76:	791a      	ldrb	r2, [r3, #4]
 8000e78:	f885 209c 	strb.w	r2, [r5, #156]	@ 0x9c
 8000e7c:	1c40      	adds	r0, r0, #1
 8000e7e:	e7f3      	b.n	8000e68 <PE_Check_ExtendedMessage+0x3e>
 8000e80:	f412 4ff8 	tst.w	r2, #31744	@ 0x7c00
 8000e84:	d106      	bne.n	8000e94 <PE_Check_ExtendedMessage+0x6a>
 8000e86:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 8000e88:	f3c0 3002 	ubfx	r0, r0, #12, #3
 8000e8c:	2807      	cmp	r0, #7
 8000e8e:	bf28      	it	cs
 8000e90:	2b1b      	cmpcs	r3, #27
 8000e92:	d30a      	bcc.n	8000eaa <PE_Check_ExtendedMessage+0x80>
 8000e94:	f3c2 2080 	ubfx	r0, r2, #10, #1
 8000e98:	b938      	cbnz	r0, 8000eaa <PE_Check_ExtendedMessage+0x80>
 8000e9a:	f8b4 02a4 	ldrh.w	r0, [r4, #676]	@ 0x2a4
 8000e9e:	4298      	cmp	r0, r3
 8000ea0:	d203      	bcs.n	8000eaa <PE_Check_ExtendedMessage+0x80>
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	8361      	strh	r1, [r4, #26]
 8000ea6:	2037      	movs	r0, #55	@ 0x37
 8000ea8:	e015      	b.n	8000ed6 <PE_Check_ExtendedMessage+0xac>
 8000eaa:	7e20      	ldrb	r0, [r4, #24]
 8000eac:	b1a8      	cbz	r0, 8000eda <PE_Check_ExtendedMessage+0xb0>
 8000eae:	7888      	ldrb	r0, [r1, #2]
 8000eb0:	280f      	cmp	r0, #15
 8000eb2:	d10f      	bne.n	8000ed4 <PE_Check_ExtendedMessage+0xaa>
 8000eb4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000eb6:	68a5      	ldr	r5, [r4, #8]
 8000eb8:	69ae      	ldr	r6, [r5, #24]
 8000eba:	1d02      	adds	r2, r0, #4
 8000ebc:	7b20      	ldrb	r0, [r4, #12]
 8000ebe:	2318      	movs	r3, #24
 8000ec0:	2113      	movs	r1, #19
 8000ec2:	47b0      	blx	r6
 8000ec4:	2003      	movs	r0, #3
 8000ec6:	7360      	strb	r0, [r4, #13]
 8000ec8:	2162      	movs	r1, #98	@ 0x62
 8000eca:	7b20      	ldrb	r0, [r4, #12]
 8000ecc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8000ed0:	f7ff bad7 	b.w	8000482 <USBPD_PE_Notification>
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	7360      	strb	r0, [r4, #13]
 8000ed8:	bd70      	pop	{r4, r5, r6, pc}
 8000eda:	2101      	movs	r1, #1
 8000edc:	7361      	strb	r1, [r4, #13]
 8000ede:	bd70      	pop	{r4, r5, r6, pc}

08000ee0 <PE_Send_ExtendedMessage>:
 8000ee0:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8000ee4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8000ee6:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8000ee8:	4606      	mov	r6, r0
 8000eea:	460f      	mov	r7, r1
 8000eec:	4690      	mov	r8, r2
 8000eee:	4699      	mov	r9, r3
 8000ef0:	f7ff ff5a 	bl	8000da8 <.text_3>
 8000ef4:	b1b8      	cbz	r0, 8000f26 <PE_Send_ExtendedMessage+0x46>
 8000ef6:	9501      	str	r5, [sp, #4]
 8000ef8:	9400      	str	r4, [sp, #0]
 8000efa:	464b      	mov	r3, r9
 8000efc:	7b30      	ldrb	r0, [r6, #12]
 8000efe:	f048 0280 	orr.w	r2, r8, #128	@ 0x80
 8000f02:	4639      	mov	r1, r7
 8000f04:	f000 fe68 	bl	8001bd8 <USBPD_PRL_SendMessage>
 8000f08:	2803      	cmp	r0, #3
 8000f0a:	d0f1      	beq.n	8000ef0 <PE_Send_ExtendedMessage+0x10>
 8000f0c:	2810      	cmp	r0, #16
 8000f0e:	d008      	beq.n	8000f22 <PE_Send_ExtendedMessage+0x42>
 8000f10:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 8000f14:	9100      	str	r1, [sp, #0]
 8000f16:	4603      	mov	r3, r0
 8000f18:	2200      	movs	r2, #0
 8000f1a:	4639      	mov	r1, r7
 8000f1c:	4630      	mov	r0, r6
 8000f1e:	f000 f9ad 	bl	800127c <PE_CheckSendMessageStatus>
 8000f22:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8000f26:	2011      	movs	r0, #17
 8000f28:	7370      	strb	r0, [r6, #13]
 8000f2a:	2010      	movs	r0, #16
 8000f2c:	e7f9      	b.n	8000f22 <PE_Send_ExtendedMessage+0x42>

08000f2e <PE_SubStateMachine_ExtendedMessages>:
 8000f2e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000f32:	2602      	movs	r6, #2
 8000f34:	4604      	mov	r4, r0
 8000f36:	f104 0182 	add.w	r1, r4, #130	@ 0x82
 8000f3a:	7b63      	ldrb	r3, [r4, #13]
 8000f3c:	2b31      	cmp	r3, #49	@ 0x31
 8000f3e:	f504 72d0 	add.w	r2, r4, #416	@ 0x1a0
 8000f42:	f104 0574 	add.w	r5, r4, #116	@ 0x74
 8000f46:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8000f4a:	f504 7729 	add.w	r7, r4, #676	@ 0x2a4
 8000f4e:	f248 001b 	movw	r0, #32795	@ 0x801b
 8000f52:	d010      	beq.n	8000f76 <PE_SubStateMachine_ExtendedMessages+0x48>
 8000f54:	2b33      	cmp	r3, #51	@ 0x33
 8000f56:	d004      	beq.n	8000f62 <PE_SubStateMachine_ExtendedMessages+0x34>
 8000f58:	2b34      	cmp	r3, #52	@ 0x34
 8000f5a:	d03a      	beq.n	8000fd2 <PE_SubStateMachine_ExtendedMessages+0xa4>
 8000f5c:	2b35      	cmp	r3, #53	@ 0x35
 8000f5e:	d066      	beq.n	800102e <PE_SubStateMachine_ExtendedMessages+0x100>
 8000f60:	2b36      	cmp	r3, #54	@ 0x36
 8000f62:	d07b      	beq.n	800105c <PE_SubStateMachine_ExtendedMessages+0x12e>
 8000f64:	2b37      	cmp	r3, #55	@ 0x37
 8000f66:	d07d      	beq.n	8001064 <PE_SubStateMachine_ExtendedMessages+0x136>
 8000f68:	2b38      	cmp	r3, #56	@ 0x38
 8000f6a:	bf01      	itttt	eq
 8000f6c:	2003      	moveq	r0, #3
 8000f6e:	7360      	strbeq	r0, [r4, #13]
 8000f70:	2600      	moveq	r6, #0
 8000f72:	803e      	strheq	r6, [r7, #0]
 8000f74:	e0a5      	b.n	80010c2 <PE_SubStateMachine_ExtendedMessages+0x194>
 8000f76:	2300      	movs	r3, #0
 8000f78:	803b      	strh	r3, [r7, #0]
 8000f7a:	736b      	strb	r3, [r5, #13]
 8000f7c:	732b      	strb	r3, [r5, #12]
 8000f7e:	8878      	ldrh	r0, [r7, #2]
 8000f80:	281a      	cmp	r0, #26
 8000f82:	4618      	mov	r0, r3
 8000f84:	d906      	bls.n	8000f94 <PE_SubStateMachine_ExtendedMessages+0x66>
 8000f86:	f000 f8a0 	bl	80010ca <.text_8>
 8000f8a:	281a      	cmp	r0, #26
 8000f8c:	d3fb      	bcc.n	8000f86 <PE_SubStateMachine_ExtendedMessages+0x58>
 8000f8e:	e005      	b.n	8000f9c <PE_SubStateMachine_ExtendedMessages+0x6e>
 8000f90:	f000 f89b 	bl	80010ca <.text_8>
 8000f94:	f8b7 c002 	ldrh.w	ip, [r7, #2]
 8000f98:	4560      	cmp	r0, ip
 8000f9a:	d3f9      	bcc.n	8000f90 <PE_SubStateMachine_ExtendedMessages+0x62>
 8000f9c:	6920      	ldr	r0, [r4, #16]
 8000f9e:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8000fa2:	2800      	cmp	r0, #0
 8000fa4:	bf1a      	itte	ne
 8000fa6:	2302      	movne	r3, #2
 8000fa8:	2033      	movne	r0, #51	@ 0x33
 8000faa:	2003      	moveq	r0, #3
 8000fac:	9001      	str	r0, [sp, #4]
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	f104 037e 	add.w	r3, r4, #126	@ 0x7e
 8000fb4:	8878      	ldrh	r0, [r7, #2]
 8000fb6:	1d00      	adds	r0, r0, #4
 8000fb8:	b280      	uxth	r0, r0
 8000fba:	9000      	str	r0, [sp, #0]
 8000fbc:	78ea      	ldrb	r2, [r5, #3]
 8000fbe:	f898 1003 	ldrb.w	r1, [r8, #3]
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f7ff ff8c 	bl	8000ee0 <PE_Send_ExtendedMessage>
 8000fc8:	2800      	cmp	r0, #0
 8000fca:	d17a      	bne.n	80010c2 <PE_SubStateMachine_ExtendedMessages+0x194>
 8000fcc:	7968      	ldrb	r0, [r5, #5]
 8000fce:	7620      	strb	r0, [r4, #24]
 8000fd0:	e077      	b.n	80010c2 <PE_SubStateMachine_ExtendedMessages+0x194>
 8000fd2:	882b      	ldrh	r3, [r5, #0]
 8000fd4:	887e      	ldrh	r6, [r7, #2]
 8000fd6:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 8000fda:	201a      	movs	r0, #26
 8000fdc:	4343      	muls	r3, r0
 8000fde:	42b3      	cmp	r3, r6
 8000fe0:	da04      	bge.n	8000fec <PE_SubStateMachine_ExtendedMessages+0xbe>
 8000fe2:	8828      	ldrh	r0, [r5, #0]
 8000fe4:	f3c0 20c3 	ubfx	r0, r0, #11, #4
 8000fe8:	280a      	cmp	r0, #10
 8000fea:	d301      	bcc.n	8000ff0 <PE_SubStateMachine_ExtendedMessages+0xc2>
 8000fec:	2003      	movs	r0, #3
 8000fee:	e01b      	b.n	8001028 <PE_SubStateMachine_ExtendedMessages+0xfa>
 8000ff0:	1af0      	subs	r0, r6, r3
 8000ff2:	281a      	cmp	r0, #26
 8000ff4:	bf3a      	itte	cc
 8000ff6:	1af6      	subcc	r6, r6, r3
 8000ff8:	b2f6      	uxtbcc	r6, r6
 8000ffa:	261a      	movcs	r6, #26
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	e006      	b.n	800100e <PE_SubStateMachine_ExtendedMessages+0xe0>
 8001000:	eb00 0803 	add.w	r8, r0, r3
 8001004:	f812 8008 	ldrb.w	r8, [r2, r8]
 8001008:	f801 8000 	strb.w	r8, [r1, r0]
 800100c:	1c40      	adds	r0, r0, #1
 800100e:	42b0      	cmp	r0, r6
 8001010:	d3f6      	bcc.n	8001000 <PE_SubStateMachine_ExtendedMessages+0xd2>
 8001012:	8829      	ldrh	r1, [r5, #0]
 8001014:	887a      	ldrh	r2, [r7, #2]
 8001016:	7b20      	ldrb	r0, [r4, #12]
 8001018:	0ac9      	lsrs	r1, r1, #11
 800101a:	f104 037e 	add.w	r3, r4, #126	@ 0x7e
 800101e:	f001 010f 	and.w	r1, r1, #15
 8001022:	f001 fa44 	bl	80024ae <USBPD_PRL_PrepareExtendedTxChunkSending>
 8001026:	2035      	movs	r0, #53	@ 0x35
 8001028:	7360      	strb	r0, [r4, #13]
 800102a:	2600      	movs	r6, #0
 800102c:	e049      	b.n	80010c2 <PE_SubStateMachine_ExtendedMessages+0x194>
 800102e:	6920      	ldr	r0, [r4, #16]
 8001030:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8001034:	2800      	cmp	r0, #0
 8001036:	bf14      	ite	ne
 8001038:	2036      	movne	r0, #54	@ 0x36
 800103a:	2003      	moveq	r0, #3
 800103c:	2100      	movs	r1, #0
 800103e:	9001      	str	r0, [sp, #4]
 8001040:	9102      	str	r1, [sp, #8]
 8001042:	f104 037e 	add.w	r3, r4, #126	@ 0x7e
 8001046:	8878      	ldrh	r0, [r7, #2]
 8001048:	9000      	str	r0, [sp, #0]
 800104a:	78ea      	ldrb	r2, [r5, #3]
 800104c:	f898 1000 	ldrb.w	r1, [r8]
 8001050:	4620      	mov	r0, r4
 8001052:	f7ff ff45 	bl	8000ee0 <PE_Send_ExtendedMessage>
 8001056:	2000      	movs	r0, #0
 8001058:	8038      	strh	r0, [r7, #0]
 800105a:	e032      	b.n	80010c2 <PE_SubStateMachine_ExtendedMessages+0x194>
 800105c:	8360      	strh	r0, [r4, #26]
 800105e:	261b      	movs	r6, #27
 8001060:	2039      	movs	r0, #57	@ 0x39
 8001062:	e004      	b.n	800106e <PE_SubStateMachine_ExtendedMessages+0x140>
 8001064:	8b61      	ldrh	r1, [r4, #26]
 8001066:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800106a:	d102      	bne.n	8001072 <PE_SubStateMachine_ExtendedMessages+0x144>
 800106c:	200f      	movs	r0, #15
 800106e:	7360      	strb	r0, [r4, #13]
 8001070:	e027      	b.n	80010c2 <PE_SubStateMachine_ExtendedMessages+0x194>
 8001072:	8360      	strh	r0, [r4, #26]
 8001074:	f104 017e 	add.w	r1, r4, #126	@ 0x7e
 8001078:	7b20      	ldrb	r0, [r4, #12]
 800107a:	f001 fa3c 	bl	80024f6 <USBPD_PRL_PrepareChunkRequest>
 800107e:	261b      	movs	r6, #27
 8001080:	6860      	ldr	r0, [r4, #4]
 8001082:	f7ff fe92 	bl	8000daa <.text_3+0x2>
 8001086:	b188      	cbz	r0, 80010ac <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001088:	2000      	movs	r0, #0
 800108a:	2106      	movs	r1, #6
 800108c:	9001      	str	r0, [sp, #4]
 800108e:	9100      	str	r1, [sp, #0]
 8001090:	f104 037e 	add.w	r3, r4, #126	@ 0x7e
 8001094:	78aa      	ldrb	r2, [r5, #2]
 8001096:	f898 1000 	ldrb.w	r1, [r8]
 800109a:	7b20      	ldrb	r0, [r4, #12]
 800109c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010a0:	f000 fd9a 	bl	8001bd8 <USBPD_PRL_SendMessage>
 80010a4:	2803      	cmp	r0, #3
 80010a6:	4603      	mov	r3, r0
 80010a8:	d0ea      	beq.n	8001080 <PE_SubStateMachine_ExtendedMessages+0x152>
 80010aa:	e002      	b.n	80010b2 <PE_SubStateMachine_ExtendedMessages+0x184>
 80010ac:	2011      	movs	r0, #17
 80010ae:	7360      	strb	r0, [r4, #13]
 80010b0:	2310      	movs	r3, #16
 80010b2:	2039      	movs	r0, #57	@ 0x39
 80010b4:	9000      	str	r0, [sp, #0]
 80010b6:	2200      	movs	r2, #0
 80010b8:	f898 1000 	ldrb.w	r1, [r8]
 80010bc:	4620      	mov	r0, r4
 80010be:	f000 f8dd 	bl	800127c <PE_CheckSendMessageStatus>
 80010c2:	4630      	mov	r0, r6
 80010c4:	b004      	add	sp, #16
 80010c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080010ca <.text_8>:
 80010ca:	f812 c000 	ldrb.w	ip, [r2, r0]
 80010ce:	f801 c000 	strb.w	ip, [r1, r0]
 80010d2:	1c40      	adds	r0, r0, #1
 80010d4:	4770      	bx	lr

080010d6 <PE_ManageRXEvent>:
 80010d6:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 80010da:	780a      	ldrb	r2, [r1, #0]
 80010dc:	704a      	strb	r2, [r1, #1]
 80010de:	888a      	ldrh	r2, [r1, #4]
 80010e0:	0bd1      	lsrs	r1, r2, #15
 80010e2:	bf18      	it	ne
 80010e4:	f7ff bea1 	bne.w	8000e2a <PE_Check_ExtendedMessage>
 80010e8:	f412 4f70 	tst.w	r2, #61440	@ 0xf000
 80010ec:	bf08      	it	eq
 80010ee:	f000 b801 	beq.w	80010f4 <PE_Check_ControlMessage>
 80010f2:	e05d      	b.n	80011b0 <PE_Check_DataMessage>

080010f4 <PE_Check_ControlMessage>:
 80010f4:	b510      	push	{r4, lr}
 80010f6:	4604      	mov	r4, r0
 80010f8:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 80010fc:	f000 001f 	and.w	r0, r0, #31
 8001100:	1e40      	subs	r0, r0, #1
 8001102:	2817      	cmp	r0, #23
 8001104:	d84b      	bhi.n	800119e <PE_Check_ControlMessage+0xaa>
 8001106:	e8df f000 	tbb	[pc, r0]
 800110a:	0c52      	.short	0x0c52
 800110c:	481c4848 	.word	0x481c4848
 8001110:	4a4a2c1e 	.word	0x4a4a2c1e
 8001114:	4a14484a 	.word	0x4a14484a
 8001118:	4a4a424a 	.word	0x4a4a424a
 800111c:	384a4a4a 	.word	0x384a4a4a
 8001120:	3e4a      	.short	0x3e4a
 8001122:	2202      	movs	r2, #2
 8001124:	7622      	strb	r2, [r4, #24]
 8001126:	212b      	movs	r1, #43	@ 0x2b
 8001128:	7b20      	ldrb	r0, [r4, #12]
 800112a:	f7ff f9aa 	bl	8000482 <USBPD_PE_Notification>
 800112e:	2198      	movs	r1, #152	@ 0x98
 8001130:	e03c      	b.n	80011ac <PE_Check_ControlMessage+0xb8>
 8001132:	2003      	movs	r0, #3
 8001134:	7620      	strb	r0, [r4, #24]
 8001136:	2132      	movs	r1, #50	@ 0x32
 8001138:	7b20      	ldrb	r0, [r4, #12]
 800113a:	f7ff f9a2 	bl	8000482 <USBPD_PE_Notification>
 800113e:	2010      	movs	r0, #16
 8001140:	e031      	b.n	80011a6 <PE_Check_ControlMessage+0xb2>
 8001142:	2133      	movs	r1, #51	@ 0x33
 8001144:	e024      	b.n	8001190 <PE_Check_ControlMessage+0x9c>
 8001146:	2006      	movs	r0, #6
 8001148:	7620      	strb	r0, [r4, #24]
 800114a:	6820      	ldr	r0, [r4, #0]
 800114c:	6841      	ldr	r1, [r0, #4]
 800114e:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8001152:	2800      	cmp	r0, #0
 8001154:	d023      	beq.n	800119e <PE_Check_ControlMessage+0xaa>
 8001156:	7b20      	ldrb	r0, [r4, #12]
 8001158:	210c      	movs	r1, #12
 800115a:	f7ff f992 	bl	8000482 <USBPD_PE_Notification>
 800115e:	204c      	movs	r0, #76	@ 0x4c
 8001160:	e021      	b.n	80011a6 <PE_Check_ControlMessage+0xb2>
 8001162:	6860      	ldr	r0, [r4, #4]
 8001164:	6801      	ldr	r1, [r0, #0]
 8001166:	f3c1 2002 	ubfx	r0, r1, #8, #3
 800116a:	2803      	cmp	r0, #3
 800116c:	d117      	bne.n	800119e <PE_Check_ControlMessage+0xaa>
 800116e:	211d      	movs	r1, #29
 8001170:	7361      	strb	r1, [r4, #13]
 8001172:	2007      	movs	r0, #7
 8001174:	7620      	strb	r0, [r4, #24]
 8001176:	2106      	movs	r1, #6
 8001178:	e00a      	b.n	8001190 <PE_Check_ControlMessage+0x9c>
 800117a:	2164      	movs	r1, #100	@ 0x64
 800117c:	7361      	strb	r1, [r4, #13]
 800117e:	205f      	movs	r0, #95	@ 0x5f
 8001180:	7620      	strb	r0, [r4, #24]
 8001182:	2160      	movs	r1, #96	@ 0x60
 8001184:	e004      	b.n	8001190 <PE_Check_ControlMessage+0x9c>
 8001186:	200f      	movs	r0, #15
 8001188:	7620      	strb	r0, [r4, #24]
 800118a:	214b      	movs	r1, #75	@ 0x4b
 800118c:	e00e      	b.n	80011ac <PE_Check_ControlMessage+0xb8>
 800118e:	2159      	movs	r1, #89	@ 0x59
 8001190:	7b20      	ldrb	r0, [r4, #12]
 8001192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001196:	f7ff b974 	b.w	8000482 <USBPD_PE_Notification>
 800119a:	2011      	movs	r0, #17
 800119c:	e003      	b.n	80011a6 <PE_Check_ControlMessage+0xb2>
 800119e:	f000 f867 	bl	8001270 <.text_12>
 80011a2:	d102      	bne.n	80011aa <PE_Check_ControlMessage+0xb6>
 80011a4:	2001      	movs	r0, #1
 80011a6:	7360      	strb	r0, [r4, #13]
 80011a8:	bd10      	pop	{r4, pc}
 80011aa:	212a      	movs	r1, #42	@ 0x2a
 80011ac:	7361      	strb	r1, [r4, #13]
 80011ae:	bd10      	pop	{r4, pc}

080011b0 <PE_Check_DataMessage>:
 80011b0:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80011b2:	4604      	mov	r4, r0
 80011b4:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 80011b6:	f000 011f 	and.w	r1, r0, #31
 80011ba:	2901      	cmp	r1, #1
 80011bc:	d00a      	beq.n	80011d4 <PE_Check_DataMessage+0x24>
 80011be:	2903      	cmp	r1, #3
 80011c0:	d01a      	beq.n	80011f8 <PE_Check_DataMessage+0x48>
 80011c2:	2906      	cmp	r1, #6
 80011c4:	d04e      	beq.n	8001264 <PE_Check_DataMessage+0xb4>
 80011c6:	2907      	cmp	r1, #7
 80011c8:	d04a      	beq.n	8001260 <PE_Check_DataMessage+0xb0>
 80011ca:	290a      	cmp	r1, #10
 80011cc:	d04a      	beq.n	8001264 <PE_Check_DataMessage+0xb4>
 80011ce:	290f      	cmp	r1, #15
 80011d0:	d043      	beq.n	800125a <PE_Check_DataMessage+0xaa>
 80011d2:	e04a      	b.n	800126a <PE_Check_DataMessage+0xba>
 80011d4:	f3c0 1181 	ubfx	r1, r0, #6, #2
 80011d8:	7b20      	ldrb	r0, [r4, #12]
 80011da:	f7ff fb4e 	bl	800087a <PE_ExtRevisionInteroperability>
 80011de:	68a5      	ldr	r5, [r4, #8]
 80011e0:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 80011e2:	69ae      	ldr	r6, [r5, #24]
 80011e4:	f3c0 3302 	ubfx	r3, r0, #12, #3
 80011e8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80011ea:	1c82      	adds	r2, r0, #2
 80011ec:	7b20      	ldrb	r0, [r4, #12]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	2104      	movs	r1, #4
 80011f2:	47b0      	blx	r6
 80011f4:	2044      	movs	r0, #68	@ 0x44
 80011f6:	e039      	b.n	800126c <PE_Check_DataMessage+0xbc>
 80011f8:	2100      	movs	r1, #0
 80011fa:	9101      	str	r1, [sp, #4]
 80011fc:	9100      	str	r1, [sp, #0]
 80011fe:	466b      	mov	r3, sp
 8001200:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001202:	7881      	ldrb	r1, [r0, #2]
 8001204:	78c2      	ldrb	r2, [r0, #3]
 8001206:	68a6      	ldr	r6, [r4, #8]
 8001208:	6977      	ldr	r7, [r6, #20]
 800120a:	eb01 2502 	add.w	r5, r1, r2, lsl #8
 800120e:	7901      	ldrb	r1, [r0, #4]
 8001210:	7940      	ldrb	r0, [r0, #5]
 8001212:	eb05 4501 	add.w	r5, r5, r1, lsl #16
 8001216:	eb05 6500 	add.w	r5, r5, r0, lsl #24
 800121a:	7b20      	ldrb	r0, [r4, #12]
 800121c:	aa01      	add	r2, sp, #4
 800121e:	2103      	movs	r1, #3
 8001220:	47b8      	blx	r7
 8001222:	9800      	ldr	r0, [sp, #0]
 8001224:	2104      	movs	r1, #4
 8001226:	f7ff fd55 	bl	8000cd4 <PE_CheckDataSizeFromGetDataInfo>
 800122a:	2800      	cmp	r0, #0
 800122c:	bf01      	itttt	eq
 800122e:	6860      	ldreq	r0, [r4, #4]
 8001230:	6801      	ldreq	r1, [r0, #0]
 8001232:	f3c1 2002 	ubfxeq	r0, r1, #8, #3
 8001236:	2803      	cmpeq	r0, #3
 8001238:	d10d      	bne.n	8001256 <PE_Check_DataMessage+0xa6>
 800123a:	9801      	ldr	r0, [sp, #4]
 800123c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001240:	4288      	cmp	r0, r1
 8001242:	d108      	bne.n	8001256 <PE_Check_DataMessage+0xa6>
 8001244:	0f2d      	lsrs	r5, r5, #28
 8001246:	2d05      	cmp	r5, #5
 8001248:	d003      	beq.n	8001252 <PE_Check_DataMessage+0xa2>
 800124a:	2d08      	cmp	r5, #8
 800124c:	d10f      	bne.n	800126e <PE_Check_DataMessage+0xbe>
 800124e:	2029      	movs	r0, #41	@ 0x29
 8001250:	e00c      	b.n	800126c <PE_Check_DataMessage+0xbc>
 8001252:	2127      	movs	r1, #39	@ 0x27
 8001254:	e007      	b.n	8001266 <PE_Check_DataMessage+0xb6>
 8001256:	2003      	movs	r0, #3
 8001258:	e008      	b.n	800126c <PE_Check_DataMessage+0xbc>
 800125a:	f000 f809 	bl	8001270 <.text_12>
 800125e:	d106      	bne.n	800126e <PE_Check_DataMessage+0xbe>
 8001260:	2001      	movs	r0, #1
 8001262:	e003      	b.n	800126c <PE_Check_DataMessage+0xbc>
 8001264:	2101      	movs	r1, #1
 8001266:	7361      	strb	r1, [r4, #13]
 8001268:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800126a:	2011      	movs	r0, #17
 800126c:	7360      	strb	r0, [r4, #13]
 800126e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001270 <.text_12>:
 8001270:	6860      	ldr	r0, [r4, #4]
 8001272:	7801      	ldrb	r1, [r0, #0]
 8001274:	f001 0103 	and.w	r1, r1, #3
 8001278:	2902      	cmp	r1, #2
 800127a:	4770      	bx	lr

0800127c <PE_CheckSendMessageStatus>:
 800127c:	b510      	push	{r4, lr}
 800127e:	2110      	movs	r1, #16
 8001280:	2b05      	cmp	r3, #5
 8001282:	d007      	beq.n	8001294 <PE_CheckSendMessageStatus+0x18>
 8001284:	2b06      	cmp	r3, #6
 8001286:	d00d      	beq.n	80012a4 <PE_CheckSendMessageStatus+0x28>
 8001288:	2b07      	cmp	r3, #7
 800128a:	d010      	beq.n	80012ae <PE_CheckSendMessageStatus+0x32>
 800128c:	2b09      	cmp	r3, #9
 800128e:	bf08      	it	eq
 8001290:	2109      	moveq	r1, #9
 8001292:	e021      	b.n	80012d8 <PE_CheckSendMessageStatus+0x5c>
 8001294:	9902      	ldr	r1, [sp, #8]
 8001296:	7341      	strb	r1, [r0, #13]
 8001298:	6901      	ldr	r1, [r0, #16]
 800129a:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 800129e:	6101      	str	r1, [r0, #16]
 80012a0:	2100      	movs	r1, #0
 80012a2:	e019      	b.n	80012d8 <PE_CheckSendMessageStatus+0x5c>
 80012a4:	6902      	ldr	r2, [r0, #16]
 80012a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80012aa:	6102      	str	r2, [r0, #16]
 80012ac:	e014      	b.n	80012d8 <PE_CheckSendMessageStatus+0x5c>
 80012ae:	6843      	ldr	r3, [r0, #4]
 80012b0:	681c      	ldr	r4, [r3, #0]
 80012b2:	f3c4 2302 	ubfx	r3, r4, #8, #3
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d003      	beq.n	80012c2 <PE_CheckSendMessageStatus+0x46>
 80012ba:	2a01      	cmp	r2, #1
 80012bc:	d10a      	bne.n	80012d4 <PE_CheckSendMessageStatus+0x58>
 80012be:	220f      	movs	r2, #15
 80012c0:	e009      	b.n	80012d6 <PE_CheckSendMessageStatus+0x5a>
 80012c2:	2a00      	cmp	r2, #0
 80012c4:	d1fb      	bne.n	80012be <PE_CheckSendMessageStatus+0x42>
 80012c6:	6883      	ldr	r3, [r0, #8]
 80012c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ca:	2a00      	cmp	r2, #0
 80012cc:	d0f7      	beq.n	80012be <PE_CheckSendMessageStatus+0x42>
 80012ce:	2392      	movs	r3, #146	@ 0x92
 80012d0:	7343      	strb	r3, [r0, #13]
 80012d2:	e001      	b.n	80012d8 <PE_CheckSendMessageStatus+0x5c>
 80012d4:	2211      	movs	r2, #17
 80012d6:	7342      	strb	r2, [r0, #13]
 80012d8:	4608      	mov	r0, r1
 80012da:	bd10      	pop	{r4, pc}

080012dc <USBPD_PE_StateMachine_SNK>:
 80012dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012e0:	4604      	mov	r4, r0
 80012e2:	f8df 081c 	ldr.w	r0, [pc, #2076]	@ 8001b00 <.text_15>
 80012e6:	b084      	sub	sp, #16
 80012e8:	4621      	mov	r1, r4
 80012ea:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80012ee:	7b68      	ldrb	r0, [r5, #13]
 80012f0:	2848      	cmp	r0, #72	@ 0x48
 80012f2:	d12e      	bne.n	8001352 <USBPD_PE_StateMachine_SNK+0x76>
 80012f4:	4628      	mov	r0, r5
 80012f6:	f7ff faa2 	bl	800083e <PE_Reset_ZI>
 80012fa:	4628      	mov	r0, r5
 80012fc:	f7ff fab9 	bl	8000872 <PE_Reset_Counter>
 8001300:	6828      	ldr	r0, [r5, #0]
 8001302:	7903      	ldrb	r3, [r0, #4]
 8001304:	7b28      	ldrb	r0, [r5, #12]
 8001306:	f003 0303 	and.w	r3, r3, #3
 800130a:	2200      	movs	r2, #0
 800130c:	2100      	movs	r1, #0
 800130e:	f000 fc30 	bl	8001b72 <USBPD_PRL_SetHeader>
 8001312:	6868      	ldr	r0, [r5, #4]
 8001314:	6801      	ldr	r1, [r0, #0]
 8001316:	f021 0108 	bic.w	r1, r1, #8
 800131a:	6001      	str	r1, [r0, #0]
 800131c:	6828      	ldr	r0, [r5, #0]
 800131e:	6841      	ldr	r1, [r0, #4]
 8001320:	6868      	ldr	r0, [r5, #4]
 8001322:	6802      	ldr	r2, [r0, #0]
 8001324:	f361 0201 	bfi	r2, r1, #0, #2
 8001328:	6002      	str	r2, [r0, #0]
 800132a:	7b28      	ldrb	r0, [r5, #12]
 800132c:	f000 feb4 	bl	8002098 <USBPD_PRL_Reset>
 8001330:	7ba9      	ldrb	r1, [r5, #14]
 8001332:	203e      	movs	r0, #62	@ 0x3e
 8001334:	293e      	cmp	r1, #62	@ 0x3e
 8001336:	7368      	strb	r0, [r5, #13]
 8001338:	d00b      	beq.n	8001352 <USBPD_PE_StateMachine_SNK+0x76>
 800133a:	73a8      	strb	r0, [r5, #14]
 800133c:	2100      	movs	r1, #0
 800133e:	9100      	str	r1, [sp, #0]
 8001340:	2300      	movs	r3, #0
 8001342:	f8df 67c0 	ldr.w	r6, [pc, #1984]	@ 8001b04 <.text_16>
 8001346:	7b29      	ldrb	r1, [r5, #12]
 8001348:	f8d6 a000 	ldr.w	sl, [r6]
 800134c:	223e      	movs	r2, #62	@ 0x3e
 800134e:	2004      	movs	r0, #4
 8001350:	47d0      	blx	sl
 8001352:	6928      	ldr	r0, [r5, #16]
 8001354:	f3c0 4080 	ubfx	r0, r0, #18, #1
 8001358:	b130      	cbz	r0, 8001368 <USBPD_PE_StateMachine_SNK+0x8c>
 800135a:	6928      	ldr	r0, [r5, #16]
 800135c:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 8001360:	6128      	str	r0, [r5, #16]
 8001362:	2164      	movs	r1, #100	@ 0x64
 8001364:	f000 fb50 	bl	8001a08 <.text_12>
 8001368:	4628      	mov	r0, r5
 800136a:	f7ff f973 	bl	8000654 <PE_Get_RxEvent>
 800136e:	2803      	cmp	r0, #3
 8001370:	f88d 000c 	strb.w	r0, [sp, #12]
 8001374:	d103      	bne.n	800137e <USBPD_PE_StateMachine_SNK+0xa2>
 8001376:	2001      	movs	r0, #1
 8001378:	b005      	add	sp, #20
 800137a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800137e:	f88d 400d 	strb.w	r4, [sp, #13]
 8001382:	f248 18f4 	movw	r8, #33268	@ 0x81f4
 8001386:	f105 0978 	add.w	r9, r5, #120	@ 0x78
 800138a:	f248 0b1b 	movw	fp, #32795	@ 0x801b
 800138e:	6868      	ldr	r0, [r5, #4]
 8001390:	6801      	ldr	r1, [r0, #0]
 8001392:	2402      	movs	r4, #2
 8001394:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8001398:	2800      	cmp	r0, #0
 800139a:	f000 80ca 	beq.w	8001532 <USBPD_PE_StateMachine_SNK+0x256>
 800139e:	f105 0628 	add.w	r6, r5, #40	@ 0x28
 80013a2:	78b0      	ldrb	r0, [r6, #2]
 80013a4:	280f      	cmp	r0, #15
 80013a6:	bf18      	it	ne
 80013a8:	2814      	cmpne	r0, #20
 80013aa:	d111      	bne.n	80013d0 <USBPD_PE_StateMachine_SNK+0xf4>
 80013ac:	f000 fb0e 	bl	80019cc <.text_6+0x2>
 80013b0:	d001      	beq.n	80013b6 <USBPD_PE_StateMachine_SNK+0xda>
 80013b2:	f000 fb2c 	bl	8001a0e <.text_13>
 80013b6:	78b2      	ldrb	r2, [r6, #2]
 80013b8:	736a      	strb	r2, [r5, #13]
 80013ba:	2000      	movs	r0, #0
 80013bc:	70b0      	strb	r0, [r6, #2]
 80013be:	7ba9      	ldrb	r1, [r5, #14]
 80013c0:	4291      	cmp	r1, r2
 80013c2:	d005      	beq.n	80013d0 <USBPD_PE_StateMachine_SNK+0xf4>
 80013c4:	73aa      	strb	r2, [r5, #14]
 80013c6:	9000      	str	r0, [sp, #0]
 80013c8:	f000 fb04 	bl	80019d4 <.text_7>
 80013cc:	2004      	movs	r0, #4
 80013ce:	47e0      	blx	ip
 80013d0:	f000 faf7 	bl	80019c2 <.text_5>
 80013d4:	d119      	bne.n	800140a <USBPD_PE_StateMachine_SNK+0x12e>
 80013d6:	6868      	ldr	r0, [r5, #4]
 80013d8:	6801      	ldr	r1, [r0, #0]
 80013da:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 80013de:	88b1      	ldrh	r1, [r6, #4]
 80013e0:	f3c1 1140 	ubfx	r1, r1, #5, #1
 80013e4:	4288      	cmp	r0, r1
 80013e6:	d110      	bne.n	800140a <USBPD_PE_StateMachine_SNK+0x12e>
 80013e8:	f000 fae7 	bl	80019ba <.text_4>
 80013ec:	f000 fb12 	bl	8001a14 <.text_13+0x6>
 80013f0:	7ba9      	ldrb	r1, [r5, #14]
 80013f2:	2092      	movs	r0, #146	@ 0x92
 80013f4:	2992      	cmp	r1, #146	@ 0x92
 80013f6:	7368      	strb	r0, [r5, #13]
 80013f8:	d06c      	beq.n	80014d4 <USBPD_PE_StateMachine_SNK+0x1f8>
 80013fa:	73a8      	strb	r0, [r5, #14]
 80013fc:	2100      	movs	r1, #0
 80013fe:	9100      	str	r1, [sp, #0]
 8001400:	f000 fae8 	bl	80019d4 <.text_7>
 8001404:	2292      	movs	r2, #146	@ 0x92
 8001406:	2004      	movs	r0, #4
 8001408:	47e0      	blx	ip
 800140a:	7b68      	ldrb	r0, [r5, #13]
 800140c:	0001      	movs	r1, r0
 800140e:	f44f 7afa 	mov.w	sl, #500	@ 0x1f4
 8001412:	f24f 071f 	movw	r7, #61471	@ 0xf01f
 8001416:	f000 8090 	beq.w	800153a <USBPD_PE_StateMachine_SNK+0x25e>
 800141a:	2801      	cmp	r0, #1
 800141c:	d057      	beq.n	80014ce <USBPD_PE_StateMachine_SNK+0x1f2>
 800141e:	2803      	cmp	r0, #3
 8001420:	bf18      	it	ne
 8001422:	2804      	cmpne	r0, #4
 8001424:	d045      	beq.n	80014b2 <USBPD_PE_StateMachine_SNK+0x1d6>
 8001426:	280f      	cmp	r0, #15
 8001428:	f000 817c 	beq.w	8001724 <USBPD_PE_StateMachine_SNK+0x448>
 800142c:	2810      	cmp	r0, #16
 800142e:	f000 81f2 	beq.w	8001816 <USBPD_PE_StateMachine_SNK+0x53a>
 8001432:	2811      	cmp	r0, #17
 8001434:	f000 81f8 	beq.w	8001828 <USBPD_PE_StateMachine_SNK+0x54c>
 8001438:	2814      	cmp	r0, #20
 800143a:	f000 8197 	beq.w	800176c <USBPD_PE_StateMachine_SNK+0x490>
 800143e:	2818      	cmp	r0, #24
 8001440:	bf18      	it	ne
 8001442:	2819      	cmpne	r0, #25
 8001444:	d043      	beq.n	80014ce <USBPD_PE_StateMachine_SNK+0x1f2>
 8001446:	281a      	cmp	r0, #26
 8001448:	f000 8220 	beq.w	800188c <USBPD_PE_StateMachine_SNK+0x5b0>
 800144c:	281d      	cmp	r0, #29
 800144e:	bf18      	it	ne
 8001450:	2827      	cmpne	r0, #39	@ 0x27
 8001452:	d03c      	beq.n	80014ce <USBPD_PE_StateMachine_SNK+0x1f2>
 8001454:	2828      	cmp	r0, #40	@ 0x28
 8001456:	bf18      	it	ne
 8001458:	2829      	cmpne	r0, #41	@ 0x29
 800145a:	d038      	beq.n	80014ce <USBPD_PE_StateMachine_SNK+0x1f2>
 800145c:	282a      	cmp	r0, #42	@ 0x2a
 800145e:	f000 8236 	beq.w	80018ce <USBPD_PE_StateMachine_SNK+0x5f2>
 8001462:	282e      	cmp	r0, #46	@ 0x2e
 8001464:	f000 8248 	beq.w	80018f8 <USBPD_PE_StateMachine_SNK+0x61c>
 8001468:	2831      	cmp	r0, #49	@ 0x31
 800146a:	bf18      	it	ne
 800146c:	2833      	cmpne	r0, #51	@ 0x33
 800146e:	d007      	beq.n	8001480 <USBPD_PE_StateMachine_SNK+0x1a4>
 8001470:	2834      	cmp	r0, #52	@ 0x34
 8001472:	bf18      	it	ne
 8001474:	2835      	cmpne	r0, #53	@ 0x35
 8001476:	d003      	beq.n	8001480 <USBPD_PE_StateMachine_SNK+0x1a4>
 8001478:	2836      	cmp	r0, #54	@ 0x36
 800147a:	bf1c      	itt	ne
 800147c:	2837      	cmpne	r0, #55	@ 0x37
 800147e:	2838      	cmpne	r0, #56	@ 0x38
 8001480:	f000 826a 	beq.w	8001958 <USBPD_PE_StateMachine_SNK+0x67c>
 8001484:	2839      	cmp	r0, #57	@ 0x39
 8001486:	f000 8246 	beq.w	8001916 <USBPD_PE_StateMachine_SNK+0x63a>
 800148a:	283e      	cmp	r0, #62	@ 0x3e
 800148c:	d066      	beq.n	800155c <USBPD_PE_StateMachine_SNK+0x280>
 800148e:	2840      	cmp	r0, #64	@ 0x40
 8001490:	f000 818e 	beq.w	80017b0 <USBPD_PE_StateMachine_SNK+0x4d4>
 8001494:	2843      	cmp	r0, #67	@ 0x43
 8001496:	d07a      	beq.n	800158e <USBPD_PE_StateMachine_SNK+0x2b2>
 8001498:	2844      	cmp	r0, #68	@ 0x44
 800149a:	f000 80ae 	beq.w	80015fa <USBPD_PE_StateMachine_SNK+0x31e>
 800149e:	2845      	cmp	r0, #69	@ 0x45
 80014a0:	f000 80bb 	beq.w	800161a <USBPD_PE_StateMachine_SNK+0x33e>
 80014a4:	2846      	cmp	r0, #70	@ 0x46
 80014a6:	f000 80d3 	beq.w	8001650 <USBPD_PE_StateMachine_SNK+0x374>
 80014aa:	2847      	cmp	r0, #71	@ 0x47
 80014ac:	f000 8122 	beq.w	80016f4 <USBPD_PE_StateMachine_SNK+0x418>
 80014b0:	2849      	cmp	r0, #73	@ 0x49
 80014b2:	f000 8213 	beq.w	80018dc <USBPD_PE_StateMachine_SNK+0x600>
 80014b6:	284b      	cmp	r0, #75	@ 0x4b
 80014b8:	d009      	beq.n	80014ce <USBPD_PE_StateMachine_SNK+0x1f2>
 80014ba:	2850      	cmp	r0, #80	@ 0x50
 80014bc:	f000 81cc 	beq.w	8001858 <USBPD_PE_StateMachine_SNK+0x57c>
 80014c0:	2864      	cmp	r0, #100	@ 0x64
 80014c2:	bf18      	it	ne
 80014c4:	2867      	cmpne	r0, #103	@ 0x67
 80014c6:	d002      	beq.n	80014ce <USBPD_PE_StateMachine_SNK+0x1f2>
 80014c8:	2868      	cmp	r0, #104	@ 0x68
 80014ca:	bf18      	it	ne
 80014cc:	2874      	cmpne	r0, #116	@ 0x74
 80014ce:	f000 8247 	beq.w	8001960 <USBPD_PE_StateMachine_SNK+0x684>
 80014d2:	2892      	cmp	r0, #146	@ 0x92
 80014d4:	d039      	beq.n	800154a <USBPD_PE_StateMachine_SNK+0x26e>
 80014d6:	2898      	cmp	r0, #152	@ 0x98
 80014d8:	f000 81e6 	beq.w	80018a8 <USBPD_PE_StateMachine_SNK+0x5cc>
 80014dc:	289b      	cmp	r0, #155	@ 0x9b
 80014de:	f000 814d 	beq.w	800177c <USBPD_PE_StateMachine_SNK+0x4a0>
 80014e2:	7b6a      	ldrb	r2, [r5, #13]
 80014e4:	7ba8      	ldrb	r0, [r5, #14]
 80014e6:	f8df 661c 	ldr.w	r6, [pc, #1564]	@ 8001b04 <.text_16>
 80014ea:	4290      	cmp	r0, r2
 80014ec:	d008      	beq.n	8001500 <USBPD_PE_StateMachine_SNK+0x224>
 80014ee:	73aa      	strb	r2, [r5, #14]
 80014f0:	2100      	movs	r1, #0
 80014f2:	9100      	str	r1, [sp, #0]
 80014f4:	2300      	movs	r3, #0
 80014f6:	7b29      	ldrb	r1, [r5, #12]
 80014f8:	f8d6 a000 	ldr.w	sl, [r6]
 80014fc:	2004      	movs	r0, #4
 80014fe:	47d0      	blx	sl
 8001500:	f000 fa64 	bl	80019cc <.text_6+0x2>
 8001504:	f000 8231 	beq.w	800196a <USBPD_PE_StateMachine_SNK+0x68e>
 8001508:	4628      	mov	r0, r5
 800150a:	f7ff f90b 	bl	8000724 <PE_Check_AMSConflict>
 800150e:	2815      	cmp	r0, #21
 8001510:	d104      	bne.n	800151c <USBPD_PE_StateMachine_SNK+0x240>
 8001512:	f000 fa5b 	bl	80019cc <.text_6+0x2>
 8001516:	d001      	beq.n	800151c <USBPD_PE_StateMachine_SNK+0x240>
 8001518:	f000 fa79 	bl	8001a0e <.text_13>
 800151c:	7b6a      	ldrb	r2, [r5, #13]
 800151e:	7ba8      	ldrb	r0, [r5, #14]
 8001520:	4290      	cmp	r0, r2
 8001522:	d004      	beq.n	800152e <USBPD_PE_StateMachine_SNK+0x252>
 8001524:	73aa      	strb	r2, [r5, #14]
 8001526:	f000 fa5b 	bl	80019e0 <.text_8>
 800152a:	2004      	movs	r0, #4
 800152c:	47a0      	blx	r4
 800152e:	2400      	movs	r4, #0
 8001530:	e237      	b.n	80019a2 <USBPD_PE_StateMachine_SNK+0x6c6>
 8001532:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001536:	4620      	mov	r0, r4
 8001538:	e71e      	b.n	8001378 <USBPD_PE_StateMachine_SNK+0x9c>
 800153a:	f000 fa57 	bl	80019ec <.text_9>
 800153e:	215f      	movs	r1, #95	@ 0x5f
 8001540:	f000 fa62 	bl	8001a08 <.text_12>
 8001544:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001548:	e7cb      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 800154a:	f000 fa4f 	bl	80019ec <.text_9>
 800154e:	68a8      	ldr	r0, [r5, #8]
 8001550:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8001552:	2900      	cmp	r1, #0
 8001554:	d0f6      	beq.n	8001544 <USBPD_PE_StateMachine_SNK+0x268>
 8001556:	7b28      	ldrb	r0, [r5, #12]
 8001558:	4788      	blx	r1
 800155a:	e7f3      	b.n	8001544 <USBPD_PE_StateMachine_SNK+0x268>
 800155c:	6868      	ldr	r0, [r5, #4]
 800155e:	6801      	ldr	r1, [r0, #0]
 8001560:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8001564:	2800      	cmp	r0, #0
 8001566:	d0bc      	beq.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 8001568:	f001 0203 	and.w	r2, r1, #3
 800156c:	6868      	ldr	r0, [r5, #4]
 800156e:	2a01      	cmp	r2, #1
 8001570:	bf0c      	ite	eq
 8001572:	2200      	moveq	r2, #0
 8001574:	2220      	movne	r2, #32
 8001576:	f021 0120 	bic.w	r1, r1, #32
 800157a:	4311      	orrs	r1, r2
 800157c:	6001      	str	r1, [r0, #0]
 800157e:	2001      	movs	r0, #1
 8001580:	7628      	strb	r0, [r5, #24]
 8001582:	f8a5 801a 	strh.w	r8, [r5, #26]
 8001586:	4654      	mov	r4, sl
 8001588:	2143      	movs	r1, #67	@ 0x43
 800158a:	7369      	strb	r1, [r5, #13]
 800158c:	e7a9      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 800158e:	f000 fa18 	bl	80019c2 <.text_5>
 8001592:	d131      	bne.n	80015f8 <USBPD_PE_StateMachine_SNK+0x31c>
 8001594:	88b1      	ldrh	r1, [r6, #4]
 8001596:	0bc8      	lsrs	r0, r1, #15
 8001598:	d12a      	bne.n	80015f0 <USBPD_PE_StateMachine_SNK+0x314>
 800159a:	f3c1 3002 	ubfx	r0, r1, #12, #3
 800159e:	b338      	cbz	r0, 80015f0 <USBPD_PE_StateMachine_SNK+0x314>
 80015a0:	4608      	mov	r0, r1
 80015a2:	f000 011f 	and.w	r1, r0, #31
 80015a6:	2901      	cmp	r1, #1
 80015a8:	d122      	bne.n	80015f0 <USBPD_PE_StateMachine_SNK+0x314>
 80015aa:	2200      	movs	r2, #0
 80015ac:	f889 2004 	strb.w	r2, [r9, #4]
 80015b0:	6929      	ldr	r1, [r5, #16]
 80015b2:	f041 0104 	orr.w	r1, r1, #4
 80015b6:	6129      	str	r1, [r5, #16]
 80015b8:	f3c0 1181 	ubfx	r1, r0, #6, #2
 80015bc:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80015c0:	f7ff f95b 	bl	800087a <PE_ExtRevisionInteroperability>
 80015c4:	88b0      	ldrh	r0, [r6, #4]
 80015c6:	f3c0 3302 	ubfx	r3, r0, #12, #3
 80015ca:	68b0      	ldr	r0, [r6, #8]
 80015cc:	68ae      	ldr	r6, [r5, #8]
 80015ce:	f8d6 a018 	ldr.w	sl, [r6, #24]
 80015d2:	1c82      	adds	r2, r0, #2
 80015d4:	7b28      	ldrb	r0, [r5, #12]
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	2104      	movs	r1, #4
 80015da:	47d0      	blx	sl
 80015dc:	2001      	movs	r0, #1
 80015de:	7628      	strb	r0, [r5, #24]
 80015e0:	f000 fa04 	bl	80019ec <.text_9>
 80015e4:	2044      	movs	r0, #68	@ 0x44
 80015e6:	7368      	strb	r0, [r5, #13]
 80015e8:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80015ec:	2914      	cmp	r1, #20
 80015ee:	d003      	beq.n	80015f8 <USBPD_PE_StateMachine_SNK+0x31c>
 80015f0:	f000 f9e3 	bl	80019ba <.text_4>
 80015f4:	f000 fa0e 	bl	8001a14 <.text_13+0x6>
 80015f8:	e090      	b.n	800171c <USBPD_PE_StateMachine_SNK+0x440>
 80015fa:	68ab      	ldr	r3, [r5, #8]
 80015fc:	7b28      	ldrb	r0, [r5, #12]
 80015fe:	6a1c      	ldr	r4, [r3, #32]
 8001600:	466a      	mov	r2, sp
 8001602:	f105 0114 	add.w	r1, r5, #20
 8001606:	47a0      	blx	r4
 8001608:	9800      	ldr	r0, [sp, #0]
 800160a:	6929      	ldr	r1, [r5, #16]
 800160c:	f360 01c4 	bfi	r1, r0, #3, #2
 8001610:	6129      	str	r1, [r5, #16]
 8001612:	2045      	movs	r0, #69	@ 0x45
 8001614:	7368      	strb	r0, [r5, #13]
 8001616:	2400      	movs	r4, #0
 8001618:	e763      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 800161a:	6928      	ldr	r0, [r5, #16]
 800161c:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 8001620:	b100      	cbz	r0, 8001624 <USBPD_PE_StateMachine_SNK+0x348>
 8001622:	2002      	movs	r0, #2
 8001624:	9002      	str	r0, [sp, #8]
 8001626:	2101      	movs	r1, #1
 8001628:	2046      	movs	r0, #70	@ 0x46
 800162a:	9001      	str	r0, [sp, #4]
 800162c:	9100      	str	r1, [sp, #0]
 800162e:	f105 0314 	add.w	r3, r5, #20
 8001632:	2202      	movs	r2, #2
 8001634:	2100      	movs	r1, #0
 8001636:	4628      	mov	r0, r5
 8001638:	f7ff fbbb 	bl	8000db2 <PE_Send_DataMessage>
 800163c:	2800      	cmp	r0, #0
 800163e:	d106      	bne.n	800164e <USBPD_PE_StateMachine_SNK+0x372>
 8001640:	6928      	ldr	r0, [r5, #16]
 8001642:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8001646:	6128      	str	r0, [r5, #16]
 8001648:	f8a5 b01a 	strh.w	fp, [r5, #26]
 800164c:	241b      	movs	r4, #27
 800164e:	e748      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 8001650:	f000 f9b7 	bl	80019c2 <.text_5>
 8001654:	bf04      	itt	eq
 8001656:	88b0      	ldrheq	r0, [r6, #4]
 8001658:	f410 4f70 	tsteq.w	r0, #61440	@ 0xf000
 800165c:	d144      	bne.n	80016e8 <USBPD_PE_StateMachine_SNK+0x40c>
 800165e:	f000 001f 	and.w	r0, r0, #31
 8001662:	2802      	cmp	r0, #2
 8001664:	bf18      	it	ne
 8001666:	2803      	cmpne	r0, #3
 8001668:	d019      	beq.n	800169e <USBPD_PE_StateMachine_SNK+0x3c2>
 800166a:	2804      	cmp	r0, #4
 800166c:	bf18      	it	ne
 800166e:	280c      	cmpne	r0, #12
 8001670:	d126      	bne.n	80016c0 <USBPD_PE_StateMachine_SNK+0x3e4>
 8001672:	6868      	ldr	r0, [r5, #4]
 8001674:	6801      	ldr	r1, [r0, #0]
 8001676:	f3c1 2002 	ubfx	r0, r1, #8, #3
 800167a:	2803      	cmp	r0, #3
 800167c:	d005      	beq.n	800168a <USBPD_PE_StateMachine_SNK+0x3ae>
 800167e:	2043      	movs	r0, #67	@ 0x43
 8001680:	7368      	strb	r0, [r5, #13]
 8001682:	f8a5 801a 	strh.w	r8, [r5, #26]
 8001686:	4654      	mov	r4, sl
 8001688:	e016      	b.n	80016b8 <USBPD_PE_StateMachine_SNK+0x3dc>
 800168a:	7930      	ldrb	r0, [r6, #4]
 800168c:	f000 001f 	and.w	r0, r0, #31
 8001690:	280c      	cmp	r0, #12
 8001692:	bf0c      	ite	eq
 8001694:	2049      	moveq	r0, #73	@ 0x49
 8001696:	2003      	movne	r0, #3
 8001698:	7368      	strb	r0, [r5, #13]
 800169a:	2400      	movs	r4, #0
 800169c:	e00c      	b.n	80016b8 <USBPD_PE_StateMachine_SNK+0x3dc>
 800169e:	f8a5 801a 	strh.w	r8, [r5, #26]
 80016a2:	2104      	movs	r1, #4
 80016a4:	4628      	mov	r0, r5
 80016a6:	f7ff faf2 	bl	8000c8e <PE_SetPowerNegotiation>
 80016aa:	2047      	movs	r0, #71	@ 0x47
 80016ac:	7368      	strb	r0, [r5, #13]
 80016ae:	4654      	mov	r4, sl
 80016b0:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80016b4:	2914      	cmp	r1, #20
 80016b6:	d003      	beq.n	80016c0 <USBPD_PE_StateMachine_SNK+0x3e4>
 80016b8:	f000 f97f 	bl	80019ba <.text_4>
 80016bc:	f000 f9aa 	bl	8001a14 <.text_13+0x6>
 80016c0:	7930      	ldrb	r0, [r6, #4]
 80016c2:	f000 001f 	and.w	r0, r0, #31
 80016c6:	2802      	cmp	r0, #2
 80016c8:	d009      	beq.n	80016de <USBPD_PE_StateMachine_SNK+0x402>
 80016ca:	2803      	cmp	r0, #3
 80016cc:	d009      	beq.n	80016e2 <USBPD_PE_StateMachine_SNK+0x406>
 80016ce:	2804      	cmp	r0, #4
 80016d0:	d003      	beq.n	80016da <USBPD_PE_StateMachine_SNK+0x3fe>
 80016d2:	280c      	cmp	r0, #12
 80016d4:	d108      	bne.n	80016e8 <USBPD_PE_StateMachine_SNK+0x40c>
 80016d6:	2103      	movs	r1, #3
 80016d8:	e004      	b.n	80016e4 <USBPD_PE_StateMachine_SNK+0x408>
 80016da:	2102      	movs	r1, #2
 80016dc:	e002      	b.n	80016e4 <USBPD_PE_StateMachine_SNK+0x408>
 80016de:	2104      	movs	r1, #4
 80016e0:	e000      	b.n	80016e4 <USBPD_PE_StateMachine_SNK+0x408>
 80016e2:	2101      	movs	r1, #1
 80016e4:	f000 f990 	bl	8001a08 <.text_12>
 80016e8:	f000 f963 	bl	80019b2 <.text_3>
 80016ec:	d1af      	bne.n	800164e <USBPD_PE_StateMachine_SNK+0x372>
 80016ee:	210f      	movs	r1, #15
 80016f0:	7369      	strb	r1, [r5, #13]
 80016f2:	e790      	b.n	8001616 <USBPD_PE_StateMachine_SNK+0x33a>
 80016f4:	f000 f965 	bl	80019c2 <.text_5>
 80016f8:	bf02      	ittt	eq
 80016fa:	88b0      	ldrheq	r0, [r6, #4]
 80016fc:	4007      	andeq	r7, r0
 80016fe:	2f06      	cmpeq	r7, #6
 8001700:	d10c      	bne.n	800171c <USBPD_PE_StateMachine_SNK+0x440>
 8001702:	f000 f984 	bl	8001a0e <.text_13>
 8001706:	2103      	movs	r1, #3
 8001708:	4628      	mov	r0, r5
 800170a:	f7ff fac0 	bl	8000c8e <PE_SetPowerNegotiation>
 800170e:	7b28      	ldrb	r0, [r5, #12]
 8001710:	2110      	movs	r1, #16
 8001712:	f7fe feb6 	bl	8000482 <USBPD_PE_Notification>
 8001716:	2003      	movs	r0, #3
 8001718:	7368      	strb	r0, [r5, #13]
 800171a:	2400      	movs	r4, #0
 800171c:	f000 f949 	bl	80019b2 <.text_3>
 8001720:	d195      	bne.n	800164e <USBPD_PE_StateMachine_SNK+0x372>
 8001722:	e7e4      	b.n	80016ee <USBPD_PE_StateMachine_SNK+0x412>
 8001724:	f000 f962 	bl	80019ec <.text_9>
 8001728:	4628      	mov	r0, r5
 800172a:	2101      	movs	r1, #1
 800172c:	f7ff faaf 	bl	8000c8e <PE_SetPowerNegotiation>
 8001730:	f899 0004 	ldrb.w	r0, [r9, #4]
 8001734:	2803      	cmp	r0, #3
 8001736:	d30a      	bcc.n	800174e <USBPD_PE_StateMachine_SNK+0x472>
 8001738:	6928      	ldr	r0, [r5, #16]
 800173a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800173e:	2800      	cmp	r0, #0
 8001740:	bf1e      	ittt	ne
 8001742:	68a9      	ldrne	r1, [r5, #8]
 8001744:	6b48      	ldrne	r0, [r1, #52]	@ 0x34
 8001746:	2800      	cmpne	r0, #0
 8001748:	d15f      	bne.n	800180a <USBPD_PE_StateMachine_SNK+0x52e>
 800174a:	2100      	movs	r1, #0
 800174c:	e71d      	b.n	800158a <USBPD_PE_StateMachine_SNK+0x2ae>
 800174e:	1c40      	adds	r0, r0, #1
 8001750:	f889 0004 	strb.w	r0, [r9, #4]
 8001754:	2105      	movs	r1, #5
 8001756:	4628      	mov	r0, r5
 8001758:	f7fe ff5c 	bl	8000614 <PE_Send_RESET>
 800175c:	f248 30e8 	movw	r0, #33768	@ 0x83e8
 8001760:	8368      	strh	r0, [r5, #26]
 8001762:	2201      	movs	r2, #1
 8001764:	f000 f948 	bl	80019f8 <.text_10>
 8001768:	209b      	movs	r0, #155	@ 0x9b
 800176a:	e753      	b.n	8001614 <USBPD_PE_StateMachine_SNK+0x338>
 800176c:	2200      	movs	r2, #0
 800176e:	f000 f943 	bl	80019f8 <.text_10>
 8001772:	f248 30e8 	movw	r0, #33768	@ 0x83e8
 8001776:	8368      	strh	r0, [r5, #26]
 8001778:	219b      	movs	r1, #155	@ 0x9b
 800177a:	e7b9      	b.n	80016f0 <USBPD_PE_StateMachine_SNK+0x414>
 800177c:	68aa      	ldr	r2, [r5, #8]
 800177e:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8001782:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001784:	2100      	movs	r1, #0
 8001786:	4798      	blx	r3
 8001788:	2801      	cmp	r0, #1
 800178a:	d10d      	bne.n	80017a8 <USBPD_PE_StateMachine_SNK+0x4cc>
 800178c:	f648 00e3 	movw	r0, #35043	@ 0x88e3
 8001790:	8368      	strh	r0, [r5, #26]
 8001792:	2169      	movs	r1, #105	@ 0x69
 8001794:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8001798:	f7fe fe73 	bl	8000482 <USBPD_PE_Notification>
 800179c:	2040      	movs	r0, #64	@ 0x40
 800179e:	7368      	strb	r0, [r5, #13]
 80017a0:	2113      	movs	r1, #19
 80017a2:	f000 f931 	bl	8001a08 <.text_12>
 80017a6:	2400      	movs	r4, #0
 80017a8:	f000 f903 	bl	80019b2 <.text_3>
 80017ac:	d132      	bne.n	8001814 <USBPD_PE_StateMachine_SNK+0x538>
 80017ae:	e01b      	b.n	80017e8 <USBPD_PE_StateMachine_SNK+0x50c>
 80017b0:	68aa      	ldr	r2, [r5, #8]
 80017b2:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80017b6:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80017b8:	2101      	movs	r1, #1
 80017ba:	4798      	blx	r3
 80017bc:	2801      	cmp	r0, #1
 80017be:	d110      	bne.n	80017e2 <USBPD_PE_StateMachine_SNK+0x506>
 80017c0:	4628      	mov	r0, r5
 80017c2:	f7ff f812 	bl	80007ea <PE_Reset_HardReset>
 80017c6:	2205      	movs	r2, #5
 80017c8:	2100      	movs	r1, #0
 80017ca:	f000 f916 	bl	80019fa <.text_10+0x2>
 80017ce:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80017d2:	2168      	movs	r1, #104	@ 0x68
 80017d4:	f7fe fe55 	bl	8000482 <USBPD_PE_Notification>
 80017d8:	f8a5 801a 	strh.w	r8, [r5, #26]
 80017dc:	2043      	movs	r0, #67	@ 0x43
 80017de:	4654      	mov	r4, sl
 80017e0:	7368      	strb	r0, [r5, #13]
 80017e2:	f000 f8e6 	bl	80019b2 <.text_3>
 80017e6:	d115      	bne.n	8001814 <USBPD_PE_StateMachine_SNK+0x538>
 80017e8:	2206      	movs	r2, #6
 80017ea:	2100      	movs	r1, #0
 80017ec:	f000 f905 	bl	80019fa <.text_10+0x2>
 80017f0:	f899 0004 	ldrb.w	r0, [r9, #4]
 80017f4:	2803      	cmp	r0, #3
 80017f6:	d348      	bcc.n	800188a <USBPD_PE_StateMachine_SNK+0x5ae>
 80017f8:	6928      	ldr	r0, [r5, #16]
 80017fa:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80017fe:	2800      	cmp	r0, #0
 8001800:	bf1e      	ittt	ne
 8001802:	68a9      	ldrne	r1, [r5, #8]
 8001804:	6b48      	ldrne	r0, [r1, #52]	@ 0x34
 8001806:	2800      	cmpne	r0, #0
 8001808:	d001      	beq.n	800180e <USBPD_PE_StateMachine_SNK+0x532>
 800180a:	2192      	movs	r1, #146	@ 0x92
 800180c:	e770      	b.n	80016f0 <USBPD_PE_StateMachine_SNK+0x414>
 800180e:	2000      	movs	r0, #0
 8001810:	7368      	strb	r0, [r5, #13]
 8001812:	4604      	mov	r4, r0
 8001814:	e665      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 8001816:	2000      	movs	r0, #0
 8001818:	9000      	str	r0, [sp, #0]
 800181a:	2303      	movs	r3, #3
 800181c:	2203      	movs	r2, #3
 800181e:	f000 f8ef 	bl	8001a00 <.text_11>
 8001822:	2800      	cmp	r0, #0
 8001824:	d1f6      	bne.n	8001814 <USBPD_PE_StateMachine_SNK+0x538>
 8001826:	e6aa      	b.n	800157e <USBPD_PE_StateMachine_SNK+0x2a2>
 8001828:	6868      	ldr	r0, [r5, #4]
 800182a:	6801      	ldr	r1, [r0, #0]
 800182c:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8001830:	2804      	cmp	r0, #4
 8001832:	d02a      	beq.n	800188a <USBPD_PE_StateMachine_SNK+0x5ae>
 8001834:	2000      	movs	r0, #0
 8001836:	9000      	str	r0, [sp, #0]
 8001838:	2350      	movs	r3, #80	@ 0x50
 800183a:	7871      	ldrb	r1, [r6, #1]
 800183c:	220d      	movs	r2, #13
 800183e:	f000 f8e0 	bl	8001a02 <.text_11+0x2>
 8001842:	2800      	cmp	r0, #0
 8001844:	d107      	bne.n	8001856 <USBPD_PE_StateMachine_SNK+0x57a>
 8001846:	2003      	movs	r0, #3
 8001848:	7628      	strb	r0, [r5, #24]
 800184a:	f8a5 b01a 	strh.w	fp, [r5, #26]
 800184e:	241b      	movs	r4, #27
 8001850:	2130      	movs	r1, #48	@ 0x30
 8001852:	f000 f8d9 	bl	8001a08 <.text_12>
 8001856:	e644      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 8001858:	f000 f8b8 	bl	80019cc <.text_6+0x2>
 800185c:	d012      	beq.n	8001884 <USBPD_PE_StateMachine_SNK+0x5a8>
 800185e:	7831      	ldrb	r1, [r6, #0]
 8001860:	7870      	ldrb	r0, [r6, #1]
 8001862:	4281      	cmp	r1, r0
 8001864:	bf02      	ittt	eq
 8001866:	88b1      	ldrheq	r1, [r6, #4]
 8001868:	400f      	andeq	r7, r1
 800186a:	2f03      	cmpeq	r7, #3
 800186c:	d10a      	bne.n	8001884 <USBPD_PE_StateMachine_SNK+0x5a8>
 800186e:	2001      	movs	r0, #1
 8001870:	7628      	strb	r0, [r5, #24]
 8001872:	f8a5 801a 	strh.w	r8, [r5, #26]
 8001876:	2143      	movs	r1, #67	@ 0x43
 8001878:	7369      	strb	r1, [r5, #13]
 800187a:	f000 f89e 	bl	80019ba <.text_4>
 800187e:	4654      	mov	r4, sl
 8001880:	f000 f8c8 	bl	8001a14 <.text_13+0x6>
 8001884:	f000 f895 	bl	80019b2 <.text_3>
 8001888:	d1e5      	bne.n	8001856 <USBPD_PE_StateMachine_SNK+0x57a>
 800188a:	e730      	b.n	80016ee <USBPD_PE_StateMachine_SNK+0x412>
 800188c:	9400      	str	r4, [sp, #0]
 800188e:	2343      	movs	r3, #67	@ 0x43
 8001890:	2207      	movs	r2, #7
 8001892:	f000 f8b5 	bl	8001a00 <.text_11>
 8001896:	2800      	cmp	r0, #0
 8001898:	d118      	bne.n	80018cc <USBPD_PE_StateMachine_SNK+0x5f0>
 800189a:	2006      	movs	r0, #6
 800189c:	7628      	strb	r0, [r5, #24]
 800189e:	f8a5 b01a 	strh.w	fp, [r5, #26]
 80018a2:	241b      	movs	r4, #27
 80018a4:	210b      	movs	r1, #11
 80018a6:	e7d4      	b.n	8001852 <USBPD_PE_StateMachine_SNK+0x576>
 80018a8:	f000 f88b 	bl	80019c2 <.text_5>
 80018ac:	bf02      	ittt	eq
 80018ae:	88b0      	ldrheq	r0, [r6, #4]
 80018b0:	4007      	andeq	r7, r0
 80018b2:	2f06      	cmpeq	r7, #6
 80018b4:	d10a      	bne.n	80018cc <USBPD_PE_StateMachine_SNK+0x5f0>
 80018b6:	7b28      	ldrb	r0, [r5, #12]
 80018b8:	212c      	movs	r1, #44	@ 0x2c
 80018ba:	f7fe fde2 	bl	8000482 <USBPD_PE_Notification>
 80018be:	2003      	movs	r0, #3
 80018c0:	7368      	strb	r0, [r5, #13]
 80018c2:	f000 f882 	bl	80019ca <.text_6>
 80018c6:	d001      	beq.n	80018cc <USBPD_PE_StateMachine_SNK+0x5f0>
 80018c8:	f000 f8a1 	bl	8001a0e <.text_13>
 80018cc:	e609      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 80018ce:	2000      	movs	r0, #0
 80018d0:	9000      	str	r0, [sp, #0]
 80018d2:	2303      	movs	r3, #3
 80018d4:	2204      	movs	r2, #4
 80018d6:	f000 f893 	bl	8001a00 <.text_11>
 80018da:	e602      	b.n	80014e2 <USBPD_PE_StateMachine_SNK+0x206>
 80018dc:	2804      	cmp	r0, #4
 80018de:	d006      	beq.n	80018ee <USBPD_PE_StateMachine_SNK+0x612>
 80018e0:	2000      	movs	r0, #0
 80018e2:	7628      	strb	r0, [r5, #24]
 80018e4:	2104      	movs	r1, #4
 80018e6:	7369      	strb	r1, [r5, #13]
 80018e8:	2120      	movs	r1, #32
 80018ea:	f000 f88d 	bl	8001a08 <.text_12>
 80018ee:	a903      	add	r1, sp, #12
 80018f0:	4628      	mov	r0, r5
 80018f2:	f000 f892 	bl	8001a1a <PE_StateMachine_SNK_ReadyWait>
 80018f6:	e78c      	b.n	8001812 <USBPD_PE_StateMachine_SNK+0x536>
 80018f8:	9400      	str	r4, [sp, #0]
 80018fa:	2339      	movs	r3, #57	@ 0x39
 80018fc:	f899 2000 	ldrb.w	r2, [r9]
 8001900:	f000 f87e 	bl	8001a00 <.text_11>
 8001904:	2800      	cmp	r0, #0
 8001906:	d1e8      	bne.n	80018da <USBPD_PE_StateMachine_SNK+0x5fe>
 8001908:	f899 0001 	ldrb.w	r0, [r9, #1]
 800190c:	7628      	strb	r0, [r5, #24]
 800190e:	2144      	movs	r1, #68	@ 0x44
 8001910:	f000 f87a 	bl	8001a08 <.text_12>
 8001914:	e698      	b.n	8001648 <USBPD_PE_StateMachine_SNK+0x36c>
 8001916:	f000 f859 	bl	80019cc <.text_6+0x2>
 800191a:	d018      	beq.n	800194e <USBPD_PE_StateMachine_SNK+0x672>
 800191c:	88b0      	ldrh	r0, [r6, #4]
 800191e:	0bc0      	lsrs	r0, r0, #15
 8001920:	d009      	beq.n	8001936 <USBPD_PE_StateMachine_SNK+0x65a>
 8001922:	4628      	mov	r0, r5
 8001924:	f7ff fa81 	bl	8000e2a <PE_Check_ExtendedMessage>
 8001928:	f000 f850 	bl	80019cc <.text_6+0x2>
 800192c:	d001      	beq.n	8001932 <USBPD_PE_StateMachine_SNK+0x656>
 800192e:	f000 f86e 	bl	8001a0e <.text_13>
 8001932:	2000      	movs	r0, #0
 8001934:	8368      	strh	r0, [r5, #26]
 8001936:	88b0      	ldrh	r0, [r6, #4]
 8001938:	4007      	ands	r7, r0
 800193a:	2f10      	cmp	r7, #16
 800193c:	d107      	bne.n	800194e <USBPD_PE_StateMachine_SNK+0x672>
 800193e:	2103      	movs	r1, #3
 8001940:	7369      	strb	r1, [r5, #13]
 8001942:	f000 f842 	bl	80019ca <.text_6>
 8001946:	d001      	beq.n	800194c <USBPD_PE_StateMachine_SNK+0x670>
 8001948:	f000 f861 	bl	8001a0e <.text_13>
 800194c:	836c      	strh	r4, [r5, #26]
 800194e:	f000 f830 	bl	80019b2 <.text_3>
 8001952:	d1c2      	bne.n	80018da <USBPD_PE_StateMachine_SNK+0x5fe>
 8001954:	2103      	movs	r1, #3
 8001956:	e6cb      	b.n	80016f0 <USBPD_PE_StateMachine_SNK+0x414>
 8001958:	4628      	mov	r0, r5
 800195a:	f7ff fae8 	bl	8000f2e <PE_SubStateMachine_ExtendedMessages>
 800195e:	e758      	b.n	8001812 <USBPD_PE_StateMachine_SNK+0x536>
 8001960:	a903      	add	r1, sp, #12
 8001962:	4628      	mov	r0, r5
 8001964:	f7ff f839 	bl	80009da <PE_SubStateMachine_Generic>
 8001968:	e753      	b.n	8001812 <USBPD_PE_StateMachine_SNK+0x536>
 800196a:	6928      	ldr	r0, [r5, #16]
 800196c:	f3c0 3040 	ubfx	r0, r0, #13, #1
 8001970:	b1b8      	cbz	r0, 80019a2 <USBPD_PE_StateMachine_SNK+0x6c6>
 8001972:	6928      	ldr	r0, [r5, #16]
 8001974:	f3c0 3080 	ubfx	r0, r0, #14, #1
 8001978:	b138      	cbz	r0, 800198a <USBPD_PE_StateMachine_SNK+0x6ae>
 800197a:	7b28      	ldrb	r0, [r5, #12]
 800197c:	215b      	movs	r1, #91	@ 0x5b
 800197e:	f7fe fd80 	bl	8000482 <USBPD_PE_Notification>
 8001982:	6928      	ldr	r0, [r5, #16]
 8001984:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
 8001988:	6128      	str	r0, [r5, #16]
 800198a:	2003      	movs	r0, #3
 800198c:	7ba9      	ldrb	r1, [r5, #14]
 800198e:	7368      	strb	r0, [r5, #13]
 8001990:	2903      	cmp	r1, #3
 8001992:	d005      	beq.n	80019a0 <USBPD_PE_StateMachine_SNK+0x6c4>
 8001994:	73a8      	strb	r0, [r5, #14]
 8001996:	f000 f823 	bl	80019e0 <.text_8>
 800199a:	2203      	movs	r2, #3
 800199c:	2004      	movs	r0, #4
 800199e:	47a0      	blx	r4
 80019a0:	2401      	movs	r4, #1
 80019a2:	6928      	ldr	r0, [r5, #16]
 80019a4:	f420 5000 	bic.w	r0, r0, #8192	@ 0x2000
 80019a8:	2c00      	cmp	r4, #0
 80019aa:	6128      	str	r0, [r5, #16]
 80019ac:	f43f acef 	beq.w	800138e <USBPD_PE_StateMachine_SNK+0xb2>
 80019b0:	e5c1      	b.n	8001536 <USBPD_PE_StateMachine_SNK+0x25a>

080019b2 <.text_3>:
 80019b2:	8b68      	ldrh	r0, [r5, #26]
 80019b4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80019b8:	4770      	bx	lr

080019ba <.text_4>:
 80019ba:	2014      	movs	r0, #20
 80019bc:	f88d 000c 	strb.w	r0, [sp, #12]
 80019c0:	4770      	bx	lr

080019c2 <.text_5>:
 80019c2:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80019c6:	2811      	cmp	r0, #17
 80019c8:	4770      	bx	lr

080019ca <.text_6>:
 80019ca:	2400      	movs	r4, #0
 80019cc:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80019d0:	2814      	cmp	r0, #20
 80019d2:	4770      	bx	lr

080019d4 <.text_7>:
 80019d4:	2300      	movs	r3, #0
 80019d6:	4f4b      	ldr	r7, [pc, #300]	@ (8001b04 <.text_16>)
 80019d8:	7b29      	ldrb	r1, [r5, #12]
 80019da:	f8d7 c000 	ldr.w	ip, [r7]
 80019de:	4770      	bx	lr

080019e0 <.text_8>:
 80019e0:	2100      	movs	r1, #0
 80019e2:	9100      	str	r1, [sp, #0]
 80019e4:	2300      	movs	r3, #0
 80019e6:	7b29      	ldrb	r1, [r5, #12]
 80019e8:	6834      	ldr	r4, [r6, #0]
 80019ea:	4770      	bx	lr

080019ec <.text_9>:
 80019ec:	6868      	ldr	r0, [r5, #4]
 80019ee:	6801      	ldr	r1, [r0, #0]
 80019f0:	f021 0110 	bic.w	r1, r1, #16
 80019f4:	6001      	str	r1, [r0, #0]
 80019f6:	4770      	bx	lr

080019f8 <.text_10>:
 80019f8:	2101      	movs	r1, #1
 80019fa:	4628      	mov	r0, r5
 80019fc:	f7ff b940 	b.w	8000c80 <PE_CallHardResetCallback>

08001a00 <.text_11>:
 8001a00:	2100      	movs	r1, #0
 8001a02:	4628      	mov	r0, r5
 8001a04:	f7ff b9a8 	b.w	8000d58 <PE_Send_CtrlMessage>

08001a08 <.text_12>:
 8001a08:	7b28      	ldrb	r0, [r5, #12]
 8001a0a:	f7fe bd3a 	b.w	8000482 <USBPD_PE_Notification>

08001a0e <.text_13>:
 8001a0e:	2114      	movs	r1, #20
 8001a10:	f88d 100c 	strb.w	r1, [sp, #12]
 8001a14:	4628      	mov	r0, r5
 8001a16:	f7fe be52 	b.w	80006be <PE_Clear_RxEvent>

08001a1a <PE_StateMachine_SNK_ReadyWait>:
 8001a1a:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8001a1c:	460e      	mov	r6, r1
 8001a1e:	4604      	mov	r4, r0
 8001a20:	7830      	ldrb	r0, [r6, #0]
 8001a22:	2502      	movs	r5, #2
 8001a24:	2814      	cmp	r0, #20
 8001a26:	d00b      	beq.n	8001a40 <PE_StateMachine_SNK_ReadyWait+0x26>
 8001a28:	4620      	mov	r0, r4
 8001a2a:	f7ff fb54 	bl	80010d6 <PE_ManageRXEvent>
 8001a2e:	7830      	ldrb	r0, [r6, #0]
 8001a30:	2814      	cmp	r0, #20
 8001a32:	d062      	beq.n	8001afa <PE_StateMachine_SNK_ReadyWait+0xe0>
 8001a34:	2114      	movs	r1, #20
 8001a36:	7031      	strb	r1, [r6, #0]
 8001a38:	4620      	mov	r0, r4
 8001a3a:	f7fe fe40 	bl	80006be <PE_Clear_RxEvent>
 8001a3e:	e05c      	b.n	8001afa <PE_StateMachine_SNK_ReadyWait+0xe0>
 8001a40:	6920      	ldr	r0, [r4, #16]
 8001a42:	0cc0      	lsrs	r0, r0, #19
 8001a44:	d029      	beq.n	8001a9a <PE_StateMachine_SNK_ReadyWait+0x80>
 8001a46:	8ba0      	ldrh	r0, [r4, #28]
 8001a48:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001a4c:	d110      	bne.n	8001a70 <PE_StateMachine_SNK_ReadyWait+0x56>
 8001a4e:	210f      	movs	r1, #15
 8001a50:	7361      	strb	r1, [r4, #13]
 8001a52:	2000      	movs	r0, #0
 8001a54:	4d2b      	ldr	r5, [pc, #172]	@ (8001b04 <.text_16>)
 8001a56:	682e      	ldr	r6, [r5, #0]
 8001a58:	9000      	str	r0, [sp, #0]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	7b21      	ldrb	r1, [r4, #12]
 8001a5e:	2270      	movs	r2, #112	@ 0x70
 8001a60:	2009      	movs	r0, #9
 8001a62:	47b0      	blx	r6
 8001a64:	f894 007c 	ldrb.w	r0, [r4, #124]	@ 0x7c
 8001a68:	1c40      	adds	r0, r0, #1
 8001a6a:	f884 007c 	strb.w	r0, [r4, #124]	@ 0x7c
 8001a6e:	e03f      	b.n	8001af0 <PE_StateMachine_SNK_ReadyWait+0xd6>
 8001a70:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8001a72:	6922      	ldr	r2, [r4, #16]
 8001a74:	f3c1 2142 	ubfx	r1, r1, #9, #3
 8001a78:	2033      	movs	r0, #51	@ 0x33
 8001a7a:	eb01 41d2 	add.w	r1, r1, r2, lsr #19
 8001a7e:	fb11 f100 	smulbb	r1, r1, r0
 8001a82:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8001a86:	83a1      	strh	r1, [r4, #28]
 8001a88:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8001a8a:	6922      	ldr	r2, [r4, #16]
 8001a8c:	f3c1 2142 	ubfx	r1, r1, #9, #3
 8001a90:	eb01 45d2 	add.w	r5, r1, r2, lsr #19
 8001a94:	4345      	muls	r5, r0
 8001a96:	b2ad      	uxth	r5, r5
 8001a98:	e02f      	b.n	8001afa <PE_StateMachine_SNK_ReadyWait+0xe0>
 8001a9a:	7b20      	ldrb	r0, [r4, #12]
 8001a9c:	f7fe fe33 	bl	8000706 <PE_PRL_Control_RxEvent>
 8001aa0:	f104 0629 	add.w	r6, r4, #41	@ 0x29
 8001aa4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001aa8:	bb20      	cbnz	r0, 8001af4 <PE_StateMachine_SNK_ReadyWait+0xda>
 8001aaa:	7870      	ldrb	r0, [r6, #1]
 8001aac:	b328      	cbz	r0, 8001afa <PE_StateMachine_SNK_ReadyWait+0xe0>
 8001aae:	6860      	ldr	r0, [r4, #4]
 8001ab0:	6800      	ldr	r0, [r0, #0]
 8001ab2:	f000 0103 	and.w	r1, r0, #3
 8001ab6:	2901      	cmp	r1, #1
 8001ab8:	d008      	beq.n	8001acc <PE_StateMachine_SNK_ReadyWait+0xb2>
 8001aba:	f000 0003 	and.w	r0, r0, #3
 8001abe:	2802      	cmp	r0, #2
 8001ac0:	d118      	bne.n	8001af4 <PE_StateMachine_SNK_ReadyWait+0xda>
 8001ac2:	7b20      	ldrb	r0, [r4, #12]
 8001ac4:	f000 f886 	bl	8001bd4 <USBPD_PRL_IsResistor_SinkTxOK>
 8001ac8:	2801      	cmp	r0, #1
 8001aca:	d113      	bne.n	8001af4 <PE_StateMachine_SNK_ReadyWait+0xda>
 8001acc:	78b0      	ldrb	r0, [r6, #2]
 8001ace:	7030      	strb	r0, [r6, #0]
 8001ad0:	7870      	ldrb	r0, [r6, #1]
 8001ad2:	7360      	strb	r0, [r4, #13]
 8001ad4:	2845      	cmp	r0, #69	@ 0x45
 8001ad6:	d103      	bne.n	8001ae0 <PE_StateMachine_SNK_ReadyWait+0xc6>
 8001ad8:	6920      	ldr	r0, [r4, #16]
 8001ada:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8001ade:	6120      	str	r0, [r4, #16]
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	7070      	strb	r0, [r6, #1]
 8001ae4:	6920      	ldr	r0, [r4, #16]
 8001ae6:	6a21      	ldr	r1, [r4, #32]
 8001ae8:	6261      	str	r1, [r4, #36]	@ 0x24
 8001aea:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 8001aee:	6120      	str	r0, [r4, #16]
 8001af0:	2500      	movs	r5, #0
 8001af2:	e002      	b.n	8001afa <PE_StateMachine_SNK_ReadyWait+0xe0>
 8001af4:	7870      	ldrb	r0, [r6, #1]
 8001af6:	b100      	cbz	r0, 8001afa <PE_StateMachine_SNK_ReadyWait+0xe0>
 8001af8:	2502      	movs	r5, #2
 8001afa:	4628      	mov	r0, r5
 8001afc:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	...

08001b00 <.text_15>:
 8001b00:	20000544 	.word	0x20000544

08001b04 <.text_16>:
 8001b04:	20000000 	.word	0x20000000

08001b08 <USBPD_PRL_TimerCounter>:
 8001b08:	f8df 1a40 	ldr.w	r1, [pc, #2624]	@ 800254c <.text_37>
 8001b0c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8001b10:	78c8      	ldrb	r0, [r1, #3]
 8001b12:	b110      	cbz	r0, 8001b1a <USBPD_PRL_TimerCounter+0x12>
 8001b14:	78c8      	ldrb	r0, [r1, #3]
 8001b16:	1e42      	subs	r2, r0, #1
 8001b18:	70ca      	strb	r2, [r1, #3]
 8001b1a:	4770      	bx	lr

08001b1c <USBPD_PRL_Init>:
 8001b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b20:	4680      	mov	r8, r0
 8001b22:	460e      	mov	r6, r1
 8001b24:	4617      	mov	r7, r2
 8001b26:	461d      	mov	r5, r3
 8001b28:	2048      	movs	r0, #72	@ 0x48
 8001b2a:	f016 fdf7 	bl	801871c <malloc>
 8001b2e:	0004      	movs	r4, r0
 8001b30:	f04f 0916 	mov.w	r9, #22
 8001b34:	d018      	beq.n	8001b68 <USBPD_PRL_Init+0x4c>
 8001b36:	2148      	movs	r1, #72	@ 0x48
 8001b38:	f018 fb69 	bl	801a20e <__aeabi_memclr>
 8001b3c:	f000 fa9a 	bl	8002074 <.text_17>
 8001b40:	f8df 0a08 	ldr.w	r0, [pc, #2568]	@ 800254c <.text_37>
 8001b44:	4641      	mov	r1, r8
 8001b46:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8001b4a:	6227      	str	r7, [r4, #32]
 8001b4c:	6265      	str	r5, [r4, #36]	@ 0x24
 8001b4e:	2001      	movs	r0, #1
 8001b50:	9000      	str	r0, [sp, #0]
 8001b52:	f104 0228 	add.w	r2, r4, #40	@ 0x28
 8001b56:	6870      	ldr	r0, [r6, #4]
 8001b58:	f60f 2110 	addw	r1, pc, #2576	@ 0xa10
 8001b5c:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8001b60:	4640      	mov	r0, r8
 8001b62:	f010 fbcb 	bl	80122fc <USBPD_PHY_Init>
 8001b66:	4681      	mov	r9, r0
 8001b68:	4648      	mov	r0, r9
 8001b6a:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08001b6e <USBPD_PRL_GetMemoryConsumption>:
 8001b6e:	20d8      	movs	r0, #216	@ 0xd8
 8001b70:	4770      	bx	lr

08001b72 <USBPD_PRL_SetHeader>:
 8001b72:	b530      	push	{r4, r5, lr}
 8001b74:	f8df 49d4 	ldr.w	r4, [pc, #2516]	@ 800254c <.text_37>
 8001b78:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8001b7c:	8a2d      	ldrh	r5, [r5, #16]
 8001b7e:	f361 2508 	bfi	r5, r1, #8, #1
 8001b82:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 8001b86:	820d      	strh	r5, [r1, #16]
 8001b88:	f362 1545 	bfi	r5, r2, #5, #1
 8001b8c:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 8001b90:	820d      	strh	r5, [r1, #16]
 8001b92:	f363 1587 	bfi	r5, r3, #6, #2
 8001b96:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8001b9a:	8205      	strh	r5, [r0, #16]
 8001b9c:	bd30      	pop	{r4, r5, pc}

08001b9e <USBPD_PRL_SetHeaderPowerRole>:
 8001b9e:	b510      	push	{r4, lr}
 8001ba0:	f000 f80b 	bl	8001bba <.text_9>
 8001ba4:	f361 2408 	bfi	r4, r1, #8, #1
 8001ba8:	821c      	strh	r4, [r3, #16]
 8001baa:	bd10      	pop	{r4, pc}

08001bac <USBPD_PRL_SetHeaderDataRole>:
 8001bac:	b510      	push	{r4, lr}
 8001bae:	f000 f804 	bl	8001bba <.text_9>
 8001bb2:	f361 1445 	bfi	r4, r1, #5, #1
 8001bb6:	821c      	strh	r4, [r3, #16]
 8001bb8:	bd10      	pop	{r4, pc}

08001bba <.text_9>:
 8001bba:	f8df 2990 	ldr.w	r2, [pc, #2448]	@ 800254c <.text_37>
 8001bbe:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8001bc2:	8a1c      	ldrh	r4, [r3, #16]
 8001bc4:	4770      	bx	lr

08001bc6 <USBPD_PRL_SetHeaderSpecification>:
 8001bc6:	b510      	push	{r4, lr}
 8001bc8:	f7ff fff7 	bl	8001bba <.text_9>
 8001bcc:	f361 1487 	bfi	r4, r1, #6, #2
 8001bd0:	821c      	strh	r4, [r3, #16]
 8001bd2:	bd10      	pop	{r4, pc}

08001bd4 <USBPD_PRL_IsResistor_SinkTxOK>:
 8001bd4:	f010 bc6d 	b.w	80124b2 <USBPD_PHY_IsResistor_SinkTxOk>

08001bd8 <USBPD_PRL_SendMessage>:
 8001bd8:	e92d 4ff5 	stmdb	sp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bdc:	f8df a96c 	ldr.w	sl, [pc, #2412]	@ 800254c <.text_37>
 8001be0:	b083      	sub	sp, #12
 8001be2:	4680      	mov	r8, r0
 8001be4:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8001be8:	4694      	mov	ip, r2
 8001bea:	f10c 0701 	add.w	r7, ip, #1
 8001bee:	2403      	movs	r4, #3
 8001bf0:	78f8      	ldrb	r0, [r7, #3]
 8001bf2:	b118      	cbz	r0, 8001bfc <USBPD_PRL_SendMessage+0x24>
 8001bf4:	79f8      	ldrb	r0, [r7, #7]
 8001bf6:	b908      	cbnz	r0, 8001bfc <USBPD_PRL_SendMessage+0x24>
 8001bf8:	200f      	movs	r0, #15
 8001bfa:	7110      	strb	r0, [r2, #4]
 8001bfc:	ea4f 0048 	mov.w	r0, r8, lsl #1
 8001c00:	1c40      	adds	r0, r0, #1
 8001c02:	f88d 0005 	strb.w	r0, [sp, #5]
 8001c06:	f88d 1004 	strb.w	r1, [sp, #4]
 8001c0a:	9302      	str	r3, [sp, #8]
 8001c0c:	eb0c 0601 	add.w	r6, ip, r1
 8001c10:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8001c12:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 8001c16:	f897 b003 	ldrb.w	fp, [r7, #3]
 8001c1a:	f1bb 0f10 	cmp.w	fp, #16
 8001c1e:	f10c 050c 	add.w	r5, ip, #12
 8001c22:	46f1      	mov	r9, lr
 8001c24:	f200 81e0 	bhi.w	8001fe8 <USBPD_PRL_SendMessage+0x410>
 8001c28:	e8df f01b 	tbh	[pc, fp, lsl #1]
 8001c2c:	01de0011 	.word	0x01de0011
 8001c30:	01de01de 	.word	0x01de01de
 8001c34:	00490028 	.word	0x00490028
 8001c38:	00ac0038 	.word	0x00ac0038
 8001c3c:	01de01de 	.word	0x01de01de
 8001c40:	017f016a 	.word	0x017f016a
 8001c44:	01a70196 	.word	0x01a70196
 8001c48:	01da01de 	.word	0x01da01de
 8001c4c:	01c2      	.short	0x01c2
 8001c4e:	f3ef 8510 	mrs	r5, PRIMASK
 8001c52:	b672      	cpsid	i
 8001c54:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001c58:	f7fe fd55 	bl	8000706 <PE_PRL_Control_RxEvent>
 8001c5c:	2800      	cmp	r0, #0
 8001c5e:	bf04      	itt	eq
 8001c60:	7a38      	ldrbeq	r0, [r7, #8]
 8001c62:	2800      	cmpeq	r0, #0
 8001c64:	bf07      	ittee	eq
 8001c66:	21ff      	moveq	r1, #255	@ 0xff
 8001c68:	71f9      	strbeq	r1, [r7, #7]
 8001c6a:	2000      	movne	r0, #0
 8001c6c:	71f8      	strbne	r0, [r7, #7]
 8001c6e:	f385 8810 	msr	PRIMASK, r5
 8001c72:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001c76:	2106      	movs	r1, #6
 8001c78:	7101      	strb	r1, [r0, #4]
 8001c7a:	e1b8      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001c7c:	2802      	cmp	r0, #2
 8001c7e:	d10b      	bne.n	8001c98 <USBPD_PRL_SendMessage+0xc0>
 8001c80:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001c84:	f010 fc15 	bl	80124b2 <USBPD_PHY_IsResistor_SinkTxOk>
 8001c88:	2801      	cmp	r0, #1
 8001c8a:	d103      	bne.n	8001c94 <USBPD_PRL_SendMessage+0xbc>
 8001c8c:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8001c90:	2005      	movs	r0, #5
 8001c92:	e185      	b.n	8001fa0 <USBPD_PRL_SendMessage+0x3c8>
 8001c94:	2409      	movs	r4, #9
 8001c96:	e1aa      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001c98:	2006      	movs	r0, #6
 8001c9a:	e15b      	b.n	8001f54 <USBPD_PRL_SendMessage+0x37c>
 8001c9c:	f10c 0210 	add.w	r2, ip, #16
 8001ca0:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001ca4:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8001ca8:	2902      	cmp	r1, #2
 8001caa:	bf08      	it	eq
 8001cac:	2802      	cmpeq	r0, #2
 8001cae:	bf19      	ittee	ne
 8001cb0:	2005      	movne	r0, #5
 8001cb2:	f85a 1028 	ldrne.w	r1, [sl, r8, lsl #2]
 8001cb6:	2004      	moveq	r0, #4
 8001cb8:	f85a 1028 	ldreq.w	r1, [sl, r8, lsl #2]
 8001cbc:	e170      	b.n	8001fa0 <USBPD_PRL_SendMessage+0x3c8>
 8001cbe:	f10c 0010 	add.w	r0, ip, #16
 8001cc2:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8001cc6:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8001cca:	f10c 0310 	add.w	r3, ip, #16
 8001cce:	f362 0004 	bfi	r0, r2, #0, #5
 8001cd2:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8001cd6:	ea4f 1bd2 	mov.w	fp, r2, lsr #7
 8001cda:	f3c0 000e 	ubfx	r0, r0, #0, #15
 8001cde:	ea40 30cb 	orr.w	r0, r0, fp, lsl #15
 8001ce2:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	7038      	strb	r0, [r7, #0]
 8001cea:	f10c 0710 	add.w	r7, ip, #16
 8001cee:	f837 3011 	ldrh.w	r3, [r7, r1, lsl #1]
 8001cf2:	0bd8      	lsrs	r0, r3, #15
 8001cf4:	d026      	beq.n	8001d44 <USBPD_PRL_SendMessage+0x16c>
 8001cf6:	9802      	ldr	r0, [sp, #8]
 8001cf8:	7883      	ldrb	r3, [r0, #2]
 8001cfa:	78c7      	ldrb	r7, [r0, #3]
 8001cfc:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8001d00:	816b      	strh	r3, [r5, #10]
 8001d02:	8968      	ldrh	r0, [r5, #10]
 8001d04:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8001d08:	b970      	cbnz	r0, 8001d28 <USBPD_PRL_SendMessage+0x150>
 8001d0a:	8968      	ldrh	r0, [r5, #10]
 8001d0c:	f3c0 20c3 	ubfx	r0, r0, #11, #4
 8001d10:	bb18      	cbnz	r0, 8001d5a <USBPD_PRL_SendMessage+0x182>
 8001d12:	f1ae 0004 	sub.w	r0, lr, #4
 8001d16:	8228      	strh	r0, [r5, #16]
 8001d18:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001d1c:	896b      	ldrh	r3, [r5, #10]
 8001d1e:	f403 437e 	and.w	r3, r3, #65024	@ 0xfe00
 8001d22:	4318      	orrs	r0, r3
 8001d24:	8168      	strh	r0, [r5, #10]
 8001d26:	e018      	b.n	8001d5a <USBPD_PRL_SendMessage+0x182>
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f10c 0310 	add.w	r3, ip, #16
 8001d2e:	8228      	strh	r0, [r5, #16]
 8001d30:	2001      	movs	r0, #1
 8001d32:	f833 7011 	ldrh.w	r7, [r3, r1, lsl #1]
 8001d36:	f360 370e 	bfi	r7, r0, #12, #3
 8001d3a:	f10c 0010 	add.w	r0, ip, #16
 8001d3e:	f820 7011 	strh.w	r7, [r0, r1, lsl #1]
 8001d42:	e00a      	b.n	8001d5a <USBPD_PRL_SendMessage+0x182>
 8001d44:	f1a9 0002 	sub.w	r0, r9, #2
 8001d48:	0880      	lsrs	r0, r0, #2
 8001d4a:	f360 330e 	bfi	r3, r0, #12, #3
 8001d4e:	f10c 0010 	add.w	r0, ip, #16
 8001d52:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 8001d56:	2300      	movs	r3, #0
 8001d58:	822b      	strh	r3, [r5, #16]
 8001d5a:	2a0d      	cmp	r2, #13
 8001d5c:	bf02      	ittt	eq
 8001d5e:	f10c 0010 	addeq.w	r0, ip, #16
 8001d62:	f830 1011 	ldrheq.w	r1, [r0, r1, lsl #1]
 8001d66:	f411 4f70 	tsteq.w	r1, #61440	@ 0xf000
 8001d6a:	d107      	bne.n	8001d7c <USBPD_PRL_SendMessage+0x1a4>
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	72b0      	strb	r0, [r6, #10]
 8001d70:	220f      	movs	r2, #15
 8001d72:	2103      	movs	r1, #3
 8001d74:	f10c 0005 	add.w	r0, ip, #5
 8001d78:	f000 fc05 	bl	8002586 <__aeabi_memset>
 8001d7c:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8001d80:	2007      	movs	r0, #7
 8001d82:	e10d      	b.n	8001fa0 <USBPD_PRL_SendMessage+0x3c8>
 8001d84:	f102 0310 	add.w	r3, r2, #16
 8001d88:	4677      	mov	r7, lr
 8001d8a:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8001d8e:	0bc0      	lsrs	r0, r0, #15
 8001d90:	f000 8080 	beq.w	8001e94 <USBPD_PRL_SendMessage+0x2bc>
 8001d94:	8ad0      	ldrh	r0, [r2, #22]
 8001d96:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8001d9a:	82d0      	strh	r0, [r2, #22]
 8001d9c:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8001da0:	2800      	cmp	r0, #0
 8001da2:	d16c      	bne.n	8001e7e <USBPD_PRL_SendMessage+0x2a6>
 8001da4:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8001da8:	8b95      	ldrh	r5, [r2, #28]
 8001daa:	8ad3      	ldrh	r3, [r2, #22]
 8001dac:	2d1b      	cmp	r5, #27
 8001dae:	d30f      	bcc.n	8001dd0 <USBPD_PRL_SendMessage+0x1f8>
 8001db0:	0bd8      	lsrs	r0, r3, #15
 8001db2:	d00d      	beq.n	8001dd0 <USBPD_PRL_SendMessage+0x1f8>
 8001db4:	f102 0310 	add.w	r3, r2, #16
 8001db8:	271e      	movs	r7, #30
 8001dba:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8001dbe:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
 8001dc2:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8001dc6:	8b90      	ldrh	r0, [r2, #28]
 8001dc8:	f1a0 031a 	sub.w	r3, r0, #26
 8001dcc:	8393      	strh	r3, [r2, #28]
 8001dce:	e056      	b.n	8001e7e <USBPD_PRL_SendMessage+0x2a6>
 8001dd0:	f3c3 20c3 	ubfx	r0, r3, #11, #4
 8001dd4:	b918      	cbnz	r0, 8001dde <USBPD_PRL_SendMessage+0x206>
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f365 0008 	bfi	r0, r5, #0, #9
 8001ddc:	82d0      	strh	r0, [r2, #22]
 8001dde:	f648 70ff 	movw	r0, #36863	@ 0x8fff
 8001de2:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8001de6:	f102 0310 	add.w	r3, r2, #16
 8001dea:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001dee:	4003      	ands	r3, r0
 8001df0:	f102 0010 	add.w	r0, r2, #16
 8001df4:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 8001df8:	8ad0      	ldrh	r0, [r2, #22]
 8001dfa:	0bc0      	lsrs	r0, r0, #15
 8001dfc:	d03b      	beq.n	8001e76 <USBPD_PRL_SendMessage+0x29e>
 8001dfe:	8b90      	ldrh	r0, [r2, #28]
 8001e00:	1c80      	adds	r0, r0, #2
 8001e02:	0880      	lsrs	r0, r0, #2
 8001e04:	0307      	lsls	r7, r0, #12
 8001e06:	f407 47e0 	and.w	r7, r7, #28672	@ 0x7000
 8001e0a:	f102 0010 	add.w	r0, r2, #16
 8001e0e:	433b      	orrs	r3, r7
 8001e10:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 8001e14:	8b92      	ldrh	r2, [r2, #28]
 8001e16:	1c92      	adds	r2, r2, #2
 8001e18:	f012 0203 	ands.w	r2, r2, #3
 8001e1c:	d021      	beq.n	8001e62 <USBPD_PRL_SendMessage+0x28a>
 8001e1e:	9802      	ldr	r0, [sp, #8]
 8001e20:	2700      	movs	r7, #0
 8001e22:	e005      	b.n	8001e30 <USBPD_PRL_SendMessage+0x258>
 8001e24:	8b9b      	ldrh	r3, [r3, #28]
 8001e26:	1d05      	adds	r5, r0, #4
 8001e28:	4433      	add	r3, r6
 8001e2a:	2600      	movs	r6, #0
 8001e2c:	54ee      	strb	r6, [r5, r3]
 8001e2e:	1c7f      	adds	r7, r7, #1
 8001e30:	b2fe      	uxtb	r6, r7
 8001e32:	f1c2 0e04 	rsb	lr, r2, #4
 8001e36:	f85a 3028 	ldr.w	r3, [sl, r8, lsl #2]
 8001e3a:	4576      	cmp	r6, lr
 8001e3c:	d3f2      	bcc.n	8001e24 <USBPD_PRL_SendMessage+0x24c>
 8001e3e:	9002      	str	r0, [sp, #8]
 8001e40:	f648 72ff 	movw	r2, #36863	@ 0x8fff
 8001e44:	f103 0010 	add.w	r0, r3, #16
 8001e48:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8001e4c:	4002      	ands	r2, r0
 8001e4e:	0b00      	lsrs	r0, r0, #12
 8001e50:	1c40      	adds	r0, r0, #1
 8001e52:	0300      	lsls	r0, r0, #12
 8001e54:	f400 40e0 	and.w	r0, r0, #28672	@ 0x7000
 8001e58:	4310      	orrs	r0, r2
 8001e5a:	f103 0210 	add.w	r2, r3, #16
 8001e5e:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
 8001e62:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001e66:	f100 0210 	add.w	r2, r0, #16
 8001e6a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
 8001e6e:	f3c3 3702 	ubfx	r7, r3, #12, #3
 8001e72:	00bf      	lsls	r7, r7, #2
 8001e74:	1cbf      	adds	r7, r7, #2
 8001e76:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	8390      	strh	r0, [r2, #28]
 8001e7e:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001e82:	8ac2      	ldrh	r2, [r0, #22]
 8001e84:	9802      	ldr	r0, [sp, #8]
 8001e86:	7082      	strb	r2, [r0, #2]
 8001e88:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8001e8c:	8ad0      	ldrh	r0, [r2, #22]
 8001e8e:	9a02      	ldr	r2, [sp, #8]
 8001e90:	0a00      	lsrs	r0, r0, #8
 8001e92:	70d0      	strb	r0, [r2, #3]
 8001e94:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001e98:	f8df 56b4 	ldr.w	r5, [pc, #1716]	@ 8002550 <.text_38>
 8001e9c:	f100 020a 	add.w	r2, r0, #10
 8001ea0:	3010      	adds	r0, #16
 8001ea2:	5c53      	ldrb	r3, [r2, r1]
 8001ea4:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8001ea8:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8001eac:	f363 204b 	bfi	r0, r3, #9, #3
 8001eb0:	f102 0310 	add.w	r3, r2, #16
 8001eb4:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8001eb8:	9a02      	ldr	r2, [sp, #8]
 8001eba:	7010      	strb	r0, [r2, #0]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001ec2:	f100 0310 	add.w	r3, r0, #16
 8001ec6:	9802      	ldr	r0, [sp, #8]
 8001ec8:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8001ecc:	0a09      	lsrs	r1, r1, #8
 8001ece:	7041      	strb	r1, [r0, #1]
 8001ed0:	210a      	movs	r1, #10
 8001ed2:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001ed6:	8187      	strh	r7, [r0, #12]
 8001ed8:	7101      	strb	r1, [r0, #4]
 8001eda:	7382      	strb	r2, [r0, #14]
 8001edc:	b2b8      	uxth	r0, r7
 8001ede:	9000      	str	r0, [sp, #0]
 8001ee0:	f000 f893 	bl	800200a <.text_15>
 8001ee4:	2002      	movs	r0, #2
 8001ee6:	47d0      	blx	sl
 8001ee8:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001eec:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001ef0:	f011 fd36 	bl	8013960 <USBPD_TIM_Start>
 8001ef4:	f000 f883 	bl	8001ffe <.text_14>
 8001ef8:	b2bb      	uxth	r3, r7
 8001efa:	f010 faa2 	bl	8012442 <USBPD_PHY_SendMessage>
 8001efe:	e076      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001f00:	f3ef 8710 	mrs	r7, PRIMASK
 8001f04:	b672      	cpsid	i
 8001f06:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8001f0a:	7901      	ldrb	r1, [r0, #4]
 8001f0c:	290a      	cmp	r1, #10
 8001f0e:	d109      	bne.n	8001f24 <USBPD_PRL_SendMessage+0x34c>
 8001f10:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001f14:	f011 fd96 	bl	8013a44 <USBPD_TIM_IsExpired>
 8001f18:	2801      	cmp	r0, #1
 8001f1a:	d103      	bne.n	8001f24 <USBPD_PRL_SendMessage+0x34c>
 8001f1c:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8001f20:	200d      	movs	r0, #13
 8001f22:	7108      	strb	r0, [r1, #4]
 8001f24:	f387 8810 	msr	PRIMASK, r7
 8001f28:	e061      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001f2a:	8928      	ldrh	r0, [r5, #8]
 8001f2c:	7ab1      	ldrb	r1, [r6, #10]
 8001f2e:	0a43      	lsrs	r3, r0, #9
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4299      	cmp	r1, r3
 8001f36:	bf04      	itt	eq
 8001f38:	f000 001f 	andeq.w	r0, r0, #31
 8001f3c:	2801      	cmpeq	r0, #1
 8001f3e:	d108      	bne.n	8001f52 <USBPD_PRL_SendMessage+0x37a>
 8001f40:	1c49      	adds	r1, r1, #1
 8001f42:	f001 0107 	and.w	r1, r1, #7
 8001f46:	72b1      	strb	r1, [r6, #10]
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8001f4e:	7108      	strb	r0, [r1, #4]
 8001f50:	e011      	b.n	8001f76 <USBPD_PRL_SendMessage+0x39e>
 8001f52:	200d      	movs	r0, #13
 8001f54:	7110      	strb	r0, [r2, #4]
 8001f56:	e04a      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001f58:	f000 f84b 	bl	8001ff2 <.text_13>
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8001f62:	7108      	strb	r0, [r1, #4]
 8001f64:	f248 71ff 	movw	r1, #34815	@ 0x87ff
 8001f68:	896a      	ldrh	r2, [r5, #10]
 8001f6a:	400a      	ands	r2, r1
 8001f6c:	816a      	strh	r2, [r5, #10]
 8001f6e:	f64f 30ff 	movw	r0, #64511	@ 0xfbff
 8001f72:	4002      	ands	r2, r0
 8001f74:	816a      	strh	r2, [r5, #10]
 8001f76:	2405      	movs	r4, #5
 8001f78:	e039      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001f7a:	7838      	ldrb	r0, [r7, #0]
 8001f7c:	1c40      	adds	r0, r0, #1
 8001f7e:	7038      	strb	r0, [r7, #0]
 8001f80:	f10c 0010 	add.w	r0, ip, #16
 8001f84:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8001f88:	783a      	ldrb	r2, [r7, #0]
 8001f8a:	f3c1 1081 	ubfx	r0, r1, #6, #2
 8001f8e:	2801      	cmp	r0, #1
 8001f90:	bf0c      	ite	eq
 8001f92:	2003      	moveq	r0, #3
 8001f94:	2002      	movne	r0, #2
 8001f96:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 8001f9a:	4290      	cmp	r0, r2
 8001f9c:	d302      	bcc.n	8001fa4 <USBPD_PRL_SendMessage+0x3cc>
 8001f9e:	2010      	movs	r0, #16
 8001fa0:	7108      	strb	r0, [r1, #4]
 8001fa2:	e024      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	710a      	strb	r2, [r1, #4]
 8001fa8:	2407      	movs	r4, #7
 8001faa:	f000 f822 	bl	8001ff2 <.text_13>
 8001fae:	e01e      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001fb0:	200a      	movs	r0, #10
 8001fb2:	7110      	strb	r0, [r2, #4]
 8001fb4:	2102      	movs	r1, #2
 8001fb6:	70a9      	strb	r1, [r5, #2]
 8001fb8:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001fbc:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001fc0:	f011 fcce 	bl	8013960 <USBPD_TIM_Start>
 8001fc4:	882b      	ldrh	r3, [r5, #0]
 8001fc6:	f000 f81a 	bl	8001ffe <.text_14>
 8001fca:	f8df 5584 	ldr.w	r5, [pc, #1412]	@ 8002550 <.text_38>
 8001fce:	f010 fa38 	bl	8012442 <USBPD_PHY_SendMessage>
 8001fd2:	f000 f81a 	bl	800200a <.text_15>
 8001fd6:	f8cd 9000 	str.w	r9, [sp]
 8001fda:	2002      	movs	r0, #2
 8001fdc:	47d0      	blx	sl
 8001fde:	e006      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	7110      	strb	r0, [r2, #4]
 8001fe4:	2406      	movs	r4, #6
 8001fe6:	e002      	b.n	8001fee <USBPD_PRL_SendMessage+0x416>
 8001fe8:	2000      	movs	r0, #0
 8001fea:	7110      	strb	r0, [r2, #4]
 8001fec:	2410      	movs	r4, #16
 8001fee:	4620      	mov	r0, r4
 8001ff0:	e1f0      	b.n	80023d4 <.text_25>

08001ff2 <.text_13>:
 8001ff2:	7ab0      	ldrb	r0, [r6, #10]
 8001ff4:	1c40      	adds	r0, r0, #1
 8001ff6:	f000 0007 	and.w	r0, r0, #7
 8001ffa:	72b0      	strb	r0, [r6, #10]
 8001ffc:	4770      	bx	lr

08001ffe <.text_14>:
 8001ffe:	9a02      	ldr	r2, [sp, #8]
 8002000:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8002004:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002008:	4770      	bx	lr

0800200a <.text_15>:
 800200a:	9b02      	ldr	r3, [sp, #8]
 800200c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8002010:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8002014:	f8d5 a000 	ldr.w	sl, [r5]
 8002018:	4770      	bx	lr

0800201a <USBPD_PRL_ResetRequestProcess>:
 800201a:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 800201e:	4605      	mov	r5, r0
 8002020:	f8df 8528 	ldr.w	r8, [pc, #1320]	@ 800254c <.text_37>
 8002024:	462f      	mov	r7, r5
 8002026:	f858 4027 	ldr.w	r4, [r8, r7, lsl #2]
 800202a:	2000      	movs	r0, #0
 800202c:	70a0      	strb	r0, [r4, #2]
 800202e:	72a0      	strb	r0, [r4, #10]
 8002030:	460e      	mov	r6, r1
 8002032:	f000 f81f 	bl	8002074 <.text_17>
 8002036:	f858 0027 	ldr.w	r0, [r8, r7, lsl #2]
 800203a:	f8df 7514 	ldr.w	r7, [pc, #1300]	@ 8002550 <.text_38>
 800203e:	2200      	movs	r2, #0
 8002040:	7102      	strb	r2, [r0, #4]
 8002042:	9200      	str	r2, [sp, #0]
 8002044:	2300      	movs	r3, #0
 8002046:	f8d7 c000 	ldr.w	ip, [r7]
 800204a:	4632      	mov	r2, r6
 800204c:	4629      	mov	r1, r5
 800204e:	2002      	movs	r0, #2
 8002050:	47e0      	blx	ip
 8002052:	4628      	mov	r0, r5
 8002054:	f000 f83e 	bl	80020d4 <PRL_DisableRX>
 8002058:	4631      	mov	r1, r6
 800205a:	4628      	mov	r0, r5
 800205c:	f010 f9de 	bl	801241c <USBPD_PHY_ResetRequest>
 8002060:	2005      	movs	r0, #5
 8002062:	70e0      	strb	r0, [r4, #3]
 8002064:	78a0      	ldrb	r0, [r4, #2]
 8002066:	2801      	cmp	r0, #1
 8002068:	bf1c      	itt	ne
 800206a:	78e0      	ldrbne	r0, [r4, #3]
 800206c:	2800      	cmpne	r0, #0
 800206e:	d1f9      	bne.n	8002064 <USBPD_PRL_ResetRequestProcess+0x4a>
 8002070:	e8bd 81f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, pc}

08002074 <.text_17>:
 8002074:	220f      	movs	r2, #15
 8002076:	2103      	movs	r1, #3
 8002078:	1d60      	adds	r0, r4, #5
 800207a:	f000 ba84 	b.w	8002586 <__aeabi_memset>

0800207e <USBDPD_PRL_BistCarrierEyeMode>:
 800207e:	2905      	cmp	r1, #5
 8002080:	bf08      	it	eq
 8002082:	f010 b9f4 	beq.w	801246e <USBPD_PHY_Send_BIST_Pattern>
 8002086:	2010      	movs	r0, #16
 8002088:	4770      	bx	lr

0800208a <USBDPD_PRL_BistCarrierEyeModeExit>:
 800208a:	2905      	cmp	r1, #5
 800208c:	bf04      	itt	eq
 800208e:	2107      	moveq	r1, #7
 8002090:	f010 b9fb 	beq.w	801248a <USBPD_PHY_ExitTransmit>
 8002094:	2010      	movs	r0, #16
 8002096:	4770      	bx	lr

08002098 <USBPD_PRL_Reset>:
 8002098:	b538      	push	{r3, r4, r5, lr}
 800209a:	4604      	mov	r4, r0
 800209c:	f8df 04ac 	ldr.w	r0, [pc, #1196]	@ 800254c <.text_37>
 80020a0:	4621      	mov	r1, r4
 80020a2:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80020a6:	2200      	movs	r2, #0
 80020a8:	712a      	strb	r2, [r5, #4]
 80020aa:	702a      	strb	r2, [r5, #0]
 80020ac:	70ea      	strb	r2, [r5, #3]
 80020ae:	72aa      	strb	r2, [r5, #10]
 80020b0:	2103      	movs	r1, #3
 80020b2:	220f      	movs	r2, #15
 80020b4:	1d68      	adds	r0, r5, #5
 80020b6:	f000 fa66 	bl	8002586 <__aeabi_memset>
 80020ba:	2200      	movs	r2, #0
 80020bc:	77ea      	strb	r2, [r5, #31]
 80020be:	4620      	mov	r0, r4
 80020c0:	f010 f9a1 	bl	8012406 <USBPD_PHY_Reset>
 80020c4:	4620      	mov	r0, r4
 80020c6:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}
 80020ca:	f010 ba00 	b.w	80124ce <USBPD_PHY_EnableRX>

080020ce <USBPD_PRL_Stop>:
 80020ce:	f010 ba0b 	b.w	80124e8 <USBPD_PHY_DisableRX>

080020d2 <USBPD_PRL_DeInit>:
 80020d2:	4770      	bx	lr

080020d4 <PRL_DisableRX>:
 80020d4:	f010 ba08 	b.w	80124e8 <USBPD_PHY_DisableRX>

080020d8 <PRL_Received>:
 80020d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020dc:	4680      	mov	r8, r0
 80020de:	f8df b46c 	ldr.w	fp, [pc, #1132]	@ 800254c <.text_37>
 80020e2:	b084      	sub	sp, #16
 80020e4:	4645      	mov	r5, r8
 80020e6:	f85b 6025 	ldr.w	r6, [fp, r5, lsl #2]
 80020ea:	f8df 9464 	ldr.w	r9, [pc, #1124]	@ 8002550 <.text_38>
 80020ee:	468a      	mov	sl, r1
 80020f0:	f010 f97d 	bl	80123ee <USBPD_PHY_GetMinGOODCRCTimerValue>
 80020f4:	4601      	mov	r1, r0
 80020f6:	ea4f 0048 	mov.w	r0, r8, lsl #1
 80020fa:	b2c0      	uxtb	r0, r0
 80020fc:	f011 fc30 	bl	8013960 <USBPD_TIM_Start>
 8002100:	f106 0728 	add.w	r7, r6, #40	@ 0x28
 8002104:	7838      	ldrb	r0, [r7, #0]
 8002106:	7879      	ldrb	r1, [r7, #1]
 8002108:	eb00 2401 	add.w	r4, r0, r1, lsl #8
 800210c:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 8002110:	4020      	ands	r0, r4
 8002112:	2801      	cmp	r0, #1
 8002114:	d112      	bne.n	800213c <PRL_Received+0x64>
 8002116:	0069      	lsls	r1, r5, #1
 8002118:	1c49      	adds	r1, r1, #1
 800211a:	b2c8      	uxtb	r0, r1
 800211c:	f011 fc92 	bl	8013a44 <USBPD_TIM_IsExpired>
 8002120:	2801      	cmp	r0, #1
 8002122:	d03f      	beq.n	80021a4 <PRL_Received+0xcc>
 8002124:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 8002128:	200b      	movs	r0, #11
 800212a:	7108      	strb	r0, [r1, #4]
 800212c:	82b4      	strh	r4, [r6, #20]
 800212e:	f000 f966 	bl	80023fe <.text_29>
 8002132:	463b      	mov	r3, r7
 8002134:	4652      	mov	r2, sl
 8002136:	4641      	mov	r1, r8
 8002138:	2001      	movs	r0, #1
 800213a:	e148      	b.n	80023ce <PRL_Received+0x2f6>
 800213c:	f20f 4044 	addw	r0, pc, #1092	@ 0x444
 8002140:	8805      	ldrh	r5, [r0, #0]
 8002142:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 8002146:	2101      	movs	r1, #1
 8002148:	4020      	ands	r0, r4
 800214a:	7271      	strb	r1, [r6, #9]
 800214c:	eb06 020a 	add.w	r2, r6, sl
 8002150:	280d      	cmp	r0, #13
 8002152:	9202      	str	r2, [sp, #8]
 8002154:	d103      	bne.n	800215e <PRL_Received+0x86>
 8002156:	2100      	movs	r1, #0
 8002158:	7291      	strb	r1, [r2, #10]
 800215a:	f000 f97c 	bl	8002456 <.text_31>
 800215e:	ea5f 000a 	movs.w	r0, sl
 8002162:	d10c      	bne.n	800217e <PRL_Received+0xa6>
 8002164:	8a30      	ldrh	r0, [r6, #16]
 8002166:	f3c0 1140 	ubfx	r1, r0, #5, #1
 800216a:	f3c0 2200 	ubfx	r2, r0, #8, #1
 800216e:	f64f 60df 	movw	r0, #65247	@ 0xfedf
 8002172:	4005      	ands	r5, r0
 8002174:	ea45 1541 	orr.w	r5, r5, r1, lsl #5
 8002178:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 800217c:	e002      	b.n	8002184 <PRL_Received+0xac>
 800217e:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8002182:	4015      	ands	r5, r2
 8002184:	f24f 113f 	movw	r1, #61759	@ 0xf13f
 8002188:	400d      	ands	r5, r1
 800218a:	f404 6060 	and.w	r0, r4, #3584	@ 0xe00
 800218e:	4305      	orrs	r5, r0
 8002190:	f045 0540 	orr.w	r5, r5, #64	@ 0x40
 8002194:	74b5      	strb	r5, [r6, #18]
 8002196:	4651      	mov	r1, sl
 8002198:	0a2d      	lsrs	r5, r5, #8
 800219a:	74f5      	strb	r5, [r6, #19]
 800219c:	4640      	mov	r0, r8
 800219e:	f7fe fba8 	bl	80008f2 <PE_PRL_PostReceiveEvent>
 80021a2:	2800      	cmp	r0, #0
 80021a4:	f000 8116 	beq.w	80023d4 <.text_25>
 80021a8:	2001      	movs	r0, #1
 80021aa:	73b0      	strb	r0, [r6, #14]
 80021ac:	ea4f 0048 	mov.w	r0, r8, lsl #1
 80021b0:	b2c0      	uxtb	r0, r0
 80021b2:	f011 fc47 	bl	8013a44 <USBPD_TIM_IsExpired>
 80021b6:	2800      	cmp	r0, #0
 80021b8:	d0f8      	beq.n	80021ac <PRL_Received+0xd4>
 80021ba:	2302      	movs	r3, #2
 80021bc:	f106 0212 	add.w	r2, r6, #18
 80021c0:	4651      	mov	r1, sl
 80021c2:	4640      	mov	r0, r8
 80021c4:	f010 f93d 	bl	8012442 <USBPD_PHY_SendMessage>
 80021c8:	9003      	str	r0, [sp, #12]
 80021ca:	f886 a008 	strb.w	sl, [r6, #8]
 80021ce:	4639      	mov	r1, r7
 80021d0:	4640      	mov	r0, r8
 80021d2:	f7fe fbc4 	bl	800095e <PE_PRL_PostReceiveEventCopy>
 80021d6:	78b8      	ldrb	r0, [r7, #2]
 80021d8:	78f9      	ldrb	r1, [r7, #3]
 80021da:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 80021de:	f8ad 2004 	strh.w	r2, [sp, #4]
 80021e2:	0420      	lsls	r0, r4, #16
 80021e4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 80021e8:	f8bd 5004 	ldrh.w	r5, [sp, #4]
 80021ec:	0bc9      	lsrs	r1, r1, #15
 80021ee:	0fc0      	lsrs	r0, r0, #31
 80021f0:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80021f4:	f8ad 1006 	strh.w	r1, [sp, #6]
 80021f8:	d004      	beq.n	8002204 <PRL_Received+0x12c>
 80021fa:	0008      	movs	r0, r1
 80021fc:	d102      	bne.n	8002204 <PRL_Received+0x12c>
 80021fe:	1d29      	adds	r1, r5, #4
 8002200:	9100      	str	r1, [sp, #0]
 8002202:	e019      	b.n	8002238 <PRL_Received+0x160>
 8002204:	7830      	ldrb	r0, [r6, #0]
 8002206:	b9a8      	cbnz	r0, 8002234 <PRL_Received+0x15c>
 8002208:	f3c4 3002 	ubfx	r0, r4, #12, #3
 800220c:	b190      	cbz	r0, 8002234 <PRL_Received+0x15c>
 800220e:	f004 001f 	and.w	r0, r4, #31
 8002212:	2803      	cmp	r0, #3
 8002214:	d10e      	bne.n	8002234 <PRL_Received+0x15c>
 8002216:	78b8      	ldrb	r0, [r7, #2]
 8002218:	78f9      	ldrb	r1, [r7, #3]
 800221a:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 800221e:	7938      	ldrb	r0, [r7, #4]
 8002220:	7979      	ldrb	r1, [r7, #5]
 8002222:	eb02 4200 	add.w	r2, r2, r0, lsl #16
 8002226:	eb02 6201 	add.w	r2, r2, r1, lsl #24
 800222a:	0f12      	lsrs	r2, r2, #28
 800222c:	2a08      	cmp	r2, #8
 800222e:	bf04      	itt	eq
 8002230:	2001      	moveq	r0, #1
 8002232:	7030      	strbeq	r0, [r6, #0]
 8002234:	f000 f8e3 	bl	80023fe <.text_29>
 8002238:	463b      	mov	r3, r7
 800223a:	f8d9 7000 	ldr.w	r7, [r9]
 800223e:	4652      	mov	r2, sl
 8002240:	4641      	mov	r1, r8
 8002242:	2001      	movs	r0, #1
 8002244:	47b8      	blx	r7
 8002246:	9803      	ldr	r0, [sp, #12]
 8002248:	b948      	cbnz	r0, 800225e <PRL_Received+0x186>
 800224a:	2102      	movs	r1, #2
 800224c:	9100      	str	r1, [sp, #0]
 800224e:	f106 0312 	add.w	r3, r6, #18
 8002252:	f8d9 7000 	ldr.w	r7, [r9]
 8002256:	4652      	mov	r2, sl
 8002258:	4641      	mov	r1, r8
 800225a:	2002      	movs	r0, #2
 800225c:	47b8      	blx	r7
 800225e:	9802      	ldr	r0, [sp, #8]
 8002260:	7941      	ldrb	r1, [r0, #5]
 8002262:	f3c4 2042 	ubfx	r0, r4, #9, #3
 8002266:	4281      	cmp	r1, r0
 8002268:	bf04      	itt	eq
 800226a:	9803      	ldreq	r0, [sp, #12]
 800226c:	2800      	cmpeq	r0, #0
 800226e:	f000 809e 	beq.w	80023ae <PRL_Received+0x2d6>
 8002272:	0421      	lsls	r1, r4, #16
 8002274:	9a02      	ldr	r2, [sp, #8]
 8002276:	0e49      	lsrs	r1, r1, #25
 8002278:	f001 0107 	and.w	r1, r1, #7
 800227c:	7151      	strb	r1, [r2, #5]
 800227e:	0420      	lsls	r0, r4, #16
 8002280:	8374      	strh	r4, [r6, #26]
 8002282:	0fc0      	lsrs	r0, r0, #31
 8002284:	bf1c      	itt	ne
 8002286:	f8bd 0006 	ldrhne.w	r0, [sp, #6]
 800228a:	2800      	cmpne	r0, #0
 800228c:	d06b      	beq.n	8002366 <PRL_Received+0x28e>
 800228e:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8002292:	8330      	strh	r0, [r6, #24]
 8002294:	201a      	movs	r0, #26
 8002296:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 800229a:	f411 4ff8 	tst.w	r1, #31744	@ 0x7c00
 800229e:	d139      	bne.n	8002314 <PRL_Received+0x23c>
 80022a0:	f3c4 3102 	ubfx	r1, r4, #12, #3
 80022a4:	2907      	cmp	r1, #7
 80022a6:	d301      	bcc.n	80022ac <PRL_Received+0x1d4>
 80022a8:	2d1a      	cmp	r5, #26
 80022aa:	d81e      	bhi.n	80022ea <PRL_Received+0x212>
 80022ac:	2100      	movs	r1, #0
 80022ae:	f106 072c 	add.w	r7, r6, #44	@ 0x2c
 80022b2:	e009      	b.n	80022c8 <PRL_Received+0x1f0>
 80022b4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80022b8:	6a32      	ldr	r2, [r6, #32]
 80022ba:	f817 c001 	ldrb.w	ip, [r7, r1]
 80022be:	f000 f898 	bl	80023f2 <.text_28>
 80022c2:	f802 c003 	strb.w	ip, [r2, r3]
 80022c6:	b289      	uxth	r1, r1
 80022c8:	f000 f88d 	bl	80023e6 <.text_27>
 80022cc:	d3f2      	bcc.n	80022b4 <PRL_Received+0x1dc>
 80022ce:	f3c4 3002 	ubfx	r0, r4, #12, #3
 80022d2:	0080      	lsls	r0, r0, #2
 80022d4:	1e80      	subs	r0, r0, #2
 80022d6:	42a8      	cmp	r0, r5
 80022d8:	d204      	bcs.n	80022e4 <PRL_Received+0x20c>
 80022da:	f3c4 3002 	ubfx	r0, r4, #12, #3
 80022de:	0080      	lsls	r0, r0, #2
 80022e0:	1e80      	subs	r0, r0, #2
 80022e2:	e00e      	b.n	8002302 <PRL_Received+0x22a>
 80022e4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80022e6:	8005      	strh	r5, [r0, #0]
 80022e8:	e00d      	b.n	8002306 <PRL_Received+0x22e>
 80022ea:	2101      	movs	r1, #1
 80022ec:	77f1      	strb	r1, [r6, #31]
 80022ee:	2000      	movs	r0, #0
 80022f0:	f106 012c 	add.w	r1, r6, #44	@ 0x2c
 80022f4:	6a33      	ldr	r3, [r6, #32]
 80022f6:	5c0a      	ldrb	r2, [r1, r0]
 80022f8:	541a      	strb	r2, [r3, r0]
 80022fa:	1c40      	adds	r0, r0, #1
 80022fc:	281a      	cmp	r0, #26
 80022fe:	d3f9      	bcc.n	80022f4 <PRL_Received+0x21c>
 8002300:	201a      	movs	r0, #26
 8002302:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 8002304:	8008      	strh	r0, [r1, #0]
 8002306:	4651      	mov	r1, sl
 8002308:	4640      	mov	r0, r8
 800230a:	b005      	add	sp, #20
 800230c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002310:	f7fe baef 	b.w	80008f2 <PE_PRL_PostReceiveEvent>
 8002314:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 8002316:	8809      	ldrh	r1, [r1, #0]
 8002318:	f240 1205 	movw	r2, #261	@ 0x105
 800231c:	f101 031a 	add.w	r3, r1, #26
 8002320:	4293      	cmp	r3, r2
 8002322:	bf3f      	itttt	cc
 8002324:	f3c4 3302 	ubfxcc	r3, r4, #12, #3
 8002328:	eb01 0183 	addcc.w	r1, r1, r3, lsl #2
 800232c:	1e89      	subcc	r1, r1, #2
 800232e:	42a9      	cmpcc	r1, r5
 8002330:	d21a      	bcs.n	8002368 <PRL_Received+0x290>
 8002332:	2101      	movs	r1, #1
 8002334:	77f1      	strb	r1, [r6, #31]
 8002336:	f106 052c 	add.w	r5, r6, #44	@ 0x2c
 800233a:	2100      	movs	r1, #0
 800233c:	e007      	b.n	800234e <PRL_Received+0x276>
 800233e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8002342:	6a32      	ldr	r2, [r6, #32]
 8002344:	5c6f      	ldrb	r7, [r5, r1]
 8002346:	f000 f854 	bl	80023f2 <.text_28>
 800234a:	54d7      	strb	r7, [r2, r3]
 800234c:	b289      	uxth	r1, r1
 800234e:	f000 f84a 	bl	80023e6 <.text_27>
 8002352:	d3f4      	bcc.n	800233e <PRL_Received+0x266>
 8002354:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 8002356:	880a      	ldrh	r2, [r1, #0]
 8002358:	0424      	lsls	r4, r4, #16
 800235a:	0ea4      	lsrs	r4, r4, #26
 800235c:	f004 041c 	and.w	r4, r4, #28
 8002360:	1ea0      	subs	r0, r4, #2
 8002362:	1882      	adds	r2, r0, r2
 8002364:	800a      	strh	r2, [r1, #0]
 8002366:	e035      	b.n	80023d4 <.text_25>
 8002368:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 800236a:	880b      	ldrh	r3, [r1, #0]
 800236c:	f000 f835 	bl	80023da <.text_26>
 8002370:	4291      	cmp	r1, r2
 8002372:	d219      	bcs.n	80023a8 <PRL_Received+0x2d0>
 8002374:	f000 f831 	bl	80023da <.text_26>
 8002378:	42a9      	cmp	r1, r5
 800237a:	d315      	bcc.n	80023a8 <PRL_Received+0x2d0>
 800237c:	2201      	movs	r2, #1
 800237e:	77f2      	strb	r2, [r6, #31]
 8002380:	2100      	movs	r1, #0
 8002382:	f106 072c 	add.w	r7, r6, #44	@ 0x2c
 8002386:	e009      	b.n	800239c <PRL_Received+0x2c4>
 8002388:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800238c:	6a32      	ldr	r2, [r6, #32]
 800238e:	f817 a001 	ldrb.w	sl, [r7, r1]
 8002392:	f000 f82e 	bl	80023f2 <.text_28>
 8002396:	f802 a003 	strb.w	sl, [r2, r3]
 800239a:	b289      	uxth	r1, r1
 800239c:	f000 f823 	bl	80023e6 <.text_27>
 80023a0:	d3f2      	bcc.n	8002388 <PRL_Received+0x2b0>
 80023a2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80023a4:	8005      	strh	r5, [r0, #0]
 80023a6:	e015      	b.n	80023d4 <.text_25>
 80023a8:	2100      	movs	r1, #0
 80023aa:	77f1      	strb	r1, [r6, #31]
 80023ac:	e012      	b.n	80023d4 <.text_25>
 80023ae:	20ff      	movs	r0, #255	@ 0xff
 80023b0:	7230      	strb	r0, [r6, #8]
 80023b2:	2100      	movs	r1, #0
 80023b4:	73b1      	strb	r1, [r6, #14]
 80023b6:	4640      	mov	r0, r8
 80023b8:	f7fe fabb 	bl	8000932 <PE_PRL_PostReceiveEventError>
 80023bc:	2000      	movs	r0, #0
 80023be:	7270      	strb	r0, [r6, #9]
 80023c0:	2117      	movs	r1, #23
 80023c2:	9100      	str	r1, [sp, #0]
 80023c4:	f05f 0200 	movs.w	r2, #0
 80023c8:	a362      	add	r3, pc, #392	@ (adr r3, 8002554 <.text_39>)
 80023ca:	4641      	mov	r1, r8
 80023cc:	2006      	movs	r0, #6
 80023ce:	f8d9 8000 	ldr.w	r8, [r9]
 80023d2:	47c0      	blx	r8

080023d4 <.text_25>:
 80023d4:	b005      	add	sp, #20
 80023d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080023da <.text_26>:
 80023da:	f3c4 3102 	ubfx	r1, r4, #12, #3
 80023de:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80023e2:	1e89      	subs	r1, r1, #2
 80023e4:	4770      	bx	lr

080023e6 <.text_27>:
 80023e6:	f3c4 3202 	ubfx	r2, r4, #12, #3
 80023ea:	0092      	lsls	r2, r2, #2
 80023ec:	1e92      	subs	r2, r2, #2
 80023ee:	4291      	cmp	r1, r2
 80023f0:	4770      	bx	lr

080023f2 <.text_28>:
 80023f2:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 80023f6:	fb10 1303 	smlabb	r3, r0, r3, r1
 80023fa:	1c49      	adds	r1, r1, #1
 80023fc:	4770      	bx	lr

080023fe <.text_29>:
 80023fe:	f3c4 3002 	ubfx	r0, r4, #12, #3
 8002402:	0080      	lsls	r0, r0, #2
 8002404:	1c80      	adds	r0, r0, #2
 8002406:	9000      	str	r0, [sp, #0]
 8002408:	4770      	bx	lr

0800240a <PRL_ResetIndicate>:
 800240a:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 800240e:	460d      	mov	r5, r1
 8002410:	2d05      	cmp	r5, #5
 8002412:	4604      	mov	r4, r0
 8002414:	d110      	bne.n	8002438 <PRL_ResetIndicate+0x2e>
 8002416:	f8df 8134 	ldr.w	r8, [pc, #308]	@ 800254c <.text_37>
 800241a:	4627      	mov	r7, r4
 800241c:	f858 6027 	ldr.w	r6, [r8, r7, lsl #2]
 8002420:	2000      	movs	r0, #0
 8002422:	72b0      	strb	r0, [r6, #10]
 8002424:	f000 f817 	bl	8002456 <.text_31>
 8002428:	f858 0027 	ldr.w	r0, [r8, r7, lsl #2]
 800242c:	2200      	movs	r2, #0
 800242e:	7102      	strb	r2, [r0, #4]
 8002430:	7032      	strb	r2, [r6, #0]
 8002432:	4620      	mov	r0, r4
 8002434:	f7ff fe4e 	bl	80020d4 <PRL_DisableRX>
 8002438:	2000      	movs	r0, #0
 800243a:	4e45      	ldr	r6, [pc, #276]	@ (8002550 <.text_38>)
 800243c:	6837      	ldr	r7, [r6, #0]
 800243e:	9000      	str	r0, [sp, #0]
 8002440:	2300      	movs	r3, #0
 8002442:	462a      	mov	r2, r5
 8002444:	4621      	mov	r1, r4
 8002446:	2001      	movs	r0, #1
 8002448:	47b8      	blx	r7
 800244a:	4629      	mov	r1, r5
 800244c:	4620      	mov	r0, r4
 800244e:	e8bd 41fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8002452:	f7fe b9a1 	b.w	8000798 <PE_PRL_ResetReceived>

08002456 <.text_31>:
 8002456:	220f      	movs	r2, #15
 8002458:	2103      	movs	r1, #3
 800245a:	1d70      	adds	r0, r6, #5
 800245c:	f000 b893 	b.w	8002586 <__aeabi_memset>

08002460 <PRL_ResetCompleted>:
 8002460:	4a3a      	ldr	r2, [pc, #232]	@ (800254c <.text_37>)
 8002462:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8002466:	2101      	movs	r1, #1
 8002468:	7081      	strb	r1, [r0, #2]
 800246a:	4770      	bx	lr

0800246c <PRL_BistCompleted>:
 800246c:	f7fe b9bc 	b.w	80007e8 <PE_PRL_BistCompleted>

08002470 <PRL_TxCompleted>:
 8002470:	b538      	push	{r3, r4, r5, lr}
 8002472:	4a36      	ldr	r2, [pc, #216]	@ (800254c <.text_37>)
 8002474:	4604      	mov	r4, r0
 8002476:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 800247a:	7baa      	ldrb	r2, [r5, #14]
 800247c:	2a01      	cmp	r2, #1
 800247e:	d002      	beq.n	8002486 <PRL_TxCompleted+0x16>
 8002480:	2a02      	cmp	r2, #2
 8002482:	d009      	beq.n	8002498 <PRL_TxCompleted+0x28>
 8002484:	e010      	b.n	80024a8 <PRL_TxCompleted+0x38>
 8002486:	b911      	cbnz	r1, 800248e <PRL_TxCompleted+0x1e>
 8002488:	f7fe fa86 	bl	8000998 <PE_PRL_PostReceiveEventComplete>
 800248c:	e001      	b.n	8002492 <PRL_TxCompleted+0x22>
 800248e:	f7fe fa50 	bl	8000932 <PE_PRL_PostReceiveEventError>
 8002492:	2000      	movs	r0, #0
 8002494:	7268      	strb	r0, [r5, #9]
 8002496:	e007      	b.n	80024a8 <PRL_TxCompleted+0x38>
 8002498:	f00f ff9c 	bl	80123d4 <USBPD_PHY_GetRetryTimerValue>
 800249c:	0064      	lsls	r4, r4, #1
 800249e:	4601      	mov	r1, r0
 80024a0:	1c64      	adds	r4, r4, #1
 80024a2:	b2e0      	uxtb	r0, r4
 80024a4:	f011 fa5c 	bl	8013960 <USBPD_TIM_Start>
 80024a8:	2000      	movs	r0, #0
 80024aa:	73a8      	strb	r0, [r5, #14]
 80024ac:	bd31      	pop	{r0, r4, r5, pc}

080024ae <USBPD_PRL_PrepareExtendedTxChunkSending>:
 80024ae:	b530      	push	{r4, r5, lr}
 80024b0:	4c26      	ldr	r4, [pc, #152]	@ (800254c <.text_37>)
 80024b2:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 80024b6:	8ae5      	ldrh	r5, [r4, #22]
 80024b8:	f248 30ff 	movw	r0, #33791	@ 0x83ff
 80024bc:	4005      	ands	r5, r0
 80024be:	8a20      	ldrh	r0, [r4, #16]
 80024c0:	ea45 25c1 	orr.w	r5, r5, r1, lsl #11
 80024c4:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 80024c8:	f405 457e 	and.w	r5, r5, #65024	@ 0xfe00
 80024cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024d0:	8220      	strh	r0, [r4, #16]
 80024d2:	432a      	orrs	r2, r5
 80024d4:	8b61      	ldrh	r1, [r4, #26]
 80024d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024da:	f361 0004 	bfi	r0, r1, #0, #5
 80024de:	82e2      	strh	r2, [r4, #22]
 80024e0:	8220      	strh	r0, [r4, #16]
 80024e2:	7018      	strb	r0, [r3, #0]
 80024e4:	8a20      	ldrh	r0, [r4, #16]
 80024e6:	0a00      	lsrs	r0, r0, #8
 80024e8:	7058      	strb	r0, [r3, #1]
 80024ea:	8ae0      	ldrh	r0, [r4, #22]
 80024ec:	7098      	strb	r0, [r3, #2]
 80024ee:	8ae1      	ldrh	r1, [r4, #22]
 80024f0:	0a09      	lsrs	r1, r1, #8
 80024f2:	70d9      	strb	r1, [r3, #3]
 80024f4:	bd30      	pop	{r4, r5, pc}

080024f6 <USBPD_PRL_PrepareChunkRequest>:
 80024f6:	b530      	push	{r4, r5, lr}
 80024f8:	4a14      	ldr	r2, [pc, #80]	@ (800254c <.text_37>)
 80024fa:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 80024fe:	8adc      	ldrh	r4, [r3, #22]
 8002500:	8b1d      	ldrh	r5, [r3, #24]
 8002502:	f444 4404 	orr.w	r4, r4, #33792	@ 0x8400
 8002506:	0aed      	lsrs	r5, r5, #11
 8002508:	82dc      	strh	r4, [r3, #22]
 800250a:	1c6d      	adds	r5, r5, #1
 800250c:	02ed      	lsls	r5, r5, #11
 800250e:	f404 4406 	and.w	r4, r4, #34304	@ 0x8600
 8002512:	f405 45f0 	and.w	r5, r5, #30720	@ 0x7800
 8002516:	432c      	orrs	r4, r5
 8002518:	82dc      	strh	r4, [r3, #22]
 800251a:	8a1c      	ldrh	r4, [r3, #16]
 800251c:	8b5d      	ldrh	r5, [r3, #26]
 800251e:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8002522:	821c      	strh	r4, [r3, #16]
 8002524:	f365 0404 	bfi	r4, r5, #0, #5
 8002528:	821c      	strh	r4, [r3, #16]
 800252a:	2400      	movs	r4, #0
 800252c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8002530:	7104      	strb	r4, [r0, #4]
 8002532:	8a1a      	ldrh	r2, [r3, #16]
 8002534:	700a      	strb	r2, [r1, #0]
 8002536:	8a18      	ldrh	r0, [r3, #16]
 8002538:	0a00      	lsrs	r0, r0, #8
 800253a:	7048      	strb	r0, [r1, #1]
 800253c:	8ad8      	ldrh	r0, [r3, #22]
 800253e:	7088      	strb	r0, [r1, #2]
 8002540:	8ada      	ldrh	r2, [r3, #22]
 8002542:	710c      	strb	r4, [r1, #4]
 8002544:	0a12      	lsrs	r2, r2, #8
 8002546:	714c      	strb	r4, [r1, #5]
 8002548:	70ca      	strb	r2, [r1, #3]
 800254a:	bd30      	pop	{r4, r5, pc}

0800254c <.text_37>:
 800254c:	20000550 	.word	0x20000550

08002550 <.text_38>:
 8002550:	20000000 	.word	0x20000000

08002554 <.text_39>:
 8002554:	5f4c5250 	.word	0x5f4c5250
 8002558:	4e455645 	.word	0x4e455645
 800255c:	58525f54 	.word	0x58525f54
 8002560:	5349445f 	.word	0x5349445f
 8002564:	44524143 	.word	0x44524143
 8002568:	00004445 	.word	0x00004445

0800256c <USBPD_PRL_Init::PRL_PhyCallbacks>:
 800256c:	080020d9 0800240b 08002461 0800246d     . ...$..a$..m$..
 800257c:	08002471 00000000                       q$......

08002584 <.text_41>:
 8002584:	0001      	.short	0x0001

08002586 <__aeabi_memset>:
 8002586:	b470      	push	{r4, r5, r6}
 8002588:	0784      	lsls	r4, r0, #30
 800258a:	d046      	beq.n	800261a <__aeabi_memset+0x94>
 800258c:	1e4c      	subs	r4, r1, #1
 800258e:	2900      	cmp	r1, #0
 8002590:	d041      	beq.n	8002616 <__aeabi_memset+0x90>
 8002592:	b2d5      	uxtb	r5, r2
 8002594:	4603      	mov	r3, r0
 8002596:	e002      	b.n	800259e <__aeabi_memset+0x18>
 8002598:	1e61      	subs	r1, r4, #1
 800259a:	b3e4      	cbz	r4, 8002616 <__aeabi_memset+0x90>
 800259c:	460c      	mov	r4, r1
 800259e:	f803 5b01 	strb.w	r5, [r3], #1
 80025a2:	0799      	lsls	r1, r3, #30
 80025a4:	d1f8      	bne.n	8002598 <__aeabi_memset+0x12>
 80025a6:	2c03      	cmp	r4, #3
 80025a8:	d92e      	bls.n	8002608 <__aeabi_memset+0x82>
 80025aa:	b2d5      	uxtb	r5, r2
 80025ac:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80025b0:	2c0f      	cmp	r4, #15
 80025b2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80025b6:	d919      	bls.n	80025ec <__aeabi_memset+0x66>
 80025b8:	4626      	mov	r6, r4
 80025ba:	f103 0110 	add.w	r1, r3, #16
 80025be:	3e10      	subs	r6, #16
 80025c0:	2e0f      	cmp	r6, #15
 80025c2:	f841 5c10 	str.w	r5, [r1, #-16]
 80025c6:	f841 5c0c 	str.w	r5, [r1, #-12]
 80025ca:	f841 5c08 	str.w	r5, [r1, #-8]
 80025ce:	f841 5c04 	str.w	r5, [r1, #-4]
 80025d2:	f101 0110 	add.w	r1, r1, #16
 80025d6:	d8f2      	bhi.n	80025be <__aeabi_memset+0x38>
 80025d8:	f1a4 0110 	sub.w	r1, r4, #16
 80025dc:	f021 010f 	bic.w	r1, r1, #15
 80025e0:	f004 040f 	and.w	r4, r4, #15
 80025e4:	3110      	adds	r1, #16
 80025e6:	2c03      	cmp	r4, #3
 80025e8:	440b      	add	r3, r1
 80025ea:	d90d      	bls.n	8002608 <__aeabi_memset+0x82>
 80025ec:	461e      	mov	r6, r3
 80025ee:	4621      	mov	r1, r4
 80025f0:	3904      	subs	r1, #4
 80025f2:	2903      	cmp	r1, #3
 80025f4:	f846 5b04 	str.w	r5, [r6], #4
 80025f8:	d8fa      	bhi.n	80025f0 <__aeabi_memset+0x6a>
 80025fa:	1f21      	subs	r1, r4, #4
 80025fc:	f021 0103 	bic.w	r1, r1, #3
 8002600:	3104      	adds	r1, #4
 8002602:	440b      	add	r3, r1
 8002604:	f004 0403 	and.w	r4, r4, #3
 8002608:	b12c      	cbz	r4, 8002616 <__aeabi_memset+0x90>
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	441c      	add	r4, r3
 800260e:	f803 2b01 	strb.w	r2, [r3], #1
 8002612:	42a3      	cmp	r3, r4
 8002614:	d1fb      	bne.n	800260e <__aeabi_memset+0x88>
 8002616:	bc70      	pop	{r4, r5, r6}
 8002618:	4770      	bx	lr
 800261a:	460c      	mov	r4, r1
 800261c:	4603      	mov	r3, r0
 800261e:	e7c2      	b.n	80025a6 <__aeabi_memset+0x20>

08002620 <memchr>:
 8002620:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8002624:	2a10      	cmp	r2, #16
 8002626:	db2b      	blt.n	8002680 <memchr+0x60>
 8002628:	f010 0f07 	tst.w	r0, #7
 800262c:	d008      	beq.n	8002640 <memchr+0x20>
 800262e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002632:	3a01      	subs	r2, #1
 8002634:	428b      	cmp	r3, r1
 8002636:	d02d      	beq.n	8002694 <memchr+0x74>
 8002638:	f010 0f07 	tst.w	r0, #7
 800263c:	b342      	cbz	r2, 8002690 <memchr+0x70>
 800263e:	d1f6      	bne.n	800262e <memchr+0xe>
 8002640:	b4f0      	push	{r4, r5, r6, r7}
 8002642:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8002646:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800264a:	f022 0407 	bic.w	r4, r2, #7
 800264e:	f07f 0700 	mvns.w	r7, #0
 8002652:	2300      	movs	r3, #0
 8002654:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8002658:	3c08      	subs	r4, #8
 800265a:	ea85 0501 	eor.w	r5, r5, r1
 800265e:	ea86 0601 	eor.w	r6, r6, r1
 8002662:	fa85 f547 	uadd8	r5, r5, r7
 8002666:	faa3 f587 	sel	r5, r3, r7
 800266a:	fa86 f647 	uadd8	r6, r6, r7
 800266e:	faa5 f687 	sel	r6, r5, r7
 8002672:	b98e      	cbnz	r6, 8002698 <memchr+0x78>
 8002674:	d1ee      	bne.n	8002654 <memchr+0x34>
 8002676:	bcf0      	pop	{r4, r5, r6, r7}
 8002678:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800267c:	f002 0207 	and.w	r2, r2, #7
 8002680:	b132      	cbz	r2, 8002690 <memchr+0x70>
 8002682:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002686:	3a01      	subs	r2, #1
 8002688:	ea83 0301 	eor.w	r3, r3, r1
 800268c:	b113      	cbz	r3, 8002694 <memchr+0x74>
 800268e:	d1f8      	bne.n	8002682 <memchr+0x62>
 8002690:	2000      	movs	r0, #0
 8002692:	4770      	bx	lr
 8002694:	3801      	subs	r0, #1
 8002696:	4770      	bx	lr
 8002698:	2d00      	cmp	r5, #0
 800269a:	bf06      	itte	eq
 800269c:	4635      	moveq	r5, r6
 800269e:	3803      	subeq	r0, #3
 80026a0:	3807      	subne	r0, #7
 80026a2:	f015 0f01 	tst.w	r5, #1
 80026a6:	d107      	bne.n	80026b8 <memchr+0x98>
 80026a8:	3001      	adds	r0, #1
 80026aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80026ae:	bf02      	ittt	eq
 80026b0:	3001      	addeq	r0, #1
 80026b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80026b6:	3001      	addeq	r0, #1
 80026b8:	bcf0      	pop	{r4, r5, r6, r7}
 80026ba:	3801      	subs	r0, #1
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop

080026c0 <strlen>:
 80026c0:	4603      	mov	r3, r0
 80026c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80026c6:	2a00      	cmp	r2, #0
 80026c8:	d1fb      	bne.n	80026c2 <strlen+0x2>
 80026ca:	1a18      	subs	r0, r3, r0
 80026cc:	3801      	subs	r0, #1
 80026ce:	4770      	bx	lr

080026d0 <strcmp>:
 80026d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026d8:	2a01      	cmp	r2, #1
 80026da:	bf28      	it	cs
 80026dc:	429a      	cmpcs	r2, r3
 80026de:	d0f7      	beq.n	80026d0 <strcmp>
 80026e0:	1ad0      	subs	r0, r2, r3
 80026e2:	4770      	bx	lr

080026e4 <__aeabi_drsub>:
 80026e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80026e8:	e002      	b.n	80026f0 <__adddf3>
 80026ea:	bf00      	nop

080026ec <__aeabi_dsub>:
 80026ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080026f0 <__adddf3>:
 80026f0:	b530      	push	{r4, r5, lr}
 80026f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80026f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80026fa:	ea94 0f05 	teq	r4, r5
 80026fe:	bf08      	it	eq
 8002700:	ea90 0f02 	teqeq	r0, r2
 8002704:	bf1f      	itttt	ne
 8002706:	ea54 0c00 	orrsne.w	ip, r4, r0
 800270a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800270e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8002712:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002716:	f000 80e2 	beq.w	80028de <__adddf3+0x1ee>
 800271a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800271e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8002722:	bfb8      	it	lt
 8002724:	426d      	neglt	r5, r5
 8002726:	dd0c      	ble.n	8002742 <__adddf3+0x52>
 8002728:	442c      	add	r4, r5
 800272a:	ea80 0202 	eor.w	r2, r0, r2
 800272e:	ea81 0303 	eor.w	r3, r1, r3
 8002732:	ea82 0000 	eor.w	r0, r2, r0
 8002736:	ea83 0101 	eor.w	r1, r3, r1
 800273a:	ea80 0202 	eor.w	r2, r0, r2
 800273e:	ea81 0303 	eor.w	r3, r1, r3
 8002742:	2d36      	cmp	r5, #54	@ 0x36
 8002744:	bf88      	it	hi
 8002746:	bd30      	pophi	{r4, r5, pc}
 8002748:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800274c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002750:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8002754:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002758:	d002      	beq.n	8002760 <__adddf3+0x70>
 800275a:	4240      	negs	r0, r0
 800275c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002760:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8002764:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002768:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800276c:	d002      	beq.n	8002774 <__adddf3+0x84>
 800276e:	4252      	negs	r2, r2
 8002770:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002774:	ea94 0f05 	teq	r4, r5
 8002778:	f000 80a7 	beq.w	80028ca <__adddf3+0x1da>
 800277c:	f1a4 0401 	sub.w	r4, r4, #1
 8002780:	f1d5 0e20 	rsbs	lr, r5, #32
 8002784:	db0d      	blt.n	80027a2 <__adddf3+0xb2>
 8002786:	fa02 fc0e 	lsl.w	ip, r2, lr
 800278a:	fa22 f205 	lsr.w	r2, r2, r5
 800278e:	1880      	adds	r0, r0, r2
 8002790:	f141 0100 	adc.w	r1, r1, #0
 8002794:	fa03 f20e 	lsl.w	r2, r3, lr
 8002798:	1880      	adds	r0, r0, r2
 800279a:	fa43 f305 	asr.w	r3, r3, r5
 800279e:	4159      	adcs	r1, r3
 80027a0:	e00e      	b.n	80027c0 <__adddf3+0xd0>
 80027a2:	f1a5 0520 	sub.w	r5, r5, #32
 80027a6:	f10e 0e20 	add.w	lr, lr, #32
 80027aa:	2a01      	cmp	r2, #1
 80027ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80027b0:	bf28      	it	cs
 80027b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80027b6:	fa43 f305 	asr.w	r3, r3, r5
 80027ba:	18c0      	adds	r0, r0, r3
 80027bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80027c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80027c4:	d507      	bpl.n	80027d6 <__adddf3+0xe6>
 80027c6:	f04f 0e00 	mov.w	lr, #0
 80027ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80027ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80027d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80027d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80027da:	d31b      	bcc.n	8002814 <__adddf3+0x124>
 80027dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80027e0:	d30c      	bcc.n	80027fc <__adddf3+0x10c>
 80027e2:	0849      	lsrs	r1, r1, #1
 80027e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80027e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80027ec:	f104 0401 	add.w	r4, r4, #1
 80027f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80027f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80027f8:	f080 809a 	bcs.w	8002930 <__adddf3+0x240>
 80027fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8002800:	bf08      	it	eq
 8002802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002806:	f150 0000 	adcs.w	r0, r0, #0
 800280a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800280e:	ea41 0105 	orr.w	r1, r1, r5
 8002812:	bd30      	pop	{r4, r5, pc}
 8002814:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002818:	4140      	adcs	r0, r0
 800281a:	eb41 0101 	adc.w	r1, r1, r1
 800281e:	3c01      	subs	r4, #1
 8002820:	bf28      	it	cs
 8002822:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8002826:	d2e9      	bcs.n	80027fc <__adddf3+0x10c>
 8002828:	f091 0f00 	teq	r1, #0
 800282c:	bf04      	itt	eq
 800282e:	4601      	moveq	r1, r0
 8002830:	2000      	moveq	r0, #0
 8002832:	fab1 f381 	clz	r3, r1
 8002836:	bf08      	it	eq
 8002838:	3320      	addeq	r3, #32
 800283a:	f1a3 030b 	sub.w	r3, r3, #11
 800283e:	f1b3 0220 	subs.w	r2, r3, #32
 8002842:	da0c      	bge.n	800285e <__adddf3+0x16e>
 8002844:	320c      	adds	r2, #12
 8002846:	dd08      	ble.n	800285a <__adddf3+0x16a>
 8002848:	f102 0c14 	add.w	ip, r2, #20
 800284c:	f1c2 020c 	rsb	r2, r2, #12
 8002850:	fa01 f00c 	lsl.w	r0, r1, ip
 8002854:	fa21 f102 	lsr.w	r1, r1, r2
 8002858:	e00c      	b.n	8002874 <__adddf3+0x184>
 800285a:	f102 0214 	add.w	r2, r2, #20
 800285e:	bfd8      	it	le
 8002860:	f1c2 0c20 	rsble	ip, r2, #32
 8002864:	fa01 f102 	lsl.w	r1, r1, r2
 8002868:	fa20 fc0c 	lsr.w	ip, r0, ip
 800286c:	bfdc      	itt	le
 800286e:	ea41 010c 	orrle.w	r1, r1, ip
 8002872:	4090      	lslle	r0, r2
 8002874:	1ae4      	subs	r4, r4, r3
 8002876:	bfa2      	ittt	ge
 8002878:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800287c:	4329      	orrge	r1, r5
 800287e:	bd30      	popge	{r4, r5, pc}
 8002880:	ea6f 0404 	mvn.w	r4, r4
 8002884:	3c1f      	subs	r4, #31
 8002886:	da1c      	bge.n	80028c2 <__adddf3+0x1d2>
 8002888:	340c      	adds	r4, #12
 800288a:	dc0e      	bgt.n	80028aa <__adddf3+0x1ba>
 800288c:	f104 0414 	add.w	r4, r4, #20
 8002890:	f1c4 0220 	rsb	r2, r4, #32
 8002894:	fa20 f004 	lsr.w	r0, r0, r4
 8002898:	fa01 f302 	lsl.w	r3, r1, r2
 800289c:	ea40 0003 	orr.w	r0, r0, r3
 80028a0:	fa21 f304 	lsr.w	r3, r1, r4
 80028a4:	ea45 0103 	orr.w	r1, r5, r3
 80028a8:	bd30      	pop	{r4, r5, pc}
 80028aa:	f1c4 040c 	rsb	r4, r4, #12
 80028ae:	f1c4 0220 	rsb	r2, r4, #32
 80028b2:	fa20 f002 	lsr.w	r0, r0, r2
 80028b6:	fa01 f304 	lsl.w	r3, r1, r4
 80028ba:	ea40 0003 	orr.w	r0, r0, r3
 80028be:	4629      	mov	r1, r5
 80028c0:	bd30      	pop	{r4, r5, pc}
 80028c2:	fa21 f004 	lsr.w	r0, r1, r4
 80028c6:	4629      	mov	r1, r5
 80028c8:	bd30      	pop	{r4, r5, pc}
 80028ca:	f094 0f00 	teq	r4, #0
 80028ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80028d2:	bf06      	itte	eq
 80028d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80028d8:	3401      	addeq	r4, #1
 80028da:	3d01      	subne	r5, #1
 80028dc:	e74e      	b.n	800277c <__adddf3+0x8c>
 80028de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80028e2:	bf18      	it	ne
 80028e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80028e8:	d029      	beq.n	800293e <__adddf3+0x24e>
 80028ea:	ea94 0f05 	teq	r4, r5
 80028ee:	bf08      	it	eq
 80028f0:	ea90 0f02 	teqeq	r0, r2
 80028f4:	d005      	beq.n	8002902 <__adddf3+0x212>
 80028f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80028fa:	bf04      	itt	eq
 80028fc:	4619      	moveq	r1, r3
 80028fe:	4610      	moveq	r0, r2
 8002900:	bd30      	pop	{r4, r5, pc}
 8002902:	ea91 0f03 	teq	r1, r3
 8002906:	bf1e      	ittt	ne
 8002908:	2100      	movne	r1, #0
 800290a:	2000      	movne	r0, #0
 800290c:	bd30      	popne	{r4, r5, pc}
 800290e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8002912:	d105      	bne.n	8002920 <__adddf3+0x230>
 8002914:	0040      	lsls	r0, r0, #1
 8002916:	4149      	adcs	r1, r1
 8002918:	bf28      	it	cs
 800291a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800291e:	bd30      	pop	{r4, r5, pc}
 8002920:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8002924:	bf3c      	itt	cc
 8002926:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800292a:	bd30      	popcc	{r4, r5, pc}
 800292c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8002930:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8002934:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002938:	f04f 0000 	mov.w	r0, #0
 800293c:	bd30      	pop	{r4, r5, pc}
 800293e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002942:	bf1a      	itte	ne
 8002944:	4619      	movne	r1, r3
 8002946:	4610      	movne	r0, r2
 8002948:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800294c:	bf1c      	itt	ne
 800294e:	460b      	movne	r3, r1
 8002950:	4602      	movne	r2, r0
 8002952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002956:	bf06      	itte	eq
 8002958:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800295c:	ea91 0f03 	teqeq	r1, r3
 8002960:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8002964:	bd30      	pop	{r4, r5, pc}
 8002966:	bf00      	nop

08002968 <__aeabi_ui2d>:
 8002968:	f090 0f00 	teq	r0, #0
 800296c:	bf04      	itt	eq
 800296e:	2100      	moveq	r1, #0
 8002970:	4770      	bxeq	lr
 8002972:	b530      	push	{r4, r5, lr}
 8002974:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8002978:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800297c:	f04f 0500 	mov.w	r5, #0
 8002980:	f04f 0100 	mov.w	r1, #0
 8002984:	e750      	b.n	8002828 <__adddf3+0x138>
 8002986:	bf00      	nop

08002988 <__aeabi_i2d>:
 8002988:	f090 0f00 	teq	r0, #0
 800298c:	bf04      	itt	eq
 800298e:	2100      	moveq	r1, #0
 8002990:	4770      	bxeq	lr
 8002992:	b530      	push	{r4, r5, lr}
 8002994:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8002998:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800299c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80029a0:	bf48      	it	mi
 80029a2:	4240      	negmi	r0, r0
 80029a4:	f04f 0100 	mov.w	r1, #0
 80029a8:	e73e      	b.n	8002828 <__adddf3+0x138>
 80029aa:	bf00      	nop

080029ac <__aeabi_f2d>:
 80029ac:	0042      	lsls	r2, r0, #1
 80029ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80029b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80029b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80029ba:	bf1f      	itttt	ne
 80029bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80029c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80029c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80029c8:	4770      	bxne	lr
 80029ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80029ce:	bf08      	it	eq
 80029d0:	4770      	bxeq	lr
 80029d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80029d6:	bf04      	itt	eq
 80029d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80029dc:	4770      	bxeq	lr
 80029de:	b530      	push	{r4, r5, lr}
 80029e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80029e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80029e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80029ec:	e71c      	b.n	8002828 <__adddf3+0x138>
 80029ee:	bf00      	nop

080029f0 <__aeabi_ul2d>:
 80029f0:	ea50 0201 	orrs.w	r2, r0, r1
 80029f4:	bf08      	it	eq
 80029f6:	4770      	bxeq	lr
 80029f8:	b530      	push	{r4, r5, lr}
 80029fa:	f04f 0500 	mov.w	r5, #0
 80029fe:	e00a      	b.n	8002a16 <__aeabi_l2d+0x16>

08002a00 <__aeabi_l2d>:
 8002a00:	ea50 0201 	orrs.w	r2, r0, r1
 8002a04:	bf08      	it	eq
 8002a06:	4770      	bxeq	lr
 8002a08:	b530      	push	{r4, r5, lr}
 8002a0a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8002a0e:	d502      	bpl.n	8002a16 <__aeabi_l2d+0x16>
 8002a10:	4240      	negs	r0, r0
 8002a12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002a16:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8002a1a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8002a1e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8002a22:	f43f aed8 	beq.w	80027d6 <__adddf3+0xe6>
 8002a26:	f04f 0203 	mov.w	r2, #3
 8002a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002a2e:	bf18      	it	ne
 8002a30:	3203      	addne	r2, #3
 8002a32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002a36:	bf18      	it	ne
 8002a38:	3203      	addne	r2, #3
 8002a3a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8002a3e:	f1c2 0320 	rsb	r3, r2, #32
 8002a42:	fa00 fc03 	lsl.w	ip, r0, r3
 8002a46:	fa20 f002 	lsr.w	r0, r0, r2
 8002a4a:	fa01 fe03 	lsl.w	lr, r1, r3
 8002a4e:	ea40 000e 	orr.w	r0, r0, lr
 8002a52:	fa21 f102 	lsr.w	r1, r1, r2
 8002a56:	4414      	add	r4, r2
 8002a58:	e6bd      	b.n	80027d6 <__adddf3+0xe6>
 8002a5a:	bf00      	nop

08002a5c <__aeabi_dmul>:
 8002a5c:	b570      	push	{r4, r5, r6, lr}
 8002a5e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8002a62:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8002a66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002a6a:	bf1d      	ittte	ne
 8002a6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002a70:	ea94 0f0c 	teqne	r4, ip
 8002a74:	ea95 0f0c 	teqne	r5, ip
 8002a78:	f000 f8de 	bleq	8002c38 <__aeabi_dmul+0x1dc>
 8002a7c:	442c      	add	r4, r5
 8002a7e:	ea81 0603 	eor.w	r6, r1, r3
 8002a82:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8002a86:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8002a8a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8002a8e:	bf18      	it	ne
 8002a90:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8002a94:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8002a98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a9c:	d038      	beq.n	8002b10 <__aeabi_dmul+0xb4>
 8002a9e:	fba0 ce02 	umull	ip, lr, r0, r2
 8002aa2:	f04f 0500 	mov.w	r5, #0
 8002aa6:	fbe1 e502 	umlal	lr, r5, r1, r2
 8002aaa:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8002aae:	fbe0 e503 	umlal	lr, r5, r0, r3
 8002ab2:	f04f 0600 	mov.w	r6, #0
 8002ab6:	fbe1 5603 	umlal	r5, r6, r1, r3
 8002aba:	f09c 0f00 	teq	ip, #0
 8002abe:	bf18      	it	ne
 8002ac0:	f04e 0e01 	orrne.w	lr, lr, #1
 8002ac4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8002ac8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8002acc:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8002ad0:	d204      	bcs.n	8002adc <__aeabi_dmul+0x80>
 8002ad2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8002ad6:	416d      	adcs	r5, r5
 8002ad8:	eb46 0606 	adc.w	r6, r6, r6
 8002adc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8002ae0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8002ae4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8002ae8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8002aec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8002af0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8002af4:	bf88      	it	hi
 8002af6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8002afa:	d81e      	bhi.n	8002b3a <__aeabi_dmul+0xde>
 8002afc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8002b00:	bf08      	it	eq
 8002b02:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8002b06:	f150 0000 	adcs.w	r0, r0, #0
 8002b0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002b0e:	bd70      	pop	{r4, r5, r6, pc}
 8002b10:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8002b14:	ea46 0101 	orr.w	r1, r6, r1
 8002b18:	ea40 0002 	orr.w	r0, r0, r2
 8002b1c:	ea81 0103 	eor.w	r1, r1, r3
 8002b20:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8002b24:	bfc2      	ittt	gt
 8002b26:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002b2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002b2e:	bd70      	popgt	{r4, r5, r6, pc}
 8002b30:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8002b34:	f04f 0e00 	mov.w	lr, #0
 8002b38:	3c01      	subs	r4, #1
 8002b3a:	f300 80ab 	bgt.w	8002c94 <__aeabi_dmul+0x238>
 8002b3e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8002b42:	bfde      	ittt	le
 8002b44:	2000      	movle	r0, #0
 8002b46:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8002b4a:	bd70      	pople	{r4, r5, r6, pc}
 8002b4c:	f1c4 0400 	rsb	r4, r4, #0
 8002b50:	3c20      	subs	r4, #32
 8002b52:	da35      	bge.n	8002bc0 <__aeabi_dmul+0x164>
 8002b54:	340c      	adds	r4, #12
 8002b56:	dc1b      	bgt.n	8002b90 <__aeabi_dmul+0x134>
 8002b58:	f104 0414 	add.w	r4, r4, #20
 8002b5c:	f1c4 0520 	rsb	r5, r4, #32
 8002b60:	fa00 f305 	lsl.w	r3, r0, r5
 8002b64:	fa20 f004 	lsr.w	r0, r0, r4
 8002b68:	fa01 f205 	lsl.w	r2, r1, r5
 8002b6c:	ea40 0002 	orr.w	r0, r0, r2
 8002b70:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8002b74:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8002b78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002b7c:	fa21 f604 	lsr.w	r6, r1, r4
 8002b80:	eb42 0106 	adc.w	r1, r2, r6
 8002b84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002b88:	bf08      	it	eq
 8002b8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002b8e:	bd70      	pop	{r4, r5, r6, pc}
 8002b90:	f1c4 040c 	rsb	r4, r4, #12
 8002b94:	f1c4 0520 	rsb	r5, r4, #32
 8002b98:	fa00 f304 	lsl.w	r3, r0, r4
 8002b9c:	fa20 f005 	lsr.w	r0, r0, r5
 8002ba0:	fa01 f204 	lsl.w	r2, r1, r4
 8002ba4:	ea40 0002 	orr.w	r0, r0, r2
 8002ba8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002bac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002bb0:	f141 0100 	adc.w	r1, r1, #0
 8002bb4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002bb8:	bf08      	it	eq
 8002bba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002bbe:	bd70      	pop	{r4, r5, r6, pc}
 8002bc0:	f1c4 0520 	rsb	r5, r4, #32
 8002bc4:	fa00 f205 	lsl.w	r2, r0, r5
 8002bc8:	ea4e 0e02 	orr.w	lr, lr, r2
 8002bcc:	fa20 f304 	lsr.w	r3, r0, r4
 8002bd0:	fa01 f205 	lsl.w	r2, r1, r5
 8002bd4:	ea43 0302 	orr.w	r3, r3, r2
 8002bd8:	fa21 f004 	lsr.w	r0, r1, r4
 8002bdc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002be0:	fa21 f204 	lsr.w	r2, r1, r4
 8002be4:	ea20 0002 	bic.w	r0, r0, r2
 8002be8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8002bec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002bf0:	bf08      	it	eq
 8002bf2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002bf6:	bd70      	pop	{r4, r5, r6, pc}
 8002bf8:	f094 0f00 	teq	r4, #0
 8002bfc:	d10f      	bne.n	8002c1e <__aeabi_dmul+0x1c2>
 8002bfe:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8002c02:	0040      	lsls	r0, r0, #1
 8002c04:	eb41 0101 	adc.w	r1, r1, r1
 8002c08:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8002c0c:	bf08      	it	eq
 8002c0e:	3c01      	subeq	r4, #1
 8002c10:	d0f7      	beq.n	8002c02 <__aeabi_dmul+0x1a6>
 8002c12:	ea41 0106 	orr.w	r1, r1, r6
 8002c16:	f095 0f00 	teq	r5, #0
 8002c1a:	bf18      	it	ne
 8002c1c:	4770      	bxne	lr
 8002c1e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8002c22:	0052      	lsls	r2, r2, #1
 8002c24:	eb43 0303 	adc.w	r3, r3, r3
 8002c28:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002c2c:	bf08      	it	eq
 8002c2e:	3d01      	subeq	r5, #1
 8002c30:	d0f7      	beq.n	8002c22 <__aeabi_dmul+0x1c6>
 8002c32:	ea43 0306 	orr.w	r3, r3, r6
 8002c36:	4770      	bx	lr
 8002c38:	ea94 0f0c 	teq	r4, ip
 8002c3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002c40:	bf18      	it	ne
 8002c42:	ea95 0f0c 	teqne	r5, ip
 8002c46:	d00c      	beq.n	8002c62 <__aeabi_dmul+0x206>
 8002c48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002c4c:	bf18      	it	ne
 8002c4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002c52:	d1d1      	bne.n	8002bf8 <__aeabi_dmul+0x19c>
 8002c54:	ea81 0103 	eor.w	r1, r1, r3
 8002c58:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002c5c:	f04f 0000 	mov.w	r0, #0
 8002c60:	bd70      	pop	{r4, r5, r6, pc}
 8002c62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002c66:	bf06      	itte	eq
 8002c68:	4610      	moveq	r0, r2
 8002c6a:	4619      	moveq	r1, r3
 8002c6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002c70:	d019      	beq.n	8002ca6 <__aeabi_dmul+0x24a>
 8002c72:	ea94 0f0c 	teq	r4, ip
 8002c76:	d102      	bne.n	8002c7e <__aeabi_dmul+0x222>
 8002c78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8002c7c:	d113      	bne.n	8002ca6 <__aeabi_dmul+0x24a>
 8002c7e:	ea95 0f0c 	teq	r5, ip
 8002c82:	d105      	bne.n	8002c90 <__aeabi_dmul+0x234>
 8002c84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8002c88:	bf1c      	itt	ne
 8002c8a:	4610      	movne	r0, r2
 8002c8c:	4619      	movne	r1, r3
 8002c8e:	d10a      	bne.n	8002ca6 <__aeabi_dmul+0x24a>
 8002c90:	ea81 0103 	eor.w	r1, r1, r3
 8002c94:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002c98:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8002c9c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002ca0:	f04f 0000 	mov.w	r0, #0
 8002ca4:	bd70      	pop	{r4, r5, r6, pc}
 8002ca6:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8002caa:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8002cae:	bd70      	pop	{r4, r5, r6, pc}

08002cb0 <__aeabi_ddiv>:
 8002cb0:	b570      	push	{r4, r5, r6, lr}
 8002cb2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8002cb6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8002cba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002cbe:	bf1d      	ittte	ne
 8002cc0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002cc4:	ea94 0f0c 	teqne	r4, ip
 8002cc8:	ea95 0f0c 	teqne	r5, ip
 8002ccc:	f000 f8a7 	bleq	8002e1e <__aeabi_ddiv+0x16e>
 8002cd0:	eba4 0405 	sub.w	r4, r4, r5
 8002cd4:	ea81 0e03 	eor.w	lr, r1, r3
 8002cd8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002cdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002ce0:	f000 8088 	beq.w	8002df4 <__aeabi_ddiv+0x144>
 8002ce4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002ce8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8002cec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8002cf0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8002cf4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002cf8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8002cfc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8002d00:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8002d04:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8002d08:	429d      	cmp	r5, r3
 8002d0a:	bf08      	it	eq
 8002d0c:	4296      	cmpeq	r6, r2
 8002d0e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8002d12:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8002d16:	d202      	bcs.n	8002d1e <__aeabi_ddiv+0x6e>
 8002d18:	085b      	lsrs	r3, r3, #1
 8002d1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8002d1e:	1ab6      	subs	r6, r6, r2
 8002d20:	eb65 0503 	sbc.w	r5, r5, r3
 8002d24:	085b      	lsrs	r3, r3, #1
 8002d26:	ea4f 0232 	mov.w	r2, r2, rrx
 8002d2a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002d2e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8002d32:	ebb6 0e02 	subs.w	lr, r6, r2
 8002d36:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002d3a:	bf22      	ittt	cs
 8002d3c:	1ab6      	subcs	r6, r6, r2
 8002d3e:	4675      	movcs	r5, lr
 8002d40:	ea40 000c 	orrcs.w	r0, r0, ip
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	ea4f 0232 	mov.w	r2, r2, rrx
 8002d4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8002d4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002d52:	bf22      	ittt	cs
 8002d54:	1ab6      	subcs	r6, r6, r2
 8002d56:	4675      	movcs	r5, lr
 8002d58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002d5c:	085b      	lsrs	r3, r3, #1
 8002d5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8002d62:	ebb6 0e02 	subs.w	lr, r6, r2
 8002d66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002d6a:	bf22      	ittt	cs
 8002d6c:	1ab6      	subcs	r6, r6, r2
 8002d6e:	4675      	movcs	r5, lr
 8002d70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	ea4f 0232 	mov.w	r2, r2, rrx
 8002d7a:	ebb6 0e02 	subs.w	lr, r6, r2
 8002d7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002d82:	bf22      	ittt	cs
 8002d84:	1ab6      	subcs	r6, r6, r2
 8002d86:	4675      	movcs	r5, lr
 8002d88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002d8c:	ea55 0e06 	orrs.w	lr, r5, r6
 8002d90:	d018      	beq.n	8002dc4 <__aeabi_ddiv+0x114>
 8002d92:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8002d96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8002d9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8002d9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002da2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8002da6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002daa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8002dae:	d1c0      	bne.n	8002d32 <__aeabi_ddiv+0x82>
 8002db0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8002db4:	d10b      	bne.n	8002dce <__aeabi_ddiv+0x11e>
 8002db6:	ea41 0100 	orr.w	r1, r1, r0
 8002dba:	f04f 0000 	mov.w	r0, #0
 8002dbe:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8002dc2:	e7b6      	b.n	8002d32 <__aeabi_ddiv+0x82>
 8002dc4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8002dc8:	bf04      	itt	eq
 8002dca:	4301      	orreq	r1, r0
 8002dcc:	2000      	moveq	r0, #0
 8002dce:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8002dd2:	bf88      	it	hi
 8002dd4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8002dd8:	f63f aeaf 	bhi.w	8002b3a <__aeabi_dmul+0xde>
 8002ddc:	ebb5 0c03 	subs.w	ip, r5, r3
 8002de0:	bf04      	itt	eq
 8002de2:	ebb6 0c02 	subseq.w	ip, r6, r2
 8002de6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002dea:	f150 0000 	adcs.w	r0, r0, #0
 8002dee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002df2:	bd70      	pop	{r4, r5, r6, pc}
 8002df4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8002df8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8002dfc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8002e00:	bfc2      	ittt	gt
 8002e02:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002e06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002e0a:	bd70      	popgt	{r4, r5, r6, pc}
 8002e0c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8002e10:	f04f 0e00 	mov.w	lr, #0
 8002e14:	3c01      	subs	r4, #1
 8002e16:	e690      	b.n	8002b3a <__aeabi_dmul+0xde>
 8002e18:	ea45 0e06 	orr.w	lr, r5, r6
 8002e1c:	e68d      	b.n	8002b3a <__aeabi_dmul+0xde>
 8002e1e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002e22:	ea94 0f0c 	teq	r4, ip
 8002e26:	bf08      	it	eq
 8002e28:	ea95 0f0c 	teqeq	r5, ip
 8002e2c:	f43f af3b 	beq.w	8002ca6 <__aeabi_dmul+0x24a>
 8002e30:	ea94 0f0c 	teq	r4, ip
 8002e34:	d10a      	bne.n	8002e4c <__aeabi_ddiv+0x19c>
 8002e36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002e3a:	f47f af34 	bne.w	8002ca6 <__aeabi_dmul+0x24a>
 8002e3e:	ea95 0f0c 	teq	r5, ip
 8002e42:	f47f af25 	bne.w	8002c90 <__aeabi_dmul+0x234>
 8002e46:	4610      	mov	r0, r2
 8002e48:	4619      	mov	r1, r3
 8002e4a:	e72c      	b.n	8002ca6 <__aeabi_dmul+0x24a>
 8002e4c:	ea95 0f0c 	teq	r5, ip
 8002e50:	d106      	bne.n	8002e60 <__aeabi_ddiv+0x1b0>
 8002e52:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002e56:	f43f aefd 	beq.w	8002c54 <__aeabi_dmul+0x1f8>
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	e722      	b.n	8002ca6 <__aeabi_dmul+0x24a>
 8002e60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002e64:	bf18      	it	ne
 8002e66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002e6a:	f47f aec5 	bne.w	8002bf8 <__aeabi_dmul+0x19c>
 8002e6e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8002e72:	f47f af0d 	bne.w	8002c90 <__aeabi_dmul+0x234>
 8002e76:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8002e7a:	f47f aeeb 	bne.w	8002c54 <__aeabi_dmul+0x1f8>
 8002e7e:	e712      	b.n	8002ca6 <__aeabi_dmul+0x24a>

08002e80 <__gedf2>:
 8002e80:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8002e84:	e006      	b.n	8002e94 <__cmpdf2+0x4>
 8002e86:	bf00      	nop

08002e88 <__ledf2>:
 8002e88:	f04f 0c01 	mov.w	ip, #1
 8002e8c:	e002      	b.n	8002e94 <__cmpdf2+0x4>
 8002e8e:	bf00      	nop

08002e90 <__cmpdf2>:
 8002e90:	f04f 0c01 	mov.w	ip, #1
 8002e94:	f84d cd04 	str.w	ip, [sp, #-4]!
 8002e98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002e9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002ea0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002ea4:	bf18      	it	ne
 8002ea6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8002eaa:	d01b      	beq.n	8002ee4 <__cmpdf2+0x54>
 8002eac:	b001      	add	sp, #4
 8002eae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8002eb2:	bf0c      	ite	eq
 8002eb4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8002eb8:	ea91 0f03 	teqne	r1, r3
 8002ebc:	bf02      	ittt	eq
 8002ebe:	ea90 0f02 	teqeq	r0, r2
 8002ec2:	2000      	moveq	r0, #0
 8002ec4:	4770      	bxeq	lr
 8002ec6:	f110 0f00 	cmn.w	r0, #0
 8002eca:	ea91 0f03 	teq	r1, r3
 8002ece:	bf58      	it	pl
 8002ed0:	4299      	cmppl	r1, r3
 8002ed2:	bf08      	it	eq
 8002ed4:	4290      	cmpeq	r0, r2
 8002ed6:	bf2c      	ite	cs
 8002ed8:	17d8      	asrcs	r0, r3, #31
 8002eda:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8002ede:	f040 0001 	orr.w	r0, r0, #1
 8002ee2:	4770      	bx	lr
 8002ee4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002ee8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002eec:	d102      	bne.n	8002ef4 <__cmpdf2+0x64>
 8002eee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002ef2:	d107      	bne.n	8002f04 <__cmpdf2+0x74>
 8002ef4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002ef8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002efc:	d1d6      	bne.n	8002eac <__cmpdf2+0x1c>
 8002efe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002f02:	d0d3      	beq.n	8002eac <__cmpdf2+0x1c>
 8002f04:	f85d 0b04 	ldr.w	r0, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop

08002f0c <__aeabi_cdrcmple>:
 8002f0c:	4684      	mov	ip, r0
 8002f0e:	4610      	mov	r0, r2
 8002f10:	4662      	mov	r2, ip
 8002f12:	468c      	mov	ip, r1
 8002f14:	4619      	mov	r1, r3
 8002f16:	4663      	mov	r3, ip
 8002f18:	e000      	b.n	8002f1c <__aeabi_cdcmpeq>
 8002f1a:	bf00      	nop

08002f1c <__aeabi_cdcmpeq>:
 8002f1c:	b501      	push	{r0, lr}
 8002f1e:	f7ff ffb7 	bl	8002e90 <__cmpdf2>
 8002f22:	2800      	cmp	r0, #0
 8002f24:	bf48      	it	mi
 8002f26:	f110 0f00 	cmnmi.w	r0, #0
 8002f2a:	bd01      	pop	{r0, pc}

08002f2c <__aeabi_dcmpeq>:
 8002f2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002f30:	f7ff fff4 	bl	8002f1c <__aeabi_cdcmpeq>
 8002f34:	bf0c      	ite	eq
 8002f36:	2001      	moveq	r0, #1
 8002f38:	2000      	movne	r0, #0
 8002f3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8002f3e:	bf00      	nop

08002f40 <__aeabi_dcmplt>:
 8002f40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002f44:	f7ff ffea 	bl	8002f1c <__aeabi_cdcmpeq>
 8002f48:	bf34      	ite	cc
 8002f4a:	2001      	movcc	r0, #1
 8002f4c:	2000      	movcs	r0, #0
 8002f4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8002f52:	bf00      	nop

08002f54 <__aeabi_dcmple>:
 8002f54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002f58:	f7ff ffe0 	bl	8002f1c <__aeabi_cdcmpeq>
 8002f5c:	bf94      	ite	ls
 8002f5e:	2001      	movls	r0, #1
 8002f60:	2000      	movhi	r0, #0
 8002f62:	f85d fb08 	ldr.w	pc, [sp], #8
 8002f66:	bf00      	nop

08002f68 <__aeabi_dcmpge>:
 8002f68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002f6c:	f7ff ffce 	bl	8002f0c <__aeabi_cdrcmple>
 8002f70:	bf94      	ite	ls
 8002f72:	2001      	movls	r0, #1
 8002f74:	2000      	movhi	r0, #0
 8002f76:	f85d fb08 	ldr.w	pc, [sp], #8
 8002f7a:	bf00      	nop

08002f7c <__aeabi_dcmpgt>:
 8002f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002f80:	f7ff ffc4 	bl	8002f0c <__aeabi_cdrcmple>
 8002f84:	bf34      	ite	cc
 8002f86:	2001      	movcc	r0, #1
 8002f88:	2000      	movcs	r0, #0
 8002f8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8002f8e:	bf00      	nop

08002f90 <__aeabi_dcmpun>:
 8002f90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002f94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002f98:	d102      	bne.n	8002fa0 <__aeabi_dcmpun+0x10>
 8002f9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002f9e:	d10a      	bne.n	8002fb6 <__aeabi_dcmpun+0x26>
 8002fa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002fa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002fa8:	d102      	bne.n	8002fb0 <__aeabi_dcmpun+0x20>
 8002faa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002fae:	d102      	bne.n	8002fb6 <__aeabi_dcmpun+0x26>
 8002fb0:	f04f 0000 	mov.w	r0, #0
 8002fb4:	4770      	bx	lr
 8002fb6:	f04f 0001 	mov.w	r0, #1
 8002fba:	4770      	bx	lr

08002fbc <__aeabi_d2iz>:
 8002fbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8002fc0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8002fc4:	d215      	bcs.n	8002ff2 <__aeabi_d2iz+0x36>
 8002fc6:	d511      	bpl.n	8002fec <__aeabi_d2iz+0x30>
 8002fc8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8002fcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8002fd0:	d912      	bls.n	8002ff8 <__aeabi_d2iz+0x3c>
 8002fd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8002fd6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002fda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8002fde:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8002fe2:	fa23 f002 	lsr.w	r0, r3, r2
 8002fe6:	bf18      	it	ne
 8002fe8:	4240      	negne	r0, r0
 8002fea:	4770      	bx	lr
 8002fec:	f04f 0000 	mov.w	r0, #0
 8002ff0:	4770      	bx	lr
 8002ff2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8002ff6:	d105      	bne.n	8003004 <__aeabi_d2iz+0x48>
 8002ff8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8002ffc:	bf08      	it	eq
 8002ffe:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8003002:	4770      	bx	lr
 8003004:	f04f 0000 	mov.w	r0, #0
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop

0800300c <__aeabi_d2uiz>:
 800300c:	004a      	lsls	r2, r1, #1
 800300e:	d211      	bcs.n	8003034 <__aeabi_d2uiz+0x28>
 8003010:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8003014:	d211      	bcs.n	800303a <__aeabi_d2uiz+0x2e>
 8003016:	d50d      	bpl.n	8003034 <__aeabi_d2uiz+0x28>
 8003018:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800301c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8003020:	d40e      	bmi.n	8003040 <__aeabi_d2uiz+0x34>
 8003022:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003026:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800302a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800302e:	fa23 f002 	lsr.w	r0, r3, r2
 8003032:	4770      	bx	lr
 8003034:	f04f 0000 	mov.w	r0, #0
 8003038:	4770      	bx	lr
 800303a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800303e:	d102      	bne.n	8003046 <__aeabi_d2uiz+0x3a>
 8003040:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003044:	4770      	bx	lr
 8003046:	f04f 0000 	mov.w	r0, #0
 800304a:	4770      	bx	lr

0800304c <__aeabi_d2f>:
 800304c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003050:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8003054:	bf24      	itt	cs
 8003056:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800305a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800305e:	d90d      	bls.n	800307c <__aeabi_d2f+0x30>
 8003060:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8003064:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8003068:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800306c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003070:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8003074:	bf08      	it	eq
 8003076:	f020 0001 	biceq.w	r0, r0, #1
 800307a:	4770      	bx	lr
 800307c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8003080:	d121      	bne.n	80030c6 <__aeabi_d2f+0x7a>
 8003082:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8003086:	bfbc      	itt	lt
 8003088:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800308c:	4770      	bxlt	lr
 800308e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003092:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8003096:	f1c2 0218 	rsb	r2, r2, #24
 800309a:	f1c2 0c20 	rsb	ip, r2, #32
 800309e:	fa10 f30c 	lsls.w	r3, r0, ip
 80030a2:	fa20 f002 	lsr.w	r0, r0, r2
 80030a6:	bf18      	it	ne
 80030a8:	f040 0001 	orrne.w	r0, r0, #1
 80030ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80030b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80030b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80030b8:	ea40 000c 	orr.w	r0, r0, ip
 80030bc:	fa23 f302 	lsr.w	r3, r3, r2
 80030c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80030c4:	e7cc      	b.n	8003060 <__aeabi_d2f+0x14>
 80030c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80030ca:	d107      	bne.n	80030dc <__aeabi_d2f+0x90>
 80030cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80030d0:	bf1e      	ittt	ne
 80030d2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80030d6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80030da:	4770      	bxne	lr
 80030dc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80030e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80030e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop

080030ec <__aeabi_uldivmod>:
 80030ec:	b953      	cbnz	r3, 8003104 <__aeabi_uldivmod+0x18>
 80030ee:	b94a      	cbnz	r2, 8003104 <__aeabi_uldivmod+0x18>
 80030f0:	2900      	cmp	r1, #0
 80030f2:	bf08      	it	eq
 80030f4:	2800      	cmpeq	r0, #0
 80030f6:	bf1c      	itt	ne
 80030f8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80030fc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8003100:	f000 b9a0 	b.w	8003444 <__aeabi_idiv0>
 8003104:	f1ad 0c08 	sub.w	ip, sp, #8
 8003108:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800310c:	f000 f83c 	bl	8003188 <__udivmoddi4>
 8003110:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003118:	b004      	add	sp, #16
 800311a:	4770      	bx	lr

0800311c <__aeabi_d2lz>:
 800311c:	b538      	push	{r3, r4, r5, lr}
 800311e:	2200      	movs	r2, #0
 8003120:	2300      	movs	r3, #0
 8003122:	4604      	mov	r4, r0
 8003124:	460d      	mov	r5, r1
 8003126:	f7ff ff0b 	bl	8002f40 <__aeabi_dcmplt>
 800312a:	b928      	cbnz	r0, 8003138 <__aeabi_d2lz+0x1c>
 800312c:	4620      	mov	r0, r4
 800312e:	4629      	mov	r1, r5
 8003130:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003134:	f000 b80a 	b.w	800314c <__aeabi_d2ulz>
 8003138:	4620      	mov	r0, r4
 800313a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800313e:	f000 f805 	bl	800314c <__aeabi_d2ulz>
 8003142:	4240      	negs	r0, r0
 8003144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003148:	bd38      	pop	{r3, r4, r5, pc}
 800314a:	bf00      	nop

0800314c <__aeabi_d2ulz>:
 800314c:	b5d0      	push	{r4, r6, r7, lr}
 800314e:	4b0c      	ldr	r3, [pc, #48]	@ (8003180 <__aeabi_d2ulz+0x34>)
 8003150:	2200      	movs	r2, #0
 8003152:	4606      	mov	r6, r0
 8003154:	460f      	mov	r7, r1
 8003156:	f7ff fc81 	bl	8002a5c <__aeabi_dmul>
 800315a:	f7ff ff57 	bl	800300c <__aeabi_d2uiz>
 800315e:	4604      	mov	r4, r0
 8003160:	f7ff fc02 	bl	8002968 <__aeabi_ui2d>
 8003164:	4b07      	ldr	r3, [pc, #28]	@ (8003184 <__aeabi_d2ulz+0x38>)
 8003166:	2200      	movs	r2, #0
 8003168:	f7ff fc78 	bl	8002a5c <__aeabi_dmul>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4630      	mov	r0, r6
 8003172:	4639      	mov	r1, r7
 8003174:	f7ff faba 	bl	80026ec <__aeabi_dsub>
 8003178:	f7ff ff48 	bl	800300c <__aeabi_d2uiz>
 800317c:	4621      	mov	r1, r4
 800317e:	bdd0      	pop	{r4, r6, r7, pc}
 8003180:	3df00000 	.word	0x3df00000
 8003184:	41f00000 	.word	0x41f00000

08003188 <__udivmoddi4>:
 8003188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800318c:	9d08      	ldr	r5, [sp, #32]
 800318e:	460c      	mov	r4, r1
 8003190:	2b00      	cmp	r3, #0
 8003192:	d14e      	bne.n	8003232 <__udivmoddi4+0xaa>
 8003194:	4694      	mov	ip, r2
 8003196:	458c      	cmp	ip, r1
 8003198:	4686      	mov	lr, r0
 800319a:	fab2 f282 	clz	r2, r2
 800319e:	d962      	bls.n	8003266 <__udivmoddi4+0xde>
 80031a0:	b14a      	cbz	r2, 80031b6 <__udivmoddi4+0x2e>
 80031a2:	f1c2 0320 	rsb	r3, r2, #32
 80031a6:	4091      	lsls	r1, r2
 80031a8:	fa20 f303 	lsr.w	r3, r0, r3
 80031ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80031b0:	4319      	orrs	r1, r3
 80031b2:	fa00 fe02 	lsl.w	lr, r0, r2
 80031b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80031ba:	fa1f f68c 	uxth.w	r6, ip
 80031be:	fbb1 f4f7 	udiv	r4, r1, r7
 80031c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80031c6:	fb07 1114 	mls	r1, r7, r4, r1
 80031ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80031ce:	fb04 f106 	mul.w	r1, r4, r6
 80031d2:	4299      	cmp	r1, r3
 80031d4:	d90a      	bls.n	80031ec <__udivmoddi4+0x64>
 80031d6:	eb1c 0303 	adds.w	r3, ip, r3
 80031da:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80031de:	f080 8112 	bcs.w	8003406 <__udivmoddi4+0x27e>
 80031e2:	4299      	cmp	r1, r3
 80031e4:	f240 810f 	bls.w	8003406 <__udivmoddi4+0x27e>
 80031e8:	3c02      	subs	r4, #2
 80031ea:	4463      	add	r3, ip
 80031ec:	1a59      	subs	r1, r3, r1
 80031ee:	fa1f f38e 	uxth.w	r3, lr
 80031f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80031f6:	fb07 1110 	mls	r1, r7, r0, r1
 80031fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80031fe:	fb00 f606 	mul.w	r6, r0, r6
 8003202:	429e      	cmp	r6, r3
 8003204:	d90a      	bls.n	800321c <__udivmoddi4+0x94>
 8003206:	eb1c 0303 	adds.w	r3, ip, r3
 800320a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800320e:	f080 80fc 	bcs.w	800340a <__udivmoddi4+0x282>
 8003212:	429e      	cmp	r6, r3
 8003214:	f240 80f9 	bls.w	800340a <__udivmoddi4+0x282>
 8003218:	4463      	add	r3, ip
 800321a:	3802      	subs	r0, #2
 800321c:	1b9b      	subs	r3, r3, r6
 800321e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8003222:	2100      	movs	r1, #0
 8003224:	b11d      	cbz	r5, 800322e <__udivmoddi4+0xa6>
 8003226:	40d3      	lsrs	r3, r2
 8003228:	2200      	movs	r2, #0
 800322a:	e9c5 3200 	strd	r3, r2, [r5]
 800322e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003232:	428b      	cmp	r3, r1
 8003234:	d905      	bls.n	8003242 <__udivmoddi4+0xba>
 8003236:	b10d      	cbz	r5, 800323c <__udivmoddi4+0xb4>
 8003238:	e9c5 0100 	strd	r0, r1, [r5]
 800323c:	2100      	movs	r1, #0
 800323e:	4608      	mov	r0, r1
 8003240:	e7f5      	b.n	800322e <__udivmoddi4+0xa6>
 8003242:	fab3 f183 	clz	r1, r3
 8003246:	2900      	cmp	r1, #0
 8003248:	d146      	bne.n	80032d8 <__udivmoddi4+0x150>
 800324a:	42a3      	cmp	r3, r4
 800324c:	d302      	bcc.n	8003254 <__udivmoddi4+0xcc>
 800324e:	4290      	cmp	r0, r2
 8003250:	f0c0 80f0 	bcc.w	8003434 <__udivmoddi4+0x2ac>
 8003254:	1a86      	subs	r6, r0, r2
 8003256:	eb64 0303 	sbc.w	r3, r4, r3
 800325a:	2001      	movs	r0, #1
 800325c:	2d00      	cmp	r5, #0
 800325e:	d0e6      	beq.n	800322e <__udivmoddi4+0xa6>
 8003260:	e9c5 6300 	strd	r6, r3, [r5]
 8003264:	e7e3      	b.n	800322e <__udivmoddi4+0xa6>
 8003266:	2a00      	cmp	r2, #0
 8003268:	f040 8090 	bne.w	800338c <__udivmoddi4+0x204>
 800326c:	eba1 040c 	sub.w	r4, r1, ip
 8003270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8003274:	fa1f f78c 	uxth.w	r7, ip
 8003278:	2101      	movs	r1, #1
 800327a:	fbb4 f6f8 	udiv	r6, r4, r8
 800327e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8003282:	fb08 4416 	mls	r4, r8, r6, r4
 8003286:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800328a:	fb07 f006 	mul.w	r0, r7, r6
 800328e:	4298      	cmp	r0, r3
 8003290:	d908      	bls.n	80032a4 <__udivmoddi4+0x11c>
 8003292:	eb1c 0303 	adds.w	r3, ip, r3
 8003296:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800329a:	d202      	bcs.n	80032a2 <__udivmoddi4+0x11a>
 800329c:	4298      	cmp	r0, r3
 800329e:	f200 80cd 	bhi.w	800343c <__udivmoddi4+0x2b4>
 80032a2:	4626      	mov	r6, r4
 80032a4:	1a1c      	subs	r4, r3, r0
 80032a6:	fa1f f38e 	uxth.w	r3, lr
 80032aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80032ae:	fb08 4410 	mls	r4, r8, r0, r4
 80032b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80032b6:	fb00 f707 	mul.w	r7, r0, r7
 80032ba:	429f      	cmp	r7, r3
 80032bc:	d908      	bls.n	80032d0 <__udivmoddi4+0x148>
 80032be:	eb1c 0303 	adds.w	r3, ip, r3
 80032c2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80032c6:	d202      	bcs.n	80032ce <__udivmoddi4+0x146>
 80032c8:	429f      	cmp	r7, r3
 80032ca:	f200 80b0 	bhi.w	800342e <__udivmoddi4+0x2a6>
 80032ce:	4620      	mov	r0, r4
 80032d0:	1bdb      	subs	r3, r3, r7
 80032d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80032d6:	e7a5      	b.n	8003224 <__udivmoddi4+0x9c>
 80032d8:	f1c1 0620 	rsb	r6, r1, #32
 80032dc:	408b      	lsls	r3, r1
 80032de:	fa22 f706 	lsr.w	r7, r2, r6
 80032e2:	431f      	orrs	r7, r3
 80032e4:	fa20 fc06 	lsr.w	ip, r0, r6
 80032e8:	fa04 f301 	lsl.w	r3, r4, r1
 80032ec:	ea43 030c 	orr.w	r3, r3, ip
 80032f0:	40f4      	lsrs	r4, r6
 80032f2:	fa00 f801 	lsl.w	r8, r0, r1
 80032f6:	0c38      	lsrs	r0, r7, #16
 80032f8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80032fc:	fbb4 fef0 	udiv	lr, r4, r0
 8003300:	fa1f fc87 	uxth.w	ip, r7
 8003304:	fb00 441e 	mls	r4, r0, lr, r4
 8003308:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800330c:	fb0e f90c 	mul.w	r9, lr, ip
 8003310:	45a1      	cmp	r9, r4
 8003312:	fa02 f201 	lsl.w	r2, r2, r1
 8003316:	d90a      	bls.n	800332e <__udivmoddi4+0x1a6>
 8003318:	193c      	adds	r4, r7, r4
 800331a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800331e:	f080 8084 	bcs.w	800342a <__udivmoddi4+0x2a2>
 8003322:	45a1      	cmp	r9, r4
 8003324:	f240 8081 	bls.w	800342a <__udivmoddi4+0x2a2>
 8003328:	f1ae 0e02 	sub.w	lr, lr, #2
 800332c:	443c      	add	r4, r7
 800332e:	eba4 0409 	sub.w	r4, r4, r9
 8003332:	fa1f f983 	uxth.w	r9, r3
 8003336:	fbb4 f3f0 	udiv	r3, r4, r0
 800333a:	fb00 4413 	mls	r4, r0, r3, r4
 800333e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8003342:	fb03 fc0c 	mul.w	ip, r3, ip
 8003346:	45a4      	cmp	ip, r4
 8003348:	d907      	bls.n	800335a <__udivmoddi4+0x1d2>
 800334a:	193c      	adds	r4, r7, r4
 800334c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8003350:	d267      	bcs.n	8003422 <__udivmoddi4+0x29a>
 8003352:	45a4      	cmp	ip, r4
 8003354:	d965      	bls.n	8003422 <__udivmoddi4+0x29a>
 8003356:	3b02      	subs	r3, #2
 8003358:	443c      	add	r4, r7
 800335a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800335e:	fba0 9302 	umull	r9, r3, r0, r2
 8003362:	eba4 040c 	sub.w	r4, r4, ip
 8003366:	429c      	cmp	r4, r3
 8003368:	46ce      	mov	lr, r9
 800336a:	469c      	mov	ip, r3
 800336c:	d351      	bcc.n	8003412 <__udivmoddi4+0x28a>
 800336e:	d04e      	beq.n	800340e <__udivmoddi4+0x286>
 8003370:	b155      	cbz	r5, 8003388 <__udivmoddi4+0x200>
 8003372:	ebb8 030e 	subs.w	r3, r8, lr
 8003376:	eb64 040c 	sbc.w	r4, r4, ip
 800337a:	fa04 f606 	lsl.w	r6, r4, r6
 800337e:	40cb      	lsrs	r3, r1
 8003380:	431e      	orrs	r6, r3
 8003382:	40cc      	lsrs	r4, r1
 8003384:	e9c5 6400 	strd	r6, r4, [r5]
 8003388:	2100      	movs	r1, #0
 800338a:	e750      	b.n	800322e <__udivmoddi4+0xa6>
 800338c:	f1c2 0320 	rsb	r3, r2, #32
 8003390:	fa20 f103 	lsr.w	r1, r0, r3
 8003394:	fa0c fc02 	lsl.w	ip, ip, r2
 8003398:	fa24 f303 	lsr.w	r3, r4, r3
 800339c:	4094      	lsls	r4, r2
 800339e:	430c      	orrs	r4, r1
 80033a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80033a4:	fa00 fe02 	lsl.w	lr, r0, r2
 80033a8:	fa1f f78c 	uxth.w	r7, ip
 80033ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80033b0:	fb08 3110 	mls	r1, r8, r0, r3
 80033b4:	0c23      	lsrs	r3, r4, #16
 80033b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80033ba:	fb00 f107 	mul.w	r1, r0, r7
 80033be:	4299      	cmp	r1, r3
 80033c0:	d908      	bls.n	80033d4 <__udivmoddi4+0x24c>
 80033c2:	eb1c 0303 	adds.w	r3, ip, r3
 80033c6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80033ca:	d22c      	bcs.n	8003426 <__udivmoddi4+0x29e>
 80033cc:	4299      	cmp	r1, r3
 80033ce:	d92a      	bls.n	8003426 <__udivmoddi4+0x29e>
 80033d0:	3802      	subs	r0, #2
 80033d2:	4463      	add	r3, ip
 80033d4:	1a5b      	subs	r3, r3, r1
 80033d6:	b2a4      	uxth	r4, r4
 80033d8:	fbb3 f1f8 	udiv	r1, r3, r8
 80033dc:	fb08 3311 	mls	r3, r8, r1, r3
 80033e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80033e4:	fb01 f307 	mul.w	r3, r1, r7
 80033e8:	42a3      	cmp	r3, r4
 80033ea:	d908      	bls.n	80033fe <__udivmoddi4+0x276>
 80033ec:	eb1c 0404 	adds.w	r4, ip, r4
 80033f0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80033f4:	d213      	bcs.n	800341e <__udivmoddi4+0x296>
 80033f6:	42a3      	cmp	r3, r4
 80033f8:	d911      	bls.n	800341e <__udivmoddi4+0x296>
 80033fa:	3902      	subs	r1, #2
 80033fc:	4464      	add	r4, ip
 80033fe:	1ae4      	subs	r4, r4, r3
 8003400:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003404:	e739      	b.n	800327a <__udivmoddi4+0xf2>
 8003406:	4604      	mov	r4, r0
 8003408:	e6f0      	b.n	80031ec <__udivmoddi4+0x64>
 800340a:	4608      	mov	r0, r1
 800340c:	e706      	b.n	800321c <__udivmoddi4+0x94>
 800340e:	45c8      	cmp	r8, r9
 8003410:	d2ae      	bcs.n	8003370 <__udivmoddi4+0x1e8>
 8003412:	ebb9 0e02 	subs.w	lr, r9, r2
 8003416:	eb63 0c07 	sbc.w	ip, r3, r7
 800341a:	3801      	subs	r0, #1
 800341c:	e7a8      	b.n	8003370 <__udivmoddi4+0x1e8>
 800341e:	4631      	mov	r1, r6
 8003420:	e7ed      	b.n	80033fe <__udivmoddi4+0x276>
 8003422:	4603      	mov	r3, r0
 8003424:	e799      	b.n	800335a <__udivmoddi4+0x1d2>
 8003426:	4630      	mov	r0, r6
 8003428:	e7d4      	b.n	80033d4 <__udivmoddi4+0x24c>
 800342a:	46d6      	mov	lr, sl
 800342c:	e77f      	b.n	800332e <__udivmoddi4+0x1a6>
 800342e:	4463      	add	r3, ip
 8003430:	3802      	subs	r0, #2
 8003432:	e74d      	b.n	80032d0 <__udivmoddi4+0x148>
 8003434:	4606      	mov	r6, r0
 8003436:	4623      	mov	r3, r4
 8003438:	4608      	mov	r0, r1
 800343a:	e70f      	b.n	800325c <__udivmoddi4+0xd4>
 800343c:	3e02      	subs	r6, #2
 800343e:	4463      	add	r3, ip
 8003440:	e730      	b.n	80032a4 <__udivmoddi4+0x11c>
 8003442:	bf00      	nop

08003444 <__aeabi_idiv0>:
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop

08003448 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800344e:	463b      	mov	r3, r7
 8003450:	2220      	movs	r2, #32
 8003452:	2100      	movs	r1, #0
 8003454:	4618      	mov	r0, r3
 8003456:	f016 fe3b 	bl	801a0d0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800345a:	4b33      	ldr	r3, [pc, #204]	@ (8003528 <MX_ADC2_Init+0xe0>)
 800345c:	4a33      	ldr	r2, [pc, #204]	@ (800352c <MX_ADC2_Init+0xe4>)
 800345e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003460:	4b31      	ldr	r3, [pc, #196]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003462:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003466:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003468:	4b2f      	ldr	r3, [pc, #188]	@ (8003528 <MX_ADC2_Init+0xe0>)
 800346a:	2200      	movs	r2, #0
 800346c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800346e:	4b2e      	ldr	r3, [pc, #184]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003470:	2200      	movs	r2, #0
 8003472:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8003474:	4b2c      	ldr	r3, [pc, #176]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003476:	2200      	movs	r2, #0
 8003478:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800347a:	4b2b      	ldr	r3, [pc, #172]	@ (8003528 <MX_ADC2_Init+0xe0>)
 800347c:	2201      	movs	r2, #1
 800347e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003480:	4b29      	ldr	r3, [pc, #164]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003482:	2208      	movs	r2, #8
 8003484:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8003486:	4b28      	ldr	r3, [pc, #160]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003488:	2200      	movs	r2, #0
 800348a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800348c:	4b26      	ldr	r3, [pc, #152]	@ (8003528 <MX_ADC2_Init+0xe0>)
 800348e:	2200      	movs	r2, #0
 8003490:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8003492:	4b25      	ldr	r3, [pc, #148]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003494:	2202      	movs	r2, #2
 8003496:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003498:	4b23      	ldr	r3, [pc, #140]	@ (8003528 <MX_ADC2_Init+0xe0>)
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 80034a0:	4b21      	ldr	r3, [pc, #132]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034a2:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 80034a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80034a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80034ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80034b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80034b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80034be:	4b1a      	ldr	r3, [pc, #104]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80034c6:	4818      	ldr	r0, [pc, #96]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034c8:	f003 fc0e 	bl	8006ce8 <HAL_ADC_Init>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80034d2:	f000 fd6f 	bl	8003fb4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80034d6:	4b16      	ldr	r3, [pc, #88]	@ (8003530 <MX_ADC2_Init+0xe8>)
 80034d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80034da:	2306      	movs	r3, #6
 80034dc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80034de:	2303      	movs	r3, #3
 80034e0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80034e2:	237f      	movs	r3, #127	@ 0x7f
 80034e4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80034e6:	2304      	movs	r3, #4
 80034e8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80034ee:	463b      	mov	r3, r7
 80034f0:	4619      	mov	r1, r3
 80034f2:	480d      	ldr	r0, [pc, #52]	@ (8003528 <MX_ADC2_Init+0xe0>)
 80034f4:	f004 f8ca 	bl	800768c <HAL_ADC_ConfigChannel>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80034fe:	f000 fd59 	bl	8003fb4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003502:	4b0c      	ldr	r3, [pc, #48]	@ (8003534 <MX_ADC2_Init+0xec>)
 8003504:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003506:	230c      	movs	r3, #12
 8003508:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800350a:	463b      	mov	r3, r7
 800350c:	4619      	mov	r1, r3
 800350e:	4806      	ldr	r0, [pc, #24]	@ (8003528 <MX_ADC2_Init+0xe0>)
 8003510:	f004 f8bc 	bl	800768c <HAL_ADC_ConfigChannel>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 800351a:	f000 fd4b 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800351e:	bf00      	nop
 8003520:	3720      	adds	r7, #32
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	2000055c 	.word	0x2000055c
 800352c:	50000100 	.word	0x50000100
 8003530:	0c900008 	.word	0x0c900008
 8003534:	10c00010 	.word	0x10c00010

08003538 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b09a      	sub	sp, #104	@ 0x68
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003540:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	609a      	str	r2, [r3, #8]
 800354c:	60da      	str	r2, [r3, #12]
 800354e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003550:	f107 0310 	add.w	r3, r7, #16
 8003554:	2244      	movs	r2, #68	@ 0x44
 8003556:	2100      	movs	r1, #0
 8003558:	4618      	mov	r0, r3
 800355a:	f016 fdb9 	bl	801a0d0 <memset>
  if(adcHandle->Instance==ADC2)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a37      	ldr	r2, [pc, #220]	@ (8003640 <HAL_ADC_MspInit+0x108>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d167      	bne.n	8003638 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003568:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800356c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800356e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003572:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003574:	f107 0310 	add.w	r3, r7, #16
 8003578:	4618      	mov	r0, r3
 800357a:	f007 fd0f 	bl	800af9c <HAL_RCCEx_PeriphCLKConfig>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003584:	f000 fd16 	bl	8003fb4 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003588:	4b2e      	ldr	r3, [pc, #184]	@ (8003644 <HAL_ADC_MspInit+0x10c>)
 800358a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358c:	4a2d      	ldr	r2, [pc, #180]	@ (8003644 <HAL_ADC_MspInit+0x10c>)
 800358e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003594:	4b2b      	ldr	r3, [pc, #172]	@ (8003644 <HAL_ADC_MspInit+0x10c>)
 8003596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003598:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a0:	4b28      	ldr	r3, [pc, #160]	@ (8003644 <HAL_ADC_MspInit+0x10c>)
 80035a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a4:	4a27      	ldr	r2, [pc, #156]	@ (8003644 <HAL_ADC_MspInit+0x10c>)
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035ac:	4b25      	ldr	r3, [pc, #148]	@ (8003644 <HAL_ADC_MspInit+0x10c>)
 80035ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = ASSERV_I1_Pin|ASSERV_I2_Pin;
 80035b8:	23c0      	movs	r3, #192	@ 0xc0
 80035ba:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035bc:	2303      	movs	r3, #3
 80035be:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c0:	2300      	movs	r3, #0
 80035c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80035c8:	4619      	mov	r1, r3
 80035ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ce:	f005 ff0b 	bl	80093e8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel3;
 80035d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035d4:	4a1d      	ldr	r2, [pc, #116]	@ (800364c <HAL_ADC_MspInit+0x114>)
 80035d6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80035d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035da:	2224      	movs	r2, #36	@ 0x24
 80035dc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80035de:	4b1a      	ldr	r3, [pc, #104]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80035e4:	4b18      	ldr	r3, [pc, #96]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80035ea:	4b17      	ldr	r3, [pc, #92]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035ec:	2280      	movs	r2, #128	@ 0x80
 80035ee:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035f0:	4b15      	ldr	r3, [pc, #84]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035f6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035f8:	4b13      	ldr	r3, [pc, #76]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 80035fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035fe:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003600:	4b11      	ldr	r3, [pc, #68]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 8003602:	2220      	movs	r2, #32
 8003604:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8003606:	4b10      	ldr	r3, [pc, #64]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 8003608:	2200      	movs	r2, #0
 800360a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800360c:	480e      	ldr	r0, [pc, #56]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 800360e:	f005 fbb9 	bl	8008d84 <HAL_DMA_Init>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8003618:	f000 fccc 	bl	8003fb4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a0a      	ldr	r2, [pc, #40]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 8003620:	655a      	str	r2, [r3, #84]	@ 0x54
 8003622:	4a09      	ldr	r2, [pc, #36]	@ (8003648 <HAL_ADC_MspInit+0x110>)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003628:	2200      	movs	r2, #0
 800362a:	2105      	movs	r1, #5
 800362c:	2012      	movs	r0, #18
 800362e:	f004 ffcb 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003632:	2012      	movs	r0, #18
 8003634:	f004 ffe2 	bl	80085fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8003638:	bf00      	nop
 800363a:	3768      	adds	r7, #104	@ 0x68
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	50000100 	.word	0x50000100
 8003644:	40021000 	.word	0x40021000
 8003648:	200005c8 	.word	0x200005c8
 800364c:	40020030 	.word	0x40020030

08003650 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0

}
 8003654:	bf00      	nop
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800365e:	b480      	push	{r7}
 8003660:	af00      	add	r7, sp, #0
return 0;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003670:	b5b0      	push	{r4, r5, r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 64);
 8003676:	4b09      	ldr	r3, [pc, #36]	@ (800369c <MX_FREERTOS_Init+0x2c>)
 8003678:	1d3c      	adds	r4, r7, #4
 800367a:	461d      	mov	r5, r3
 800367c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800367e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003680:	682b      	ldr	r3, [r5, #0]
 8003682:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	2100      	movs	r1, #0
 8003688:	4618      	mov	r0, r3
 800368a:	f010 fa3e 	bl	8013b0a <osThreadCreate>
 800368e:	4603      	mov	r3, r0
 8003690:	4a03      	ldr	r2, [pc, #12]	@ (80036a0 <MX_FREERTOS_Init+0x30>)
 8003692:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8003694:	bf00      	nop
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bdb0      	pop	{r4, r5, r7, pc}
 800369c:	0801dc3c 	.word	0x0801dc3c
 80036a0:	20000628 	.word	0x20000628

080036a4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
__weak void StartDefaultTask(void const * argument)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	for(;;)
  {
    osDelay(1);
 80036ac:	2001      	movs	r0, #1
 80036ae:	f010 fa5f 	bl	8013b70 <osDelay>
 80036b2:	e7fb      	b.n	80036ac <StartDefaultTask+0x8>

080036b4 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08c      	sub	sp, #48	@ 0x30
 80036b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80036ba:	463b      	mov	r3, r7
 80036bc:	2230      	movs	r2, #48	@ 0x30
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f016 fd05 	bl	801a0d0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80036c6:	4b16      	ldr	r3, [pc, #88]	@ (8003720 <MX_DAC1_Init+0x6c>)
 80036c8:	4a16      	ldr	r2, [pc, #88]	@ (8003724 <MX_DAC1_Init+0x70>)
 80036ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80036cc:	4814      	ldr	r0, [pc, #80]	@ (8003720 <MX_DAC1_Init+0x6c>)
 80036ce:	f004 ffa3 	bl	8008618 <HAL_DAC_Init>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80036d8:	f000 fc6c 	bl	8003fb4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80036dc:	2302      	movs	r3, #2
 80036de:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80036e0:	2300      	movs	r3, #0
 80036e2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = ENABLE;
 80036e4:	2301      	movs	r3, #1
 80036e6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80036ec:	231e      	movs	r3, #30
 80036ee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80036f0:	2300      	movs	r3, #0
 80036f2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80036f8:	2301      	movs	r3, #1
 80036fa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80036fc:	2300      	movs	r3, #0
 80036fe:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003700:	463b      	mov	r3, r7
 8003702:	2200      	movs	r2, #0
 8003704:	4619      	mov	r1, r3
 8003706:	4806      	ldr	r0, [pc, #24]	@ (8003720 <MX_DAC1_Init+0x6c>)
 8003708:	f005 f8fa 	bl	8008900 <HAL_DAC_ConfigChannel>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8003712:	f000 fc4f 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003716:	bf00      	nop
 8003718:	3730      	adds	r7, #48	@ 0x30
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	2000062c 	.word	0x2000062c
 8003724:	50000800 	.word	0x50000800

08003728 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b08a      	sub	sp, #40	@ 0x28
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003730:	f107 0314 	add.w	r3, r7, #20
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	609a      	str	r2, [r3, #8]
 800373c:	60da      	str	r2, [r3, #12]
 800373e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a2e      	ldr	r2, [pc, #184]	@ (8003800 <HAL_DAC_MspInit+0xd8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d155      	bne.n	80037f6 <HAL_DAC_MspInit+0xce>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800374a:	4b2e      	ldr	r3, [pc, #184]	@ (8003804 <HAL_DAC_MspInit+0xdc>)
 800374c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374e:	4a2d      	ldr	r2, [pc, #180]	@ (8003804 <HAL_DAC_MspInit+0xdc>)
 8003750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003756:	4b2b      	ldr	r3, [pc, #172]	@ (8003804 <HAL_DAC_MspInit+0xdc>)
 8003758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800375a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800375e:	613b      	str	r3, [r7, #16]
 8003760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003762:	4b28      	ldr	r3, [pc, #160]	@ (8003804 <HAL_DAC_MspInit+0xdc>)
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	4a27      	ldr	r2, [pc, #156]	@ (8003804 <HAL_DAC_MspInit+0xdc>)
 8003768:	f043 0301 	orr.w	r3, r3, #1
 800376c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800376e:	4b25      	ldr	r3, [pc, #148]	@ (8003804 <HAL_DAC_MspInit+0xdc>)
 8003770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = DAC__Pin;
 800377a:	2310      	movs	r3, #16
 800377c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800377e:	2303      	movs	r3, #3
 8003780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC__GPIO_Port, &GPIO_InitStruct);
 8003786:	f107 0314 	add.w	r3, r7, #20
 800378a:	4619      	mov	r1, r3
 800378c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003790:	f005 fe2a 	bl	80093e8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel5;
 8003794:	4b1c      	ldr	r3, [pc, #112]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 8003796:	4a1d      	ldr	r2, [pc, #116]	@ (800380c <HAL_DAC_MspInit+0xe4>)
 8003798:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800379a:	4b1b      	ldr	r3, [pc, #108]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 800379c:	2206      	movs	r2, #6
 800379e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037a0:	4b19      	ldr	r3, [pc, #100]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037a2:	2210      	movs	r2, #16
 80037a4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80037a6:	4b18      	ldr	r3, [pc, #96]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80037ac:	4b16      	ldr	r3, [pc, #88]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037ae:	2280      	movs	r2, #128	@ 0x80
 80037b0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037b2:	4b15      	ldr	r3, [pc, #84]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037b8:	4b13      	ldr	r3, [pc, #76]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 80037be:	4b12      	ldr	r3, [pc, #72]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80037c4:	4b10      	ldr	r3, [pc, #64]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80037ca:	480f      	ldr	r0, [pc, #60]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037cc:	f005 fada 	bl	8008d84 <HAL_DMA_Init>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 80037d6:	f000 fbed 	bl	8003fb4 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037de:	609a      	str	r2, [r3, #8]
 80037e0:	4a09      	ldr	r2, [pc, #36]	@ (8003808 <HAL_DAC_MspInit+0xe0>)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80037e6:	2200      	movs	r2, #0
 80037e8:	2105      	movs	r1, #5
 80037ea:	2036      	movs	r0, #54	@ 0x36
 80037ec:	f004 feec 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80037f0:	2036      	movs	r0, #54	@ 0x36
 80037f2:	f004 ff03 	bl	80085fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80037f6:	bf00      	nop
 80037f8:	3728      	adds	r7, #40	@ 0x28
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	50000800 	.word	0x50000800
 8003804:	40021000 	.word	0x40021000
 8003808:	20000640 	.word	0x20000640
 800380c:	40020058 	.word	0x40020058

08003810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003814:	4b04      	ldr	r3, [pc, #16]	@ (8003828 <__NVIC_GetPriorityGrouping+0x18>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	0a1b      	lsrs	r3, r3, #8
 800381a:	f003 0307 	and.w	r3, r3, #7
}
 800381e:	4618      	mov	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	e000ed00 	.word	0xe000ed00

0800382c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383a:	2b00      	cmp	r3, #0
 800383c:	db0b      	blt.n	8003856 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800383e:	79fb      	ldrb	r3, [r7, #7]
 8003840:	f003 021f 	and.w	r2, r3, #31
 8003844:	4907      	ldr	r1, [pc, #28]	@ (8003864 <__NVIC_EnableIRQ+0x38>)
 8003846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384a:	095b      	lsrs	r3, r3, #5
 800384c:	2001      	movs	r0, #1
 800384e:	fa00 f202 	lsl.w	r2, r0, r2
 8003852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	e000e100 	.word	0xe000e100

08003868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	4603      	mov	r3, r0
 8003870:	6039      	str	r1, [r7, #0]
 8003872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003878:	2b00      	cmp	r3, #0
 800387a:	db0a      	blt.n	8003892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	b2da      	uxtb	r2, r3
 8003880:	490c      	ldr	r1, [pc, #48]	@ (80038b4 <__NVIC_SetPriority+0x4c>)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	0112      	lsls	r2, r2, #4
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	440b      	add	r3, r1
 800388c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003890:	e00a      	b.n	80038a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	b2da      	uxtb	r2, r3
 8003896:	4908      	ldr	r1, [pc, #32]	@ (80038b8 <__NVIC_SetPriority+0x50>)
 8003898:	79fb      	ldrb	r3, [r7, #7]
 800389a:	f003 030f 	and.w	r3, r3, #15
 800389e:	3b04      	subs	r3, #4
 80038a0:	0112      	lsls	r2, r2, #4
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	440b      	add	r3, r1
 80038a6:	761a      	strb	r2, [r3, #24]
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	e000e100 	.word	0xe000e100
 80038b8:	e000ed00 	.word	0xe000ed00

080038bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038bc:	b480      	push	{r7}
 80038be:	b089      	sub	sp, #36	@ 0x24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	f1c3 0307 	rsb	r3, r3, #7
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	bf28      	it	cs
 80038da:	2304      	movcs	r3, #4
 80038dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	3304      	adds	r3, #4
 80038e2:	2b06      	cmp	r3, #6
 80038e4:	d902      	bls.n	80038ec <NVIC_EncodePriority+0x30>
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	3b03      	subs	r3, #3
 80038ea:	e000      	b.n	80038ee <NVIC_EncodePriority+0x32>
 80038ec:	2300      	movs	r3, #0
 80038ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43da      	mvns	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	401a      	ands	r2, r3
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003904:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	fa01 f303 	lsl.w	r3, r1, r3
 800390e:	43d9      	mvns	r1, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003914:	4313      	orrs	r3, r2
         );
}
 8003916:	4618      	mov	r0, r3
 8003918:	3724      	adds	r7, #36	@ 0x24
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800392a:	4b2a      	ldr	r3, [pc, #168]	@ (80039d4 <MX_DMA_Init+0xb0>)
 800392c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392e:	4a29      	ldr	r2, [pc, #164]	@ (80039d4 <MX_DMA_Init+0xb0>)
 8003930:	f043 0304 	orr.w	r3, r3, #4
 8003934:	6493      	str	r3, [r2, #72]	@ 0x48
 8003936:	4b27      	ldr	r3, [pc, #156]	@ (80039d4 <MX_DMA_Init+0xb0>)
 8003938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	607b      	str	r3, [r7, #4]
 8003940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003942:	4b24      	ldr	r3, [pc, #144]	@ (80039d4 <MX_DMA_Init+0xb0>)
 8003944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003946:	4a23      	ldr	r2, [pc, #140]	@ (80039d4 <MX_DMA_Init+0xb0>)
 8003948:	f043 0301 	orr.w	r3, r3, #1
 800394c:	6493      	str	r3, [r2, #72]	@ 0x48
 800394e:	4b21      	ldr	r3, [pc, #132]	@ (80039d4 <MX_DMA_Init+0xb0>)
 8003950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800395a:	f7ff ff59 	bl	8003810 <__NVIC_GetPriorityGrouping>
 800395e:	4603      	mov	r3, r0
 8003960:	2200      	movs	r2, #0
 8003962:	2105      	movs	r1, #5
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff ffa9 	bl	80038bc <NVIC_EncodePriority>
 800396a:	4603      	mov	r3, r0
 800396c:	4619      	mov	r1, r3
 800396e:	200b      	movs	r0, #11
 8003970:	f7ff ff7a 	bl	8003868 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003974:	200b      	movs	r0, #11
 8003976:	f7ff ff59 	bl	800382c <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800397a:	f7ff ff49 	bl	8003810 <__NVIC_GetPriorityGrouping>
 800397e:	4603      	mov	r3, r0
 8003980:	2200      	movs	r2, #0
 8003982:	2105      	movs	r1, #5
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff ff99 	bl	80038bc <NVIC_EncodePriority>
 800398a:	4603      	mov	r3, r0
 800398c:	4619      	mov	r1, r3
 800398e:	200c      	movs	r0, #12
 8003990:	f7ff ff6a 	bl	8003868 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003994:	200c      	movs	r0, #12
 8003996:	f7ff ff49 	bl	800382c <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800399a:	2200      	movs	r2, #0
 800399c:	2105      	movs	r1, #5
 800399e:	200d      	movs	r0, #13
 80039a0:	f004 fe12 	bl	80085c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80039a4:	200d      	movs	r0, #13
 80039a6:	f004 fe29 	bl	80085fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80039aa:	2200      	movs	r2, #0
 80039ac:	2105      	movs	r1, #5
 80039ae:	200e      	movs	r0, #14
 80039b0:	f004 fe0a 	bl	80085c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80039b4:	200e      	movs	r0, #14
 80039b6:	f004 fe21 	bl	80085fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80039ba:	2200      	movs	r2, #0
 80039bc:	2105      	movs	r1, #5
 80039be:	200f      	movs	r0, #15
 80039c0:	f004 fe02 	bl	80085c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80039c4:	200f      	movs	r0, #15
 80039c6:	f004 fe19 	bl	80085fc <HAL_NVIC_EnableIRQ>

}
 80039ca:	bf00      	nop
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40021000 	.word	0x40021000

080039d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b08a      	sub	sp, #40	@ 0x28
 80039dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039de:	f107 0314 	add.w	r3, r7, #20
 80039e2:	2200      	movs	r2, #0
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	605a      	str	r2, [r3, #4]
 80039e8:	609a      	str	r2, [r3, #8]
 80039ea:	60da      	str	r2, [r3, #12]
 80039ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80039ee:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 80039f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f2:	4a3d      	ldr	r2, [pc, #244]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 80039f4:	f043 0320 	orr.w	r3, r3, #32
 80039f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039fa:	4b3b      	ldr	r3, [pc, #236]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 80039fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fe:	f003 0320 	and.w	r3, r3, #32
 8003a02:	613b      	str	r3, [r7, #16]
 8003a04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a06:	4b38      	ldr	r3, [pc, #224]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	4a37      	ldr	r2, [pc, #220]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a0c:	f043 0301 	orr.w	r3, r3, #1
 8003a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a12:	4b35      	ldr	r3, [pc, #212]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	60fb      	str	r3, [r7, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1e:	4b32      	ldr	r3, [pc, #200]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a22:	4a31      	ldr	r2, [pc, #196]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a24:	f043 0304 	orr.w	r3, r3, #4
 8003a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2e:	f003 0304 	and.w	r3, r3, #4
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a36:	4b2c      	ldr	r3, [pc, #176]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a3c:	f043 0302 	orr.w	r3, r3, #2
 8003a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a42:	4b29      	ldr	r3, [pc, #164]	@ (8003ae8 <MX_GPIO_Init+0x110>)
 8003a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIDAR_M_CTR_GPIO_Port, LIDAR_M_CTR_Pin, GPIO_PIN_SET);
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a58:	f005 fe60 	bl	800971c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MOUSTACHE_3_Pin|MOUSTACHE_1_Pin;
 8003a5c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a62:	2300      	movs	r3, #0
 8003a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a6a:	f107 0314 	add.w	r3, r7, #20
 8003a6e:	4619      	mov	r1, r3
 8003a70:	481e      	ldr	r0, [pc, #120]	@ (8003aec <MX_GPIO_Init+0x114>)
 8003a72:	f005 fcb9 	bl	80093e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = START_Pin;
 8003a76:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a7c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_GPIO_Port, &GPIO_InitStruct);
 8003a86:	f107 0314 	add.w	r3, r7, #20
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4817      	ldr	r0, [pc, #92]	@ (8003aec <MX_GPIO_Init+0x114>)
 8003a8e:	f005 fcab 	bl	80093e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin;
 8003a92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003a96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LIDAR_M_CTR_GPIO_Port, &GPIO_InitStruct);
 8003aa4:	f107 0314 	add.w	r3, r7, #20
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003aae:	f005 fc9b 	bl	80093e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GE_EXTI_Pin;
 8003ab2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ab8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003abc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GE_EXTI_GPIO_Port, &GPIO_InitStruct);
 8003ac2:	f107 0314 	add.w	r3, r7, #20
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003acc:	f005 fc8c 	bl	80093e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2105      	movs	r1, #5
 8003ad4:	2028      	movs	r0, #40	@ 0x28
 8003ad6:	f004 fd77 	bl	80085c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003ada:	2028      	movs	r0, #40	@ 0x28
 8003adc:	f004 fd8e 	bl	80085fc <HAL_NVIC_EnableIRQ>

}
 8003ae0:	bf00      	nop
 8003ae2:	3728      	adds	r7, #40	@ 0x28
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	48000400 	.word	0x48000400

08003af0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003af4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003af6:	4a1c      	ldr	r2, [pc, #112]	@ (8003b68 <MX_I2C1_Init+0x78>)
 8003af8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8003afa:	4b1a      	ldr	r3, [pc, #104]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003afc:	4a1b      	ldr	r2, [pc, #108]	@ (8003b6c <MX_I2C1_Init+0x7c>)
 8003afe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003b00:	4b18      	ldr	r3, [pc, #96]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b06:	4b17      	ldr	r3, [pc, #92]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b0c:	4b15      	ldr	r3, [pc, #84]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003b12:	4b14      	ldr	r3, [pc, #80]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003b18:	4b12      	ldr	r3, [pc, #72]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b1e:	4b11      	ldr	r3, [pc, #68]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b24:	4b0f      	ldr	r3, [pc, #60]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b2a:	480e      	ldr	r0, [pc, #56]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b2c:	f005 fe4b 	bl	80097c6 <HAL_I2C_Init>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003b36:	f000 fa3d 	bl	8003fb4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	4809      	ldr	r0, [pc, #36]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b3e:	f006 fb91 	bl	800a264 <HAL_I2CEx_ConfigAnalogFilter>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003b48:	f000 fa34 	bl	8003fb4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	4805      	ldr	r0, [pc, #20]	@ (8003b64 <MX_I2C1_Init+0x74>)
 8003b50:	f006 fbd3 	bl	800a2fa <HAL_I2CEx_ConfigDigitalFilter>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d001      	beq.n	8003b5e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003b5a:	f000 fa2b 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003b5e:	bf00      	nop
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	200006a0 	.word	0x200006a0
 8003b68:	40005400 	.word	0x40005400
 8003b6c:	00503d58 	.word	0x00503d58

08003b70 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003b74:	4b1b      	ldr	r3, [pc, #108]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b76:	4a1c      	ldr	r2, [pc, #112]	@ (8003be8 <MX_I2C3_Init+0x78>)
 8003b78:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8003b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b7c:	4a1b      	ldr	r2, [pc, #108]	@ (8003bec <MX_I2C3_Init+0x7c>)
 8003b7e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8003b80:	4b18      	ldr	r3, [pc, #96]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b86:	4b17      	ldr	r3, [pc, #92]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b88:	2201      	movs	r2, #1
 8003b8a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b8c:	4b15      	ldr	r3, [pc, #84]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8003b92:	4b14      	ldr	r3, [pc, #80]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003b98:	4b12      	ldr	r3, [pc, #72]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b9e:	4b11      	ldr	r3, [pc, #68]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003baa:	480e      	ldr	r0, [pc, #56]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003bac:	f005 fe0b 	bl	80097c6 <HAL_I2C_Init>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8003bb6:	f000 f9fd 	bl	8003fb4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003bba:	2100      	movs	r1, #0
 8003bbc:	4809      	ldr	r0, [pc, #36]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003bbe:	f006 fb51 	bl	800a264 <HAL_I2CEx_ConfigAnalogFilter>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8003bc8:	f000 f9f4 	bl	8003fb4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4805      	ldr	r0, [pc, #20]	@ (8003be4 <MX_I2C3_Init+0x74>)
 8003bd0:	f006 fb93 	bl	800a2fa <HAL_I2CEx_ConfigDigitalFilter>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8003bda:	f000 f9eb 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003bde:	bf00      	nop
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	200006f4 	.word	0x200006f4
 8003be8:	40007800 	.word	0x40007800
 8003bec:	00503d58 	.word	0x00503d58

08003bf0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b09e      	sub	sp, #120	@ 0x78
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	609a      	str	r2, [r3, #8]
 8003c04:	60da      	str	r2, [r3, #12]
 8003c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c08:	f107 0320 	add.w	r3, r7, #32
 8003c0c:	2244      	movs	r2, #68	@ 0x44
 8003c0e:	2100      	movs	r1, #0
 8003c10:	4618      	mov	r0, r3
 8003c12:	f016 fa5d 	bl	801a0d0 <memset>
  if(i2cHandle->Instance==I2C1)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a5c      	ldr	r2, [pc, #368]	@ (8003d8c <HAL_I2C_MspInit+0x19c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d155      	bne.n	8003ccc <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003c20:	2340      	movs	r3, #64	@ 0x40
 8003c22:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003c24:	2300      	movs	r3, #0
 8003c26:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c28:	f107 0320 	add.w	r3, r7, #32
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f007 f9b5 	bl	800af9c <HAL_RCCEx_PeriphCLKConfig>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003c38:	f000 f9bc 	bl	8003fb4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3c:	4b54      	ldr	r3, [pc, #336]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c40:	4a53      	ldr	r2, [pc, #332]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003c42:	f043 0301 	orr.w	r3, r3, #1
 8003c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c48:	4b51      	ldr	r3, [pc, #324]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c54:	4b4e      	ldr	r3, [pc, #312]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c58:	4a4d      	ldr	r2, [pc, #308]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003c5a:	f043 0302 	orr.w	r3, r3, #2
 8003c5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c60:	4b4b      	ldr	r3, [pc, #300]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_IMU_SCL_Pin;
 8003c6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c70:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c72:	2312      	movs	r3, #18
 8003c74:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c7e:	2304      	movs	r3, #4
 8003c80:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_IMU_SCL_GPIO_Port, &GPIO_InitStruct);
 8003c82:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003c86:	4619      	mov	r1, r3
 8003c88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c8c:	f005 fbac 	bl	80093e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C_IMU_SDA_Pin;
 8003c90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c94:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c96:	2312      	movs	r3, #18
 8003c98:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ca2:	2304      	movs	r3, #4
 8003ca4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_IMU_SDA_GPIO_Port, &GPIO_InitStruct);
 8003ca6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003caa:	4619      	mov	r1, r3
 8003cac:	4839      	ldr	r0, [pc, #228]	@ (8003d94 <HAL_I2C_MspInit+0x1a4>)
 8003cae:	f005 fb9b 	bl	80093e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003cb2:	4b37      	ldr	r3, [pc, #220]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb6:	4a36      	ldr	r2, [pc, #216]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003cb8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cbe:	4b34      	ldr	r3, [pc, #208]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8003cca:	e05a      	b.n	8003d82 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C3)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a31      	ldr	r2, [pc, #196]	@ (8003d98 <HAL_I2C_MspInit+0x1a8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d155      	bne.n	8003d82 <HAL_I2C_MspInit+0x192>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003cd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cda:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ce0:	f107 0320 	add.w	r3, r7, #32
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f007 f959 	bl	800af9c <HAL_RCCEx_PeriphCLKConfig>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <HAL_I2C_MspInit+0x104>
      Error_Handler();
 8003cf0:	f000 f960 	bl	8003fb4 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cf4:	4b26      	ldr	r3, [pc, #152]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf8:	4a25      	ldr	r2, [pc, #148]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003cfa:	f043 0301 	orr.w	r3, r3, #1
 8003cfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d00:	4b23      	ldr	r3, [pc, #140]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d0c:	4b20      	ldr	r3, [pc, #128]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d10:	4a1f      	ldr	r2, [pc, #124]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d12:	f043 0304 	orr.w	r3, r3, #4
 8003d16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d18:	4b1d      	ldr	r3, [pc, #116]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	60fb      	str	r3, [r7, #12]
 8003d22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C_MAIN_SCL_Pin;
 8003d24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d28:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d2a:	2312      	movs	r3, #18
 8003d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d32:	2300      	movs	r3, #0
 8003d34:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8003d36:	2302      	movs	r3, #2
 8003d38:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_MAIN_SCL_GPIO_Port, &GPIO_InitStruct);
 8003d3a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d3e:	4619      	mov	r1, r3
 8003d40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d44:	f005 fb50 	bl	80093e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C_MAIN_SDA_Pin;
 8003d48:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003d4c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d4e:	2312      	movs	r3, #18
 8003d50:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d56:	2300      	movs	r3, #0
 8003d58:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8003d5a:	2308      	movs	r3, #8
 8003d5c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(I2C_MAIN_SDA_GPIO_Port, &GPIO_InitStruct);
 8003d5e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d62:	4619      	mov	r1, r3
 8003d64:	480d      	ldr	r0, [pc, #52]	@ (8003d9c <HAL_I2C_MspInit+0x1ac>)
 8003d66:	f005 fb3f 	bl	80093e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003d6a:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6e:	4a08      	ldr	r2, [pc, #32]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d74:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d76:	4b06      	ldr	r3, [pc, #24]	@ (8003d90 <HAL_I2C_MspInit+0x1a0>)
 8003d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003d7e:	60bb      	str	r3, [r7, #8]
 8003d80:	68bb      	ldr	r3, [r7, #8]
}
 8003d82:	bf00      	nop
 8003d84:	3778      	adds	r7, #120	@ 0x78
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	40005400 	.word	0x40005400
 8003d90:	40021000 	.word	0x40021000
 8003d94:	48000400 	.word	0x48000400
 8003d98:	40007800 	.word	0x40007800
 8003d9c:	48000800 	.word	0x48000800

08003da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003da6:	f002 fcb8 	bl	800671a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003daa:	f000 f8af 	bl	8003f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003dae:	f7ff fe13 	bl	80039d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003db2:	f7ff fdb7 	bl	8003924 <MX_DMA_Init>
  MX_ADC2_Init();
 8003db6:	f7ff fb47 	bl	8003448 <MX_ADC2_Init>
  MX_DAC1_Init();
 8003dba:	f7ff fc7b 	bl	80036b4 <MX_DAC1_Init>
  MX_I2C1_Init();
 8003dbe:	f7ff fe97 	bl	8003af0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8003dc2:	f7ff fed5 	bl	8003b70 <MX_I2C3_Init>
  MX_TIM2_Init();
 8003dc6:	f000 fb47 	bl	8004458 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003dca:	f000 fbc7 	bl	800455c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003dce:	f000 fc47 	bl	8004660 <MX_TIM4_Init>
  MX_UCPD1_Init();
 8003dd2:	f001 f86f 	bl	8004eb4 <MX_UCPD1_Init>
  MX_USART1_UART_Init();
 8003dd6:	f001 f8fd 	bl	8004fd4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003dda:	f001 f94b 	bl	8005074 <MX_USART2_UART_Init>
  MX_TIM15_Init();
 8003dde:	f000 fcfb 	bl	80047d8 <MX_TIM15_Init>
  MX_TIM16_Init();
 8003de2:	f000 fd4b 	bl	800487c <MX_TIM16_Init>
  MX_TIM6_Init();
 8003de6:	f000 fc89 	bl	80046fc <MX_TIM6_Init>
  MX_TIM7_Init();
 8003dea:	f000 fcbf 	bl	800476c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	semb_cpltCllbck = xSemaphoreCreateBinary();
 8003dee:	2203      	movs	r2, #3
 8003df0:	2100      	movs	r1, #0
 8003df2:	2001      	movs	r0, #1
 8003df4:	f010 f8b4 	bl	8013f60 <xQueueGenericCreate>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	4a35      	ldr	r2, [pc, #212]	@ (8003ed0 <main+0x130>)
 8003dfc:	6013      	str	r3, [r2, #0]
	semb_halfCllbck = xSemaphoreCreateBinary();
 8003dfe:	2203      	movs	r2, #3
 8003e00:	2100      	movs	r1, #0
 8003e02:	2001      	movs	r0, #1
 8003e04:	f010 f8ac 	bl	8013f60 <xQueueGenericCreate>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	4a32      	ldr	r2, [pc, #200]	@ (8003ed4 <main+0x134>)
 8003e0c:	6013      	str	r3, [r2, #0]

	shell_init();
 8003e0e:	f013 fcbb 	bl	8017788 <shell_init>
	lidar_init();
 8003e12:	f00d f94f 	bl	80110b4 <lidar_init>
	changement_mode_init();
 8003e16:	f013 fba7 	bl	8017568 <changement_mode_init>

	vPortGetHeapStats(&heapStats);
 8003e1a:	482f      	ldr	r0, [pc, #188]	@ (8003ed8 <main+0x138>)
 8003e1c:	f012 fd2c 	bl	8016878 <vPortGetHeapStats>
	//xTaskCreate(init_run , 				"Initalisation",TASK_STACK_DEPTH_CHANGEMODE, NULL, 1, &h_task_init) != pdPASS ? Error_Handler():(void)0;
	vPortGetHeapStats(&heapStats);
 8003e20:	482d      	ldr	r0, [pc, #180]	@ (8003ed8 <main+0x138>)
 8003e22:	f012 fd29 	bl	8016878 <vPortGetHeapStats>
	xTaskCreate(changeMode_run,			"Changement MODE", TASK_STACK_DEPTH_CHANGEMODE, NULL, TASK_PRIORITY_CHANGEMODE, &h_task_changemenMode) != pdPASS ? Error_Handler():(void)0;
 8003e26:	4b2d      	ldr	r3, [pc, #180]	@ (8003edc <main+0x13c>)
 8003e28:	9301      	str	r3, [sp, #4]
 8003e2a:	230a      	movs	r3, #10
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	2240      	movs	r2, #64	@ 0x40
 8003e32:	492b      	ldr	r1, [pc, #172]	@ (8003ee0 <main+0x140>)
 8003e34:	482b      	ldr	r0, [pc, #172]	@ (8003ee4 <main+0x144>)
 8003e36:	f010 feeb 	bl	8014c10 <xTaskCreate>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d001      	beq.n	8003e44 <main+0xa4>
 8003e40:	f000 f8b8 	bl	8003fb4 <Error_Handler>
	//vPortGetHeapStats(&heapStats);
	//xTaskCreate(asserv_courant_run, 	"Asserv Courant", TASK_STACK_DEPTH_ASSERV_I, NULL, TASK_PRIORITY_ASSERV_I, &h_task_asserv_I) != pdPASS ? Error_Handler():(void)0;
	//vPortGetHeapStats(&heapStats);
	//xTaskCreate(asserv_position_run, 	"Asserv Position", TASK_STACK_DEPTH_ASSERV_XYZ, NULL, TASK_PRIORITY_ASSERV_XYZ, &h_task_asserv_XYZ) != pdPASS ? Error_Handler():(void)0;
	vPortGetHeapStats(&heapStats);
 8003e44:	4824      	ldr	r0, [pc, #144]	@ (8003ed8 <main+0x138>)
 8003e46:	f012 fd17 	bl	8016878 <vPortGetHeapStats>

	xTaskCreate(lidarprocess,			"LIDAR_Process", TASK_STACK_DEPTH_LIDAR, NULL, TASK_PRIORITY_LIDAR, &h_task_LIDAR_Process) != pdPASS ? Error_Handler():(void)0;
 8003e4a:	4b27      	ldr	r3, [pc, #156]	@ (8003ee8 <main+0x148>)
 8003e4c:	9301      	str	r3, [sp, #4]
 8003e4e:	2305      	movs	r3, #5
 8003e50:	9300      	str	r3, [sp, #0]
 8003e52:	2300      	movs	r3, #0
 8003e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e58:	4924      	ldr	r1, [pc, #144]	@ (8003eec <main+0x14c>)
 8003e5a:	4825      	ldr	r0, [pc, #148]	@ (8003ef0 <main+0x150>)
 8003e5c:	f010 fed8 	bl	8014c10 <xTaskCreate>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d001      	beq.n	8003e6a <main+0xca>
 8003e66:	f000 f8a5 	bl	8003fb4 <Error_Handler>
	vPortGetHeapStats(&heapStats);
 8003e6a:	481b      	ldr	r0, [pc, #108]	@ (8003ed8 <main+0x138>)
 8003e6c:	f012 fd04 	bl	8016878 <vPortGetHeapStats>
	xTaskCreate(lidarTake,				"LIDAR_Take", TASK_STACK_DEPTH_LIDAR, NULL, TASK_PRIORITY_LIDAR+1, &h_task_LIDAR_Take) != pdPASS ? Error_Handler():(void)0;
 8003e70:	4b20      	ldr	r3, [pc, #128]	@ (8003ef4 <main+0x154>)
 8003e72:	9301      	str	r3, [sp, #4]
 8003e74:	2306      	movs	r3, #6
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e7e:	491e      	ldr	r1, [pc, #120]	@ (8003ef8 <main+0x158>)
 8003e80:	481e      	ldr	r0, [pc, #120]	@ (8003efc <main+0x15c>)
 8003e82:	f010 fec5 	bl	8014c10 <xTaskCreate>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d001      	beq.n	8003e90 <main+0xf0>
 8003e8c:	f000 f892 	bl	8003fb4 <Error_Handler>
	vPortGetHeapStats(&heapStats);
 8003e90:	4811      	ldr	r0, [pc, #68]	@ (8003ed8 <main+0x138>)
 8003e92:	f012 fcf1 	bl	8016878 <vPortGetHeapStats>
	xTaskCreate(shell_run,				"Shell", TASK_STACK_DEPTH_SHELL, NULL, TASK_PRIORITY_SHELL, &h_task_shell) != pdPASS ? Error_Handler():(void)0;
 8003e96:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <main+0x160>)
 8003e98:	9301      	str	r3, [sp, #4]
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ea4:	4917      	ldr	r1, [pc, #92]	@ (8003f04 <main+0x164>)
 8003ea6:	4818      	ldr	r0, [pc, #96]	@ (8003f08 <main+0x168>)
 8003ea8:	f010 feb2 	bl	8014c10 <xTaskCreate>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d001      	beq.n	8003eb6 <main+0x116>
 8003eb2:	f000 f87f 	bl	8003fb4 <Error_Handler>
	vPortGetHeapStats(&heapStats);
 8003eb6:	4808      	ldr	r0, [pc, #32]	@ (8003ed8 <main+0x138>)
 8003eb8:	f012 fcde 	bl	8016878 <vPortGetHeapStats>
	osKernelStart();
 8003ebc:	f00f fe1e 	bl	8013afc <osKernelStart>
  /* USER CODE END 2 */

  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 8003ec0:	f012 fd38 	bl	8016934 <MX_USBPD_Init>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8003ec4:	f7ff fbd4 	bl	8003670 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003ec8:	f00f fe18 	bl	8013afc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8003ecc:	bf00      	nop
 8003ece:	e7fd      	b.n	8003ecc <main+0x12c>
 8003ed0:	2000077c 	.word	0x2000077c
 8003ed4:	20000778 	.word	0x20000778
 8003ed8:	20000748 	.word	0x20000748
 8003edc:	2000076c 	.word	0x2000076c
 8003ee0:	0801dc50 	.word	0x0801dc50
 8003ee4:	08017579 	.word	0x08017579
 8003ee8:	20000774 	.word	0x20000774
 8003eec:	0801dc60 	.word	0x0801dc60
 8003ef0:	080111c9 	.word	0x080111c9
 8003ef4:	20000770 	.word	0x20000770
 8003ef8:	0801dc70 	.word	0x0801dc70
 8003efc:	08011121 	.word	0x08011121
 8003f00:	20000764 	.word	0x20000764
 8003f04:	0801dc7c 	.word	0x0801dc7c
 8003f08:	0801783d 	.word	0x0801783d

08003f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b094      	sub	sp, #80	@ 0x50
 8003f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f12:	f107 0318 	add.w	r3, r7, #24
 8003f16:	2238      	movs	r2, #56	@ 0x38
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f016 f8d8 	bl	801a0d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f20:	1d3b      	adds	r3, r7, #4
 8003f22:	2200      	movs	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	605a      	str	r2, [r3, #4]
 8003f28:	609a      	str	r2, [r3, #8]
 8003f2a:	60da      	str	r2, [r3, #12]
 8003f2c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f2e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003f32:	f006 fa2f 	bl	800a394 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f36:	2302      	movs	r3, #2
 8003f38:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f40:	2340      	movs	r3, #64	@ 0x40
 8003f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003f44:	2300      	movs	r3, #0
 8003f46:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f48:	f107 0318 	add.w	r3, r7, #24
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f006 fac5 	bl	800a4dc <HAL_RCC_OscConfig>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d001      	beq.n	8003f5c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8003f58:	f000 f82c 	bl	8003fb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f5c:	230f      	movs	r3, #15
 8003f5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003f60:	2301      	movs	r3, #1
 8003f62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f64:	2300      	movs	r3, #0
 8003f66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003f70:	1d3b      	adds	r3, r7, #4
 8003f72:	2100      	movs	r1, #0
 8003f74:	4618      	mov	r0, r3
 8003f76:	f006 fdc3 	bl	800ab00 <HAL_RCC_ClockConfig>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8003f80:	f000 f818 	bl	8003fb4 <Error_Handler>
  }
}
 8003f84:	bf00      	nop
 8003f86:	3750      	adds	r7, #80	@ 0x50
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	CUSTOM_TIM_PeriodElapsedCallback(htim);
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f013 f873 	bl	8017080 <CUSTOM_TIM_PeriodElapsedCallback>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a04      	ldr	r2, [pc, #16]	@ (8003fb0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d101      	bne.n	8003fa8 <HAL_TIM_PeriodElapsedCallback+0x1c>
    HAL_IncTick();
 8003fa4:	f002 fbd2 	bl	800674c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003fa8:	bf00      	nop
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40014800 	.word	0x40014800

08003fb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fb8:	b672      	cpsid	i
}
 8003fba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003fbc:	bf00      	nop
 8003fbe:	e7fd      	b.n	8003fbc <Error_Handler+0x8>

08003fc0 <__io_putchar>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */
PUTCHAR_PROTOTYPE
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003fc8:	1d39      	adds	r1, r7, #4
 8003fca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003fce:	2201      	movs	r2, #1
 8003fd0:	4803      	ldr	r0, [pc, #12]	@ (8003fe0 <__io_putchar+0x20>)
 8003fd2:	f009 f85d 	bl	800d090 <HAL_UART_Transmit>
	return ch;
 8003fd6:	687b      	ldr	r3, [r7, #4]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	20000de4 	.word	0x20000de4

08003fe4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fea:	4b11      	ldr	r3, [pc, #68]	@ (8004030 <HAL_MspInit+0x4c>)
 8003fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fee:	4a10      	ldr	r2, [pc, #64]	@ (8004030 <HAL_MspInit+0x4c>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8004030 <HAL_MspInit+0x4c>)
 8003ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	607b      	str	r3, [r7, #4]
 8004000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004002:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <HAL_MspInit+0x4c>)
 8004004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004006:	4a0a      	ldr	r2, [pc, #40]	@ (8004030 <HAL_MspInit+0x4c>)
 8004008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800400c:	6593      	str	r3, [r2, #88]	@ 0x58
 800400e:	4b08      	ldr	r3, [pc, #32]	@ (8004030 <HAL_MspInit+0x4c>)
 8004010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004016:	603b      	str	r3, [r7, #0]
 8004018:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800401a:	2200      	movs	r2, #0
 800401c:	210f      	movs	r1, #15
 800401e:	f06f 0001 	mvn.w	r0, #1
 8004022:	f004 fad1 	bl	80085c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004026:	bf00      	nop
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	40021000 	.word	0x40021000

08004034 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b08c      	sub	sp, #48	@ 0x30
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800403c:	2300      	movs	r3, #0
 800403e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8004040:	2300      	movs	r3, #0
 8004042:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8004044:	4b2f      	ldr	r3, [pc, #188]	@ (8004104 <HAL_InitTick+0xd0>)
 8004046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004048:	4a2e      	ldr	r2, [pc, #184]	@ (8004104 <HAL_InitTick+0xd0>)
 800404a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800404e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004050:	4b2c      	ldr	r3, [pc, #176]	@ (8004104 <HAL_InitTick+0xd0>)
 8004052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004054:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800405c:	f107 020c 	add.w	r2, r7, #12
 8004060:	f107 0310 	add.w	r3, r7, #16
 8004064:	4611      	mov	r1, r2
 8004066:	4618      	mov	r0, r3
 8004068:	f006 ff20 	bl	800aeac <HAL_RCC_GetClockConfig>
  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800406c:	f006 ff08 	bl	800ae80 <HAL_RCC_GetPCLK2Freq>
 8004070:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004074:	4a24      	ldr	r2, [pc, #144]	@ (8004108 <HAL_InitTick+0xd4>)
 8004076:	fba2 2303 	umull	r2, r3, r2, r3
 800407a:	0c9b      	lsrs	r3, r3, #18
 800407c:	3b01      	subs	r3, #1
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8004080:	4b22      	ldr	r3, [pc, #136]	@ (800410c <HAL_InitTick+0xd8>)
 8004082:	4a23      	ldr	r2, [pc, #140]	@ (8004110 <HAL_InitTick+0xdc>)
 8004084:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8004086:	4b21      	ldr	r3, [pc, #132]	@ (800410c <HAL_InitTick+0xd8>)
 8004088:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800408c:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800408e:	4a1f      	ldr	r2, [pc, #124]	@ (800410c <HAL_InitTick+0xd8>)
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8004094:	4b1d      	ldr	r3, [pc, #116]	@ (800410c <HAL_InitTick+0xd8>)
 8004096:	2200      	movs	r2, #0
 8004098:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800409a:	4b1c      	ldr	r3, [pc, #112]	@ (800410c <HAL_InitTick+0xd8>)
 800409c:	2200      	movs	r2, #0
 800409e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 80040a0:	481a      	ldr	r0, [pc, #104]	@ (800410c <HAL_InitTick+0xd8>)
 80040a2:	f007 f96b 	bl	800b37c <HAL_TIM_Base_Init>
 80040a6:	4603      	mov	r3, r0
 80040a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80040ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d11b      	bne.n	80040ec <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 80040b4:	4815      	ldr	r0, [pc, #84]	@ (800410c <HAL_InitTick+0xd8>)
 80040b6:	f007 fa4f 	bl	800b558 <HAL_TIM_Base_Start_IT>
 80040ba:	4603      	mov	r3, r0
 80040bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80040c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d111      	bne.n	80040ec <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80040c8:	201a      	movs	r0, #26
 80040ca:	f004 fa97 	bl	80085fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2b0f      	cmp	r3, #15
 80040d2:	d808      	bhi.n	80040e6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 80040d4:	2200      	movs	r2, #0
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	201a      	movs	r0, #26
 80040da:	f004 fa75 	bl	80085c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040de:	4a0d      	ldr	r2, [pc, #52]	@ (8004114 <HAL_InitTick+0xe0>)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	e002      	b.n	80040ec <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 80040ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004118 <HAL_InitTick+0xe4>)
 80040ee:	210e      	movs	r1, #14
 80040f0:	4806      	ldr	r0, [pc, #24]	@ (800410c <HAL_InitTick+0xd8>)
 80040f2:	f008 f881 	bl	800c1f8 <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 80040f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3730      	adds	r7, #48	@ 0x30
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	40021000 	.word	0x40021000
 8004108:	431bde83 	.word	0x431bde83
 800410c:	20000780 	.word	0x20000780
 8004110:	40014800 	.word	0x40014800
 8004114:	2000013c 	.word	0x2000013c
 8004118:	0800411d 	.word	0x0800411d

0800411c <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 8004124:	f002 fb12 	bl	800674c <HAL_IncTick>
}
 8004128:	bf00      	nop
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004134:	f3bf 8f4f 	dsb	sy
}
 8004138:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800413a:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <__NVIC_SystemReset+0x24>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004142:	4904      	ldr	r1, [pc, #16]	@ (8004154 <__NVIC_SystemReset+0x24>)
 8004144:	4b04      	ldr	r3, [pc, #16]	@ (8004158 <__NVIC_SystemReset+0x28>)
 8004146:	4313      	orrs	r3, r2
 8004148:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800414a:	f3bf 8f4f 	dsb	sy
}
 800414e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004150:	bf00      	nop
 8004152:	e7fd      	b.n	8004150 <__NVIC_SystemReset+0x20>
 8004154:	e000ed00 	.word	0xe000ed00
 8004158:	05fa0004 	.word	0x05fa0004

0800415c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8004160:	bf00      	nop
 8004162:	e7fd      	b.n	8004160 <NMI_Handler+0x4>

08004164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
    NVIC_SystemReset(); // Demande un reset systme via le NVIC
 8004168:	f7ff ffe2 	bl	8004130 <__NVIC_SystemReset>

0800416c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004170:	bf00      	nop
 8004172:	e7fd      	b.n	8004170 <MemManage_Handler+0x4>

08004174 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004178:	bf00      	nop
 800417a:	e7fd      	b.n	8004178 <BusFault_Handler+0x4>

0800417c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004180:	bf00      	nop
 8004182:	e7fd      	b.n	8004180 <UsageFault_Handler+0x4>

08004184 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004188:	bf00      	nop
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr

08004192 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004192:	b480      	push	{r7}
 8004194:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004196:	bf00      	nop
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80041a4:	bf00      	nop
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
	...

080041b0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80041b4:	4802      	ldr	r0, [pc, #8]	@ (80041c0 <DMA1_Channel3_IRQHandler+0x10>)
 80041b6:	f004 ffc8 	bl	800914a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80041ba:	bf00      	nop
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	200005c8 	.word	0x200005c8

080041c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80041c8:	4802      	ldr	r0, [pc, #8]	@ (80041d4 <DMA1_Channel4_IRQHandler+0x10>)
 80041ca:	f004 ffbe 	bl	800914a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20000f0c 	.word	0x20000f0c

080041d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80041dc:	4802      	ldr	r0, [pc, #8]	@ (80041e8 <DMA1_Channel5_IRQHandler+0x10>)
 80041de:	f004 ffb4 	bl	800914a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80041e2:	bf00      	nop
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000640 	.word	0x20000640

080041ec <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 80041f0:	4802      	ldr	r0, [pc, #8]	@ (80041fc <ADC1_2_IRQHandler+0x10>)
 80041f2:	f003 f813 	bl	800721c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80041f6:	bf00      	nop
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	2000055c 	.word	0x2000055c

08004200 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8004204:	4802      	ldr	r0, [pc, #8]	@ (8004210 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8004206:	f007 fc15 	bl	800ba34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800420a:	bf00      	nop
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000c4c 	.word	0x20000c4c

08004214 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004218:	4802      	ldr	r0, [pc, #8]	@ (8004224 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800421a:	f007 fc0b 	bl	800ba34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800421e:	bf00      	nop
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000d18 	.word	0x20000d18

08004228 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800422c:	4802      	ldr	r0, [pc, #8]	@ (8004238 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800422e:	f007 fc01 	bl	800ba34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8004232:	bf00      	nop
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20000780 	.word	0x20000780

0800423c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004240:	4802      	ldr	r0, [pc, #8]	@ (800424c <USART1_IRQHandler+0x10>)
 8004242:	f009 fa27 	bl	800d694 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004246:	bf00      	nop
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	20000de4 	.word	0x20000de4

08004250 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004254:	4802      	ldr	r0, [pc, #8]	@ (8004260 <USART2_IRQHandler+0x10>)
 8004256:	f009 fa1d 	bl	800d694 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	20000e78 	.word	0x20000e78

08004264 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	CUSTOM_EXTI_IRQHandler();
 8004268:	f013 f89a 	bl	80173a0 <CUSTOM_EXTI_IRQHandler>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GE_EXTI_Pin);
 800426c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004270:	f005 fa86 	bl	8009780 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(START_Pin);
 8004274:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004278:	f005 fa82 	bl	8009780 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800427c:	bf00      	nop
 800427e:	bd80      	pop	{r7, pc}

08004280 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004284:	4803      	ldr	r0, [pc, #12]	@ (8004294 <TIM6_DAC_IRQHandler+0x14>)
 8004286:	f007 fbd5 	bl	800ba34 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800428a:	4803      	ldr	r0, [pc, #12]	@ (8004298 <TIM6_DAC_IRQHandler+0x18>)
 800428c:	f004 faba 	bl	8008804 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004290:	bf00      	nop
 8004292:	bd80      	pop	{r7, pc}
 8004294:	20000ab4 	.word	0x20000ab4
 8004298:	2000062c 	.word	0x2000062c

0800429c <UCPD1_IRQHandler>:

/**
  * @brief This function handles UCPD1 interrupt / UCPD1 wake-up interrupt through EXTI line 43.
  */
void UCPD1_IRQHandler(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UCPD1_IRQn 0 */

  /* USER CODE END UCPD1_IRQn 0 */
  USBPD_PORT0_IRQHandler();
 80042a0:	f00d fe3b 	bl	8011f1a <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN UCPD1_IRQn 1 */

  /* USER CODE END UCPD1_IRQn 1 */
}
 80042a4:	bf00      	nop
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  return 1;
 80042ac:	2301      	movs	r3, #1
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <_kill>:

int _kill(int pid, int sig)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80042c2:	f015 ff77 	bl	801a1b4 <__errno>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2216      	movs	r2, #22
 80042ca:	601a      	str	r2, [r3, #0]
  return -1;
 80042cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3708      	adds	r7, #8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <_exit>:

void _exit (int status)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80042e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7ff ffe7 	bl	80042b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80042ea:	bf00      	nop
 80042ec:	e7fd      	b.n	80042ea <_exit+0x12>

080042ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b086      	sub	sp, #24
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	60f8      	str	r0, [r7, #12]
 80042f6:	60b9      	str	r1, [r7, #8]
 80042f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042fa:	2300      	movs	r3, #0
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	e00a      	b.n	8004316 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004300:	f3af 8000 	nop.w
 8004304:	4601      	mov	r1, r0
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	1c5a      	adds	r2, r3, #1
 800430a:	60ba      	str	r2, [r7, #8]
 800430c:	b2ca      	uxtb	r2, r1
 800430e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	3301      	adds	r3, #1
 8004314:	617b      	str	r3, [r7, #20]
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	429a      	cmp	r2, r3
 800431c:	dbf0      	blt.n	8004300 <_read+0x12>
  }

  return len;
 800431e:	687b      	ldr	r3, [r7, #4]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3718      	adds	r7, #24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004334:	2300      	movs	r3, #0
 8004336:	617b      	str	r3, [r7, #20]
 8004338:	e009      	b.n	800434e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	60ba      	str	r2, [r7, #8]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f7ff fe3c 	bl	8003fc0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	3301      	adds	r3, #1
 800434c:	617b      	str	r3, [r7, #20]
 800434e:	697a      	ldr	r2, [r7, #20]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	429a      	cmp	r2, r3
 8004354:	dbf1      	blt.n	800433a <_write+0x12>
  }
  return len;
 8004356:	687b      	ldr	r3, [r7, #4]
}
 8004358:	4618      	mov	r0, r3
 800435a:	3718      	adds	r7, #24
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <_close>:

int _close(int file)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004368:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800436c:	4618      	mov	r0, r3
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004388:	605a      	str	r2, [r3, #4]
  return 0;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <_isatty>:

int _isatty(int file)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80043a0:	2301      	movs	r3, #1
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b085      	sub	sp, #20
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80043d0:	4a14      	ldr	r2, [pc, #80]	@ (8004424 <_sbrk+0x5c>)
 80043d2:	4b15      	ldr	r3, [pc, #84]	@ (8004428 <_sbrk+0x60>)
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80043dc:	4b13      	ldr	r3, [pc, #76]	@ (800442c <_sbrk+0x64>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d102      	bne.n	80043ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043e4:	4b11      	ldr	r3, [pc, #68]	@ (800442c <_sbrk+0x64>)
 80043e6:	4a12      	ldr	r2, [pc, #72]	@ (8004430 <_sbrk+0x68>)
 80043e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043ea:	4b10      	ldr	r3, [pc, #64]	@ (800442c <_sbrk+0x64>)
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4413      	add	r3, r2
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d207      	bcs.n	8004408 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043f8:	f015 fedc 	bl	801a1b4 <__errno>
 80043fc:	4603      	mov	r3, r0
 80043fe:	220c      	movs	r2, #12
 8004400:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004402:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004406:	e009      	b.n	800441c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004408:	4b08      	ldr	r3, [pc, #32]	@ (800442c <_sbrk+0x64>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800440e:	4b07      	ldr	r3, [pc, #28]	@ (800442c <_sbrk+0x64>)
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4413      	add	r3, r2
 8004416:	4a05      	ldr	r2, [pc, #20]	@ (800442c <_sbrk+0x64>)
 8004418:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800441a:	68fb      	ldr	r3, [r7, #12]
}
 800441c:	4618      	mov	r0, r3
 800441e:	3718      	adds	r7, #24
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	20008000 	.word	0x20008000
 8004428:	00000400 	.word	0x00000400
 800442c:	2000084c 	.word	0x2000084c
 8004430:	20007b38 	.word	0x20007b38

08004434 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004438:	4b06      	ldr	r3, [pc, #24]	@ (8004454 <SystemInit+0x20>)
 800443a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443e:	4a05      	ldr	r2, [pc, #20]	@ (8004454 <SystemInit+0x20>)
 8004440:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004444:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004448:	bf00      	nop
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	e000ed00 	.word	0xe000ed00

08004458 <MX_TIM2_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08e      	sub	sp, #56	@ 0x38
 800445c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800445e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	605a      	str	r2, [r3, #4]
 8004468:	609a      	str	r2, [r3, #8]
 800446a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800446c:	f107 031c 	add.w	r3, r7, #28
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]
 8004474:	605a      	str	r2, [r3, #4]
 8004476:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004478:	463b      	mov	r3, r7
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	605a      	str	r2, [r3, #4]
 8004480:	609a      	str	r2, [r3, #8]
 8004482:	60da      	str	r2, [r3, #12]
 8004484:	611a      	str	r2, [r3, #16]
 8004486:	615a      	str	r2, [r3, #20]
 8004488:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800448a:	4b33      	ldr	r3, [pc, #204]	@ (8004558 <MX_TIM2_Init+0x100>)
 800448c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004490:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004492:	4b31      	ldr	r3, [pc, #196]	@ (8004558 <MX_TIM2_Init+0x100>)
 8004494:	2200      	movs	r2, #0
 8004496:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004498:	4b2f      	ldr	r3, [pc, #188]	@ (8004558 <MX_TIM2_Init+0x100>)
 800449a:	2200      	movs	r2, #0
 800449c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 639;
 800449e:	4b2e      	ldr	r3, [pc, #184]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044a0:	f240 227f 	movw	r2, #639	@ 0x27f
 80044a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044ac:	4b2a      	ldr	r3, [pc, #168]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80044b2:	4829      	ldr	r0, [pc, #164]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044b4:	f006 ff62 	bl	800b37c <HAL_TIM_Base_Init>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80044be:	f7ff fd79 	bl	8003fb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80044c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80044cc:	4619      	mov	r1, r3
 80044ce:	4822      	ldr	r0, [pc, #136]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044d0:	f007 fd3e 	bl	800bf50 <HAL_TIM_ConfigClockSource>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80044da:	f7ff fd6b 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80044de:	481e      	ldr	r0, [pc, #120]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044e0:	f007 f8a4 	bl	800b62c <HAL_TIM_PWM_Init>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80044ea:	f7ff fd63 	bl	8003fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044f2:	2300      	movs	r3, #0
 80044f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80044f6:	f107 031c 	add.w	r3, r7, #28
 80044fa:	4619      	mov	r1, r3
 80044fc:	4816      	ldr	r0, [pc, #88]	@ (8004558 <MX_TIM2_Init+0x100>)
 80044fe:	f008 fca5 	bl	800ce4c <HAL_TIMEx_MasterConfigSynchronization>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004508:	f7ff fd54 	bl	8003fb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800450c:	2360      	movs	r3, #96	@ 0x60
 800450e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004514:	2300      	movs	r3, #0
 8004516:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004518:	2300      	movs	r3, #0
 800451a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800451c:	463b      	mov	r3, r7
 800451e:	2208      	movs	r2, #8
 8004520:	4619      	mov	r1, r3
 8004522:	480d      	ldr	r0, [pc, #52]	@ (8004558 <MX_TIM2_Init+0x100>)
 8004524:	f007 fc00 	bl	800bd28 <HAL_TIM_PWM_ConfigChannel>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800452e:	f7ff fd41 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004532:	463b      	mov	r3, r7
 8004534:	220c      	movs	r2, #12
 8004536:	4619      	mov	r1, r3
 8004538:	4807      	ldr	r0, [pc, #28]	@ (8004558 <MX_TIM2_Init+0x100>)
 800453a:	f007 fbf5 	bl	800bd28 <HAL_TIM_PWM_ConfigChannel>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8004544:	f7ff fd36 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004548:	4803      	ldr	r0, [pc, #12]	@ (8004558 <MX_TIM2_Init+0x100>)
 800454a:	f000 fa69 	bl	8004a20 <HAL_TIM_MspPostInit>

}
 800454e:	bf00      	nop
 8004550:	3738      	adds	r7, #56	@ 0x38
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20000850 	.word	0x20000850

0800455c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b08e      	sub	sp, #56	@ 0x38
 8004560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004562:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	605a      	str	r2, [r3, #4]
 800456c:	609a      	str	r2, [r3, #8]
 800456e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004570:	f107 031c 	add.w	r3, r7, #28
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800457c:	463b      	mov	r3, r7
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	605a      	str	r2, [r3, #4]
 8004584:	609a      	str	r2, [r3, #8]
 8004586:	60da      	str	r2, [r3, #12]
 8004588:	611a      	str	r2, [r3, #16]
 800458a:	615a      	str	r2, [r3, #20]
 800458c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800458e:	4b32      	ldr	r3, [pc, #200]	@ (8004658 <MX_TIM3_Init+0xfc>)
 8004590:	4a32      	ldr	r2, [pc, #200]	@ (800465c <MX_TIM3_Init+0x100>)
 8004592:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004594:	4b30      	ldr	r3, [pc, #192]	@ (8004658 <MX_TIM3_Init+0xfc>)
 8004596:	2200      	movs	r2, #0
 8004598:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800459a:	4b2f      	ldr	r3, [pc, #188]	@ (8004658 <MX_TIM3_Init+0xfc>)
 800459c:	2200      	movs	r2, #0
 800459e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 639;
 80045a0:	4b2d      	ldr	r3, [pc, #180]	@ (8004658 <MX_TIM3_Init+0xfc>)
 80045a2:	f240 227f 	movw	r2, #639	@ 0x27f
 80045a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045a8:	4b2b      	ldr	r3, [pc, #172]	@ (8004658 <MX_TIM3_Init+0xfc>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004658 <MX_TIM3_Init+0xfc>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80045b4:	4828      	ldr	r0, [pc, #160]	@ (8004658 <MX_TIM3_Init+0xfc>)
 80045b6:	f006 fee1 	bl	800b37c <HAL_TIM_Base_Init>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80045c0:	f7ff fcf8 	bl	8003fb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80045c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80045ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80045ce:	4619      	mov	r1, r3
 80045d0:	4821      	ldr	r0, [pc, #132]	@ (8004658 <MX_TIM3_Init+0xfc>)
 80045d2:	f007 fcbd 	bl	800bf50 <HAL_TIM_ConfigClockSource>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80045dc:	f7ff fcea 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80045e0:	481d      	ldr	r0, [pc, #116]	@ (8004658 <MX_TIM3_Init+0xfc>)
 80045e2:	f007 f823 	bl	800b62c <HAL_TIM_PWM_Init>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80045ec:	f7ff fce2 	bl	8003fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045f0:	2300      	movs	r3, #0
 80045f2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045f4:	2300      	movs	r3, #0
 80045f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80045f8:	f107 031c 	add.w	r3, r7, #28
 80045fc:	4619      	mov	r1, r3
 80045fe:	4816      	ldr	r0, [pc, #88]	@ (8004658 <MX_TIM3_Init+0xfc>)
 8004600:	f008 fc24 	bl	800ce4c <HAL_TIMEx_MasterConfigSynchronization>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800460a:	f7ff fcd3 	bl	8003fb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800460e:	2360      	movs	r3, #96	@ 0x60
 8004610:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004616:	2300      	movs	r3, #0
 8004618:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800461a:	2300      	movs	r3, #0
 800461c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800461e:	463b      	mov	r3, r7
 8004620:	2208      	movs	r2, #8
 8004622:	4619      	mov	r1, r3
 8004624:	480c      	ldr	r0, [pc, #48]	@ (8004658 <MX_TIM3_Init+0xfc>)
 8004626:	f007 fb7f 	bl	800bd28 <HAL_TIM_PWM_ConfigChannel>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8004630:	f7ff fcc0 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004634:	463b      	mov	r3, r7
 8004636:	220c      	movs	r2, #12
 8004638:	4619      	mov	r1, r3
 800463a:	4807      	ldr	r0, [pc, #28]	@ (8004658 <MX_TIM3_Init+0xfc>)
 800463c:	f007 fb74 	bl	800bd28 <HAL_TIM_PWM_ConfigChannel>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8004646:	f7ff fcb5 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800464a:	4803      	ldr	r0, [pc, #12]	@ (8004658 <MX_TIM3_Init+0xfc>)
 800464c:	f000 f9e8 	bl	8004a20 <HAL_TIM_MspPostInit>

}
 8004650:	bf00      	nop
 8004652:	3738      	adds	r7, #56	@ 0x38
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	2000091c 	.word	0x2000091c
 800465c:	40000400 	.word	0x40000400

08004660 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004666:	f107 0310 	add.w	r3, r7, #16
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	605a      	str	r2, [r3, #4]
 8004670:	609a      	str	r2, [r3, #8]
 8004672:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004674:	1d3b      	adds	r3, r7, #4
 8004676:	2200      	movs	r2, #0
 8004678:	601a      	str	r2, [r3, #0]
 800467a:	605a      	str	r2, [r3, #4]
 800467c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800467e:	4b1d      	ldr	r3, [pc, #116]	@ (80046f4 <MX_TIM4_Init+0x94>)
 8004680:	4a1d      	ldr	r2, [pc, #116]	@ (80046f8 <MX_TIM4_Init+0x98>)
 8004682:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004684:	4b1b      	ldr	r3, [pc, #108]	@ (80046f4 <MX_TIM4_Init+0x94>)
 8004686:	2200      	movs	r2, #0
 8004688:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800468a:	4b1a      	ldr	r3, [pc, #104]	@ (80046f4 <MX_TIM4_Init+0x94>)
 800468c:	2200      	movs	r2, #0
 800468e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004690:	4b18      	ldr	r3, [pc, #96]	@ (80046f4 <MX_TIM4_Init+0x94>)
 8004692:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004696:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004698:	4b16      	ldr	r3, [pc, #88]	@ (80046f4 <MX_TIM4_Init+0x94>)
 800469a:	2200      	movs	r2, #0
 800469c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800469e:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <MX_TIM4_Init+0x94>)
 80046a0:	2200      	movs	r2, #0
 80046a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80046a4:	4813      	ldr	r0, [pc, #76]	@ (80046f4 <MX_TIM4_Init+0x94>)
 80046a6:	f006 fe69 	bl	800b37c <HAL_TIM_Base_Init>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80046b0:	f7ff fc80 	bl	8003fb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80046ba:	f107 0310 	add.w	r3, r7, #16
 80046be:	4619      	mov	r1, r3
 80046c0:	480c      	ldr	r0, [pc, #48]	@ (80046f4 <MX_TIM4_Init+0x94>)
 80046c2:	f007 fc45 	bl	800bf50 <HAL_TIM_ConfigClockSource>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80046cc:	f7ff fc72 	bl	8003fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046d0:	2300      	movs	r3, #0
 80046d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80046d8:	1d3b      	adds	r3, r7, #4
 80046da:	4619      	mov	r1, r3
 80046dc:	4805      	ldr	r0, [pc, #20]	@ (80046f4 <MX_TIM4_Init+0x94>)
 80046de:	f008 fbb5 	bl	800ce4c <HAL_TIMEx_MasterConfigSynchronization>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d001      	beq.n	80046ec <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80046e8:	f7ff fc64 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80046ec:	bf00      	nop
 80046ee:	3720      	adds	r7, #32
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	200009e8 	.word	0x200009e8
 80046f8:	40000800 	.word	0x40000800

080046fc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004702:	1d3b      	adds	r3, r7, #4
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	605a      	str	r2, [r3, #4]
 800470a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800470c:	4b15      	ldr	r3, [pc, #84]	@ (8004764 <MX_TIM6_Init+0x68>)
 800470e:	4a16      	ldr	r2, [pc, #88]	@ (8004768 <MX_TIM6_Init+0x6c>)
 8004710:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2000;
 8004712:	4b14      	ldr	r3, [pc, #80]	@ (8004764 <MX_TIM6_Init+0x68>)
 8004714:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004718:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800471a:	4b12      	ldr	r3, [pc, #72]	@ (8004764 <MX_TIM6_Init+0x68>)
 800471c:	2200      	movs	r2, #0
 800471e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8004720:	4b10      	ldr	r3, [pc, #64]	@ (8004764 <MX_TIM6_Init+0x68>)
 8004722:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004726:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004728:	4b0e      	ldr	r3, [pc, #56]	@ (8004764 <MX_TIM6_Init+0x68>)
 800472a:	2200      	movs	r2, #0
 800472c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800472e:	480d      	ldr	r0, [pc, #52]	@ (8004764 <MX_TIM6_Init+0x68>)
 8004730:	f006 fe24 	bl	800b37c <HAL_TIM_Base_Init>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800473a:	f7ff fc3b 	bl	8003fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800473e:	2320      	movs	r3, #32
 8004740:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004746:	1d3b      	adds	r3, r7, #4
 8004748:	4619      	mov	r1, r3
 800474a:	4806      	ldr	r0, [pc, #24]	@ (8004764 <MX_TIM6_Init+0x68>)
 800474c:	f008 fb7e 	bl	800ce4c <HAL_TIMEx_MasterConfigSynchronization>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8004756:	f7ff fc2d 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800475a:	bf00      	nop
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	20000ab4 	.word	0x20000ab4
 8004768:	40001000 	.word	0x40001000

0800476c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004772:	1d3b      	adds	r3, r7, #4
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]
 8004778:	605a      	str	r2, [r3, #4]
 800477a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800477c:	4b14      	ldr	r3, [pc, #80]	@ (80047d0 <MX_TIM7_Init+0x64>)
 800477e:	4a15      	ldr	r2, [pc, #84]	@ (80047d4 <MX_TIM7_Init+0x68>)
 8004780:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8004782:	4b13      	ldr	r3, [pc, #76]	@ (80047d0 <MX_TIM7_Init+0x64>)
 8004784:	2200      	movs	r2, #0
 8004786:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004788:	4b11      	ldr	r3, [pc, #68]	@ (80047d0 <MX_TIM7_Init+0x64>)
 800478a:	2200      	movs	r2, #0
 800478c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 15999;
 800478e:	4b10      	ldr	r3, [pc, #64]	@ (80047d0 <MX_TIM7_Init+0x64>)
 8004790:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8004794:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004796:	4b0e      	ldr	r3, [pc, #56]	@ (80047d0 <MX_TIM7_Init+0x64>)
 8004798:	2200      	movs	r2, #0
 800479a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800479c:	480c      	ldr	r0, [pc, #48]	@ (80047d0 <MX_TIM7_Init+0x64>)
 800479e:	f006 fded 	bl	800b37c <HAL_TIM_Base_Init>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80047a8:	f7ff fc04 	bl	8003fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047ac:	2300      	movs	r3, #0
 80047ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047b0:	2300      	movs	r3, #0
 80047b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80047b4:	1d3b      	adds	r3, r7, #4
 80047b6:	4619      	mov	r1, r3
 80047b8:	4805      	ldr	r0, [pc, #20]	@ (80047d0 <MX_TIM7_Init+0x64>)
 80047ba:	f008 fb47 	bl	800ce4c <HAL_TIMEx_MasterConfigSynchronization>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80047c4:	f7ff fbf6 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80047c8:	bf00      	nop
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	20000b80 	.word	0x20000b80
 80047d4:	40001400 	.word	0x40001400

080047d8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b088      	sub	sp, #32
 80047dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047de:	f107 0310 	add.w	r3, r7, #16
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	605a      	str	r2, [r3, #4]
 80047e8:	609a      	str	r2, [r3, #8]
 80047ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047ec:	1d3b      	adds	r3, r7, #4
 80047ee:	2200      	movs	r2, #0
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	605a      	str	r2, [r3, #4]
 80047f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80047f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004874 <MX_TIM15_Init+0x9c>)
 80047f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004878 <MX_TIM15_Init+0xa0>)
 80047fa:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 999;
 80047fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004874 <MX_TIM15_Init+0x9c>)
 80047fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004802:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004804:	4b1b      	ldr	r3, [pc, #108]	@ (8004874 <MX_TIM15_Init+0x9c>)
 8004806:	2200      	movs	r2, #0
 8004808:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 15999;
 800480a:	4b1a      	ldr	r3, [pc, #104]	@ (8004874 <MX_TIM15_Init+0x9c>)
 800480c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8004810:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004812:	4b18      	ldr	r3, [pc, #96]	@ (8004874 <MX_TIM15_Init+0x9c>)
 8004814:	2200      	movs	r2, #0
 8004816:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8004818:	4b16      	ldr	r3, [pc, #88]	@ (8004874 <MX_TIM15_Init+0x9c>)
 800481a:	2200      	movs	r2, #0
 800481c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800481e:	4b15      	ldr	r3, [pc, #84]	@ (8004874 <MX_TIM15_Init+0x9c>)
 8004820:	2280      	movs	r2, #128	@ 0x80
 8004822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004824:	4813      	ldr	r0, [pc, #76]	@ (8004874 <MX_TIM15_Init+0x9c>)
 8004826:	f006 fda9 	bl	800b37c <HAL_TIM_Base_Init>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8004830:	f7ff fbc0 	bl	8003fb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004838:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800483a:	f107 0310 	add.w	r3, r7, #16
 800483e:	4619      	mov	r1, r3
 8004840:	480c      	ldr	r0, [pc, #48]	@ (8004874 <MX_TIM15_Init+0x9c>)
 8004842:	f007 fb85 	bl	800bf50 <HAL_TIM_ConfigClockSource>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 800484c:	f7ff fbb2 	bl	8003fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004850:	2320      	movs	r3, #32
 8004852:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004854:	2300      	movs	r3, #0
 8004856:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8004858:	1d3b      	adds	r3, r7, #4
 800485a:	4619      	mov	r1, r3
 800485c:	4805      	ldr	r0, [pc, #20]	@ (8004874 <MX_TIM15_Init+0x9c>)
 800485e:	f008 faf5 	bl	800ce4c <HAL_TIMEx_MasterConfigSynchronization>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8004868:	f7ff fba4 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800486c:	bf00      	nop
 800486e:	3720      	adds	r7, #32
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20000c4c 	.word	0x20000c4c
 8004878:	40014000 	.word	0x40014000

0800487c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8004880:	4b0f      	ldr	r3, [pc, #60]	@ (80048c0 <MX_TIM16_Init+0x44>)
 8004882:	4a10      	ldr	r2, [pc, #64]	@ (80048c4 <MX_TIM16_Init+0x48>)
 8004884:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 4;
 8004886:	4b0e      	ldr	r3, [pc, #56]	@ (80048c0 <MX_TIM16_Init+0x44>)
 8004888:	2204      	movs	r2, #4
 800488a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800488c:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <MX_TIM16_Init+0x44>)
 800488e:	2200      	movs	r2, #0
 8004890:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 15999;
 8004892:	4b0b      	ldr	r3, [pc, #44]	@ (80048c0 <MX_TIM16_Init+0x44>)
 8004894:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8004898:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800489a:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <MX_TIM16_Init+0x44>)
 800489c:	2200      	movs	r2, #0
 800489e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80048a0:	4b07      	ldr	r3, [pc, #28]	@ (80048c0 <MX_TIM16_Init+0x44>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048a6:	4b06      	ldr	r3, [pc, #24]	@ (80048c0 <MX_TIM16_Init+0x44>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80048ac:	4804      	ldr	r0, [pc, #16]	@ (80048c0 <MX_TIM16_Init+0x44>)
 80048ae:	f006 fd65 	bl	800b37c <HAL_TIM_Base_Init>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80048b8:	f7ff fb7c 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80048bc:	bf00      	nop
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	20000d18 	.word	0x20000d18
 80048c4:	40014400 	.word	0x40014400

080048c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b08a      	sub	sp, #40	@ 0x28
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d8:	d10c      	bne.n	80048f4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80048da:	4b4a      	ldr	r3, [pc, #296]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80048dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048de:	4a49      	ldr	r2, [pc, #292]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80048e6:	4b47      	ldr	r3, [pc, #284]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80048e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80048f2:	e082      	b.n	80049fa <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM3)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a43      	ldr	r2, [pc, #268]	@ (8004a08 <HAL_TIM_Base_MspInit+0x140>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10c      	bne.n	8004918 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80048fe:	4b41      	ldr	r3, [pc, #260]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004902:	4a40      	ldr	r2, [pc, #256]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004904:	f043 0302 	orr.w	r3, r3, #2
 8004908:	6593      	str	r3, [r2, #88]	@ 0x58
 800490a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 800490c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	623b      	str	r3, [r7, #32]
 8004914:	6a3b      	ldr	r3, [r7, #32]
}
 8004916:	e070      	b.n	80049fa <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM4)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a3b      	ldr	r2, [pc, #236]	@ (8004a0c <HAL_TIM_Base_MspInit+0x144>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10c      	bne.n	800493c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004922:	4b38      	ldr	r3, [pc, #224]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004926:	4a37      	ldr	r2, [pc, #220]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004928:	f043 0304 	orr.w	r3, r3, #4
 800492c:	6593      	str	r3, [r2, #88]	@ 0x58
 800492e:	4b35      	ldr	r3, [pc, #212]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004932:	f003 0304 	and.w	r3, r3, #4
 8004936:	61fb      	str	r3, [r7, #28]
 8004938:	69fb      	ldr	r3, [r7, #28]
}
 800493a:	e05e      	b.n	80049fa <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM6)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a33      	ldr	r2, [pc, #204]	@ (8004a10 <HAL_TIM_Base_MspInit+0x148>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d114      	bne.n	8004970 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004946:	4b2f      	ldr	r3, [pc, #188]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494a:	4a2e      	ldr	r2, [pc, #184]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 800494c:	f043 0310 	orr.w	r3, r3, #16
 8004950:	6593      	str	r3, [r2, #88]	@ 0x58
 8004952:	4b2c      	ldr	r3, [pc, #176]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004956:	f003 0310 	and.w	r3, r3, #16
 800495a:	61bb      	str	r3, [r7, #24]
 800495c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800495e:	2200      	movs	r2, #0
 8004960:	2105      	movs	r1, #5
 8004962:	2036      	movs	r0, #54	@ 0x36
 8004964:	f003 fe30 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004968:	2036      	movs	r0, #54	@ 0x36
 800496a:	f003 fe47 	bl	80085fc <HAL_NVIC_EnableIRQ>
}
 800496e:	e044      	b.n	80049fa <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM7)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a27      	ldr	r2, [pc, #156]	@ (8004a14 <HAL_TIM_Base_MspInit+0x14c>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d10c      	bne.n	8004994 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800497a:	4b22      	ldr	r3, [pc, #136]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 800497c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497e:	4a21      	ldr	r2, [pc, #132]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004980:	f043 0320 	orr.w	r3, r3, #32
 8004984:	6593      	str	r3, [r2, #88]	@ 0x58
 8004986:	4b1f      	ldr	r3, [pc, #124]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 8004988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	617b      	str	r3, [r7, #20]
 8004990:	697b      	ldr	r3, [r7, #20]
}
 8004992:	e032      	b.n	80049fa <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM15)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a1f      	ldr	r2, [pc, #124]	@ (8004a18 <HAL_TIM_Base_MspInit+0x150>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d114      	bne.n	80049c8 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800499e:	4b19      	ldr	r3, [pc, #100]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80049a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049a2:	4a18      	ldr	r2, [pc, #96]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80049a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80049aa:	4b16      	ldr	r3, [pc, #88]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80049ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049b2:	613b      	str	r3, [r7, #16]
 80049b4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 80049b6:	2200      	movs	r2, #0
 80049b8:	2105      	movs	r1, #5
 80049ba:	2018      	movs	r0, #24
 80049bc:	f003 fe04 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80049c0:	2018      	movs	r0, #24
 80049c2:	f003 fe1b 	bl	80085fc <HAL_NVIC_EnableIRQ>
}
 80049c6:	e018      	b.n	80049fa <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM16)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a13      	ldr	r2, [pc, #76]	@ (8004a1c <HAL_TIM_Base_MspInit+0x154>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d113      	bne.n	80049fa <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80049d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80049d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d6:	4a0b      	ldr	r2, [pc, #44]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80049d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80049de:	4b09      	ldr	r3, [pc, #36]	@ (8004a04 <HAL_TIM_Base_MspInit+0x13c>)
 80049e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e6:	60fb      	str	r3, [r7, #12]
 80049e8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 80049ea:	2200      	movs	r2, #0
 80049ec:	2105      	movs	r1, #5
 80049ee:	2019      	movs	r0, #25
 80049f0:	f003 fdea 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80049f4:	2019      	movs	r0, #25
 80049f6:	f003 fe01 	bl	80085fc <HAL_NVIC_EnableIRQ>
}
 80049fa:	bf00      	nop
 80049fc:	3728      	adds	r7, #40	@ 0x28
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800
 8004a10:	40001000 	.word	0x40001000
 8004a14:	40001400 	.word	0x40001400
 8004a18:	40014000 	.word	0x40014000
 8004a1c:	40014400 	.word	0x40014400

08004a20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b08a      	sub	sp, #40	@ 0x28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a28:	f107 0314 	add.w	r3, r7, #20
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	609a      	str	r2, [r3, #8]
 8004a34:	60da      	str	r2, [r3, #12]
 8004a36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a40:	d11d      	bne.n	8004a7e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a42:	4b21      	ldr	r3, [pc, #132]	@ (8004ac8 <HAL_TIM_MspPostInit+0xa8>)
 8004a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a46:	4a20      	ldr	r2, [pc, #128]	@ (8004ac8 <HAL_TIM_MspPostInit+0xa8>)
 8004a48:	f043 0302 	orr.w	r3, r3, #2
 8004a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ac8 <HAL_TIM_MspPostInit+0xa8>)
 8004a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	613b      	str	r3, [r7, #16]
 8004a58:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = DRIVER_REV1_Pin|DRIVER_FWD1_Pin;
 8004a5a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a60:	2302      	movs	r3, #2
 8004a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a64:	2300      	movs	r3, #0
 8004a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a70:	f107 0314 	add.w	r3, r7, #20
 8004a74:	4619      	mov	r1, r3
 8004a76:	4815      	ldr	r0, [pc, #84]	@ (8004acc <HAL_TIM_MspPostInit+0xac>)
 8004a78:	f004 fcb6 	bl	80093e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004a7c:	e020      	b.n	8004ac0 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM3)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a13      	ldr	r2, [pc, #76]	@ (8004ad0 <HAL_TIM_MspPostInit+0xb0>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d11b      	bne.n	8004ac0 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a88:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac8 <HAL_TIM_MspPostInit+0xa8>)
 8004a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a8c:	4a0e      	ldr	r2, [pc, #56]	@ (8004ac8 <HAL_TIM_MspPostInit+0xa8>)
 8004a8e:	f043 0302 	orr.w	r3, r3, #2
 8004a92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a94:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac8 <HAL_TIM_MspPostInit+0xa8>)
 8004a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DRIVER_FWD2_Pin|DRIVER_REV2_Pin;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aac:	2300      	movs	r3, #0
 8004aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ab4:	f107 0314 	add.w	r3, r7, #20
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4804      	ldr	r0, [pc, #16]	@ (8004acc <HAL_TIM_MspPostInit+0xac>)
 8004abc:	f004 fc94 	bl	80093e8 <HAL_GPIO_Init>
}
 8004ac0:	bf00      	nop
 8004ac2:	3728      	adds	r7, #40	@ 0x28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	48000400 	.word	0x48000400
 8004ad0:	40000400 	.word	0x40000400

08004ad4 <__NVIC_GetPriorityGrouping>:
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ad8:	4b04      	ldr	r3, [pc, #16]	@ (8004aec <__NVIC_GetPriorityGrouping+0x18>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	0a1b      	lsrs	r3, r3, #8
 8004ade:	f003 0307 	and.w	r3, r3, #7
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr
 8004aec:	e000ed00 	.word	0xe000ed00

08004af0 <__NVIC_EnableIRQ>:
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	db0b      	blt.n	8004b1a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b02:	79fb      	ldrb	r3, [r7, #7]
 8004b04:	f003 021f 	and.w	r2, r3, #31
 8004b08:	4907      	ldr	r1, [pc, #28]	@ (8004b28 <__NVIC_EnableIRQ+0x38>)
 8004b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0e:	095b      	lsrs	r3, r3, #5
 8004b10:	2001      	movs	r0, #1
 8004b12:	fa00 f202 	lsl.w	r2, r0, r2
 8004b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004b1a:	bf00      	nop
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	e000e100 	.word	0xe000e100

08004b2c <__NVIC_SetPriority>:
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	4603      	mov	r3, r0
 8004b34:	6039      	str	r1, [r7, #0]
 8004b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	db0a      	blt.n	8004b56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	490c      	ldr	r1, [pc, #48]	@ (8004b78 <__NVIC_SetPriority+0x4c>)
 8004b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4a:	0112      	lsls	r2, r2, #4
 8004b4c:	b2d2      	uxtb	r2, r2
 8004b4e:	440b      	add	r3, r1
 8004b50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004b54:	e00a      	b.n	8004b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	4908      	ldr	r1, [pc, #32]	@ (8004b7c <__NVIC_SetPriority+0x50>)
 8004b5c:	79fb      	ldrb	r3, [r7, #7]
 8004b5e:	f003 030f 	and.w	r3, r3, #15
 8004b62:	3b04      	subs	r3, #4
 8004b64:	0112      	lsls	r2, r2, #4
 8004b66:	b2d2      	uxtb	r2, r2
 8004b68:	440b      	add	r3, r1
 8004b6a:	761a      	strb	r2, [r3, #24]
}
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr
 8004b78:	e000e100 	.word	0xe000e100
 8004b7c:	e000ed00 	.word	0xe000ed00

08004b80 <NVIC_EncodePriority>:
{
 8004b80:	b480      	push	{r7}
 8004b82:	b089      	sub	sp, #36	@ 0x24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f003 0307 	and.w	r3, r3, #7
 8004b92:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	f1c3 0307 	rsb	r3, r3, #7
 8004b9a:	2b04      	cmp	r3, #4
 8004b9c:	bf28      	it	cs
 8004b9e:	2304      	movcs	r3, #4
 8004ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	2b06      	cmp	r3, #6
 8004ba8:	d902      	bls.n	8004bb0 <NVIC_EncodePriority+0x30>
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	3b03      	subs	r3, #3
 8004bae:	e000      	b.n	8004bb2 <NVIC_EncodePriority+0x32>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	43da      	mvns	r2, r3
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	401a      	ands	r2, r3
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bc8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd2:	43d9      	mvns	r1, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bd8:	4313      	orrs	r3, r2
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3724      	adds	r7, #36	@ 0x24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
	...

08004be8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004bf0:	4b08      	ldr	r3, [pc, #32]	@ (8004c14 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004bf2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004bf4:	4907      	ldr	r1, [pc, #28]	@ (8004c14 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004bfc:	4b05      	ldr	r3, [pc, #20]	@ (8004c14 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004bfe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4013      	ands	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004c06:	68fb      	ldr	r3, [r7, #12]
}
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr
 8004c14:	40021000 	.word	0x40021000

08004c18 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8004c20:	4b08      	ldr	r3, [pc, #32]	@ (8004c44 <LL_APB1_GRP2_EnableClock+0x2c>)
 8004c22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c24:	4907      	ldr	r1, [pc, #28]	@ (8004c44 <LL_APB1_GRP2_EnableClock+0x2c>)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004c2c:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <LL_APB1_GRP2_EnableClock+0x2c>)
 8004c2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4013      	ands	r3, r2
 8004c34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004c36:	68fb      	ldr	r3, [r7, #12]
}
 8004c38:	bf00      	nop
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	40021000 	.word	0x40021000

08004c48 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004c58:	4a0e      	ldr	r2, [pc, #56]	@ (8004c94 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	461a      	mov	r2, r3
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	4413      	add	r3, r2
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c6c:	f023 0310 	bic.w	r3, r3, #16
 8004c70:	4908      	ldr	r1, [pc, #32]	@ (8004c94 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	440a      	add	r2, r1
 8004c76:	7812      	ldrb	r2, [r2, #0]
 8004c78:	4611      	mov	r1, r2
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	440a      	add	r2, r1
 8004c7e:	4611      	mov	r1, r2
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	0801eb30 	.word	0x0801eb30

08004c98 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ce0 <LL_DMA_SetMode+0x48>)
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	4413      	add	r3, r2
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f023 0220 	bic.w	r2, r3, #32
 8004cbc:	4908      	ldr	r1, [pc, #32]	@ (8004ce0 <LL_DMA_SetMode+0x48>)
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	440b      	add	r3, r1
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	440b      	add	r3, r1
 8004cca:	4619      	mov	r1, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	600b      	str	r3, [r1, #0]
             Mode);
}
 8004cd2:	bf00      	nop
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	0801eb30 	.word	0x0801eb30

08004ce4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8004d2c <LL_DMA_SetPeriphIncMode+0x48>)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	4413      	add	r3, r2
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004d08:	4908      	ldr	r1, [pc, #32]	@ (8004d2c <LL_DMA_SetPeriphIncMode+0x48>)
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	440b      	add	r3, r1
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	4619      	mov	r1, r3
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	440b      	add	r3, r1
 8004d16:	4619      	mov	r1, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8004d1e:	bf00      	nop
 8004d20:	371c      	adds	r7, #28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	0801eb30 	.word	0x0801eb30

08004d30 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8004d40:	4a0d      	ldr	r2, [pc, #52]	@ (8004d78 <LL_DMA_SetMemoryIncMode+0x48>)
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	4413      	add	r3, r2
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	461a      	mov	r2, r3
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d54:	4908      	ldr	r1, [pc, #32]	@ (8004d78 <LL_DMA_SetMemoryIncMode+0x48>)
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	440b      	add	r3, r1
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	440b      	add	r3, r1
 8004d62:	4619      	mov	r1, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8004d6a:	bf00      	nop
 8004d6c:	371c      	adds	r7, #28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	0801eb30 	.word	0x0801eb30

08004d7c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8004d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8004dc4 <LL_DMA_SetPeriphSize+0x48>)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	4413      	add	r3, r2
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	461a      	mov	r2, r3
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	4413      	add	r3, r2
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004da0:	4908      	ldr	r1, [pc, #32]	@ (8004dc4 <LL_DMA_SetPeriphSize+0x48>)
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	440b      	add	r3, r1
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	4619      	mov	r1, r3
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	440b      	add	r3, r1
 8004dae:	4619      	mov	r1, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	0801eb30 	.word	0x0801eb30

08004dc8 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8004dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8004e10 <LL_DMA_SetMemorySize+0x48>)
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	4413      	add	r3, r2
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	461a      	mov	r2, r3
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	4413      	add	r3, r2
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004dec:	4908      	ldr	r1, [pc, #32]	@ (8004e10 <LL_DMA_SetMemorySize+0x48>)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	440b      	add	r3, r1
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	4619      	mov	r1, r3
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	440b      	add	r3, r1
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8004e02:	bf00      	nop
 8004e04:	371c      	adds	r7, #28
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	0801eb30 	.word	0x0801eb30

08004e14 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b087      	sub	sp, #28
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8004e24:	4a0d      	ldr	r2, [pc, #52]	@ (8004e5c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	4413      	add	r3, r2
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	4413      	add	r3, r2
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e38:	4908      	ldr	r1, [pc, #32]	@ (8004e5c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	440b      	add	r3, r1
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	4619      	mov	r1, r3
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	440b      	add	r3, r1
 8004e46:	4619      	mov	r1, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]
             Priority);
}
 8004e4e:	bf00      	nop
 8004e50:	371c      	adds	r7, #28
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	0801eb30 	.word	0x0801eb30

08004e60 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b087      	sub	sp, #28
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	0a9b      	lsrs	r3, r3, #10
 8004e70:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8004e74:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	4413      	add	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e88:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	4413      	add	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e9e:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	601a      	str	r2, [r3, #0]
}
 8004ea8:	bf00      	nop
 8004eaa:	371c      	adds	r7, #28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <MX_UCPD1_Init>:

/* USER CODE END 0 */

/* UCPD1 init function */
void MX_UCPD1_Init(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eba:	463b      	mov	r3, r7
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	609a      	str	r2, [r3, #8]
 8004ec4:	60da      	str	r2, [r3, #12]
 8004ec6:	611a      	str	r2, [r3, #16]
 8004ec8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8004eca:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004ece:	f7ff fea3 	bl	8004c18 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004ed2:	2002      	movs	r0, #2
 8004ed4:	f7ff fe88 	bl	8004be8 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB4   ------> UCPD1_CC2
  PB6   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8004ed8:	2310      	movs	r3, #16
 8004eda:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004edc:	2303      	movs	r3, #3
 8004ede:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ee4:	463b      	mov	r3, r7
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	4838      	ldr	r0, [pc, #224]	@ (8004fcc <MX_UCPD1_Init+0x118>)
 8004eea:	f00b fa0b 	bl	8010304 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8004eee:	2340      	movs	r3, #64	@ 0x40
 8004ef0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004efa:	463b      	mov	r3, r7
 8004efc:	4619      	mov	r1, r3
 8004efe:	4833      	ldr	r0, [pc, #204]	@ (8004fcc <MX_UCPD1_Init+0x118>)
 8004f00:	f00b fa00 	bl	8010304 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8004f04:	2272      	movs	r2, #114	@ 0x72
 8004f06:	2100      	movs	r1, #0
 8004f08:	4831      	ldr	r0, [pc, #196]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f0a:	f7ff ffa9 	bl	8004e60 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8004f0e:	2200      	movs	r2, #0
 8004f10:	2100      	movs	r1, #0
 8004f12:	482f      	ldr	r0, [pc, #188]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f14:	f7ff fe98 	bl	8004c48 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8004f18:	2200      	movs	r2, #0
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	482c      	ldr	r0, [pc, #176]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f1e:	f7ff ff79 	bl	8004e14 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8004f22:	2200      	movs	r2, #0
 8004f24:	2100      	movs	r1, #0
 8004f26:	482a      	ldr	r0, [pc, #168]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f28:	f7ff feb6 	bl	8004c98 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4827      	ldr	r0, [pc, #156]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f32:	f7ff fed7 	bl	8004ce4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8004f36:	2280      	movs	r2, #128	@ 0x80
 8004f38:	2100      	movs	r1, #0
 8004f3a:	4825      	ldr	r0, [pc, #148]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f3c:	f7ff fef8 	bl	8004d30 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8004f40:	2200      	movs	r2, #0
 8004f42:	2100      	movs	r1, #0
 8004f44:	4822      	ldr	r0, [pc, #136]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f46:	f7ff ff19 	bl	8004d7c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	4820      	ldr	r0, [pc, #128]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f50:	f7ff ff3a 	bl	8004dc8 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8004f54:	2273      	movs	r2, #115	@ 0x73
 8004f56:	2101      	movs	r1, #1
 8004f58:	481d      	ldr	r0, [pc, #116]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f5a:	f7ff ff81 	bl	8004e60 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8004f5e:	2210      	movs	r2, #16
 8004f60:	2101      	movs	r1, #1
 8004f62:	481b      	ldr	r0, [pc, #108]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f64:	f7ff fe70 	bl	8004c48 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	4818      	ldr	r0, [pc, #96]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f6e:	f7ff ff51 	bl	8004e14 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8004f72:	2200      	movs	r2, #0
 8004f74:	2101      	movs	r1, #1
 8004f76:	4816      	ldr	r0, [pc, #88]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f78:	f7ff fe8e 	bl	8004c98 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	2101      	movs	r1, #1
 8004f80:	4813      	ldr	r0, [pc, #76]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f82:	f7ff feaf 	bl	8004ce4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8004f86:	2280      	movs	r2, #128	@ 0x80
 8004f88:	2101      	movs	r1, #1
 8004f8a:	4811      	ldr	r0, [pc, #68]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f8c:	f7ff fed0 	bl	8004d30 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8004f90:	2200      	movs	r2, #0
 8004f92:	2101      	movs	r1, #1
 8004f94:	480e      	ldr	r0, [pc, #56]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004f96:	f7ff fef1 	bl	8004d7c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	2101      	movs	r1, #1
 8004f9e:	480c      	ldr	r0, [pc, #48]	@ (8004fd0 <MX_UCPD1_Init+0x11c>)
 8004fa0:	f7ff ff12 	bl	8004dc8 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(UCPD1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8004fa4:	f7ff fd96 	bl	8004ad4 <__NVIC_GetPriorityGrouping>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2200      	movs	r2, #0
 8004fac:	2105      	movs	r1, #5
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7ff fde6 	bl	8004b80 <NVIC_EncodePriority>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	203f      	movs	r0, #63	@ 0x3f
 8004fba:	f7ff fdb7 	bl	8004b2c <__NVIC_SetPriority>
  NVIC_EnableIRQ(UCPD1_IRQn);
 8004fbe:	203f      	movs	r0, #63	@ 0x3f
 8004fc0:	f7ff fd96 	bl	8004af0 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8004fc4:	bf00      	nop
 8004fc6:	3718      	adds	r7, #24
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	48000400 	.word	0x48000400
 8004fd0:	40020000 	.word	0x40020000

08004fd4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004fd8:	4b24      	ldr	r3, [pc, #144]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8004fda:	4a25      	ldr	r2, [pc, #148]	@ (8005070 <MX_USART1_UART_Init+0x9c>)
 8004fdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004fde:	4b23      	ldr	r3, [pc, #140]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8004fe0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004fe4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004fe6:	4b21      	ldr	r3, [pc, #132]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8004fe8:	2200      	movs	r2, #0
 8004fea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004fec:	4b1f      	ldr	r3, [pc, #124]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8004ffa:	220c      	movs	r2, #12
 8004ffc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8005000:	2200      	movs	r2, #0
 8005002:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005004:	4b19      	ldr	r3, [pc, #100]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8005006:	2200      	movs	r2, #0
 8005008:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800500a:	4b18      	ldr	r3, [pc, #96]	@ (800506c <MX_USART1_UART_Init+0x98>)
 800500c:	2200      	movs	r2, #0
 800500e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005010:	4b16      	ldr	r3, [pc, #88]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8005012:	2200      	movs	r2, #0
 8005014:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005016:	4b15      	ldr	r3, [pc, #84]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8005018:	2208      	movs	r2, #8
 800501a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 800501c:	4b13      	ldr	r3, [pc, #76]	@ (800506c <MX_USART1_UART_Init+0x98>)
 800501e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005022:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005024:	4811      	ldr	r0, [pc, #68]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8005026:	f007 ffe3 	bl	800cff0 <HAL_UART_Init>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <MX_USART1_UART_Init+0x60>
  {
    Error_Handler();
 8005030:	f7fe ffc0 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005034:	2100      	movs	r1, #0
 8005036:	480d      	ldr	r0, [pc, #52]	@ (800506c <MX_USART1_UART_Init+0x98>)
 8005038:	f00a fe37 	bl	800fcaa <HAL_UARTEx_SetTxFifoThreshold>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <MX_USART1_UART_Init+0x72>
  {
    Error_Handler();
 8005042:	f7fe ffb7 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005046:	2100      	movs	r1, #0
 8005048:	4808      	ldr	r0, [pc, #32]	@ (800506c <MX_USART1_UART_Init+0x98>)
 800504a:	f00a fe6c 	bl	800fd26 <HAL_UARTEx_SetRxFifoThreshold>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <MX_USART1_UART_Init+0x84>
  {
    Error_Handler();
 8005054:	f7fe ffae 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005058:	4804      	ldr	r0, [pc, #16]	@ (800506c <MX_USART1_UART_Init+0x98>)
 800505a:	f00a fded 	bl	800fc38 <HAL_UARTEx_DisableFifoMode>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <MX_USART1_UART_Init+0x94>
  {
    Error_Handler();
 8005064:	f7fe ffa6 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005068:	bf00      	nop
 800506a:	bd80      	pop	{r7, pc}
 800506c:	20000de4 	.word	0x20000de4
 8005070:	40013800 	.word	0x40013800

08005074 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005078:	4b22      	ldr	r3, [pc, #136]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 800507a:	4a23      	ldr	r2, [pc, #140]	@ (8005108 <MX_USART2_UART_Init+0x94>)
 800507c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 128000;
 800507e:	4b21      	ldr	r3, [pc, #132]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 8005080:	f44f 32fa 	mov.w	r2, #128000	@ 0x1f400
 8005084:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005086:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 8005088:	2200      	movs	r2, #0
 800508a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800508c:	4b1d      	ldr	r3, [pc, #116]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 800508e:	2200      	movs	r2, #0
 8005090:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005092:	4b1c      	ldr	r3, [pc, #112]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 8005094:	2200      	movs	r2, #0
 8005096:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005098:	4b1a      	ldr	r3, [pc, #104]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 800509a:	220c      	movs	r2, #12
 800509c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800509e:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80050a4:	4b17      	ldr	r3, [pc, #92]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80050aa:	4b16      	ldr	r3, [pc, #88]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80050b0:	4b14      	ldr	r3, [pc, #80]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80050b6:	4b13      	ldr	r3, [pc, #76]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80050bc:	4811      	ldr	r0, [pc, #68]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050be:	f007 ff97 	bl	800cff0 <HAL_UART_Init>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80050c8:	f7fe ff74 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050cc:	2100      	movs	r1, #0
 80050ce:	480d      	ldr	r0, [pc, #52]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050d0:	f00a fdeb 	bl	800fcaa <HAL_UARTEx_SetTxFifoThreshold>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d001      	beq.n	80050de <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80050da:	f7fe ff6b 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050de:	2100      	movs	r1, #0
 80050e0:	4808      	ldr	r0, [pc, #32]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050e2:	f00a fe20 	bl	800fd26 <HAL_UARTEx_SetRxFifoThreshold>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80050ec:	f7fe ff62 	bl	8003fb4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80050f0:	4804      	ldr	r0, [pc, #16]	@ (8005104 <MX_USART2_UART_Init+0x90>)
 80050f2:	f00a fda1 	bl	800fc38 <HAL_UARTEx_DisableFifoMode>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80050fc:	f7fe ff5a 	bl	8003fb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005100:	bf00      	nop
 8005102:	bd80      	pop	{r7, pc}
 8005104:	20000e78 	.word	0x20000e78
 8005108:	40004400 	.word	0x40004400

0800510c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b09e      	sub	sp, #120	@ 0x78
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005114:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	605a      	str	r2, [r3, #4]
 800511e:	609a      	str	r2, [r3, #8]
 8005120:	60da      	str	r2, [r3, #12]
 8005122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005124:	f107 0320 	add.w	r3, r7, #32
 8005128:	2244      	movs	r2, #68	@ 0x44
 800512a:	2100      	movs	r1, #0
 800512c:	4618      	mov	r0, r3
 800512e:	f014 ffcf 	bl	801a0d0 <memset>
  if(uartHandle->Instance==USART1)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a68      	ldr	r2, [pc, #416]	@ (80052d8 <HAL_UART_MspInit+0x1cc>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d15a      	bne.n	80051f2 <HAL_UART_MspInit+0xe6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800513c:	2301      	movs	r3, #1
 800513e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005140:	2300      	movs	r3, #0
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005144:	f107 0320 	add.w	r3, r7, #32
 8005148:	4618      	mov	r0, r3
 800514a:	f005 ff27 	bl	800af9c <HAL_RCCEx_PeriphCLKConfig>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005154:	f7fe ff2e 	bl	8003fb4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005158:	4b60      	ldr	r3, [pc, #384]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800515a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800515c:	4a5f      	ldr	r2, [pc, #380]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800515e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005162:	6613      	str	r3, [r2, #96]	@ 0x60
 8005164:	4b5d      	ldr	r3, [pc, #372]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005170:	4b5a      	ldr	r3, [pc, #360]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005174:	4a59      	ldr	r2, [pc, #356]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005176:	f043 0304 	orr.w	r3, r3, #4
 800517a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800517c:	4b57      	ldr	r3, [pc, #348]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800517e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005180:	f003 0304 	and.w	r3, r3, #4
 8005184:	61bb      	str	r3, [r7, #24]
 8005186:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005188:	4b54      	ldr	r3, [pc, #336]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800518a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518c:	4a53      	ldr	r2, [pc, #332]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800518e:	f043 0302 	orr.w	r3, r3, #2
 8005192:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005194:	4b51      	ldr	r3, [pc, #324]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	617b      	str	r3, [r7, #20]
 800519e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80051a0:	2310      	movs	r3, #16
 80051a2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a4:	2302      	movs	r3, #2
 80051a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051a8:	2300      	movs	r3, #0
 80051aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ac:	2300      	movs	r3, #0
 80051ae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80051b0:	2307      	movs	r3, #7
 80051b2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80051b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80051b8:	4619      	mov	r1, r3
 80051ba:	4849      	ldr	r0, [pc, #292]	@ (80052e0 <HAL_UART_MspInit+0x1d4>)
 80051bc:	f004 f914 	bl	80093e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80051c0:	2380      	movs	r3, #128	@ 0x80
 80051c2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051c4:	2302      	movs	r3, #2
 80051c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051c8:	2300      	movs	r3, #0
 80051ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051cc:	2300      	movs	r3, #0
 80051ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80051d0:	2307      	movs	r3, #7
 80051d2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80051d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80051d8:	4619      	mov	r1, r3
 80051da:	4842      	ldr	r0, [pc, #264]	@ (80052e4 <HAL_UART_MspInit+0x1d8>)
 80051dc:	f004 f904 	bl	80093e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80051e0:	2200      	movs	r2, #0
 80051e2:	2105      	movs	r1, #5
 80051e4:	2025      	movs	r0, #37	@ 0x25
 80051e6:	f003 f9ef 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80051ea:	2025      	movs	r0, #37	@ 0x25
 80051ec:	f003 fa06 	bl	80085fc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80051f0:	e06e      	b.n	80052d0 <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==USART2)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a3c      	ldr	r2, [pc, #240]	@ (80052e8 <HAL_UART_MspInit+0x1dc>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d169      	bne.n	80052d0 <HAL_UART_MspInit+0x1c4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80051fc:	2302      	movs	r3, #2
 80051fe:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005200:	2300      	movs	r3, #0
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005204:	f107 0320 	add.w	r3, r7, #32
 8005208:	4618      	mov	r0, r3
 800520a:	f005 fec7 	bl	800af9c <HAL_RCCEx_PeriphCLKConfig>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8005214:	f7fe fece 	bl	8003fb4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005218:	4b30      	ldr	r3, [pc, #192]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800521a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800521c:	4a2f      	ldr	r2, [pc, #188]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800521e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005222:	6593      	str	r3, [r2, #88]	@ 0x58
 8005224:	4b2d      	ldr	r3, [pc, #180]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005230:	4b2a      	ldr	r3, [pc, #168]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005234:	4a29      	ldr	r2, [pc, #164]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 8005236:	f043 0301 	orr.w	r3, r3, #1
 800523a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800523c:	4b27      	ldr	r3, [pc, #156]	@ (80052dc <HAL_UART_MspInit+0x1d0>)
 800523e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_RXnTX_STM_Pin|LIDAR_TXnRX_STM_Pin;
 8005248:	230c      	movs	r3, #12
 800524a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800524c:	2302      	movs	r3, #2
 800524e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005250:	2300      	movs	r3, #0
 8005252:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005254:	2300      	movs	r3, #0
 8005256:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005258:	2307      	movs	r3, #7
 800525a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800525c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005260:	4619      	mov	r1, r3
 8005262:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005266:	f004 f8bf 	bl	80093e8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel4;
 800526a:	4b20      	ldr	r3, [pc, #128]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 800526c:	4a20      	ldr	r2, [pc, #128]	@ (80052f0 <HAL_UART_MspInit+0x1e4>)
 800526e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005270:	4b1e      	ldr	r3, [pc, #120]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 8005272:	221a      	movs	r2, #26
 8005274:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005276:	4b1d      	ldr	r3, [pc, #116]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 8005278:	2200      	movs	r2, #0
 800527a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800527c:	4b1b      	ldr	r3, [pc, #108]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 800527e:	2200      	movs	r2, #0
 8005280:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005282:	4b1a      	ldr	r3, [pc, #104]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 8005284:	2280      	movs	r2, #128	@ 0x80
 8005286:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005288:	4b18      	ldr	r3, [pc, #96]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 800528a:	2200      	movs	r2, #0
 800528c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800528e:	4b17      	ldr	r3, [pc, #92]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 8005290:	2200      	movs	r2, #0
 8005292:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005294:	4b15      	ldr	r3, [pc, #84]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 8005296:	2220      	movs	r2, #32
 8005298:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800529a:	4b14      	ldr	r3, [pc, #80]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 800529c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80052a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80052a2:	4812      	ldr	r0, [pc, #72]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 80052a4:	f003 fd6e 	bl	8008d84 <HAL_DMA_Init>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 80052ae:	f7fe fe81 	bl	8003fb4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a0d      	ldr	r2, [pc, #52]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 80052b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80052ba:	4a0c      	ldr	r2, [pc, #48]	@ (80052ec <HAL_UART_MspInit+0x1e0>)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80052c0:	2200      	movs	r2, #0
 80052c2:	2105      	movs	r1, #5
 80052c4:	2026      	movs	r0, #38	@ 0x26
 80052c6:	f003 f97f 	bl	80085c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80052ca:	2026      	movs	r0, #38	@ 0x26
 80052cc:	f003 f996 	bl	80085fc <HAL_NVIC_EnableIRQ>
}
 80052d0:	bf00      	nop
 80052d2:	3778      	adds	r7, #120	@ 0x78
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40013800 	.word	0x40013800
 80052dc:	40021000 	.word	0x40021000
 80052e0:	48000800 	.word	0x48000800
 80052e4:	48000400 	.word	0x48000400
 80052e8:	40004400 	.word	0x40004400
 80052ec:	20000f0c 	.word	0x20000f0c
 80052f0:	40020044 	.word	0x40020044
 80052f4:	00000000 	.word	0x00000000

080052f8 <ADXL343_init>:
		{"FIFO_CTL",	0x38},
		{"FIFO_SATUS",	0x39}
};


void ADXL343_init(void){
 80052f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052fc:	b08c      	sub	sp, #48	@ 0x30
 80052fe:	af00      	add	r7, sp, #0
	debug(INFORMATION,"ADXL343 - INIT");
 8005300:	49aa      	ldr	r1, [pc, #680]	@ (80055ac <ADXL343_init+0x2b4>)
 8005302:	48ab      	ldr	r0, [pc, #684]	@ (80055b0 <ADXL343_init+0x2b8>)
 8005304:	f012 ff2c 	bl	8018160 <debug>
	uint8_t ret=0;
 8005308:	2300      	movs	r3, #0
 800530a:	743b      	strb	r3, [r7, #16]
	ADXL343_ReadRegister(0x00, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 800530c:	f107 0310 	add.w	r3, r7, #16
 8005310:	2201      	movs	r2, #1
 8005312:	4619      	mov	r1, r3
 8005314:	2000      	movs	r0, #0
 8005316:	f000 fb1d 	bl	8005954 <ADXL343_ReadRegister>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d003      	beq.n	8005328 <ADXL343_init+0x30>
 8005320:	49a4      	ldr	r1, [pc, #656]	@ (80055b4 <ADXL343_init+0x2bc>)
 8005322:	48a5      	ldr	r0, [pc, #660]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005324:	f012 ff1c 	bl	8018160 <debug>
	printf("READ - deviceID: 0x%02X\r\n",ret);
 8005328:	7c3b      	ldrb	r3, [r7, #16]
 800532a:	4619      	mov	r1, r3
 800532c:	48a3      	ldr	r0, [pc, #652]	@ (80055bc <ADXL343_init+0x2c4>)
 800532e:	f014 fdf1 	bl	8019f14 <iprintf>

	uint8_t startReg = 0x1D;
 8005332:	231d      	movs	r3, #29
 8005334:	76fb      	strb	r3, [r7, #27]
	uint8_t endReg = 0x39;
 8005336:	2339      	movs	r3, #57	@ 0x39
 8005338:	76bb      	strb	r3, [r7, #26]
	for (int i = 1; i <= endReg-startReg+1; i++) {
 800533a:	2301      	movs	r3, #1
 800533c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800533e:	e01d      	b.n	800537c <ADXL343_init+0x84>
		uint8_t ret=0;
 8005340:	2300      	movs	r3, #0
 8005342:	73fb      	strb	r3, [r7, #15]
		ADXL343_ReadRegister(IMURegister[i].reg, &ret,1);
 8005344:	4a9e      	ldr	r2, [pc, #632]	@ (80055c0 <ADXL343_init+0x2c8>)
 8005346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	4413      	add	r3, r2
 800534c:	791b      	ldrb	r3, [r3, #4]
 800534e:	f107 010f 	add.w	r1, r7, #15
 8005352:	2201      	movs	r2, #1
 8005354:	4618      	mov	r0, r3
 8005356:	f000 fafd 	bl	8005954 <ADXL343_ReadRegister>
		printf("READ - 0x%02X (%s): 0x%02X\r\n", IMURegister[i].reg,IMURegister[i].name, ret);
 800535a:	4a99      	ldr	r2, [pc, #612]	@ (80055c0 <ADXL343_init+0x2c8>)
 800535c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	4413      	add	r3, r2
 8005362:	791b      	ldrb	r3, [r3, #4]
 8005364:	4619      	mov	r1, r3
 8005366:	4a96      	ldr	r2, [pc, #600]	@ (80055c0 <ADXL343_init+0x2c8>)
 8005368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800536e:	7bfb      	ldrb	r3, [r7, #15]
 8005370:	4894      	ldr	r0, [pc, #592]	@ (80055c4 <ADXL343_init+0x2cc>)
 8005372:	f014 fdcf 	bl	8019f14 <iprintf>
	for (int i = 1; i <= endReg-startReg+1; i++) {
 8005376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005378:	3301      	adds	r3, #1
 800537a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800537c:	7eba      	ldrb	r2, [r7, #26]
 800537e:	7efb      	ldrb	r3, [r7, #27]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	3301      	adds	r3, #1
 8005384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005386:	429a      	cmp	r2, r3
 8005388:	ddda      	ble.n	8005340 <ADXL343_init+0x48>
	}

	/*	0x1D-TRESHS_TAP		|	62.5 mg/LSB
	 *	0x0D= 800mg | 0x10=1000mg
	 */
	ADXL343_WriteRegister(0x1D, 0x0D)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 800538a:	210d      	movs	r1, #13
 800538c:	201d      	movs	r0, #29
 800538e:	f000 fac3 	bl	8005918 <ADXL343_WriteRegister>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d003      	beq.n	80053a0 <ADXL343_init+0xa8>
 8005398:	498b      	ldr	r1, [pc, #556]	@ (80055c8 <ADXL343_init+0x2d0>)
 800539a:	4887      	ldr	r0, [pc, #540]	@ (80055b8 <ADXL343_init+0x2c0>)
 800539c:	f012 fee0 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x1D, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 80053a0:	f107 0310 	add.w	r3, r7, #16
 80053a4:	2201      	movs	r2, #1
 80053a6:	4619      	mov	r1, r3
 80053a8:	201d      	movs	r0, #29
 80053aa:	f000 fad3 	bl	8005954 <ADXL343_ReadRegister>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <ADXL343_init+0xc4>
 80053b4:	497f      	ldr	r1, [pc, #508]	@ (80055b4 <ADXL343_init+0x2bc>)
 80053b6:	4880      	ldr	r0, [pc, #512]	@ (80055b8 <ADXL343_init+0x2c0>)
 80053b8:	f012 fed2 	bl	8018160 <debug>
	//printf("WRITE/READ - TRESHS_TAP: 0x%02X\r\n",ret);
	/* 	0x21-DUR	|	625 s/LSB
	 *	0xa0 : 100ms
	 */
	ADXL343_WriteRegister(0x21, 0xFF)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 80053bc:	21ff      	movs	r1, #255	@ 0xff
 80053be:	2021      	movs	r0, #33	@ 0x21
 80053c0:	f000 faaa 	bl	8005918 <ADXL343_WriteRegister>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <ADXL343_init+0xda>
 80053ca:	497f      	ldr	r1, [pc, #508]	@ (80055c8 <ADXL343_init+0x2d0>)
 80053cc:	487a      	ldr	r0, [pc, #488]	@ (80055b8 <ADXL343_init+0x2c0>)
 80053ce:	f012 fec7 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x21, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 80053d2:	f107 0310 	add.w	r3, r7, #16
 80053d6:	2201      	movs	r2, #1
 80053d8:	4619      	mov	r1, r3
 80053da:	2021      	movs	r0, #33	@ 0x21
 80053dc:	f000 faba 	bl	8005954 <ADXL343_ReadRegister>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d003      	beq.n	80053ee <ADXL343_init+0xf6>
 80053e6:	4973      	ldr	r1, [pc, #460]	@ (80055b4 <ADXL343_init+0x2bc>)
 80053e8:	4873      	ldr	r0, [pc, #460]	@ (80055b8 <ADXL343_init+0x2c0>)
 80053ea:	f012 feb9 	bl	8018160 <debug>
	//printf("WRITE/READ - DUR: 0x%02X\r\n",ret);
	/* 	0x22 - LATENT	|	 1.25 ms/LSB
	 *	0xFF : 378.75ms
	 */
	ADXL343_WriteRegister(0x22, 0xFF)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 80053ee:	21ff      	movs	r1, #255	@ 0xff
 80053f0:	2022      	movs	r0, #34	@ 0x22
 80053f2:	f000 fa91 	bl	8005918 <ADXL343_WriteRegister>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <ADXL343_init+0x10c>
 80053fc:	4972      	ldr	r1, [pc, #456]	@ (80055c8 <ADXL343_init+0x2d0>)
 80053fe:	486e      	ldr	r0, [pc, #440]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005400:	f012 feae 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x22, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005404:	f107 0310 	add.w	r3, r7, #16
 8005408:	2201      	movs	r2, #1
 800540a:	4619      	mov	r1, r3
 800540c:	2022      	movs	r0, #34	@ 0x22
 800540e:	f000 faa1 	bl	8005954 <ADXL343_ReadRegister>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <ADXL343_init+0x128>
 8005418:	4966      	ldr	r1, [pc, #408]	@ (80055b4 <ADXL343_init+0x2bc>)
 800541a:	4867      	ldr	r0, [pc, #412]	@ (80055b8 <ADXL343_init+0x2c0>)
 800541c:	f012 fea0 	bl	8018160 <debug>
	 *	D3		|SUPRESS
	 * 	D2		|TAP_X
	 * 	D1		|TAP_Y
	 * 	D0		|TAP_Z
	 */
	ADXL343_WriteRegister(0x2A, 0b110)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8005420:	2106      	movs	r1, #6
 8005422:	202a      	movs	r0, #42	@ 0x2a
 8005424:	f000 fa78 	bl	8005918 <ADXL343_WriteRegister>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <ADXL343_init+0x13e>
 800542e:	4966      	ldr	r1, [pc, #408]	@ (80055c8 <ADXL343_init+0x2d0>)
 8005430:	4861      	ldr	r0, [pc, #388]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005432:	f012 fe95 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x2A, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005436:	f107 0310 	add.w	r3, r7, #16
 800543a:	2201      	movs	r2, #1
 800543c:	4619      	mov	r1, r3
 800543e:	202a      	movs	r0, #42	@ 0x2a
 8005440:	f000 fa88 	bl	8005954 <ADXL343_ReadRegister>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <ADXL343_init+0x15a>
 800544a:	495a      	ldr	r1, [pc, #360]	@ (80055b4 <ADXL343_init+0x2bc>)
 800544c:	485a      	ldr	r0, [pc, #360]	@ (80055b8 <ADXL343_init+0x2c0>)
 800544e:	f012 fe87 	bl	8018160 <debug>
	//printf("WRITE/READ - TAP_AXES: 0x%02X\r\n",ret);
	/*	0x2E-INT_ENABLE
	 * 	D6 		| SINGLE_TAP
	 */
	ADXL343_WriteRegister(0x2E, 0b1<<6)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8005452:	2140      	movs	r1, #64	@ 0x40
 8005454:	202e      	movs	r0, #46	@ 0x2e
 8005456:	f000 fa5f 	bl	8005918 <ADXL343_WriteRegister>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <ADXL343_init+0x170>
 8005460:	4959      	ldr	r1, [pc, #356]	@ (80055c8 <ADXL343_init+0x2d0>)
 8005462:	4855      	ldr	r0, [pc, #340]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005464:	f012 fe7c 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x2E, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005468:	f107 0310 	add.w	r3, r7, #16
 800546c:	2201      	movs	r2, #1
 800546e:	4619      	mov	r1, r3
 8005470:	202e      	movs	r0, #46	@ 0x2e
 8005472:	f000 fa6f 	bl	8005954 <ADXL343_ReadRegister>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <ADXL343_init+0x18c>
 800547c:	494d      	ldr	r1, [pc, #308]	@ (80055b4 <ADXL343_init+0x2bc>)
 800547e:	484e      	ldr	r0, [pc, #312]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005480:	f012 fe6e 	bl	8018160 <debug>
	//printf("WRITE/READ - INT_ENABLE: 0x%02X\r\n",ret);
	/*	0x2F-INT_MAP
	 * 	D6 		| SINGLE_TAP =1 : vers INT2
	 */
	ADXL343_WriteRegister(0x2F, 0b1<<6)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 8005484:	2140      	movs	r1, #64	@ 0x40
 8005486:	202f      	movs	r0, #47	@ 0x2f
 8005488:	f000 fa46 	bl	8005918 <ADXL343_WriteRegister>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <ADXL343_init+0x1a2>
 8005492:	494d      	ldr	r1, [pc, #308]	@ (80055c8 <ADXL343_init+0x2d0>)
 8005494:	4848      	ldr	r0, [pc, #288]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005496:	f012 fe63 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x2F, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 800549a:	f107 0310 	add.w	r3, r7, #16
 800549e:	2201      	movs	r2, #1
 80054a0:	4619      	mov	r1, r3
 80054a2:	202f      	movs	r0, #47	@ 0x2f
 80054a4:	f000 fa56 	bl	8005954 <ADXL343_ReadRegister>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d003      	beq.n	80054b6 <ADXL343_init+0x1be>
 80054ae:	4941      	ldr	r1, [pc, #260]	@ (80055b4 <ADXL343_init+0x2bc>)
 80054b0:	4841      	ldr	r0, [pc, #260]	@ (80055b8 <ADXL343_init+0x2c0>)
 80054b2:	f012 fe55 	bl	8018160 <debug>
	 * 	D3		| INACT ac/dc
	 * 	D2		| INACT_X enable
	 * 	D1		| INACT_Y enable
	 * 	D0		| INACT_Z enable
	 */
	ADXL343_WriteRegister(0x27, 0b11100000)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 80054b6:	21e0      	movs	r1, #224	@ 0xe0
 80054b8:	2027      	movs	r0, #39	@ 0x27
 80054ba:	f000 fa2d 	bl	8005918 <ADXL343_WriteRegister>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d003      	beq.n	80054cc <ADXL343_init+0x1d4>
 80054c4:	4940      	ldr	r1, [pc, #256]	@ (80055c8 <ADXL343_init+0x2d0>)
 80054c6:	483c      	ldr	r0, [pc, #240]	@ (80055b8 <ADXL343_init+0x2c0>)
 80054c8:	f012 fe4a 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x27, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 80054cc:	f107 0310 	add.w	r3, r7, #16
 80054d0:	2201      	movs	r2, #1
 80054d2:	4619      	mov	r1, r3
 80054d4:	2027      	movs	r0, #39	@ 0x27
 80054d6:	f000 fa3d 	bl	8005954 <ADXL343_ReadRegister>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <ADXL343_init+0x1f0>
 80054e0:	4934      	ldr	r1, [pc, #208]	@ (80055b4 <ADXL343_init+0x2bc>)
 80054e2:	4835      	ldr	r0, [pc, #212]	@ (80055b8 <ADXL343_init+0x2c0>)
 80054e4:	f012 fe3c 	bl	8018160 <debug>
	//printf("WRITE/READ - ACT_INACT_CTL: 0x%02X\r\n",ret);

	/*	0x2DPOWER_CTL
	 * 	D3		| MEASURE = 1
	 */
	ADXL343_WriteRegister(0x2D, 1<<3)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 80054e8:	2108      	movs	r1, #8
 80054ea:	202d      	movs	r0, #45	@ 0x2d
 80054ec:	f000 fa14 	bl	8005918 <ADXL343_WriteRegister>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <ADXL343_init+0x206>
 80054f6:	4934      	ldr	r1, [pc, #208]	@ (80055c8 <ADXL343_init+0x2d0>)
 80054f8:	482f      	ldr	r0, [pc, #188]	@ (80055b8 <ADXL343_init+0x2c0>)
 80054fa:	f012 fe31 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x2D, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 80054fe:	f107 0310 	add.w	r3, r7, #16
 8005502:	2201      	movs	r2, #1
 8005504:	4619      	mov	r1, r3
 8005506:	202d      	movs	r0, #45	@ 0x2d
 8005508:	f000 fa24 	bl	8005954 <ADXL343_ReadRegister>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <ADXL343_init+0x222>
 8005512:	4928      	ldr	r1, [pc, #160]	@ (80055b4 <ADXL343_init+0x2bc>)
 8005514:	4828      	ldr	r0, [pc, #160]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005516:	f012 fe23 	bl	8018160 <debug>
	 * 	D5 		|INT_INVERT = 0 => Inverse le high and low des INT
	 * 	D3		| FULL_RES = 1 => Max resolution
	 * 	D2 		| JUSTIFY = 0 => LSB
	 * 	D1-D0 	| RANGE = 00 =>  2g
	 */
	ADXL343_WriteRegister(0x31, 0<<7|1<<6|1<<3|0b00)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 800551a:	2148      	movs	r1, #72	@ 0x48
 800551c:	2031      	movs	r0, #49	@ 0x31
 800551e:	f000 f9fb 	bl	8005918 <ADXL343_WriteRegister>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d003      	beq.n	8005530 <ADXL343_init+0x238>
 8005528:	4927      	ldr	r1, [pc, #156]	@ (80055c8 <ADXL343_init+0x2d0>)
 800552a:	4823      	ldr	r0, [pc, #140]	@ (80055b8 <ADXL343_init+0x2c0>)
 800552c:	f012 fe18 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x31, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005530:	f107 0310 	add.w	r3, r7, #16
 8005534:	2201      	movs	r2, #1
 8005536:	4619      	mov	r1, r3
 8005538:	2031      	movs	r0, #49	@ 0x31
 800553a:	f000 fa0b 	bl	8005954 <ADXL343_ReadRegister>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <ADXL343_init+0x254>
 8005544:	491b      	ldr	r1, [pc, #108]	@ (80055b4 <ADXL343_init+0x2bc>)
 8005546:	481c      	ldr	r0, [pc, #112]	@ (80055b8 <ADXL343_init+0x2c0>)
 8005548:	f012 fe0a 	bl	8018160 <debug>
	/* 	0x38FIFO_CTL
	 * 	D7-D6	| FIFO_MODE = 10 => STREAM
	 * 	D5		| TRIGGER BIT = 1 => Redirige ExINT vers INT2
	 * 	D4-D0	| SAMPLE BITS = 0b10000(16) => Ncessite 16 samples avant de trigger le INT
	 */
	ADXL343_WriteRegister(0x38, ((0b10<<6)| 0b10000))!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in INIT"):(void)0;
 800554c:	2190      	movs	r1, #144	@ 0x90
 800554e:	2038      	movs	r0, #56	@ 0x38
 8005550:	f000 f9e2 	bl	8005918 <ADXL343_WriteRegister>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <ADXL343_init+0x26a>
 800555a:	491b      	ldr	r1, [pc, #108]	@ (80055c8 <ADXL343_init+0x2d0>)
 800555c:	4816      	ldr	r0, [pc, #88]	@ (80055b8 <ADXL343_init+0x2c0>)
 800555e:	f012 fdff 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x38, &ret,1)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005562:	f107 0310 	add.w	r3, r7, #16
 8005566:	2201      	movs	r2, #1
 8005568:	4619      	mov	r1, r3
 800556a:	2038      	movs	r0, #56	@ 0x38
 800556c:	f000 f9f2 	bl	8005954 <ADXL343_ReadRegister>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d003      	beq.n	800557e <ADXL343_init+0x286>
 8005576:	490f      	ldr	r1, [pc, #60]	@ (80055b4 <ADXL343_init+0x2bc>)
 8005578:	480f      	ldr	r0, [pc, #60]	@ (80055b8 <ADXL343_init+0x2c0>)
 800557a:	f012 fdf1 	bl	8018160 <debug>


 /*On reinitialise en prevention les registres de sortie
  *
  */
	ADXL343_ReadRegister(0x30,&ret,1); //Permet de reinitialiser le registre de l'adxl
 800557e:	f107 0310 	add.w	r3, r7, #16
 8005582:	2201      	movs	r2, #1
 8005584:	4619      	mov	r1, r3
 8005586:	2030      	movs	r0, #48	@ 0x30
 8005588:	f000 f9e4 	bl	8005954 <ADXL343_ReadRegister>
	ADXL343_ReadRegister(0x31,&ret,1);
 800558c:	f107 0310 	add.w	r3, r7, #16
 8005590:	2201      	movs	r2, #1
 8005592:	4619      	mov	r1, r3
 8005594:	2031      	movs	r0, #49	@ 0x31
 8005596:	f000 f9dd 	bl	8005954 <ADXL343_ReadRegister>
	/*
	 ************$	ETALONNAGE	$************
	 */
	int32_t sumX = 0, sumY = 0, sumZ = 0;
 800559a:	2300      	movs	r3, #0
 800559c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800559e:	2300      	movs	r3, #0
 80055a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055a2:	2300      	movs	r3, #0
 80055a4:	623b      	str	r3, [r7, #32]
	for (int i=0;i<IMU_SAMPLE_0G;i++){
 80055a6:	2300      	movs	r3, #0
 80055a8:	61fb      	str	r3, [r7, #28]
 80055aa:	e04a      	b.n	8005642 <ADXL343_init+0x34a>
 80055ac:	0801ddb8 	.word	0x0801ddb8
 80055b0:	0801ddc8 	.word	0x0801ddc8
 80055b4:	0801dddc 	.word	0x0801dddc
 80055b8:	0801ddf0 	.word	0x0801ddf0
 80055bc:	0801ddfc 	.word	0x0801ddfc
 80055c0:	20000008 	.word	0x20000008
 80055c4:	0801de18 	.word	0x0801de18
 80055c8:	0801de38 	.word	0x0801de38
		XYZ_t accXYZ_0G = ADXL343_getAcc();
 80055cc:	f000 f8f6 	bl	80057bc <ADXL343_getAcc>
 80055d0:	eef0 6a40 	vmov.f32	s13, s0
 80055d4:	eeb0 7a60 	vmov.f32	s14, s1
 80055d8:	eef0 7a41 	vmov.f32	s15, s2
 80055dc:	edc7 6a00 	vstr	s13, [r7]
 80055e0:	ed87 7a01 	vstr	s14, [r7, #4]
 80055e4:	edc7 7a02 	vstr	s15, [r7, #8]
		sumX += accXYZ_0G.X;
 80055e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ea:	ee07 3a90 	vmov	s15, r3
 80055ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055f2:	edd7 7a00 	vldr	s15, [r7]
 80055f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055fe:	ee17 3a90 	vmov	r3, s15
 8005602:	62bb      	str	r3, [r7, #40]	@ 0x28
		sumY += accXYZ_0G.Y;
 8005604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005606:	ee07 3a90 	vmov	s15, r3
 800560a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800560e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005616:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800561a:	ee17 3a90 	vmov	r3, s15
 800561e:	627b      	str	r3, [r7, #36]	@ 0x24
		sumZ += accXYZ_0G.Z;
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	ee07 3a90 	vmov	s15, r3
 8005626:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800562a:	edd7 7a02 	vldr	s15, [r7, #8]
 800562e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005632:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005636:	ee17 3a90 	vmov	r3, s15
 800563a:	623b      	str	r3, [r7, #32]
	for (int i=0;i<IMU_SAMPLE_0G;i++){
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	3301      	adds	r3, #1
 8005640:	61fb      	str	r3, [r7, #28]
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	2b09      	cmp	r3, #9
 8005646:	ddc1      	ble.n	80055cc <ADXL343_init+0x2d4>
	}
	// Average
	int16_t avgX = sumX / IMU_SAMPLE_0G;
 8005648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564a:	4a59      	ldr	r2, [pc, #356]	@ (80057b0 <ADXL343_init+0x4b8>)
 800564c:	fb82 1203 	smull	r1, r2, r2, r3
 8005650:	1092      	asrs	r2, r2, #2
 8005652:	17db      	asrs	r3, r3, #31
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	833b      	strh	r3, [r7, #24]
	int16_t avgY = sumY / IMU_SAMPLE_0G;
 8005658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565a:	4a55      	ldr	r2, [pc, #340]	@ (80057b0 <ADXL343_init+0x4b8>)
 800565c:	fb82 1203 	smull	r1, r2, r2, r3
 8005660:	1092      	asrs	r2, r2, #2
 8005662:	17db      	asrs	r3, r3, #31
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	82fb      	strh	r3, [r7, #22]
	int16_t avgZ = (sumZ / IMU_SAMPLE_0G);//-10;
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	4a51      	ldr	r2, [pc, #324]	@ (80057b0 <ADXL343_init+0x4b8>)
 800566c:	fb82 1203 	smull	r1, r2, r2, r3
 8005670:	1092      	asrs	r2, r2, #2
 8005672:	17db      	asrs	r3, r3, #31
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	82bb      	strh	r3, [r7, #20]

	//!\\  Each LSB of output in full-resolution is 3.9 mg or one-quarter of an LSB of the offset register
	uint8_t offsetX = -round((float)avgX / (SENSITIVITY_FULL_RES / SCALE_FACTOR_OFFSET_REG));
 8005678:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800567c:	ee07 3a90 	vmov	s15, r3
 8005680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005684:	ee17 0a90 	vmov	r0, s15
 8005688:	f7fd f990 	bl	80029ac <__aeabi_f2d>
 800568c:	a346      	add	r3, pc, #280	@ (adr r3, 80057a8 <ADXL343_init+0x4b0>)
 800568e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005692:	f7fd fb0d 	bl	8002cb0 <__aeabi_ddiv>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	ec43 2b17 	vmov	d7, r2, r3
 800569e:	eeb0 0a47 	vmov.f32	s0, s14
 80056a2:	eef0 0a67 	vmov.f32	s1, s15
 80056a6:	f017 fa93 	bl	801cbd0 <round>
 80056aa:	ec53 2b10 	vmov	r2, r3, d0
 80056ae:	4692      	mov	sl, r2
 80056b0:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80056b4:	4650      	mov	r0, sl
 80056b6:	4659      	mov	r1, fp
 80056b8:	f7fd fca8 	bl	800300c <__aeabi_d2uiz>
 80056bc:	4603      	mov	r3, r0
 80056be:	74fb      	strb	r3, [r7, #19]
	uint8_t offsetY = -round((float)avgY / (SENSITIVITY_FULL_RES / SCALE_FACTOR_OFFSET_REG));
 80056c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80056c4:	ee07 3a90 	vmov	s15, r3
 80056c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056cc:	ee17 0a90 	vmov	r0, s15
 80056d0:	f7fd f96c 	bl	80029ac <__aeabi_f2d>
 80056d4:	a334      	add	r3, pc, #208	@ (adr r3, 80057a8 <ADXL343_init+0x4b0>)
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	f7fd fae9 	bl	8002cb0 <__aeabi_ddiv>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	ec43 2b17 	vmov	d7, r2, r3
 80056e6:	eeb0 0a47 	vmov.f32	s0, s14
 80056ea:	eef0 0a67 	vmov.f32	s1, s15
 80056ee:	f017 fa6f 	bl	801cbd0 <round>
 80056f2:	ec53 2b10 	vmov	r2, r3, d0
 80056f6:	4690      	mov	r8, r2
 80056f8:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 80056fc:	4640      	mov	r0, r8
 80056fe:	4649      	mov	r1, r9
 8005700:	f7fd fc84 	bl	800300c <__aeabi_d2uiz>
 8005704:	4603      	mov	r3, r0
 8005706:	74bb      	strb	r3, [r7, #18]
	uint8_t offsetZ = -round((float)(avgZ - SENSITIVITY_FULL_RES) / (SENSITIVITY_FULL_RES / SCALE_FACTOR_OFFSET_REG));
 8005708:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800570c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005710:	ee07 3a90 	vmov	s15, r3
 8005714:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005718:	ee17 0a90 	vmov	r0, s15
 800571c:	f7fd f946 	bl	80029ac <__aeabi_f2d>
 8005720:	a321      	add	r3, pc, #132	@ (adr r3, 80057a8 <ADXL343_init+0x4b0>)
 8005722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005726:	f7fd fac3 	bl	8002cb0 <__aeabi_ddiv>
 800572a:	4602      	mov	r2, r0
 800572c:	460b      	mov	r3, r1
 800572e:	ec43 2b17 	vmov	d7, r2, r3
 8005732:	eeb0 0a47 	vmov.f32	s0, s14
 8005736:	eef0 0a67 	vmov.f32	s1, s15
 800573a:	f017 fa49 	bl	801cbd0 <round>
 800573e:	ec53 2b10 	vmov	r2, r3, d0
 8005742:	4614      	mov	r4, r2
 8005744:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8005748:	4620      	mov	r0, r4
 800574a:	4629      	mov	r1, r5
 800574c:	f7fd fc5e 	bl	800300c <__aeabi_d2uiz>
 8005750:	4603      	mov	r3, r0
 8005752:	747b      	strb	r3, [r7, #17]

	ADXL343_WriteRegister(0x1E, offsetX)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005754:	7cfb      	ldrb	r3, [r7, #19]
 8005756:	4619      	mov	r1, r3
 8005758:	201e      	movs	r0, #30
 800575a:	f000 f8dd 	bl	8005918 <ADXL343_WriteRegister>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <ADXL343_init+0x474>
 8005764:	4913      	ldr	r1, [pc, #76]	@ (80057b4 <ADXL343_init+0x4bc>)
 8005766:	4814      	ldr	r0, [pc, #80]	@ (80057b8 <ADXL343_init+0x4c0>)
 8005768:	f012 fcfa 	bl	8018160 <debug>
	ADXL343_WriteRegister(0x1F, offsetY)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 800576c:	7cbb      	ldrb	r3, [r7, #18]
 800576e:	4619      	mov	r1, r3
 8005770:	201f      	movs	r0, #31
 8005772:	f000 f8d1 	bl	8005918 <ADXL343_WriteRegister>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <ADXL343_init+0x48c>
 800577c:	490d      	ldr	r1, [pc, #52]	@ (80057b4 <ADXL343_init+0x4bc>)
 800577e:	480e      	ldr	r0, [pc, #56]	@ (80057b8 <ADXL343_init+0x4c0>)
 8005780:	f012 fcee 	bl	8018160 <debug>
	ADXL343_WriteRegister(0x20, offsetZ)!=HAL_OK ? debug(D_ERROR,"I2C READ in INIT"):(void)0;
 8005784:	7c7b      	ldrb	r3, [r7, #17]
 8005786:	4619      	mov	r1, r3
 8005788:	2020      	movs	r0, #32
 800578a:	f000 f8c5 	bl	8005918 <ADXL343_WriteRegister>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d003      	beq.n	800579c <ADXL343_init+0x4a4>
 8005794:	4907      	ldr	r1, [pc, #28]	@ (80057b4 <ADXL343_init+0x4bc>)
 8005796:	4808      	ldr	r0, [pc, #32]	@ (80057b8 <ADXL343_init+0x4c0>)
 8005798:	f012 fce2 	bl	8018160 <debug>
}
 800579c:	bf00      	nop
 800579e:	3730      	adds	r7, #48	@ 0x30
 80057a0:	46bd      	mov	sp, r7
 80057a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057a6:	bf00      	nop
 80057a8:	90690691 	.word	0x90690691
 80057ac:	40306906 	.word	0x40306906
 80057b0:	66666667 	.word	0x66666667
 80057b4:	0801dddc 	.word	0x0801dddc
 80057b8:	0801ddf0 	.word	0x0801ddf0

080057bc <ADXL343_getAcc>:
//Resort la valeur en mm/s2
XYZ_t ADXL343_getAcc(void){
 80057bc:	b580      	push	{r7, lr}
 80057be:	b08e      	sub	sp, #56	@ 0x38
 80057c0:	af00      	add	r7, sp, #0
	XYZ_t accXYZ;
	int8_t a_x[2]={0,0};
 80057c2:	2300      	movs	r3, #0
 80057c4:	83bb      	strh	r3, [r7, #28]
	int8_t a_y[2]={0,0};
 80057c6:	2300      	movs	r3, #0
 80057c8:	833b      	strh	r3, [r7, #24]
	int8_t a_z[2]={0,0};
 80057ca:	2300      	movs	r3, #0
 80057cc:	82bb      	strh	r3, [r7, #20]

	ADXL343_ReadRegister(0x32, (uint8_t*)a_x, 2)!=HAL_OK ? debug(D_ERROR,"I2C RECEIVE in ReadREGISTER"):(void)0;
 80057ce:	f107 031c 	add.w	r3, r7, #28
 80057d2:	2202      	movs	r2, #2
 80057d4:	4619      	mov	r1, r3
 80057d6:	2032      	movs	r0, #50	@ 0x32
 80057d8:	f000 f8bc 	bl	8005954 <ADXL343_ReadRegister>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <ADXL343_getAcc+0x2e>
 80057e2:	494b      	ldr	r1, [pc, #300]	@ (8005910 <ADXL343_getAcc+0x154>)
 80057e4:	484b      	ldr	r0, [pc, #300]	@ (8005914 <ADXL343_getAcc+0x158>)
 80057e6:	f012 fcbb 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x34, (uint8_t*)a_y, 2)!=HAL_OK ? debug(D_ERROR,"I2C RECEIVE in ReadREGISTER"):(void)0;
 80057ea:	f107 0318 	add.w	r3, r7, #24
 80057ee:	2202      	movs	r2, #2
 80057f0:	4619      	mov	r1, r3
 80057f2:	2034      	movs	r0, #52	@ 0x34
 80057f4:	f000 f8ae 	bl	8005954 <ADXL343_ReadRegister>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <ADXL343_getAcc+0x4a>
 80057fe:	4944      	ldr	r1, [pc, #272]	@ (8005910 <ADXL343_getAcc+0x154>)
 8005800:	4844      	ldr	r0, [pc, #272]	@ (8005914 <ADXL343_getAcc+0x158>)
 8005802:	f012 fcad 	bl	8018160 <debug>
	ADXL343_ReadRegister(0x36, (uint8_t*)a_z, 2)!=HAL_OK ? debug(D_ERROR,"I2C RECEIVE in ReadREGISTER"):(void)0;
 8005806:	f107 0314 	add.w	r3, r7, #20
 800580a:	2202      	movs	r2, #2
 800580c:	4619      	mov	r1, r3
 800580e:	2036      	movs	r0, #54	@ 0x36
 8005810:	f000 f8a0 	bl	8005954 <ADXL343_ReadRegister>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <ADXL343_getAcc+0x66>
 800581a:	493d      	ldr	r1, [pc, #244]	@ (8005910 <ADXL343_getAcc+0x154>)
 800581c:	483d      	ldr	r0, [pc, #244]	@ (8005914 <ADXL343_getAcc+0x158>)
 800581e:	f012 fc9f 	bl	8018160 <debug>
	accXYZ.X = (int16_t)(	a_x[1] << 8 | a_x[0]	)*ADXL_SENSIBILITY; //g.e-3 ie mm.s-2
 8005822:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8005826:	021b      	lsls	r3, r3, #8
 8005828:	b21b      	sxth	r3, r3
 800582a:	f997 201c 	ldrsb.w	r2, [r7, #28]
 800582e:	4313      	orrs	r3, r2
 8005830:	b21b      	sxth	r3, r3
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	ee07 3a90 	vmov	s15, r3
 8005838:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800583c:	edc7 7a08 	vstr	s15, [r7, #32]
	accXYZ.Y = (int16_t)(	a_y[1] << 8 | a_y[0]	)*ADXL_SENSIBILITY;
 8005840:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005844:	021b      	lsls	r3, r3, #8
 8005846:	b21b      	sxth	r3, r3
 8005848:	f997 2018 	ldrsb.w	r2, [r7, #24]
 800584c:	4313      	orrs	r3, r2
 800584e:	b21b      	sxth	r3, r3
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	ee07 3a90 	vmov	s15, r3
 8005856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800585a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	accXYZ.Z = (int16_t)(	a_z[1] << 8 | a_z[0]	)*ADXL_SENSIBILITY;
 800585e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8005862:	021b      	lsls	r3, r3, #8
 8005864:	b21b      	sxth	r3, r3
 8005866:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	b21b      	sxth	r3, r3
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	ee07 3a90 	vmov	s15, r3
 8005874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005878:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	/** FILTRAGE **/
	accXYZ.X = abs(accXYZ.X)>=MM_S2_SEUIL ? accXYZ.X:0;
 800587c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005880:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005884:	ee17 3a90 	vmov	r3, s15
 8005888:	2b00      	cmp	r3, #0
 800588a:	bfb8      	it	lt
 800588c:	425b      	neglt	r3, r3
 800588e:	2b27      	cmp	r3, #39	@ 0x27
 8005890:	dd01      	ble.n	8005896 <ADXL343_getAcc+0xda>
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	e001      	b.n	800589a <ADXL343_getAcc+0xde>
 8005896:	f04f 0300 	mov.w	r3, #0
 800589a:	623b      	str	r3, [r7, #32]
	accXYZ.Y = abs(accXYZ.Y)>=MM_S2_SEUIL ? accXYZ.Y:0;
 800589c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80058a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80058a4:	ee17 3a90 	vmov	r3, s15
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	bfb8      	it	lt
 80058ac:	425b      	neglt	r3, r3
 80058ae:	2b27      	cmp	r3, #39	@ 0x27
 80058b0:	dd01      	ble.n	80058b6 <ADXL343_getAcc+0xfa>
 80058b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b4:	e001      	b.n	80058ba <ADXL343_getAcc+0xfe>
 80058b6:	f04f 0300 	mov.w	r3, #0
 80058ba:	627b      	str	r3, [r7, #36]	@ 0x24
	accXYZ.Z = abs(accXYZ.Z)>=MM_S2_SEUIL ? accXYZ.Z:0;
 80058bc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80058c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80058c4:	ee17 3a90 	vmov	r3, s15
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	bfb8      	it	lt
 80058cc:	425b      	neglt	r3, r3
 80058ce:	2b27      	cmp	r3, #39	@ 0x27
 80058d0:	dd01      	ble.n	80058d6 <ADXL343_getAcc+0x11a>
 80058d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d4:	e001      	b.n	80058da <ADXL343_getAcc+0x11e>
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	62bb      	str	r3, [r7, #40]	@ 0x28

	return accXYZ;
 80058dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80058e0:	f107 0220 	add.w	r2, r7, #32
 80058e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80058e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80058ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f0:	ee06 1a90 	vmov	s13, r1
 80058f4:	ee07 2a10 	vmov	s14, r2
 80058f8:	ee07 3a90 	vmov	s15, r3
	/*
	 * Pour obtenir vitesse et position : CallBack dans fichier .IT
	 */
}
 80058fc:	eeb0 0a66 	vmov.f32	s0, s13
 8005900:	eef0 0a47 	vmov.f32	s1, s14
 8005904:	eeb0 1a67 	vmov.f32	s2, s15
 8005908:	3738      	adds	r7, #56	@ 0x38
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	0801de50 	.word	0x0801de50
 8005914:	0801ddf0 	.word	0x0801ddf0

08005918 <ADXL343_WriteRegister>:

HAL_StatusTypeDef ADXL343_WriteRegister(uint8_t reg, uint8_t data){
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af02      	add	r7, sp, #8
 800591e:	4603      	mov	r3, r0
 8005920:	460a      	mov	r2, r1
 8005922:	71fb      	strb	r3, [r7, #7]
 8005924:	4613      	mov	r3, r2
 8005926:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer[2]={reg,data};
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	733b      	strb	r3, [r7, #12]
 800592c:	79bb      	ldrb	r3, [r7, #6]
 800592e:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(&I2C_IMU, (uint16_t)(ADXL_ADRR<<1), buffer, 2 ,HAL_MAX_DELAY);
 8005930:	f107 020c 	add.w	r2, r7, #12
 8005934:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	2302      	movs	r3, #2
 800593c:	21a6      	movs	r1, #166	@ 0xa6
 800593e:	4804      	ldr	r0, [pc, #16]	@ (8005950 <ADXL343_WriteRegister+0x38>)
 8005940:	f003 ffdc 	bl	80098fc <HAL_I2C_Master_Transmit>
 8005944:	4603      	mov	r3, r0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	200006a0 	.word	0x200006a0

08005954 <ADXL343_ReadRegister>:

HAL_StatusTypeDef ADXL343_ReadRegister(uint8_t reg, uint8_t* recptData, uint8_t lenData){
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af02      	add	r7, sp, #8
 800595a:	4603      	mov	r3, r0
 800595c:	6039      	str	r1, [r7, #0]
 800595e:	71fb      	strb	r3, [r7, #7]
 8005960:	4613      	mov	r3, r2
 8005962:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&I2C_IMU, (uint16_t)(ADXL_ADRR<<1), &reg, 1 ,HAL_MAX_DELAY)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in ReadREGISTER"):(void)0;
 8005964:	1dfa      	adds	r2, r7, #7
 8005966:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	2301      	movs	r3, #1
 800596e:	21a6      	movs	r1, #166	@ 0xa6
 8005970:	480c      	ldr	r0, [pc, #48]	@ (80059a4 <ADXL343_ReadRegister+0x50>)
 8005972:	f003 ffc3 	bl	80098fc <HAL_I2C_Master_Transmit>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <ADXL343_ReadRegister+0x30>
 800597c:	490a      	ldr	r1, [pc, #40]	@ (80059a8 <ADXL343_ReadRegister+0x54>)
 800597e:	480b      	ldr	r0, [pc, #44]	@ (80059ac <ADXL343_ReadRegister+0x58>)
 8005980:	f012 fbee 	bl	8018160 <debug>
	return HAL_I2C_Master_Receive(&I2C_IMU, (uint16_t)(ADXL_ADRR<<1), recptData, lenData ,HAL_MAX_DELAY);
 8005984:	79bb      	ldrb	r3, [r7, #6]
 8005986:	b29b      	uxth	r3, r3
 8005988:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800598c:	9200      	str	r2, [sp, #0]
 800598e:	683a      	ldr	r2, [r7, #0]
 8005990:	21a6      	movs	r1, #166	@ 0xa6
 8005992:	4804      	ldr	r0, [pc, #16]	@ (80059a4 <ADXL343_ReadRegister+0x50>)
 8005994:	f004 f8ca 	bl	8009b2c <HAL_I2C_Master_Receive>
 8005998:	4603      	mov	r3, r0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	200006a0 	.word	0x200006a0
 80059a8:	0801de6c 	.word	0x0801de6c
 80059ac:	0801ddf0 	.word	0x0801ddf0

080059b0 <LP5812_Init>:
#define I2C_MAIN hi2c3

LED_t LED;

// Fonctions de configuration du LP5812
void LP5812_Init(void) {
 80059b0:	b590      	push	{r4, r7, lr}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
	debug(INFORMATION,"LP5812 - INIT");
 80059b6:	498d      	ldr	r1, [pc, #564]	@ (8005bec <LP5812_Init+0x23c>)
 80059b8:	488d      	ldr	r0, [pc, #564]	@ (8005bf0 <LP5812_Init+0x240>)
 80059ba:	f012 fbd1 	bl	8018160 <debug>
	// Activer les LEDs en crivant dans le registre ENABLE
	/*
	 * Set chip_en = 1 to enable the device
	 */
	LP5812_WriteRegister(0x000,0x01)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 80059be:	2101      	movs	r1, #1
 80059c0:	2000      	movs	r0, #0
 80059c2:	f000 f91f 	bl	8005c04 <LP5812_WriteRegister>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <LP5812_Init+0x24>
 80059cc:	4989      	ldr	r1, [pc, #548]	@ (8005bf4 <LP5812_Init+0x244>)
 80059ce:	488a      	ldr	r0, [pc, #552]	@ (8005bf8 <LP5812_Init+0x248>)
 80059d0:	f012 fbc6 	bl	8018160 <debug>
	/*
	 * Set led_mode = 4h to configure the LED drive mode as direct drive mode.
	 */
	LP5812_WriteRegister(0x002,0x40)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 80059d4:	2140      	movs	r1, #64	@ 0x40
 80059d6:	2002      	movs	r0, #2
 80059d8:	f000 f914 	bl	8005c04 <LP5812_WriteRegister>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <LP5812_Init+0x3a>
 80059e2:	4984      	ldr	r1, [pc, #528]	@ (8005bf4 <LP5812_Init+0x244>)
 80059e4:	4884      	ldr	r0, [pc, #528]	@ (8005bf8 <LP5812_Init+0x248>)
 80059e6:	f012 fbbb 	bl	8018160 <debug>
	/*
	 * Send update command to complete configuration settings
	 */
	LP5812_WriteRegister(0x010,0x55)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 80059ea:	2155      	movs	r1, #85	@ 0x55
 80059ec:	2010      	movs	r0, #16
 80059ee:	f000 f909 	bl	8005c04 <LP5812_WriteRegister>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <LP5812_Init+0x50>
 80059f8:	497e      	ldr	r1, [pc, #504]	@ (8005bf4 <LP5812_Init+0x244>)
 80059fa:	487f      	ldr	r0, [pc, #508]	@ (8005bf8 <LP5812_Init+0x248>)
 80059fc:	f012 fbb0 	bl	8018160 <debug>
	//Lire le registre 300h pou tre certain que la configuration est bonne

	/*
	 * Enable all 12 LEDs (Write F0h to register 020h and FFh to register 021h)
	 */
	LP5812_WriteRegister(0x020,0xF0)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a00:	21f0      	movs	r1, #240	@ 0xf0
 8005a02:	2020      	movs	r0, #32
 8005a04:	f000 f8fe 	bl	8005c04 <LP5812_WriteRegister>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <LP5812_Init+0x66>
 8005a0e:	4979      	ldr	r1, [pc, #484]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a10:	4879      	ldr	r0, [pc, #484]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a12:	f012 fba5 	bl	8018160 <debug>
	LP5812_WriteRegister(0x021,0xFF)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a16:	21ff      	movs	r1, #255	@ 0xff
 8005a18:	2021      	movs	r0, #33	@ 0x21
 8005a1a:	f000 f8f3 	bl	8005c04 <LP5812_WriteRegister>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d003      	beq.n	8005a2c <LP5812_Init+0x7c>
 8005a24:	4973      	ldr	r1, [pc, #460]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a26:	4874      	ldr	r0, [pc, #464]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a28:	f012 fb9a 	bl	8018160 <debug>
	/*
	 * 	Set 51mA peak current for red LEDs (Write FFh to registers 035h, 038h, 03Bh, 03Eh) , and 40mA peak
	 *	current for green and blue LEDs (Write CCh to registers 034h, 036h, 037h, 039h, 03Ah, 03Ch, 03Dh,
		03Fh)
	 */
	LP5812_WriteRegister(0x035,0xFF)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a2c:	21ff      	movs	r1, #255	@ 0xff
 8005a2e:	2035      	movs	r0, #53	@ 0x35
 8005a30:	f000 f8e8 	bl	8005c04 <LP5812_WriteRegister>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <LP5812_Init+0x92>
 8005a3a:	496e      	ldr	r1, [pc, #440]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a3c:	486e      	ldr	r0, [pc, #440]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a3e:	f012 fb8f 	bl	8018160 <debug>
	LP5812_WriteRegister(0x038,0xFF)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a42:	21ff      	movs	r1, #255	@ 0xff
 8005a44:	2038      	movs	r0, #56	@ 0x38
 8005a46:	f000 f8dd 	bl	8005c04 <LP5812_WriteRegister>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <LP5812_Init+0xa8>
 8005a50:	4968      	ldr	r1, [pc, #416]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a52:	4869      	ldr	r0, [pc, #420]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a54:	f012 fb84 	bl	8018160 <debug>
	LP5812_WriteRegister(0x03B,0xFF)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a58:	21ff      	movs	r1, #255	@ 0xff
 8005a5a:	203b      	movs	r0, #59	@ 0x3b
 8005a5c:	f000 f8d2 	bl	8005c04 <LP5812_WriteRegister>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <LP5812_Init+0xbe>
 8005a66:	4963      	ldr	r1, [pc, #396]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a68:	4863      	ldr	r0, [pc, #396]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a6a:	f012 fb79 	bl	8018160 <debug>
	LP5812_WriteRegister(0x03E,0xFF)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a6e:	21ff      	movs	r1, #255	@ 0xff
 8005a70:	203e      	movs	r0, #62	@ 0x3e
 8005a72:	f000 f8c7 	bl	8005c04 <LP5812_WriteRegister>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d003      	beq.n	8005a84 <LP5812_Init+0xd4>
 8005a7c:	495d      	ldr	r1, [pc, #372]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a7e:	485e      	ldr	r0, [pc, #376]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a80:	f012 fb6e 	bl	8018160 <debug>
	/*	RED - BLUE And GREEN	*/
	LP5812_WriteRegister(0x034,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a84:	21cc      	movs	r1, #204	@ 0xcc
 8005a86:	2034      	movs	r0, #52	@ 0x34
 8005a88:	f000 f8bc 	bl	8005c04 <LP5812_WriteRegister>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d003      	beq.n	8005a9a <LP5812_Init+0xea>
 8005a92:	4958      	ldr	r1, [pc, #352]	@ (8005bf4 <LP5812_Init+0x244>)
 8005a94:	4858      	ldr	r0, [pc, #352]	@ (8005bf8 <LP5812_Init+0x248>)
 8005a96:	f012 fb63 	bl	8018160 <debug>
	LP5812_WriteRegister(0x036,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005a9a:	21cc      	movs	r1, #204	@ 0xcc
 8005a9c:	2036      	movs	r0, #54	@ 0x36
 8005a9e:	f000 f8b1 	bl	8005c04 <LP5812_WriteRegister>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d003      	beq.n	8005ab0 <LP5812_Init+0x100>
 8005aa8:	4952      	ldr	r1, [pc, #328]	@ (8005bf4 <LP5812_Init+0x244>)
 8005aaa:	4853      	ldr	r0, [pc, #332]	@ (8005bf8 <LP5812_Init+0x248>)
 8005aac:	f012 fb58 	bl	8018160 <debug>
	LP5812_WriteRegister(0x037,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005ab0:	21cc      	movs	r1, #204	@ 0xcc
 8005ab2:	2037      	movs	r0, #55	@ 0x37
 8005ab4:	f000 f8a6 	bl	8005c04 <LP5812_WriteRegister>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <LP5812_Init+0x116>
 8005abe:	494d      	ldr	r1, [pc, #308]	@ (8005bf4 <LP5812_Init+0x244>)
 8005ac0:	484d      	ldr	r0, [pc, #308]	@ (8005bf8 <LP5812_Init+0x248>)
 8005ac2:	f012 fb4d 	bl	8018160 <debug>
	LP5812_WriteRegister(0x039,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005ac6:	21cc      	movs	r1, #204	@ 0xcc
 8005ac8:	2039      	movs	r0, #57	@ 0x39
 8005aca:	f000 f89b 	bl	8005c04 <LP5812_WriteRegister>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <LP5812_Init+0x12c>
 8005ad4:	4947      	ldr	r1, [pc, #284]	@ (8005bf4 <LP5812_Init+0x244>)
 8005ad6:	4848      	ldr	r0, [pc, #288]	@ (8005bf8 <LP5812_Init+0x248>)
 8005ad8:	f012 fb42 	bl	8018160 <debug>
	LP5812_WriteRegister(0x03A,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005adc:	21cc      	movs	r1, #204	@ 0xcc
 8005ade:	203a      	movs	r0, #58	@ 0x3a
 8005ae0:	f000 f890 	bl	8005c04 <LP5812_WriteRegister>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <LP5812_Init+0x142>
 8005aea:	4942      	ldr	r1, [pc, #264]	@ (8005bf4 <LP5812_Init+0x244>)
 8005aec:	4842      	ldr	r0, [pc, #264]	@ (8005bf8 <LP5812_Init+0x248>)
 8005aee:	f012 fb37 	bl	8018160 <debug>
	LP5812_WriteRegister(0x03C,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005af2:	21cc      	movs	r1, #204	@ 0xcc
 8005af4:	203c      	movs	r0, #60	@ 0x3c
 8005af6:	f000 f885 	bl	8005c04 <LP5812_WriteRegister>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d003      	beq.n	8005b08 <LP5812_Init+0x158>
 8005b00:	493c      	ldr	r1, [pc, #240]	@ (8005bf4 <LP5812_Init+0x244>)
 8005b02:	483d      	ldr	r0, [pc, #244]	@ (8005bf8 <LP5812_Init+0x248>)
 8005b04:	f012 fb2c 	bl	8018160 <debug>
	LP5812_WriteRegister(0x03D,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005b08:	21cc      	movs	r1, #204	@ 0xcc
 8005b0a:	203d      	movs	r0, #61	@ 0x3d
 8005b0c:	f000 f87a 	bl	8005c04 <LP5812_WriteRegister>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <LP5812_Init+0x16e>
 8005b16:	4937      	ldr	r1, [pc, #220]	@ (8005bf4 <LP5812_Init+0x244>)
 8005b18:	4837      	ldr	r0, [pc, #220]	@ (8005bf8 <LP5812_Init+0x248>)
 8005b1a:	f012 fb21 	bl	8018160 <debug>
	LP5812_WriteRegister(0x03F,0xCC)!=HAL_OK ? debug(D_ERROR,"I2C MAIN"):	(void)0;
 8005b1e:	21cc      	movs	r1, #204	@ 0xcc
 8005b20:	203f      	movs	r0, #63	@ 0x3f
 8005b22:	f000 f86f 	bl	8005c04 <LP5812_WriteRegister>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <LP5812_Init+0x184>
 8005b2c:	4931      	ldr	r1, [pc, #196]	@ (8005bf4 <LP5812_Init+0x244>)
 8005b2e:	4832      	ldr	r0, [pc, #200]	@ (8005bf8 <LP5812_Init+0x248>)
 8005b30:	f012 fb16 	bl	8018160 <debug>

	LED.L2.B=0x4A;
 8005b34:	4b31      	ldr	r3, [pc, #196]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b36:	224a      	movs	r2, #74	@ 0x4a
 8005b38:	815a      	strh	r2, [r3, #10]
	LED.L1.B=0x44;
 8005b3a:	4b30      	ldr	r3, [pc, #192]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b3c:	2244      	movs	r2, #68	@ 0x44
 8005b3e:	809a      	strh	r2, [r3, #4]
	LED.L4.B=0x4D;
 8005b40:	4b2e      	ldr	r3, [pc, #184]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b42:	224d      	movs	r2, #77	@ 0x4d
 8005b44:	82da      	strh	r2, [r3, #22]
	LED.L3.B=0x47;
 8005b46:	4b2d      	ldr	r3, [pc, #180]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b48:	2247      	movs	r2, #71	@ 0x47
 8005b4a:	821a      	strh	r2, [r3, #16]


	LED.L3.G=0x45;
 8005b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b4e:	2245      	movs	r2, #69	@ 0x45
 8005b50:	81da      	strh	r2, [r3, #14]
	LED.L2.G=0x48;
 8005b52:	4b2a      	ldr	r3, [pc, #168]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b54:	2248      	movs	r2, #72	@ 0x48
 8005b56:	811a      	strh	r2, [r3, #8]
	LED.L1.G=0x4E;
 8005b58:	4b28      	ldr	r3, [pc, #160]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b5a:	224e      	movs	r2, #78	@ 0x4e
 8005b5c:	805a      	strh	r2, [r3, #2]
	LED.L4.G=0x4B;
 8005b5e:	4b27      	ldr	r3, [pc, #156]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b60:	224b      	movs	r2, #75	@ 0x4b
 8005b62:	829a      	strh	r2, [r3, #20]


	LED.L2.R=0x46;
 8005b64:	4b25      	ldr	r3, [pc, #148]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b66:	2246      	movs	r2, #70	@ 0x46
 8005b68:	80da      	strh	r2, [r3, #6]
	LED.L4.R=0x49;
 8005b6a:	4b24      	ldr	r3, [pc, #144]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b6c:	2249      	movs	r2, #73	@ 0x49
 8005b6e:	825a      	strh	r2, [r3, #18]
	LED.L3.R=0x4F;
 8005b70:	4b22      	ldr	r3, [pc, #136]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b72:	224f      	movs	r2, #79	@ 0x4f
 8005b74:	819a      	strh	r2, [r3, #12]
	LED.L1.R=0x4C;
 8005b76:	4b21      	ldr	r3, [pc, #132]	@ (8005bfc <LP5812_Init+0x24c>)
 8005b78:	224c      	movs	r2, #76	@ 0x4c
 8005b7a:	801a      	strh	r2, [r3, #0]
    ConfigLED_t* LEDs[] = {&LED.L1, &LED.L2, &LED.L3, &LED.L4};
 8005b7c:	4b20      	ldr	r3, [pc, #128]	@ (8005c00 <LP5812_Init+0x250>)
 8005b7e:	463c      	mov	r4, r7
 8005b80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    size_t numLEDs = sizeof(LEDs) / sizeof(LEDs[0]);
 8005b86:	2304      	movs	r3, #4
 8005b88:	613b      	str	r3, [r7, #16]

    for (size_t j = 0; j < numLEDs; ++j) {
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]
 8005b8e:	e023      	b.n	8005bd8 <LP5812_Init+0x228>
            LED_update(LEDs[j]->R, 0);
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	3318      	adds	r3, #24
 8005b96:	443b      	add	r3, r7
 8005b98:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005b9c:	881b      	ldrh	r3, [r3, #0]
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 f85b 	bl	8005c5c <LED_update>
            LED_update(LEDs[j]->G, 0);
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	3318      	adds	r3, #24
 8005bac:	443b      	add	r3, r7
 8005bae:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005bb2:	885b      	ldrh	r3, [r3, #2]
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 f850 	bl	8005c5c <LED_update>
            LED_update(LEDs[j]->B, 0);
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	3318      	adds	r3, #24
 8005bc2:	443b      	add	r3, r7
 8005bc4:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005bc8:	889b      	ldrh	r3, [r3, #4]
 8005bca:	2100      	movs	r1, #0
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 f845 	bl	8005c5c <LED_update>
    for (size_t j = 0; j < numLEDs; ++j) {
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	617b      	str	r3, [r7, #20]
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d3d7      	bcc.n	8005b90 <LP5812_Init+0x1e0>

	/*//!\\Attention : L'adresse du composant est sur 2 bytes :
	 *				1er bytes est compos de R/W +  2dernier bytes du registres cibl + Broadcast/Speci
	 *				2eme byte compos du reste du registre cible
	 */
}
 8005be0:	bf00      	nop
 8005be2:	bf00      	nop
 8005be4:	371c      	adds	r7, #28
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd90      	pop	{r4, r7, pc}
 8005bea:	bf00      	nop
 8005bec:	0801de8c 	.word	0x0801de8c
 8005bf0:	0801de9c 	.word	0x0801de9c
 8005bf4:	0801deb0 	.word	0x0801deb0
 8005bf8:	0801debc 	.word	0x0801debc
 8005bfc:	20000f6c 	.word	0x20000f6c
 8005c00:	0801dec8 	.word	0x0801dec8

08005c04 <LP5812_WriteRegister>:

// Fonction pour crire dans un registre 16 bits du LP5812
HAL_StatusTypeDef LP5812_WriteRegister(uint16_t reg, uint8_t data) {
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af02      	add	r7, sp, #8
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	460a      	mov	r2, r1
 8005c0e:	80fb      	strh	r3, [r7, #6]
 8005c10:	4613      	mov	r3, r2
 8005c12:	717b      	strb	r3, [r7, #5]
	uint8_t addr_byte1, addr_byte2;
	uint8_t buffer[3];

	// Configuration des Address Byte 1 et Address Byte 2
	addr_byte1 = (LP5812_I2C_BASE_ADDR << 3) | ((reg >> 8) & 0x03);  // 5 bits d'adresse et 2 bits suprieurs du registre
 8005c14:	88fb      	ldrh	r3, [r7, #6]
 8005c16:	0a1b      	lsrs	r3, r3, #8
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	b25b      	sxtb	r3, r3
 8005c1c:	f003 0303 	and.w	r3, r3, #3
 8005c20:	b25b      	sxtb	r3, r3
 8005c22:	f063 0327 	orn	r3, r3, #39	@ 0x27
 8005c26:	b25b      	sxtb	r3, r3
 8005c28:	73fb      	strb	r3, [r7, #15]
	addr_byte2 = (uint8_t)(reg & 0xFF);                               // 8 bits infrieurs du registre
 8005c2a:	88fb      	ldrh	r3, [r7, #6]
 8005c2c:	73bb      	strb	r3, [r7, #14]

	// Prparer les donnes  envoyer : Address Byte 2 et Data
	buffer[0] = addr_byte2;
 8005c2e:	7bbb      	ldrb	r3, [r7, #14]
 8005c30:	723b      	strb	r3, [r7, #8]
	buffer[1] = data;
 8005c32:	797b      	ldrb	r3, [r7, #5]
 8005c34:	727b      	strb	r3, [r7, #9]

	// Envoyer Address Byte 1, puis buffer
	return HAL_I2C_Master_Transmit(&hi2c3, addr_byte1, buffer, 2, HAL_MAX_DELAY);
 8005c36:	7bfb      	ldrb	r3, [r7, #15]
 8005c38:	b299      	uxth	r1, r3
 8005c3a:	f107 0208 	add.w	r2, r7, #8
 8005c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	2302      	movs	r3, #2
 8005c46:	4804      	ldr	r0, [pc, #16]	@ (8005c58 <LP5812_WriteRegister+0x54>)
 8005c48:	f003 fe58 	bl	80098fc <HAL_I2C_Master_Transmit>
 8005c4c:	4603      	mov	r3, r0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	200006f4 	.word	0x200006f4

08005c5c <LED_update>:
	HAL_I2C_Master_Transmit(&I2C_MAIN, addr_byte1_w, &addr_byte2, 1, HAL_MAX_DELAY) !=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in ReadREGISTER"):(void)0;
	return HAL_I2C_Master_Receive(&I2C_MAIN, (addr_byte1_r << 1) | 0x01, pData, 1, HAL_MAX_DELAY);
}


void LED_update(uint16_t regRGB, uint8_t RGB){
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	4603      	mov	r3, r0
 8005c64:	460a      	mov	r2, r1
 8005c66:	80fb      	strh	r3, [r7, #6]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	717b      	strb	r3, [r7, #5]
	LP5812_WriteRegister(regRGB,RGB);
 8005c6c:	797a      	ldrb	r2, [r7, #5]
 8005c6e:	88fb      	ldrh	r3, [r7, #6]
 8005c70:	4611      	mov	r1, r2
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7ff ffc6 	bl	8005c04 <LP5812_WriteRegister>
}
 8005c78:	bf00      	nop
 8005c7a:	3708      	adds	r7, #8
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <chenillard_RGB>:


void chenillard_RGB(void) {
 8005c80:	b590      	push	{r4, r7, lr}
 8005c82:	b08d      	sub	sp, #52	@ 0x34
 8005c84:	af00      	add	r7, sp, #0
    ConfigLED_t* LEDs[] = {&LED.L1, &LED.L2, &LED.L3, &LED.L4};
 8005c86:	4b70      	ldr	r3, [pc, #448]	@ (8005e48 <chenillard_RGB+0x1c8>)
 8005c88:	f107 0408 	add.w	r4, r7, #8
 8005c8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005c8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    size_t numLEDs = sizeof(LEDs) / sizeof(LEDs[0]);
 8005c92:	2304      	movs	r3, #4
 8005c94:	61bb      	str	r3, [r7, #24]

    uint8_t RGB_values[3] = {255, 0, 0}; // Rouge de dpart (R, G, B)
 8005c96:	4a6d      	ldr	r2, [pc, #436]	@ (8005e4c <chenillard_RGB+0x1cc>)
 8005c98:	1d3b      	adds	r3, r7, #4
 8005c9a:	6812      	ldr	r2, [r2, #0]
 8005c9c:	4611      	mov	r1, r2
 8005c9e:	8019      	strh	r1, [r3, #0]
 8005ca0:	3302      	adds	r3, #2
 8005ca2:	0c12      	lsrs	r2, r2, #16
 8005ca4:	701a      	strb	r2, [r3, #0]
    size_t activeColor = 0;              // Couleur active (R=0, G=1, B=2)
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (size_t j = 0; j<3; j++) {
 8005caa:	2300      	movs	r3, #0
 8005cac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cae:	e096      	b.n	8005dde <chenillard_RGB+0x15e>
        for (size_t i = 0; i < numLEDs; ++i) {
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cb4:	e067      	b.n	8005d86 <chenillard_RGB+0x106>
            // Mise  jour de la LED active
            LED_update(LEDs[i]->R, (activeColor == 0) ? RGB_values[0] : 0); // Rouge
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	3330      	adds	r3, #48	@ 0x30
 8005cbc:	443b      	add	r3, r7
 8005cbe:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005cc2:	881a      	ldrh	r2, [r3, #0]
 8005cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <chenillard_RGB+0x4e>
 8005cca:	793b      	ldrb	r3, [r7, #4]
 8005ccc:	e000      	b.n	8005cd0 <chenillard_RGB+0x50>
 8005cce:	2300      	movs	r3, #0
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	4610      	mov	r0, r2
 8005cd4:	f7ff ffc2 	bl	8005c5c <LED_update>
            LED_update(LEDs[i]->G, (activeColor == 1) ? RGB_values[1] : 0); // Vert
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	3330      	adds	r3, #48	@ 0x30
 8005cde:	443b      	add	r3, r7
 8005ce0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005ce4:	885a      	ldrh	r2, [r3, #2]
 8005ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d101      	bne.n	8005cf0 <chenillard_RGB+0x70>
 8005cec:	797b      	ldrb	r3, [r7, #5]
 8005cee:	e000      	b.n	8005cf2 <chenillard_RGB+0x72>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	f7ff ffb1 	bl	8005c5c <LED_update>
            LED_update(LEDs[i]->B, (activeColor == 2) ? RGB_values[2] : 0); // Bleu
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	3330      	adds	r3, #48	@ 0x30
 8005d00:	443b      	add	r3, r7
 8005d02:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005d06:	889a      	ldrh	r2, [r3, #4]
 8005d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d101      	bne.n	8005d12 <chenillard_RGB+0x92>
 8005d0e:	79bb      	ldrb	r3, [r7, #6]
 8005d10:	e000      	b.n	8005d14 <chenillard_RGB+0x94>
 8005d12:	2300      	movs	r3, #0
 8005d14:	4619      	mov	r1, r3
 8005d16:	4610      	mov	r0, r2
 8005d18:	f7ff ffa0 	bl	8005c5c <LED_update>

            // teindre les autres LEDs
            for (size_t j = 0; j < numLEDs; ++j) {
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	623b      	str	r3, [r7, #32]
 8005d20:	e027      	b.n	8005d72 <chenillard_RGB+0xf2>
                if (j != i) {
 8005d22:	6a3a      	ldr	r2, [r7, #32]
 8005d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d020      	beq.n	8005d6c <chenillard_RGB+0xec>
                    LED_update(LEDs[j]->R, 0);
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	3330      	adds	r3, #48	@ 0x30
 8005d30:	443b      	add	r3, r7
 8005d32:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005d36:	881b      	ldrh	r3, [r3, #0]
 8005d38:	2100      	movs	r1, #0
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7ff ff8e 	bl	8005c5c <LED_update>
                    LED_update(LEDs[j]->G, 0);
 8005d40:	6a3b      	ldr	r3, [r7, #32]
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	3330      	adds	r3, #48	@ 0x30
 8005d46:	443b      	add	r3, r7
 8005d48:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005d4c:	885b      	ldrh	r3, [r3, #2]
 8005d4e:	2100      	movs	r1, #0
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7ff ff83 	bl	8005c5c <LED_update>
                    LED_update(LEDs[j]->B, 0);
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	3330      	adds	r3, #48	@ 0x30
 8005d5c:	443b      	add	r3, r7
 8005d5e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005d62:	889b      	ldrh	r3, [r3, #4]
 8005d64:	2100      	movs	r1, #0
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7ff ff78 	bl	8005c5c <LED_update>
            for (size_t j = 0; j < numLEDs; ++j) {
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	623b      	str	r3, [r7, #32]
 8005d72:	6a3a      	ldr	r2, [r7, #32]
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d3d3      	bcc.n	8005d22 <chenillard_RGB+0xa2>
                }
            }
            // Pause pour voir le chenillard
            osDelay(200);
 8005d7a:	20c8      	movs	r0, #200	@ 0xc8
 8005d7c:	f00d fef8 	bl	8013b70 <osDelay>
        for (size_t i = 0; i < numLEDs; ++i) {
 8005d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d82:	3301      	adds	r3, #1
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d393      	bcc.n	8005cb6 <chenillard_RGB+0x36>
        }

        // Passer  la couleur suivante (rouge -> vert -> bleu)
        activeColor = (activeColor + 1) % 3;
 8005d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d90:	1c5a      	adds	r2, r3, #1
 8005d92:	4b2f      	ldr	r3, [pc, #188]	@ (8005e50 <chenillard_RGB+0x1d0>)
 8005d94:	fba3 1302 	umull	r1, r3, r3, r2
 8005d98:	0859      	lsrs	r1, r3, #1
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	440b      	add	r3, r1
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (activeColor == 0) {
 8005da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d106      	bne.n	8005db8 <chenillard_RGB+0x138>
            RGB_values[0] = 255; // Retour  rouge
 8005daa:	23ff      	movs	r3, #255	@ 0xff
 8005dac:	713b      	strb	r3, [r7, #4]
            RGB_values[1] = 0;
 8005dae:	2300      	movs	r3, #0
 8005db0:	717b      	strb	r3, [r7, #5]
            RGB_values[2] = 0;
 8005db2:	2300      	movs	r3, #0
 8005db4:	71bb      	strb	r3, [r7, #6]
 8005db6:	e00f      	b.n	8005dd8 <chenillard_RGB+0x158>
        } else if (activeColor == 1) {
 8005db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d106      	bne.n	8005dcc <chenillard_RGB+0x14c>
            RGB_values[0] = 0;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	713b      	strb	r3, [r7, #4]
            RGB_values[1] = 255; // Vert
 8005dc2:	23ff      	movs	r3, #255	@ 0xff
 8005dc4:	717b      	strb	r3, [r7, #5]
            RGB_values[2] = 0;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	71bb      	strb	r3, [r7, #6]
 8005dca:	e005      	b.n	8005dd8 <chenillard_RGB+0x158>
        } else {
            RGB_values[0] = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	713b      	strb	r3, [r7, #4]
            RGB_values[1] = 0;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	717b      	strb	r3, [r7, #5]
            RGB_values[2] = 255; // Bleu
 8005dd4:	23ff      	movs	r3, #255	@ 0xff
 8005dd6:	71bb      	strb	r3, [r7, #6]
    for (size_t j = 0; j<3; j++) {
 8005dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dda:	3301      	adds	r3, #1
 8005ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	f67f af65 	bls.w	8005cb0 <chenillard_RGB+0x30>
        }
    }
    for (size_t j = 0; j < numLEDs; ++j) {
 8005de6:	2300      	movs	r3, #0
 8005de8:	61fb      	str	r3, [r7, #28]
 8005dea:	e023      	b.n	8005e34 <chenillard_RGB+0x1b4>
            LED_update(LEDs[j]->R, 0);
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	3330      	adds	r3, #48	@ 0x30
 8005df2:	443b      	add	r3, r7
 8005df4:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005df8:	881b      	ldrh	r3, [r3, #0]
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7ff ff2d 	bl	8005c5c <LED_update>
            LED_update(LEDs[j]->G, 0);
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	3330      	adds	r3, #48	@ 0x30
 8005e08:	443b      	add	r3, r7
 8005e0a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005e0e:	885b      	ldrh	r3, [r3, #2]
 8005e10:	2100      	movs	r1, #0
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7ff ff22 	bl	8005c5c <LED_update>
            LED_update(LEDs[j]->B, 0);
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	3330      	adds	r3, #48	@ 0x30
 8005e1e:	443b      	add	r3, r7
 8005e20:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005e24:	889b      	ldrh	r3, [r3, #4]
 8005e26:	2100      	movs	r1, #0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7ff ff17 	bl	8005c5c <LED_update>
    for (size_t j = 0; j < numLEDs; ++j) {
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	3301      	adds	r3, #1
 8005e32:	61fb      	str	r3, [r7, #28]
 8005e34:	69fa      	ldr	r2, [r7, #28]
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d3d7      	bcc.n	8005dec <chenillard_RGB+0x16c>

    }
}
 8005e3c:	bf00      	nop
 8005e3e:	bf00      	nop
 8005e40:	3734      	adds	r7, #52	@ 0x34
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd90      	pop	{r4, r7, pc}
 8005e46:	bf00      	nop
 8005e48:	0801dec8 	.word	0x0801dec8
 8005e4c:	0801def8 	.word	0x0801def8
 8005e50:	aaaaaaab 	.word	0xaaaaaaab

08005e54 <TCA9555_init>:
		{"POLARITY INVERSION PORT 0",	0x04},
		{"POLARITY INVERSION PORT 1",	0x05},
		{"CONFIGURATION PORT 0",	0x06},
		{"CONFIGURATION PORT 1",	0x07},
};
void TCA9555_init(void){
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
	debug(INFORMATION,"TCA9555 - INIT");
 8005e5a:	492a      	ldr	r1, [pc, #168]	@ (8005f04 <TCA9555_init+0xb0>)
 8005e5c:	482a      	ldr	r0, [pc, #168]	@ (8005f08 <TCA9555_init+0xb4>)
 8005e5e:	f012 f97f 	bl	8018160 <debug>

	TCA9555_WriteRegister(0x06, 0b11111111)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in WriteREGISTER"):(void)0;
 8005e62:	21ff      	movs	r1, #255	@ 0xff
 8005e64:	2006      	movs	r0, #6
 8005e66:	f000 f859 	bl	8005f1c <TCA9555_WriteRegister>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d003      	beq.n	8005e78 <TCA9555_init+0x24>
 8005e70:	4926      	ldr	r1, [pc, #152]	@ (8005f0c <TCA9555_init+0xb8>)
 8005e72:	4827      	ldr	r0, [pc, #156]	@ (8005f10 <TCA9555_init+0xbc>)
 8005e74:	f012 f974 	bl	8018160 <debug>
	TCA9555_WriteRegister(0x07, 0b11001111)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in WriteREGISTER"):(void)0;
 8005e78:	21cf      	movs	r1, #207	@ 0xcf
 8005e7a:	2007      	movs	r0, #7
 8005e7c:	f000 f84e 	bl	8005f1c <TCA9555_WriteRegister>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <TCA9555_init+0x3a>
 8005e86:	4921      	ldr	r1, [pc, #132]	@ (8005f0c <TCA9555_init+0xb8>)
 8005e88:	4821      	ldr	r0, [pc, #132]	@ (8005f10 <TCA9555_init+0xbc>)
 8005e8a:	f012 f969 	bl	8018160 <debug>
	TCA9555_WriteRegister(0x05, 0b11001111)!=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in WriteREGISTER"):(void)0;
 8005e8e:	21cf      	movs	r1, #207	@ 0xcf
 8005e90:	2005      	movs	r0, #5
 8005e92:	f000 f843 	bl	8005f1c <TCA9555_WriteRegister>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d003      	beq.n	8005ea4 <TCA9555_init+0x50>
 8005e9c:	491b      	ldr	r1, [pc, #108]	@ (8005f0c <TCA9555_init+0xb8>)
 8005e9e:	481c      	ldr	r0, [pc, #112]	@ (8005f10 <TCA9555_init+0xbc>)
 8005ea0:	f012 f95e 	bl	8018160 <debug>

	uint8_t startReg = 0x00;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	70fb      	strb	r3, [r7, #3]
	uint8_t endReg = 0x07;
 8005ea8:	2307      	movs	r3, #7
 8005eaa:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i <= endReg-startReg; i++) {
 8005eac:	2300      	movs	r3, #0
 8005eae:	607b      	str	r3, [r7, #4]
 8005eb0:	e01c      	b.n	8005eec <TCA9555_init+0x98>
		uint8_t ret=0;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	707b      	strb	r3, [r7, #1]
		TCA9555_ReadRegister(GPIOExpRegister[i].reg, &ret,1);
 8005eb6:	4a17      	ldr	r2, [pc, #92]	@ (8005f14 <TCA9555_init+0xc0>)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	00db      	lsls	r3, r3, #3
 8005ebc:	4413      	add	r3, r2
 8005ebe:	791b      	ldrb	r3, [r3, #4]
 8005ec0:	1c79      	adds	r1, r7, #1
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f000 f847 	bl	8005f58 <TCA9555_ReadRegister>
		printf("READ - 0x%02X (%s): 0x%02X\r\n", GPIOExpRegister[i].reg,GPIOExpRegister[i].name, ret);
 8005eca:	4a12      	ldr	r2, [pc, #72]	@ (8005f14 <TCA9555_init+0xc0>)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	4413      	add	r3, r2
 8005ed2:	791b      	ldrb	r3, [r3, #4]
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8005f14 <TCA9555_init+0xc0>)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005ede:	787b      	ldrb	r3, [r7, #1]
 8005ee0:	480d      	ldr	r0, [pc, #52]	@ (8005f18 <TCA9555_init+0xc4>)
 8005ee2:	f014 f817 	bl	8019f14 <iprintf>
	for (int i = 0; i <= endReg-startReg; i++) {
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	607b      	str	r3, [r7, #4]
 8005eec:	78ba      	ldrb	r2, [r7, #2]
 8005eee:	78fb      	ldrb	r3, [r7, #3]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	dddc      	ble.n	8005eb2 <TCA9555_init+0x5e>
	}
}
 8005ef8:	bf00      	nop
 8005efa:	bf00      	nop
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	0801dfa4 	.word	0x0801dfa4
 8005f08:	0801dfb4 	.word	0x0801dfb4
 8005f0c:	0801dfc8 	.word	0x0801dfc8
 8005f10:	0801dfe8 	.word	0x0801dfe8
 8005f14:	200000f8 	.word	0x200000f8
 8005f18:	0801dff4 	.word	0x0801dff4

08005f1c <TCA9555_WriteRegister>:

HAL_StatusTypeDef TCA9555_WriteRegister(uint8_t reg, uint8_t data){
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af02      	add	r7, sp, #8
 8005f22:	4603      	mov	r3, r0
 8005f24:	460a      	mov	r2, r1
 8005f26:	71fb      	strb	r3, [r7, #7]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer[2]={reg,data};
 8005f2c:	79fb      	ldrb	r3, [r7, #7]
 8005f2e:	733b      	strb	r3, [r7, #12]
 8005f30:	79bb      	ldrb	r3, [r7, #6]
 8005f32:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(&I2C_MAIN, (uint16_t)(TCA9555_ADRR<<1), buffer, 2 ,HAL_MAX_DELAY);
 8005f34:	f107 020c 	add.w	r2, r7, #12
 8005f38:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	2302      	movs	r3, #2
 8005f40:	2140      	movs	r1, #64	@ 0x40
 8005f42:	4804      	ldr	r0, [pc, #16]	@ (8005f54 <TCA9555_WriteRegister+0x38>)
 8005f44:	f003 fcda 	bl	80098fc <HAL_I2C_Master_Transmit>
 8005f48:	4603      	mov	r3, r0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	200006f4 	.word	0x200006f4

08005f58 <TCA9555_ReadRegister>:
HAL_StatusTypeDef TCA9555_ReadRegister(uint8_t reg, uint8_t* recptData, uint8_t lenData){
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af02      	add	r7, sp, #8
 8005f5e:	4603      	mov	r3, r0
 8005f60:	6039      	str	r1, [r7, #0]
 8005f62:	71fb      	strb	r3, [r7, #7]
 8005f64:	4613      	mov	r3, r2
 8005f66:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&I2C_MAIN, (uint16_t)(TCA9555_ADRR<<1), &reg, 1 ,HAL_MAX_DELAY) !=HAL_OK ? debug(D_ERROR,"I2C TRANSMIT in ReadREGISTER"):(void)0;
 8005f68:	1dfa      	adds	r2, r7, #7
 8005f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f6e:	9300      	str	r3, [sp, #0]
 8005f70:	2301      	movs	r3, #1
 8005f72:	2140      	movs	r1, #64	@ 0x40
 8005f74:	480c      	ldr	r0, [pc, #48]	@ (8005fa8 <TCA9555_ReadRegister+0x50>)
 8005f76:	f003 fcc1 	bl	80098fc <HAL_I2C_Master_Transmit>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <TCA9555_ReadRegister+0x30>
 8005f80:	490a      	ldr	r1, [pc, #40]	@ (8005fac <TCA9555_ReadRegister+0x54>)
 8005f82:	480b      	ldr	r0, [pc, #44]	@ (8005fb0 <TCA9555_ReadRegister+0x58>)
 8005f84:	f012 f8ec 	bl	8018160 <debug>
	return HAL_I2C_Master_Receive(&I2C_MAIN, (uint16_t)(TCA9555_ADRR<<1), recptData, lenData ,HAL_MAX_DELAY);
 8005f88:	79bb      	ldrb	r3, [r7, #6]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005f90:	9200      	str	r2, [sp, #0]
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	2140      	movs	r1, #64	@ 0x40
 8005f96:	4804      	ldr	r0, [pc, #16]	@ (8005fa8 <TCA9555_ReadRegister+0x50>)
 8005f98:	f003 fdc8 	bl	8009b2c <HAL_I2C_Master_Receive>
 8005f9c:	4603      	mov	r3, r0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3708      	adds	r7, #8
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	200006f4 	.word	0x200006f4
 8005fac:	0801e014 	.word	0x0801e014
 8005fb0:	0801dfe8 	.word	0x0801dfe8

08005fb4 <ZXB5210_init>:
int isSpeedInit = 0;
int ANGLE_GLOBAL = -1;
extern int workMode;
extern int isSpeedActualisationIsBlocked;

void ZXB5210_init(void){
 8005fb4:	b590      	push	{r4, r7, lr}
 8005fb6:	b099      	sub	sp, #100	@ 0x64
 8005fb8:	af00      	add	r7, sp, #0
	debug(INFORMATION,"ZXB5210 - INIT");
 8005fba:	4946      	ldr	r1, [pc, #280]	@ (80060d4 <ZXB5210_init+0x120>)
 8005fbc:	4846      	ldr	r0, [pc, #280]	@ (80060d8 <ZXB5210_init+0x124>)
 8005fbe:	f012 f8cf 	bl	8018160 <debug>
	MDriver1_FWD_Config = (MDriver_Config_t){.Tim_Channel = TIM_CHANNEL_3,.CCR_Channel = &htim2.Instance->CCR3,.pulseGoal = 0, .offset=0}; //28 Surement inutlie si l'asservissement en vitesse fonctionne un jour
 8005fc2:	4b46      	ldr	r3, [pc, #280]	@ (80060dc <ZXB5210_init+0x128>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	333c      	adds	r3, #60	@ 0x3c
 8005fc8:	4a45      	ldr	r2, [pc, #276]	@ (80060e0 <ZXB5210_init+0x12c>)
 8005fca:	2108      	movs	r1, #8
 8005fcc:	6011      	str	r1, [r2, #0]
 8005fce:	4a44      	ldr	r2, [pc, #272]	@ (80060e0 <ZXB5210_init+0x12c>)
 8005fd0:	6053      	str	r3, [r2, #4]
 8005fd2:	4b43      	ldr	r3, [pc, #268]	@ (80060e0 <ZXB5210_init+0x12c>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	609a      	str	r2, [r3, #8]
 8005fd8:	4b41      	ldr	r3, [pc, #260]	@ (80060e0 <ZXB5210_init+0x12c>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	60da      	str	r2, [r3, #12]
	MDriver1_REV_Config = (MDriver_Config_t){.Tim_Channel = TIM_CHANNEL_4,.CCR_Channel = &htim2.Instance->CCR4,.pulseGoal = 0, .offset=0}; //36
 8005fde:	4b3f      	ldr	r3, [pc, #252]	@ (80060dc <ZXB5210_init+0x128>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	3340      	adds	r3, #64	@ 0x40
 8005fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80060e4 <ZXB5210_init+0x130>)
 8005fe6:	210c      	movs	r1, #12
 8005fe8:	6011      	str	r1, [r2, #0]
 8005fea:	4a3e      	ldr	r2, [pc, #248]	@ (80060e4 <ZXB5210_init+0x130>)
 8005fec:	6053      	str	r3, [r2, #4]
 8005fee:	4b3d      	ldr	r3, [pc, #244]	@ (80060e4 <ZXB5210_init+0x130>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	609a      	str	r2, [r3, #8]
 8005ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80060e4 <ZXB5210_init+0x130>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	60da      	str	r2, [r3, #12]
	MDriver2_FWD_Config = (MDriver_Config_t){.Tim_Channel = TIM_CHANNEL_3,.CCR_Channel = &htim3.Instance->CCR3,.pulseGoal = 0, .offset=0};
 8005ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80060e8 <ZXB5210_init+0x134>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	333c      	adds	r3, #60	@ 0x3c
 8006000:	4a3a      	ldr	r2, [pc, #232]	@ (80060ec <ZXB5210_init+0x138>)
 8006002:	2108      	movs	r1, #8
 8006004:	6011      	str	r1, [r2, #0]
 8006006:	4a39      	ldr	r2, [pc, #228]	@ (80060ec <ZXB5210_init+0x138>)
 8006008:	6053      	str	r3, [r2, #4]
 800600a:	4b38      	ldr	r3, [pc, #224]	@ (80060ec <ZXB5210_init+0x138>)
 800600c:	2200      	movs	r2, #0
 800600e:	609a      	str	r2, [r3, #8]
 8006010:	4b36      	ldr	r3, [pc, #216]	@ (80060ec <ZXB5210_init+0x138>)
 8006012:	2200      	movs	r2, #0
 8006014:	60da      	str	r2, [r3, #12]
	MDriver2_REV_Config = (MDriver_Config_t){.Tim_Channel = TIM_CHANNEL_4,.CCR_Channel = &htim3.Instance->CCR4,.pulseGoal = 0, .offset=0};
 8006016:	4b34      	ldr	r3, [pc, #208]	@ (80060e8 <ZXB5210_init+0x134>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	3340      	adds	r3, #64	@ 0x40
 800601c:	4a34      	ldr	r2, [pc, #208]	@ (80060f0 <ZXB5210_init+0x13c>)
 800601e:	210c      	movs	r1, #12
 8006020:	6011      	str	r1, [r2, #0]
 8006022:	4a33      	ldr	r2, [pc, #204]	@ (80060f0 <ZXB5210_init+0x13c>)
 8006024:	6053      	str	r3, [r2, #4]
 8006026:	4b32      	ldr	r3, [pc, #200]	@ (80060f0 <ZXB5210_init+0x13c>)
 8006028:	2200      	movs	r2, #0
 800602a:	609a      	str	r2, [r3, #8]
 800602c:	4b30      	ldr	r3, [pc, #192]	@ (80060f0 <ZXB5210_init+0x13c>)
 800602e:	2200      	movs	r2, #0
 8006030:	60da      	str	r2, [r3, #12]

	MDriver1 = (MDriver_t){
 8006032:	4a30      	ldr	r2, [pc, #192]	@ (80060f4 <ZXB5210_init+0x140>)
 8006034:	4b30      	ldr	r3, [pc, #192]	@ (80060f8 <ZXB5210_init+0x144>)
 8006036:	4614      	mov	r4, r2
 8006038:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800603a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.htim = &htim2,
				.FWD = &MDriver1_FWD_Config,
				.REV = &MDriver1_REV_Config,
				.ACTIVE = NULL,
	};
	MDriver2 = (MDriver_t){
 800603e:	4a2f      	ldr	r2, [pc, #188]	@ (80060fc <ZXB5210_init+0x148>)
 8006040:	4b2f      	ldr	r3, [pc, #188]	@ (8006100 <ZXB5210_init+0x14c>)
 8006042:	4614      	mov	r4, r2
 8006044:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006046:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.htim = &htim3,
				.FWD = &MDriver2_FWD_Config,
				.REV = &MDriver2_REV_Config,
				.ACTIVE = NULL,
	};
	HAL_TIM_PWM_Start(MDriver1.htim,MDriver1.FWD->Tim_Channel) == HAL_OK ? debug(START,"DRIVER1 - PWM CHANNEL FWD"):(void)0;
 800604a:	4b2a      	ldr	r3, [pc, #168]	@ (80060f4 <ZXB5210_init+0x140>)
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	4b29      	ldr	r3, [pc, #164]	@ (80060f4 <ZXB5210_init+0x140>)
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4619      	mov	r1, r3
 8006056:	4610      	mov	r0, r2
 8006058:	f005 fb56 	bl	800b708 <HAL_TIM_PWM_Start>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d103      	bne.n	800606a <ZXB5210_init+0xb6>
 8006062:	4928      	ldr	r1, [pc, #160]	@ (8006104 <ZXB5210_init+0x150>)
 8006064:	4828      	ldr	r0, [pc, #160]	@ (8006108 <ZXB5210_init+0x154>)
 8006066:	f012 f87b 	bl	8018160 <debug>
	HAL_TIM_PWM_Start(MDriver1.htim,MDriver1.REV->Tim_Channel) == HAL_OK ? debug(START,"DRIVER1 - PWM CHANNEL REV"):(void)0;
 800606a:	4b22      	ldr	r3, [pc, #136]	@ (80060f4 <ZXB5210_init+0x140>)
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	4b21      	ldr	r3, [pc, #132]	@ (80060f4 <ZXB5210_init+0x140>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4619      	mov	r1, r3
 8006076:	4610      	mov	r0, r2
 8006078:	f005 fb46 	bl	800b708 <HAL_TIM_PWM_Start>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d103      	bne.n	800608a <ZXB5210_init+0xd6>
 8006082:	4922      	ldr	r1, [pc, #136]	@ (800610c <ZXB5210_init+0x158>)
 8006084:	4820      	ldr	r0, [pc, #128]	@ (8006108 <ZXB5210_init+0x154>)
 8006086:	f012 f86b 	bl	8018160 <debug>

	HAL_TIM_PWM_Start(MDriver2.htim,MDriver2.FWD->Tim_Channel) == HAL_OK ? debug(START,"DRIVER2 - PWM CHANNEL FWD"):(void)0;
 800608a:	4b1c      	ldr	r3, [pc, #112]	@ (80060fc <ZXB5210_init+0x148>)
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	4b1b      	ldr	r3, [pc, #108]	@ (80060fc <ZXB5210_init+0x148>)
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4619      	mov	r1, r3
 8006096:	4610      	mov	r0, r2
 8006098:	f005 fb36 	bl	800b708 <HAL_TIM_PWM_Start>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d103      	bne.n	80060aa <ZXB5210_init+0xf6>
 80060a2:	491b      	ldr	r1, [pc, #108]	@ (8006110 <ZXB5210_init+0x15c>)
 80060a4:	4818      	ldr	r0, [pc, #96]	@ (8006108 <ZXB5210_init+0x154>)
 80060a6:	f012 f85b 	bl	8018160 <debug>
	HAL_TIM_PWM_Start(MDriver2.htim,MDriver2.REV->Tim_Channel) == HAL_OK ? debug(START,"DRIVER2 - PWM CHANNEL REV"):(void)0;
 80060aa:	4b14      	ldr	r3, [pc, #80]	@ (80060fc <ZXB5210_init+0x148>)
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	4b13      	ldr	r3, [pc, #76]	@ (80060fc <ZXB5210_init+0x148>)
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4619      	mov	r1, r3
 80060b6:	4610      	mov	r0, r2
 80060b8:	f005 fb26 	bl	800b708 <HAL_TIM_PWM_Start>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <ZXB5210_init+0x116>
 80060c2:	4914      	ldr	r1, [pc, #80]	@ (8006114 <ZXB5210_init+0x160>)
 80060c4:	4810      	ldr	r0, [pc, #64]	@ (8006108 <ZXB5210_init+0x154>)
 80060c6:	f012 f84b 	bl	8018160 <debug>

}
 80060ca:	bf00      	nop
 80060cc:	3764      	adds	r7, #100	@ 0x64
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd90      	pop	{r4, r7, pc}
 80060d2:	bf00      	nop
 80060d4:	0801e034 	.word	0x0801e034
 80060d8:	0801e044 	.word	0x0801e044
 80060dc:	20000850 	.word	0x20000850
 80060e0:	20000fa4 	.word	0x20000fa4
 80060e4:	20000fb4 	.word	0x20000fb4
 80060e8:	2000091c 	.word	0x2000091c
 80060ec:	20000fc4 	.word	0x20000fc4
 80060f0:	20000fd4 	.word	0x20000fd4
 80060f4:	20000f84 	.word	0x20000f84
 80060f8:	0801e0d4 	.word	0x0801e0d4
 80060fc:	20000f94 	.word	0x20000f94
 8006100:	0801e0e4 	.word	0x0801e0e4
 8006104:	0801e058 	.word	0x0801e058
 8006108:	0801e074 	.word	0x0801e074
 800610c:	0801e080 	.word	0x0801e080
 8006110:	0801e09c 	.word	0x0801e09c
 8006114:	0801e0b8 	.word	0x0801e0b8

08006118 <ZXB5210_deinit>:
// Tout les channels ne sont pas cabler pareil

void ZXB5210_deinit(void){
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(MDriver1.htim,MDriver1.FWD->Tim_Channel) == HAL_OK ? debug(STOP,"DRIVER1 - PWM CHANNEL FWD"):(void)0;
 800611c:	4b20      	ldr	r3, [pc, #128]	@ (80061a0 <ZXB5210_deinit+0x88>)
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	4b1f      	ldr	r3, [pc, #124]	@ (80061a0 <ZXB5210_deinit+0x88>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4619      	mov	r1, r3
 8006128:	4610      	mov	r0, r2
 800612a:	f005 fbed 	bl	800b908 <HAL_TIM_PWM_Stop>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d103      	bne.n	800613c <ZXB5210_deinit+0x24>
 8006134:	491b      	ldr	r1, [pc, #108]	@ (80061a4 <ZXB5210_deinit+0x8c>)
 8006136:	481c      	ldr	r0, [pc, #112]	@ (80061a8 <ZXB5210_deinit+0x90>)
 8006138:	f012 f812 	bl	8018160 <debug>
	HAL_TIM_PWM_Stop(MDriver1.htim,MDriver1.REV->Tim_Channel) == HAL_OK ? debug(STOP,"DRIVER1 - PWM CHANNEL REV"):(void)0;
 800613c:	4b18      	ldr	r3, [pc, #96]	@ (80061a0 <ZXB5210_deinit+0x88>)
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	4b17      	ldr	r3, [pc, #92]	@ (80061a0 <ZXB5210_deinit+0x88>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4619      	mov	r1, r3
 8006148:	4610      	mov	r0, r2
 800614a:	f005 fbdd 	bl	800b908 <HAL_TIM_PWM_Stop>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d103      	bne.n	800615c <ZXB5210_deinit+0x44>
 8006154:	4915      	ldr	r1, [pc, #84]	@ (80061ac <ZXB5210_deinit+0x94>)
 8006156:	4814      	ldr	r0, [pc, #80]	@ (80061a8 <ZXB5210_deinit+0x90>)
 8006158:	f012 f802 	bl	8018160 <debug>

	HAL_TIM_PWM_Stop(MDriver2.htim,MDriver2.FWD->Tim_Channel) == HAL_OK ? debug(STOP,"DRIVER2 - PWM CHANNEL FWD"):(void)0;
 800615c:	4b14      	ldr	r3, [pc, #80]	@ (80061b0 <ZXB5210_deinit+0x98>)
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	4b13      	ldr	r3, [pc, #76]	@ (80061b0 <ZXB5210_deinit+0x98>)
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f005 fbcd 	bl	800b908 <HAL_TIM_PWM_Stop>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d103      	bne.n	800617c <ZXB5210_deinit+0x64>
 8006174:	490f      	ldr	r1, [pc, #60]	@ (80061b4 <ZXB5210_deinit+0x9c>)
 8006176:	480c      	ldr	r0, [pc, #48]	@ (80061a8 <ZXB5210_deinit+0x90>)
 8006178:	f011 fff2 	bl	8018160 <debug>
	HAL_TIM_PWM_Stop(MDriver2.htim,MDriver2.REV->Tim_Channel) == HAL_OK ? debug(STOP,"DRIVER2 - PWM CHANNEL REV"):(void)0;
 800617c:	4b0c      	ldr	r3, [pc, #48]	@ (80061b0 <ZXB5210_deinit+0x98>)
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <ZXB5210_deinit+0x98>)
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4619      	mov	r1, r3
 8006188:	4610      	mov	r0, r2
 800618a:	f005 fbbd 	bl	800b908 <HAL_TIM_PWM_Stop>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d103      	bne.n	800619c <ZXB5210_deinit+0x84>
 8006194:	4908      	ldr	r1, [pc, #32]	@ (80061b8 <ZXB5210_deinit+0xa0>)
 8006196:	4804      	ldr	r0, [pc, #16]	@ (80061a8 <ZXB5210_deinit+0x90>)
 8006198:	f011 ffe2 	bl	8018160 <debug>
}
 800619c:	bf00      	nop
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	20000f84 	.word	0x20000f84
 80061a4:	0801e058 	.word	0x0801e058
 80061a8:	0801e0f4 	.word	0x0801e0f4
 80061ac:	0801e080 	.word	0x0801e080
 80061b0:	20000f94 	.word	0x20000f94
 80061b4:	0801e09c 	.word	0x0801e09c
 80061b8:	0801e0b8 	.word	0x0801e0b8

080061bc <ZXB5210_speed_FWD>:

void ZXB5210_speed_FWD(MDriver_t* MDriver ,uint8_t alpha){
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	460b      	mov	r3, r1
 80061c6:	70fb      	strb	r3, [r7, #3]
	MDriver->FWD->pulseGoal=(MDriver->htim->Instance->ARR * alpha)/100;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d0:	78fa      	ldrb	r2, [r7, #3]
 80061d2:	fb03 f202 	mul.w	r2, r3, r2
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	4927      	ldr	r1, [pc, #156]	@ (8006278 <ZXB5210_speed_FWD+0xbc>)
 80061dc:	fba1 1202 	umull	r1, r2, r1, r2
 80061e0:	0952      	lsrs	r2, r2, #5
 80061e2:	609a      	str	r2, [r3, #8]
	MDriver->ACTIVE = MDriver->FWD;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	60da      	str	r2, [r3, #12]

	__HAL_TIM_SET_COMPARE(MDriver->htim,MDriver->REV->Tim_Channel,0);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d105      	bne.n	8006202 <ZXB5210_speed_FWD+0x46>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2200      	movs	r2, #0
 80061fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8006200:	e030      	b.n	8006264 <ZXB5210_speed_FWD+0xa8>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2b04      	cmp	r3, #4
 800620a:	d105      	bne.n	8006218 <ZXB5210_speed_FWD+0x5c>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	2300      	movs	r3, #0
 8006214:	6393      	str	r3, [r2, #56]	@ 0x38
 8006216:	e025      	b.n	8006264 <ZXB5210_speed_FWD+0xa8>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2b08      	cmp	r3, #8
 8006220:	d105      	bne.n	800622e <ZXB5210_speed_FWD+0x72>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	2300      	movs	r3, #0
 800622a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800622c:	e01a      	b.n	8006264 <ZXB5210_speed_FWD+0xa8>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2b0c      	cmp	r3, #12
 8006236:	d105      	bne.n	8006244 <ZXB5210_speed_FWD+0x88>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	2300      	movs	r3, #0
 8006240:	6413      	str	r3, [r2, #64]	@ 0x40
 8006242:	e00f      	b.n	8006264 <ZXB5210_speed_FWD+0xa8>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2b10      	cmp	r3, #16
 800624c:	d105      	bne.n	800625a <ZXB5210_speed_FWD+0x9e>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	2300      	movs	r3, #0
 8006256:	6493      	str	r3, [r2, #72]	@ 0x48
 8006258:	e004      	b.n	8006264 <ZXB5210_speed_FWD+0xa8>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	2300      	movs	r3, #0
 8006262:	64d3      	str	r3, [r2, #76]	@ 0x4c
	MDriver->REV->pulseGoal = 0;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	2200      	movs	r2, #0
 800626a:	609a      	str	r2, [r3, #8]
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr
 8006278:	51eb851f 	.word	0x51eb851f

0800627c <ZXB5210_speed_REV>:
void ZXB5210_speed_REV(MDriver_t *MDriver ,uint8_t alpha)
{	//ZXB5210_calc_speed(MDriver->REV,(MDriver->htim->Instance->ARR * alpha)/100);
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	460b      	mov	r3, r1
 8006286:	70fb      	strb	r3, [r7, #3]
	MDriver->REV->pulseGoal=(MDriver->htim->Instance->ARR * alpha)/100;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006290:	78fa      	ldrb	r2, [r7, #3]
 8006292:	fb03 f202 	mul.w	r2, r3, r2
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	4927      	ldr	r1, [pc, #156]	@ (8006338 <ZXB5210_speed_REV+0xbc>)
 800629c:	fba1 1202 	umull	r1, r2, r1, r2
 80062a0:	0952      	lsrs	r2, r2, #5
 80062a2:	609a      	str	r2, [r3, #8]
	MDriver->ACTIVE = MDriver->REV;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689a      	ldr	r2, [r3, #8]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	60da      	str	r2, [r3, #12]

	__HAL_TIM_SET_COMPARE(MDriver->htim,MDriver->FWD->Tim_Channel,0);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d105      	bne.n	80062c2 <ZXB5210_speed_REV+0x46>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2200      	movs	r2, #0
 80062be:	635a      	str	r2, [r3, #52]	@ 0x34
 80062c0:	e030      	b.n	8006324 <ZXB5210_speed_REV+0xa8>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2b04      	cmp	r3, #4
 80062ca:	d105      	bne.n	80062d8 <ZXB5210_speed_REV+0x5c>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	2300      	movs	r3, #0
 80062d4:	6393      	str	r3, [r2, #56]	@ 0x38
 80062d6:	e025      	b.n	8006324 <ZXB5210_speed_REV+0xa8>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2b08      	cmp	r3, #8
 80062e0:	d105      	bne.n	80062ee <ZXB5210_speed_REV+0x72>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	2300      	movs	r3, #0
 80062ea:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80062ec:	e01a      	b.n	8006324 <ZXB5210_speed_REV+0xa8>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2b0c      	cmp	r3, #12
 80062f6:	d105      	bne.n	8006304 <ZXB5210_speed_REV+0x88>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	2300      	movs	r3, #0
 8006300:	6413      	str	r3, [r2, #64]	@ 0x40
 8006302:	e00f      	b.n	8006324 <ZXB5210_speed_REV+0xa8>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b10      	cmp	r3, #16
 800630c:	d105      	bne.n	800631a <ZXB5210_speed_REV+0x9e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	2300      	movs	r3, #0
 8006316:	6493      	str	r3, [r2, #72]	@ 0x48
 8006318:	e004      	b.n	8006324 <ZXB5210_speed_REV+0xa8>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	2300      	movs	r3, #0
 8006322:	64d3      	str	r3, [r2, #76]	@ 0x4c
	MDriver->FWD->pulseGoal = 0;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	609a      	str	r2, [r3, #8]
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	51eb851f 	.word	0x51eb851f

0800633c <IT_ZXB5210_speed_UPDATE>:

void IT_ZXB5210_speed_UPDATE(MDriver_t* MDriver, MDriver_Config_t* SENS){
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
	uint32_t pulse = *(SENS->CCR_Channel);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	60fb      	str	r3, [r7, #12]
	pulse < SENS->pulseGoal ? // Si le pulse est trop petit
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	689b      	ldr	r3, [r3, #8]
			pulse ++ :
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	429a      	cmp	r2, r3
 8006356:	d203      	bcs.n	8006360 <IT_ZXB5210_speed_UPDATE+0x24>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	3301      	adds	r3, #1
 800635c:	60fb      	str	r3, [r7, #12]
 800635e:	e002      	b.n	8006366 <IT_ZXB5210_speed_UPDATE+0x2a>
			pulse --;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	3b01      	subs	r3, #1
 8006364:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(MDriver->htim,SENS->Tim_Channel,pulse);
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d105      	bne.n	800637a <IT_ZXB5210_speed_UPDATE+0x3e>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	635a      	str	r2, [r3, #52]	@ 0x34
 8006378:	e02c      	b.n	80063d4 <IT_ZXB5210_speed_UPDATE+0x98>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2b04      	cmp	r3, #4
 8006380:	d105      	bne.n	800638e <IT_ZXB5210_speed_UPDATE+0x52>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6393      	str	r3, [r2, #56]	@ 0x38
 800638c:	e022      	b.n	80063d4 <IT_ZXB5210_speed_UPDATE+0x98>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2b08      	cmp	r3, #8
 8006394:	d105      	bne.n	80063a2 <IT_ZXB5210_speed_UPDATE+0x66>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80063a0:	e018      	b.n	80063d4 <IT_ZXB5210_speed_UPDATE+0x98>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b0c      	cmp	r3, #12
 80063a8:	d105      	bne.n	80063b6 <IT_ZXB5210_speed_UPDATE+0x7a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80063b4:	e00e      	b.n	80063d4 <IT_ZXB5210_speed_UPDATE+0x98>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2b10      	cmp	r3, #16
 80063bc:	d105      	bne.n	80063ca <IT_ZXB5210_speed_UPDATE+0x8e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6493      	str	r3, [r2, #72]	@ 0x48
 80063c8:	e004      	b.n	80063d4 <IT_ZXB5210_speed_UPDATE+0x98>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
	if (SENS->pulseGoal == pulse){ // Si on a atteint l'objectif de pulse
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d102      	bne.n	80063e4 <IT_ZXB5210_speed_UPDATE+0xa8>
		MDriver->ACTIVE = NULL;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	60da      	str	r2, [r3, #12]
	}
}
 80063e4:	bf00      	nop
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <ZXB5210_angle>:
void ZXB5210_calc_speed(MDriver_Config_t* MDriver_Config,uint32_t initial_Pulse){
	uint32_t pulseActu = initial_Pulse - MDriver_Config->offset;
	MDriver_Config->pulseGoal =  pulseActu >= 100 ? pulseActu : 100;
}

void ZXB5210_angle(int angle){
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
	uint8_t alpha_1;
	uint8_t alpha_2;
	if(angle <0){return;}
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	f2c0 8149 	blt.w	8006692 <ZXB5210_angle+0x2a2>
	if(!workMode){
 8006400:	4ba9      	ldr	r3, [pc, #676]	@ (80066a8 <ZXB5210_angle+0x2b8>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d11c      	bne.n	8006442 <ZXB5210_angle+0x52>
		angle = ((angle + 180) % 360 + 360) % 360;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	33b4      	adds	r3, #180	@ 0xb4
 800640c:	4aa7      	ldr	r2, [pc, #668]	@ (80066ac <ZXB5210_angle+0x2bc>)
 800640e:	fb82 1203 	smull	r1, r2, r2, r3
 8006412:	441a      	add	r2, r3
 8006414:	1211      	asrs	r1, r2, #8
 8006416:	17da      	asrs	r2, r3, #31
 8006418:	1a8a      	subs	r2, r1, r2
 800641a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800641e:	fb01 f202 	mul.w	r2, r1, r2
 8006422:	1a9a      	subs	r2, r3, r2
 8006424:	f502 73b4 	add.w	r3, r2, #360	@ 0x168
 8006428:	4aa0      	ldr	r2, [pc, #640]	@ (80066ac <ZXB5210_angle+0x2bc>)
 800642a:	fb82 1203 	smull	r1, r2, r2, r3
 800642e:	441a      	add	r2, r3
 8006430:	1211      	asrs	r1, r2, #8
 8006432:	17da      	asrs	r2, r3, #31
 8006434:	1a8a      	subs	r2, r1, r2
 8006436:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800643a:	fb01 f202 	mul.w	r2, r1, r2
 800643e:	1a9b      	subs	r3, r3, r2
 8006440:	607b      	str	r3, [r7, #4]
	}
	ANGLE_GLOBAL = angle;
 8006442:	4a9b      	ldr	r2, [pc, #620]	@ (80066b0 <ZXB5210_angle+0x2c0>)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6013      	str	r3, [r2, #0]
#ifdef V2
	if (!isSpeedActualisationIsBlocked){
 8006448:	4b9a      	ldr	r3, [pc, #616]	@ (80066b4 <ZXB5210_angle+0x2c4>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	f040 8121 	bne.w	8006694 <ZXB5210_angle+0x2a4>
		if(angle <=90){
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b5a      	cmp	r3, #90	@ 0x5a
 8006456:	dc5e      	bgt.n	8006516 <ZXB5210_angle+0x126>
			alpha_1 =  MAX_ALPHA_SPEED/2 - MAX_ALPHA_SPEED/180.0 * angle ;
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7fc fa95 	bl	8002988 <__aeabi_i2d>
 800645e:	a390      	add	r3, pc, #576	@ (adr r3, 80066a0 <ZXB5210_angle+0x2b0>)
 8006460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006464:	f7fc fafa 	bl	8002a5c <__aeabi_dmul>
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	f04f 0000 	mov.w	r0, #0
 8006470:	4991      	ldr	r1, [pc, #580]	@ (80066b8 <ZXB5210_angle+0x2c8>)
 8006472:	f7fc f93b 	bl	80026ec <__aeabi_dsub>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4610      	mov	r0, r2
 800647c:	4619      	mov	r1, r3
 800647e:	f7fc fdc5 	bl	800300c <__aeabi_d2uiz>
 8006482:	4603      	mov	r3, r0
 8006484:	73bb      	strb	r3, [r7, #14]
			alpha_2 = MAX_ALPHA_SPEED/2 + MAX_ALPHA_SPEED/180.0 * angle;
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7fc fa7e 	bl	8002988 <__aeabi_i2d>
 800648c:	a384      	add	r3, pc, #528	@ (adr r3, 80066a0 <ZXB5210_angle+0x2b0>)
 800648e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006492:	f7fc fae3 	bl	8002a5c <__aeabi_dmul>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	4610      	mov	r0, r2
 800649c:	4619      	mov	r1, r3
 800649e:	f04f 0200 	mov.w	r2, #0
 80064a2:	4b85      	ldr	r3, [pc, #532]	@ (80066b8 <ZXB5210_angle+0x2c8>)
 80064a4:	f7fc f924 	bl	80026f0 <__adddf3>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4610      	mov	r0, r2
 80064ae:	4619      	mov	r1, r3
 80064b0:	f7fc fdac 	bl	800300c <__aeabi_d2uiz>
 80064b4:	4603      	mov	r3, r0
 80064b6:	73fb      	strb	r3, [r7, #15]

			alpha_1 = alpha_1 > MAX_ALPHA_SPEED ? MAX_ALPHA_SPEED : alpha_1;
 80064b8:	7bbb      	ldrb	r3, [r7, #14]
 80064ba:	2b1e      	cmp	r3, #30
 80064bc:	d80c      	bhi.n	80064d8 <ZXB5210_angle+0xe8>
 80064be:	7bbb      	ldrb	r3, [r7, #14]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7fc fa61 	bl	8002988 <__aeabi_i2d>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	4610      	mov	r0, r2
 80064cc:	4619      	mov	r1, r3
 80064ce:	f7fc fd9d 	bl	800300c <__aeabi_d2uiz>
 80064d2:	4603      	mov	r3, r0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	e000      	b.n	80064da <ZXB5210_angle+0xea>
 80064d8:	231e      	movs	r3, #30
 80064da:	73bb      	strb	r3, [r7, #14]
			alpha_2 = alpha_2 > MAX_ALPHA_SPEED ? MAX_ALPHA_SPEED : alpha_2 ;
 80064dc:	7bfb      	ldrb	r3, [r7, #15]
 80064de:	2b1e      	cmp	r3, #30
 80064e0:	d80c      	bhi.n	80064fc <ZXB5210_angle+0x10c>
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	4618      	mov	r0, r3
 80064e6:	f7fc fa4f 	bl	8002988 <__aeabi_i2d>
 80064ea:	4602      	mov	r2, r0
 80064ec:	460b      	mov	r3, r1
 80064ee:	4610      	mov	r0, r2
 80064f0:	4619      	mov	r1, r3
 80064f2:	f7fc fd8b 	bl	800300c <__aeabi_d2uiz>
 80064f6:	4603      	mov	r3, r0
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	e000      	b.n	80064fe <ZXB5210_angle+0x10e>
 80064fc:	231e      	movs	r3, #30
 80064fe:	73fb      	strb	r3, [r7, #15]
			ZXB5210_speed_FWD(&MDriver1 , alpha_1);
 8006500:	7bbb      	ldrb	r3, [r7, #14]
 8006502:	4619      	mov	r1, r3
 8006504:	486d      	ldr	r0, [pc, #436]	@ (80066bc <ZXB5210_angle+0x2cc>)
 8006506:	f7ff fe59 	bl	80061bc <ZXB5210_speed_FWD>
			ZXB5210_speed_FWD(&MDriver2 , alpha_2);
 800650a:	7bfb      	ldrb	r3, [r7, #15]
 800650c:	4619      	mov	r1, r3
 800650e:	486c      	ldr	r0, [pc, #432]	@ (80066c0 <ZXB5210_angle+0x2d0>)
 8006510:	f7ff fe54 	bl	80061bc <ZXB5210_speed_FWD>
 8006514:	e0be      	b.n	8006694 <ZXB5210_angle+0x2a4>
		}
		else if(angle <=270){
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800651c:	dc59      	bgt.n	80065d2 <ZXB5210_angle+0x1e2>
			alpha_1 =  MAX_ALPHA_SPEED/180.0 * (angle -90) ;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	3b5a      	subs	r3, #90	@ 0x5a
 8006522:	4618      	mov	r0, r3
 8006524:	f7fc fa30 	bl	8002988 <__aeabi_i2d>
 8006528:	a35d      	add	r3, pc, #372	@ (adr r3, 80066a0 <ZXB5210_angle+0x2b0>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	f7fc fa95 	bl	8002a5c <__aeabi_dmul>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	4610      	mov	r0, r2
 8006538:	4619      	mov	r1, r3
 800653a:	f7fc fd67 	bl	800300c <__aeabi_d2uiz>
 800653e:	4603      	mov	r3, r0
 8006540:	73bb      	strb	r3, [r7, #14]
			alpha_2 = MAX_ALPHA_SPEED -  MAX_ALPHA_SPEED/180.0 * (angle - 90);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	3b5a      	subs	r3, #90	@ 0x5a
 8006546:	4618      	mov	r0, r3
 8006548:	f7fc fa1e 	bl	8002988 <__aeabi_i2d>
 800654c:	a354      	add	r3, pc, #336	@ (adr r3, 80066a0 <ZXB5210_angle+0x2b0>)
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	f7fc fa83 	bl	8002a5c <__aeabi_dmul>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	f04f 0000 	mov.w	r0, #0
 800655e:	4959      	ldr	r1, [pc, #356]	@ (80066c4 <ZXB5210_angle+0x2d4>)
 8006560:	f7fc f8c4 	bl	80026ec <__aeabi_dsub>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4610      	mov	r0, r2
 800656a:	4619      	mov	r1, r3
 800656c:	f7fc fd4e 	bl	800300c <__aeabi_d2uiz>
 8006570:	4603      	mov	r3, r0
 8006572:	73fb      	strb	r3, [r7, #15]

			alpha_1 = alpha_1 > MAX_ALPHA_SPEED ? MAX_ALPHA_SPEED : alpha_1;
 8006574:	7bbb      	ldrb	r3, [r7, #14]
 8006576:	2b1e      	cmp	r3, #30
 8006578:	d80c      	bhi.n	8006594 <ZXB5210_angle+0x1a4>
 800657a:	7bbb      	ldrb	r3, [r7, #14]
 800657c:	4618      	mov	r0, r3
 800657e:	f7fc fa03 	bl	8002988 <__aeabi_i2d>
 8006582:	4602      	mov	r2, r0
 8006584:	460b      	mov	r3, r1
 8006586:	4610      	mov	r0, r2
 8006588:	4619      	mov	r1, r3
 800658a:	f7fc fd3f 	bl	800300c <__aeabi_d2uiz>
 800658e:	4603      	mov	r3, r0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	e000      	b.n	8006596 <ZXB5210_angle+0x1a6>
 8006594:	231e      	movs	r3, #30
 8006596:	73bb      	strb	r3, [r7, #14]
			alpha_2 = alpha_2 > MAX_ALPHA_SPEED ? MAX_ALPHA_SPEED : alpha_2 ;
 8006598:	7bfb      	ldrb	r3, [r7, #15]
 800659a:	2b1e      	cmp	r3, #30
 800659c:	d80c      	bhi.n	80065b8 <ZXB5210_angle+0x1c8>
 800659e:	7bfb      	ldrb	r3, [r7, #15]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7fc f9f1 	bl	8002988 <__aeabi_i2d>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4610      	mov	r0, r2
 80065ac:	4619      	mov	r1, r3
 80065ae:	f7fc fd2d 	bl	800300c <__aeabi_d2uiz>
 80065b2:	4603      	mov	r3, r0
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	e000      	b.n	80065ba <ZXB5210_angle+0x1ca>
 80065b8:	231e      	movs	r3, #30
 80065ba:	73fb      	strb	r3, [r7, #15]
			ZXB5210_speed_REV(&MDriver1 , alpha_1);
 80065bc:	7bbb      	ldrb	r3, [r7, #14]
 80065be:	4619      	mov	r1, r3
 80065c0:	483e      	ldr	r0, [pc, #248]	@ (80066bc <ZXB5210_angle+0x2cc>)
 80065c2:	f7ff fe5b 	bl	800627c <ZXB5210_speed_REV>
			ZXB5210_speed_REV(&MDriver2 , alpha_2);
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
 80065c8:	4619      	mov	r1, r3
 80065ca:	483d      	ldr	r0, [pc, #244]	@ (80066c0 <ZXB5210_angle+0x2d0>)
 80065cc:	f7ff fe56 	bl	800627c <ZXB5210_speed_REV>
 80065d0:	e060      	b.n	8006694 <ZXB5210_angle+0x2a4>
		}
		else if(angle <=360){
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80065d8:	dc5c      	bgt.n	8006694 <ZXB5210_angle+0x2a4>
			alpha_2 = MAX_ALPHA_SPEED/180.0 * (angle-270);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7fc f9d1 	bl	8002988 <__aeabi_i2d>
 80065e6:	a32e      	add	r3, pc, #184	@ (adr r3, 80066a0 <ZXB5210_angle+0x2b0>)
 80065e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ec:	f7fc fa36 	bl	8002a5c <__aeabi_dmul>
 80065f0:	4602      	mov	r2, r0
 80065f2:	460b      	mov	r3, r1
 80065f4:	4610      	mov	r0, r2
 80065f6:	4619      	mov	r1, r3
 80065f8:	f7fc fd08 	bl	800300c <__aeabi_d2uiz>
 80065fc:	4603      	mov	r3, r0
 80065fe:	73fb      	strb	r3, [r7, #15]
			alpha_1 = MAX_ALPHA_SPEED -  MAX_ALPHA_SPEED/180.0 * (angle - 270);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8006606:	4618      	mov	r0, r3
 8006608:	f7fc f9be 	bl	8002988 <__aeabi_i2d>
 800660c:	a324      	add	r3, pc, #144	@ (adr r3, 80066a0 <ZXB5210_angle+0x2b0>)
 800660e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006612:	f7fc fa23 	bl	8002a5c <__aeabi_dmul>
 8006616:	4602      	mov	r2, r0
 8006618:	460b      	mov	r3, r1
 800661a:	f04f 0000 	mov.w	r0, #0
 800661e:	4929      	ldr	r1, [pc, #164]	@ (80066c4 <ZXB5210_angle+0x2d4>)
 8006620:	f7fc f864 	bl	80026ec <__aeabi_dsub>
 8006624:	4602      	mov	r2, r0
 8006626:	460b      	mov	r3, r1
 8006628:	4610      	mov	r0, r2
 800662a:	4619      	mov	r1, r3
 800662c:	f7fc fcee 	bl	800300c <__aeabi_d2uiz>
 8006630:	4603      	mov	r3, r0
 8006632:	73bb      	strb	r3, [r7, #14]

			alpha_1 = alpha_1 > MAX_ALPHA_SPEED ? MAX_ALPHA_SPEED : alpha_1;
 8006634:	7bbb      	ldrb	r3, [r7, #14]
 8006636:	2b1e      	cmp	r3, #30
 8006638:	d80c      	bhi.n	8006654 <ZXB5210_angle+0x264>
 800663a:	7bbb      	ldrb	r3, [r7, #14]
 800663c:	4618      	mov	r0, r3
 800663e:	f7fc f9a3 	bl	8002988 <__aeabi_i2d>
 8006642:	4602      	mov	r2, r0
 8006644:	460b      	mov	r3, r1
 8006646:	4610      	mov	r0, r2
 8006648:	4619      	mov	r1, r3
 800664a:	f7fc fcdf 	bl	800300c <__aeabi_d2uiz>
 800664e:	4603      	mov	r3, r0
 8006650:	b2db      	uxtb	r3, r3
 8006652:	e000      	b.n	8006656 <ZXB5210_angle+0x266>
 8006654:	231e      	movs	r3, #30
 8006656:	73bb      	strb	r3, [r7, #14]
			alpha_2 = alpha_2 > MAX_ALPHA_SPEED ? MAX_ALPHA_SPEED : alpha_2 ;
 8006658:	7bfb      	ldrb	r3, [r7, #15]
 800665a:	2b1e      	cmp	r3, #30
 800665c:	d80c      	bhi.n	8006678 <ZXB5210_angle+0x288>
 800665e:	7bfb      	ldrb	r3, [r7, #15]
 8006660:	4618      	mov	r0, r3
 8006662:	f7fc f991 	bl	8002988 <__aeabi_i2d>
 8006666:	4602      	mov	r2, r0
 8006668:	460b      	mov	r3, r1
 800666a:	4610      	mov	r0, r2
 800666c:	4619      	mov	r1, r3
 800666e:	f7fc fccd 	bl	800300c <__aeabi_d2uiz>
 8006672:	4603      	mov	r3, r0
 8006674:	b2db      	uxtb	r3, r3
 8006676:	e000      	b.n	800667a <ZXB5210_angle+0x28a>
 8006678:	231e      	movs	r3, #30
 800667a:	73fb      	strb	r3, [r7, #15]
			ZXB5210_speed_FWD(&MDriver1 , alpha_1);
 800667c:	7bbb      	ldrb	r3, [r7, #14]
 800667e:	4619      	mov	r1, r3
 8006680:	480e      	ldr	r0, [pc, #56]	@ (80066bc <ZXB5210_angle+0x2cc>)
 8006682:	f7ff fd9b 	bl	80061bc <ZXB5210_speed_FWD>
			ZXB5210_speed_FWD(&MDriver2 , alpha_2);
 8006686:	7bfb      	ldrb	r3, [r7, #15]
 8006688:	4619      	mov	r1, r3
 800668a:	480d      	ldr	r0, [pc, #52]	@ (80066c0 <ZXB5210_angle+0x2d0>)
 800668c:	f7ff fd96 	bl	80061bc <ZXB5210_speed_FWD>
 8006690:	e000      	b.n	8006694 <ZXB5210_angle+0x2a4>
	if(angle <0){return;}
 8006692:	bf00      	nop
		}
	}
#endif
}
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	f3af 8000 	nop.w
 80066a0:	55555555 	.word	0x55555555
 80066a4:	3fc55555 	.word	0x3fc55555
 80066a8:	200001b0 	.word	0x200001b0
 80066ac:	b60b60b7 	.word	0xb60b60b7
 80066b0:	20000138 	.word	0x20000138
 80066b4:	20007828 	.word	0x20007828
 80066b8:	402e0000 	.word	0x402e0000
 80066bc:	20000f84 	.word	0x20000f84
 80066c0:	20000f94 	.word	0x20000f94
 80066c4:	403e0000 	.word	0x403e0000

080066c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80066c8:	480d      	ldr	r0, [pc, #52]	@ (8006700 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80066ca:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80066cc:	f7fd feb2 	bl	8004434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80066d0:	480c      	ldr	r0, [pc, #48]	@ (8006704 <LoopForever+0x6>)
  ldr r1, =_edata
 80066d2:	490d      	ldr	r1, [pc, #52]	@ (8006708 <LoopForever+0xa>)
  ldr r2, =_sidata
 80066d4:	4a0d      	ldr	r2, [pc, #52]	@ (800670c <LoopForever+0xe>)
  movs r3, #0
 80066d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80066d8:	e002      	b.n	80066e0 <LoopCopyDataInit>

080066da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80066da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80066dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80066de:	3304      	adds	r3, #4

080066e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80066e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80066e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80066e4:	d3f9      	bcc.n	80066da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80066e6:	4a0a      	ldr	r2, [pc, #40]	@ (8006710 <LoopForever+0x12>)
  ldr r4, =_ebss
 80066e8:	4c0a      	ldr	r4, [pc, #40]	@ (8006714 <LoopForever+0x16>)
  movs r3, #0
 80066ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80066ec:	e001      	b.n	80066f2 <LoopFillZerobss>

080066ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80066ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80066f0:	3204      	adds	r2, #4

080066f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80066f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80066f4:	d3fb      	bcc.n	80066ee <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80066f6:	f013 fd63 	bl	801a1c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80066fa:	f7fd fb51 	bl	8003da0 <main>

080066fe <LoopForever>:

LoopForever:
    b LoopForever
 80066fe:	e7fe      	b.n	80066fe <LoopForever>
  ldr   r0, =_estack
 8006700:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006704:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006708:	2000051c 	.word	0x2000051c
  ldr r2, =_sidata
 800670c:	0801f290 	.word	0x0801f290
  ldr r2, =_sbss
 8006710:	2000051c 	.word	0x2000051c
  ldr r4, =_ebss
 8006714:	20007b38 	.word	0x20007b38

08006718 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006718:	e7fe      	b.n	8006718 <COMP1_2_3_IRQHandler>

0800671a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b082      	sub	sp, #8
 800671e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006720:	2300      	movs	r3, #0
 8006722:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006724:	2003      	movs	r0, #3
 8006726:	f001 ff44 	bl	80085b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800672a:	200f      	movs	r0, #15
 800672c:	f7fd fc82 	bl	8004034 <HAL_InitTick>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d002      	beq.n	800673c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	71fb      	strb	r3, [r7, #7]
 800673a:	e001      	b.n	8006740 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800673c:	f7fd fc52 	bl	8003fe4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006740:	79fb      	ldrb	r3, [r7, #7]

}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
	...

0800674c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006750:	4b05      	ldr	r3, [pc, #20]	@ (8006768 <HAL_IncTick+0x1c>)
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	4b05      	ldr	r3, [pc, #20]	@ (800676c <HAL_IncTick+0x20>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4413      	add	r3, r2
 800675a:	4a03      	ldr	r2, [pc, #12]	@ (8006768 <HAL_IncTick+0x1c>)
 800675c:	6013      	str	r3, [r2, #0]
}
 800675e:	bf00      	nop
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	20000fe8 	.word	0x20000fe8
 800676c:	20000140 	.word	0x20000140

08006770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006770:	b480      	push	{r7}
 8006772:	af00      	add	r7, sp, #0
  return uwTick;
 8006774:	4b03      	ldr	r3, [pc, #12]	@ (8006784 <HAL_GetTick+0x14>)
 8006776:	681b      	ldr	r3, [r3, #0]
}
 8006778:	4618      	mov	r0, r3
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	20000fe8 	.word	0x20000fe8

08006788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006790:	f7ff ffee 	bl	8006770 <HAL_GetTick>
 8006794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067a0:	d004      	beq.n	80067ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80067a2:	4b09      	ldr	r3, [pc, #36]	@ (80067c8 <HAL_Delay+0x40>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	4413      	add	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80067ac:	bf00      	nop
 80067ae:	f7ff ffdf 	bl	8006770 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	68fa      	ldr	r2, [r7, #12]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d8f7      	bhi.n	80067ae <HAL_Delay+0x26>
  {
  }
}
 80067be:	bf00      	nop
 80067c0:	bf00      	nop
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	20000140 	.word	0x20000140

080067cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	431a      	orrs	r2, r3
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	609a      	str	r2, [r3, #8]
}
 80067e6:	bf00      	nop
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr

080067f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	431a      	orrs	r2, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	609a      	str	r2, [r3, #8]
}
 800680c:	bf00      	nop
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
 8006840:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	3360      	adds	r3, #96	@ 0x60
 8006846:	461a      	mov	r2, r3
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	4413      	add	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <LL_ADC_SetOffset+0x44>)
 8006856:	4013      	ands	r3, r2
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800685e:	683a      	ldr	r2, [r7, #0]
 8006860:	430a      	orrs	r2, r1
 8006862:	4313      	orrs	r3, r2
 8006864:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800686c:	bf00      	nop
 800686e:	371c      	adds	r7, #28
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr
 8006878:	03fff000 	.word	0x03fff000

0800687c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	3360      	adds	r3, #96	@ 0x60
 800688a:	461a      	mov	r2, r3
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	4413      	add	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800689c:	4618      	mov	r0, r3
 800689e:	3714      	adds	r7, #20
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	3360      	adds	r3, #96	@ 0x60
 80068b8:	461a      	mov	r2, r3
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	431a      	orrs	r2, r3
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80068d2:	bf00      	nop
 80068d4:	371c      	adds	r7, #28
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80068de:	b480      	push	{r7}
 80068e0:	b087      	sub	sp, #28
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	60f8      	str	r0, [r7, #12]
 80068e6:	60b9      	str	r1, [r7, #8]
 80068e8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	3360      	adds	r3, #96	@ 0x60
 80068ee:	461a      	mov	r2, r3
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4413      	add	r3, r2
 80068f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	431a      	orrs	r2, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006908:	bf00      	nop
 800690a:	371c      	adds	r7, #28
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006914:	b480      	push	{r7}
 8006916:	b087      	sub	sp, #28
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	3360      	adds	r3, #96	@ 0x60
 8006924:	461a      	mov	r2, r3
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	431a      	orrs	r2, r3
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800693e:	bf00      	nop
 8006940:	371c      	adds	r7, #28
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
 8006952:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	431a      	orrs	r2, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	615a      	str	r2, [r3, #20]
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006980:	2b00      	cmp	r3, #0
 8006982:	d101      	bne.n	8006988 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006984:	2301      	movs	r3, #1
 8006986:	e000      	b.n	800698a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006996:	b480      	push	{r7}
 8006998:	b087      	sub	sp, #28
 800699a:	af00      	add	r7, sp, #0
 800699c:	60f8      	str	r0, [r7, #12]
 800699e:	60b9      	str	r1, [r7, #8]
 80069a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	3330      	adds	r3, #48	@ 0x30
 80069a6:	461a      	mov	r2, r3
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	0a1b      	lsrs	r3, r3, #8
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	f003 030c 	and.w	r3, r3, #12
 80069b2:	4413      	add	r3, r2
 80069b4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	f003 031f 	and.w	r3, r3, #31
 80069c0:	211f      	movs	r1, #31
 80069c2:	fa01 f303 	lsl.w	r3, r1, r3
 80069c6:	43db      	mvns	r3, r3
 80069c8:	401a      	ands	r2, r3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	0e9b      	lsrs	r3, r3, #26
 80069ce:	f003 011f 	and.w	r1, r3, #31
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f003 031f 	and.w	r3, r3, #31
 80069d8:	fa01 f303 	lsl.w	r3, r1, r3
 80069dc:	431a      	orrs	r2, r3
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b083      	sub	sp, #12
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069fa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006a02:	2301      	movs	r3, #1
 8006a04:	e000      	b.n	8006a08 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	3314      	adds	r3, #20
 8006a24:	461a      	mov	r2, r3
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	0e5b      	lsrs	r3, r3, #25
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	f003 0304 	and.w	r3, r3, #4
 8006a30:	4413      	add	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	0d1b      	lsrs	r3, r3, #20
 8006a3c:	f003 031f 	and.w	r3, r3, #31
 8006a40:	2107      	movs	r1, #7
 8006a42:	fa01 f303 	lsl.w	r3, r1, r3
 8006a46:	43db      	mvns	r3, r3
 8006a48:	401a      	ands	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	0d1b      	lsrs	r3, r3, #20
 8006a4e:	f003 031f 	and.w	r3, r3, #31
 8006a52:	6879      	ldr	r1, [r7, #4]
 8006a54:	fa01 f303 	lsl.w	r3, r1, r3
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006a5e:	bf00      	nop
 8006a60:	371c      	adds	r7, #28
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
	...

08006a6c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a84:	43db      	mvns	r3, r3
 8006a86:	401a      	ands	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f003 0318 	and.w	r3, r3, #24
 8006a8e:	4908      	ldr	r1, [pc, #32]	@ (8006ab0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006a90:	40d9      	lsrs	r1, r3
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	400b      	ands	r3, r1
 8006a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a9a:	431a      	orrs	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006aa2:	bf00      	nop
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	0007ffff 	.word	0x0007ffff

08006ab4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f003 031f 	and.w	r3, r3, #31
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	370c      	adds	r7, #12
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b083      	sub	sp, #12
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006afc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	6093      	str	r3, [r2, #8]
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b24:	d101      	bne.n	8006b2a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006b26:	2301      	movs	r3, #1
 8006b28:	e000      	b.n	8006b2c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006b48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006b4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b74:	d101      	bne.n	8006b7a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006b76:	2301      	movs	r3, #1
 8006b78:	e000      	b.n	8006b7c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006b9c:	f043 0201 	orr.w	r2, r3, #1
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006bc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006bc4:	f043 0202 	orr.w	r2, r3, #2
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d101      	bne.n	8006bf0 <LL_ADC_IsEnabled+0x18>
 8006bec:	2301      	movs	r3, #1
 8006bee:	e000      	b.n	8006bf2 <LL_ADC_IsEnabled+0x1a>
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006bfe:	b480      	push	{r7}
 8006c00:	b083      	sub	sp, #12
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d101      	bne.n	8006c16 <LL_ADC_IsDisableOngoing+0x18>
 8006c12:	2301      	movs	r3, #1
 8006c14:	e000      	b.n	8006c18 <LL_ADC_IsDisableOngoing+0x1a>
 8006c16:	2300      	movs	r3, #0
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006c38:	f043 0204 	orr.w	r2, r3, #4
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006c60:	f043 0210 	orr.w	r2, r3, #16
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d101      	bne.n	8006c8c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	370c      	adds	r7, #12
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr

08006c9a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006c9a:	b480      	push	{r7}
 8006c9c:	b083      	sub	sp, #12
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006caa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006cae:	f043 0220 	orr.w	r2, r3, #32
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b083      	sub	sp, #12
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f003 0308 	and.w	r3, r3, #8
 8006cd2:	2b08      	cmp	r3, #8
 8006cd4:	d101      	bne.n	8006cda <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e000      	b.n	8006cdc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006cda:	2300      	movs	r3, #0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006ce8:	b590      	push	{r4, r7, lr}
 8006cea:	b089      	sub	sp, #36	@ 0x24
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e167      	b.n	8006fd2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d109      	bne.n	8006d24 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f7fc fc11 	bl	8003538 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff fef1 	bl	8006b10 <LL_ADC_IsDeepPowerDownEnabled>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d004      	beq.n	8006d3e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7ff fed7 	bl	8006aec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4618      	mov	r0, r3
 8006d44:	f7ff ff0c 	bl	8006b60 <LL_ADC_IsInternalRegulatorEnabled>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d115      	bne.n	8006d7a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7ff fef0 	bl	8006b38 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d58:	4ba0      	ldr	r3, [pc, #640]	@ (8006fdc <HAL_ADC_Init+0x2f4>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	099b      	lsrs	r3, r3, #6
 8006d5e:	4aa0      	ldr	r2, [pc, #640]	@ (8006fe0 <HAL_ADC_Init+0x2f8>)
 8006d60:	fba2 2303 	umull	r2, r3, r2, r3
 8006d64:	099b      	lsrs	r3, r3, #6
 8006d66:	3301      	adds	r3, #1
 8006d68:	005b      	lsls	r3, r3, #1
 8006d6a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006d6c:	e002      	b.n	8006d74 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1f9      	bne.n	8006d6e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7ff feee 	bl	8006b60 <LL_ADC_IsInternalRegulatorEnabled>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10d      	bne.n	8006da6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d8e:	f043 0210 	orr.w	r2, r3, #16
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d9a:	f043 0201 	orr.w	r2, r3, #1
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7ff ff62 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 8006db0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f040 8100 	bne.w	8006fc0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f040 80fc 	bne.w	8006fc0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dcc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006dd0:	f043 0202 	orr.w	r2, r3, #2
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7ff fefb 	bl	8006bd8 <LL_ADC_IsEnabled>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d111      	bne.n	8006e0c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006de8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006dec:	f7ff fef4 	bl	8006bd8 <LL_ADC_IsEnabled>
 8006df0:	4604      	mov	r4, r0
 8006df2:	487c      	ldr	r0, [pc, #496]	@ (8006fe4 <HAL_ADC_Init+0x2fc>)
 8006df4:	f7ff fef0 	bl	8006bd8 <LL_ADC_IsEnabled>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	4323      	orrs	r3, r4
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d105      	bne.n	8006e0c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4619      	mov	r1, r3
 8006e06:	4878      	ldr	r0, [pc, #480]	@ (8006fe8 <HAL_ADC_Init+0x300>)
 8006e08:	f7ff fce0 	bl	80067cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	7f5b      	ldrb	r3, [r3, #29]
 8006e10:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e16:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006e1c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006e22:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e2a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d106      	bne.n	8006e48 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	045b      	lsls	r3, r3, #17
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d009      	beq.n	8006e64 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e54:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006e5e:	69ba      	ldr	r2, [r7, #24]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	4b60      	ldr	r3, [pc, #384]	@ (8006fec <HAL_ADC_Init+0x304>)
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	6812      	ldr	r2, [r2, #0]
 8006e72:	69b9      	ldr	r1, [r7, #24]
 8006e74:	430b      	orrs	r3, r1
 8006e76:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff ff15 	bl	8006cc2 <LL_ADC_INJ_IsConversionOngoing>
 8006e98:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d16d      	bne.n	8006f7c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d16a      	bne.n	8006f7c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006eaa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006eb2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ec2:	f023 0302 	bic.w	r3, r3, #2
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6812      	ldr	r2, [r2, #0]
 8006eca:	69b9      	ldr	r1, [r7, #24]
 8006ecc:	430b      	orrs	r3, r1
 8006ece:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d017      	beq.n	8006f08 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	691a      	ldr	r2, [r3, #16]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006ee6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006ef0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006ef4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	6911      	ldr	r1, [r2, #16]
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	6812      	ldr	r2, [r2, #0]
 8006f00:	430b      	orrs	r3, r1
 8006f02:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006f06:	e013      	b.n	8006f30 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	691a      	ldr	r2, [r3, #16]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006f16:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	6812      	ldr	r2, [r2, #0]
 8006f24:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006f28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006f2c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d118      	bne.n	8006f6c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006f44:	f023 0304 	bic.w	r3, r3, #4
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006f50:	4311      	orrs	r1, r2
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006f56:	4311      	orrs	r1, r2
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f5c:	430a      	orrs	r2, r1
 8006f5e:	431a      	orrs	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f042 0201 	orr.w	r2, r2, #1
 8006f68:	611a      	str	r2, [r3, #16]
 8006f6a:	e007      	b.n	8006f7c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	691a      	ldr	r2, [r3, #16]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 0201 	bic.w	r2, r2, #1
 8006f7a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	695b      	ldr	r3, [r3, #20]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d10c      	bne.n	8006f9e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f8a:	f023 010f 	bic.w	r1, r3, #15
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	1e5a      	subs	r2, r3, #1
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006f9c:	e007      	b.n	8006fae <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 020f 	bic.w	r2, r2, #15
 8006fac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fb2:	f023 0303 	bic.w	r3, r3, #3
 8006fb6:	f043 0201 	orr.w	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006fbe:	e007      	b.n	8006fd0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fc4:	f043 0210 	orr.w	r2, r3, #16
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006fd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3724      	adds	r7, #36	@ 0x24
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd90      	pop	{r4, r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	20000004 	.word	0x20000004
 8006fe0:	053e2d63 	.word	0x053e2d63
 8006fe4:	50000100 	.word	0x50000100
 8006fe8:	50000300 	.word	0x50000300
 8006fec:	fff04007 	.word	0xfff04007

08006ff0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b086      	sub	sp, #24
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ffc:	4851      	ldr	r0, [pc, #324]	@ (8007144 <HAL_ADC_Start_DMA+0x154>)
 8006ffe:	f7ff fd59 	bl	8006ab4 <LL_ADC_GetMultimode>
 8007002:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4618      	mov	r0, r3
 800700a:	f7ff fe33 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	f040 808f 	bne.w	8007134 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800701c:	2b01      	cmp	r3, #1
 800701e:	d101      	bne.n	8007024 <HAL_ADC_Start_DMA+0x34>
 8007020:	2302      	movs	r3, #2
 8007022:	e08a      	b.n	800713a <HAL_ADC_Start_DMA+0x14a>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d005      	beq.n	800703e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	2b05      	cmp	r3, #5
 8007036:	d002      	beq.n	800703e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	2b09      	cmp	r3, #9
 800703c:	d173      	bne.n	8007126 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800703e:	68f8      	ldr	r0, [r7, #12]
 8007040:	f000 ffd0 	bl	8007fe4 <ADC_Enable>
 8007044:	4603      	mov	r3, r0
 8007046:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007048:	7dfb      	ldrb	r3, [r7, #23]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d166      	bne.n	800711c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007052:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007056:	f023 0301 	bic.w	r3, r3, #1
 800705a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a38      	ldr	r2, [pc, #224]	@ (8007148 <HAL_ADC_Start_DMA+0x158>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d002      	beq.n	8007072 <HAL_ADC_Start_DMA+0x82>
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	e001      	b.n	8007076 <HAL_ADC_Start_DMA+0x86>
 8007072:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	6812      	ldr	r2, [r2, #0]
 800707a:	4293      	cmp	r3, r2
 800707c:	d002      	beq.n	8007084 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d105      	bne.n	8007090 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007088:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007094:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d006      	beq.n	80070aa <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a0:	f023 0206 	bic.w	r2, r3, #6
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	661a      	str	r2, [r3, #96]	@ 0x60
 80070a8:	e002      	b.n	80070b0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070b4:	4a25      	ldr	r2, [pc, #148]	@ (800714c <HAL_ADC_Start_DMA+0x15c>)
 80070b6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070bc:	4a24      	ldr	r2, [pc, #144]	@ (8007150 <HAL_ADC_Start_DMA+0x160>)
 80070be:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070c4:	4a23      	ldr	r2, [pc, #140]	@ (8007154 <HAL_ADC_Start_DMA+0x164>)
 80070c6:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	221c      	movs	r2, #28
 80070ce:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	685a      	ldr	r2, [r3, #4]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f042 0210 	orr.w	r2, r2, #16
 80070e6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68da      	ldr	r2, [r3, #12]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f042 0201 	orr.w	r2, r2, #1
 80070f6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	3340      	adds	r3, #64	@ 0x40
 8007102:	4619      	mov	r1, r3
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f001 fee4 	bl	8008ed4 <HAL_DMA_Start_IT>
 800710c:	4603      	mov	r3, r0
 800710e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4618      	mov	r0, r3
 8007116:	f7ff fd85 	bl	8006c24 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800711a:	e00d      	b.n	8007138 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8007124:	e008      	b.n	8007138 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8007132:	e001      	b.n	8007138 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007134:	2302      	movs	r3, #2
 8007136:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007138:	7dfb      	ldrb	r3, [r7, #23]
}
 800713a:	4618      	mov	r0, r3
 800713c:	3718      	adds	r7, #24
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	50000300 	.word	0x50000300
 8007148:	50000100 	.word	0x50000100
 800714c:	080081af 	.word	0x080081af
 8007150:	08008287 	.word	0x08008287
 8007154:	080082a3 	.word	0x080082a3

08007158 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007166:	2b01      	cmp	r3, #1
 8007168:	d101      	bne.n	800716e <HAL_ADC_Stop_DMA+0x16>
 800716a:	2302      	movs	r3, #2
 800716c:	e051      	b.n	8007212 <HAL_ADC_Stop_DMA+0xba>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007176:	2103      	movs	r1, #3
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 fe77 	bl	8007e6c <ADC_ConversionStop>
 800717e:	4603      	mov	r3, r0
 8007180:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007182:	7bfb      	ldrb	r3, [r7, #15]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d13f      	bne.n	8007208 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68da      	ldr	r2, [r3, #12]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f022 0201 	bic.w	r2, r2, #1
 8007196:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800719c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d10f      	bne.n	80071c6 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071aa:	4618      	mov	r0, r3
 80071ac:	f001 ff0d 	bl	8008fca <HAL_DMA_Abort>
 80071b0:	4603      	mov	r3, r0
 80071b2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80071b4:	7bfb      	ldrb	r3, [r7, #15]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d005      	beq.n	80071c6 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685a      	ldr	r2, [r3, #4]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f022 0210 	bic.w	r2, r2, #16
 80071d4:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80071d6:	7bfb      	ldrb	r3, [r7, #15]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d105      	bne.n	80071e8 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 ff87 	bl	80080f0 <ADC_Disable>
 80071e2:	4603      	mov	r3, r0
 80071e4:	73fb      	strb	r3, [r7, #15]
 80071e6:	e002      	b.n	80071ee <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 ff81 	bl	80080f0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80071ee:	7bfb      	ldrb	r3, [r7, #15]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d109      	bne.n	8007208 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80071fc:	f023 0301 	bic.w	r3, r3, #1
 8007200:	f043 0201 	orr.w	r2, r3, #1
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007210:	7bfb      	ldrb	r3, [r7, #15]
}
 8007212:	4618      	mov	r0, r3
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b08a      	sub	sp, #40	@ 0x28
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8007224:	2300      	movs	r3, #0
 8007226:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007238:	4883      	ldr	r0, [pc, #524]	@ (8007448 <HAL_ADC_IRQHandler+0x22c>)
 800723a:	f7ff fc3b 	bl	8006ab4 <LL_ADC_GetMultimode>
 800723e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	f003 0302 	and.w	r3, r3, #2
 8007246:	2b00      	cmp	r3, #0
 8007248:	d017      	beq.n	800727a <HAL_ADC_IRQHandler+0x5e>
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	f003 0302 	and.w	r3, r3, #2
 8007250:	2b00      	cmp	r3, #0
 8007252:	d012      	beq.n	800727a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007258:	f003 0310 	and.w	r3, r3, #16
 800725c:	2b00      	cmp	r3, #0
 800725e:	d105      	bne.n	800726c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007264:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f001 f8e9 	bl	8008444 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2202      	movs	r2, #2
 8007278:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <HAL_ADC_IRQHandler+0x72>
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	f003 0304 	and.w	r3, r3, #4
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10a      	bne.n	80072a4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 8085 	beq.w	80073a4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800729a:	69bb      	ldr	r3, [r7, #24]
 800729c:	f003 0308 	and.w	r3, r3, #8
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d07f      	beq.n	80073a4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072a8:	f003 0310 	and.w	r3, r3, #16
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d105      	bne.n	80072bc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff fb55 	bl	8006970 <LL_ADC_REG_IsTriggerSourceSWStart>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d064      	beq.n	8007396 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a5e      	ldr	r2, [pc, #376]	@ (800744c <HAL_ADC_IRQHandler+0x230>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d002      	beq.n	80072dc <HAL_ADC_IRQHandler+0xc0>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	e001      	b.n	80072e0 <HAL_ADC_IRQHandler+0xc4>
 80072dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	6812      	ldr	r2, [r2, #0]
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d008      	beq.n	80072fa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d005      	beq.n	80072fa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2b05      	cmp	r3, #5
 80072f2:	d002      	beq.n	80072fa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	2b09      	cmp	r3, #9
 80072f8:	d104      	bne.n	8007304 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	623b      	str	r3, [r7, #32]
 8007302:	e00d      	b.n	8007320 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a50      	ldr	r2, [pc, #320]	@ (800744c <HAL_ADC_IRQHandler+0x230>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d002      	beq.n	8007314 <HAL_ADC_IRQHandler+0xf8>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	e001      	b.n	8007318 <HAL_ADC_IRQHandler+0xfc>
 8007314:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007318:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d135      	bne.n	8007396 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0308 	and.w	r3, r3, #8
 8007334:	2b08      	cmp	r3, #8
 8007336:	d12e      	bne.n	8007396 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4618      	mov	r0, r3
 800733e:	f7ff fc99 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d11a      	bne.n	800737e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685a      	ldr	r2, [r3, #4]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 020c 	bic.w	r2, r2, #12
 8007356:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800735c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007368:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d112      	bne.n	8007396 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007374:	f043 0201 	orr.w	r2, r3, #1
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800737c:	e00b      	b.n	8007396 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007382:	f043 0210 	orr.w	r2, r3, #16
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800738e:	f043 0201 	orr.w	r2, r3, #1
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f010 f8a8 	bl	80174ec <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	220c      	movs	r2, #12
 80073a2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	f003 0320 	and.w	r3, r3, #32
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d004      	beq.n	80073b8 <HAL_ADC_IRQHandler+0x19c>
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	f003 0320 	and.w	r3, r3, #32
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d10b      	bne.n	80073d0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 809e 	beq.w	8007500 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f000 8098 	beq.w	8007500 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073d4:	f003 0310 	and.w	r3, r3, #16
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d105      	bne.n	80073e8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073e0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7ff fafe 	bl	80069ee <LL_ADC_INJ_IsTriggerSourceSWStart>
 80073f2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7ff fab9 	bl	8006970 <LL_ADC_REG_IsTriggerSourceSWStart>
 80073fe:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a11      	ldr	r2, [pc, #68]	@ (800744c <HAL_ADC_IRQHandler+0x230>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d002      	beq.n	8007410 <HAL_ADC_IRQHandler+0x1f4>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	e001      	b.n	8007414 <HAL_ADC_IRQHandler+0x1f8>
 8007410:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	6812      	ldr	r2, [r2, #0]
 8007418:	4293      	cmp	r3, r2
 800741a:	d008      	beq.n	800742e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d005      	beq.n	800742e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2b06      	cmp	r3, #6
 8007426:	d002      	beq.n	800742e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	2b07      	cmp	r3, #7
 800742c:	d104      	bne.n	8007438 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	623b      	str	r3, [r7, #32]
 8007436:	e011      	b.n	800745c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a03      	ldr	r2, [pc, #12]	@ (800744c <HAL_ADC_IRQHandler+0x230>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d006      	beq.n	8007450 <HAL_ADC_IRQHandler+0x234>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	e005      	b.n	8007454 <HAL_ADC_IRQHandler+0x238>
 8007448:	50000300 	.word	0x50000300
 800744c:	50000100 	.word	0x50000100
 8007450:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007454:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d047      	beq.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8007462:	6a3b      	ldr	r3, [r7, #32]
 8007464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d007      	beq.n	800747c <HAL_ADC_IRQHandler+0x260>
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d03f      	beq.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8007472:	6a3b      	ldr	r3, [r7, #32]
 8007474:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8007478:	2b00      	cmp	r3, #0
 800747a:	d13a      	bne.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007486:	2b40      	cmp	r3, #64	@ 0x40
 8007488:	d133      	bne.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d12e      	bne.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4618      	mov	r0, r3
 800749a:	f7ff fc12 	bl	8006cc2 <LL_ADC_INJ_IsConversionOngoing>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d11a      	bne.n	80074da <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685a      	ldr	r2, [r3, #4]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80074b2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d112      	bne.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074d0:	f043 0201 	orr.w	r2, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80074d8:	e00b      	b.n	80074f2 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074de:	f043 0210 	orr.w	r2, r3, #16
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ea:	f043 0201 	orr.w	r2, r3, #1
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 ff7e 	bl	80083f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2260      	movs	r2, #96	@ 0x60
 80074fe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007506:	2b00      	cmp	r3, #0
 8007508:	d011      	beq.n	800752e <HAL_ADC_IRQHandler+0x312>
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00c      	beq.n	800752e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007518:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 f89f 	bl	8007664 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2280      	movs	r2, #128	@ 0x80
 800752c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007534:	2b00      	cmp	r3, #0
 8007536:	d012      	beq.n	800755e <HAL_ADC_IRQHandler+0x342>
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00d      	beq.n	800755e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007546:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 ff64 	bl	800841c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800755c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800755e:	69fb      	ldr	r3, [r7, #28]
 8007560:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007564:	2b00      	cmp	r3, #0
 8007566:	d012      	beq.n	800758e <HAL_ADC_IRQHandler+0x372>
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00d      	beq.n	800758e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007576:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 ff56 	bl	8008430 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800758c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	f003 0310 	and.w	r3, r3, #16
 8007594:	2b00      	cmp	r3, #0
 8007596:	d036      	beq.n	8007606 <HAL_ADC_IRQHandler+0x3ea>
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	f003 0310 	and.w	r3, r3, #16
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d031      	beq.n	8007606 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d102      	bne.n	80075b0 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80075aa:	2301      	movs	r3, #1
 80075ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80075ae:	e014      	b.n	80075da <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d008      	beq.n	80075c8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80075b6:	4825      	ldr	r0, [pc, #148]	@ (800764c <HAL_ADC_IRQHandler+0x430>)
 80075b8:	f7ff fa8a 	bl	8006ad0 <LL_ADC_GetMultiDMATransfer>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00b      	beq.n	80075da <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80075c2:	2301      	movs	r3, #1
 80075c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80075c6:	e008      	b.n	80075da <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80075d6:	2301      	movs	r3, #1
 80075d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80075da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d10e      	bne.n	80075fe <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075e4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075f0:	f043 0202 	orr.w	r2, r3, #2
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f83d 	bl	8007678 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	2210      	movs	r2, #16
 8007604:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800760c:	2b00      	cmp	r3, #0
 800760e:	d018      	beq.n	8007642 <HAL_ADC_IRQHandler+0x426>
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007616:	2b00      	cmp	r3, #0
 8007618:	d013      	beq.n	8007642 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800761e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800762a:	f043 0208 	orr.w	r2, r3, #8
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800763a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fee3 	bl	8008408 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8007642:	bf00      	nop
 8007644:	3728      	adds	r7, #40	@ 0x28
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	50000300 	.word	0x50000300

08007650 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b0b6      	sub	sp, #216	@ 0xd8
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800769c:	2300      	movs	r3, #0
 800769e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d101      	bne.n	80076ae <HAL_ADC_ConfigChannel+0x22>
 80076aa:	2302      	movs	r3, #2
 80076ac:	e3c8      	b.n	8007e40 <HAL_ADC_ConfigChannel+0x7b4>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7ff fada 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f040 83ad 	bne.w	8007e22 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6818      	ldr	r0, [r3, #0]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	6859      	ldr	r1, [r3, #4]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	461a      	mov	r2, r3
 80076d6:	f7ff f95e 	bl	8006996 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4618      	mov	r0, r3
 80076e0:	f7ff fac8 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 80076e4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7ff fae8 	bl	8006cc2 <LL_ADC_INJ_IsConversionOngoing>
 80076f2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80076f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f040 81d9 	bne.w	8007ab2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007700:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007704:	2b00      	cmp	r3, #0
 8007706:	f040 81d4 	bne.w	8007ab2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007712:	d10f      	bne.n	8007734 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6818      	ldr	r0, [r3, #0]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2200      	movs	r2, #0
 800771e:	4619      	mov	r1, r3
 8007720:	f7ff f978 	bl	8006a14 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800772c:	4618      	mov	r0, r3
 800772e:	f7ff f90c 	bl	800694a <LL_ADC_SetSamplingTimeCommonConfig>
 8007732:	e00e      	b.n	8007752 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6818      	ldr	r0, [r3, #0]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	6819      	ldr	r1, [r3, #0]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	461a      	mov	r2, r3
 8007742:	f7ff f967 	bl	8006a14 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2100      	movs	r1, #0
 800774c:	4618      	mov	r0, r3
 800774e:	f7ff f8fc 	bl	800694a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	695a      	ldr	r2, [r3, #20]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	08db      	lsrs	r3, r3, #3
 800775e:	f003 0303 	and.w	r3, r3, #3
 8007762:	005b      	lsls	r3, r3, #1
 8007764:	fa02 f303 	lsl.w	r3, r2, r3
 8007768:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d022      	beq.n	80077ba <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6818      	ldr	r0, [r3, #0]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	6919      	ldr	r1, [r3, #16]
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007784:	f7ff f856 	bl	8006834 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6818      	ldr	r0, [r3, #0]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	6919      	ldr	r1, [r3, #16]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	461a      	mov	r2, r3
 8007796:	f7ff f8a2 	bl	80068de <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6818      	ldr	r0, [r3, #0]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d102      	bne.n	80077b0 <HAL_ADC_ConfigChannel+0x124>
 80077aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077ae:	e000      	b.n	80077b2 <HAL_ADC_ConfigChannel+0x126>
 80077b0:	2300      	movs	r3, #0
 80077b2:	461a      	mov	r2, r3
 80077b4:	f7ff f8ae 	bl	8006914 <LL_ADC_SetOffsetSaturation>
 80077b8:	e17b      	b.n	8007ab2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2100      	movs	r1, #0
 80077c0:	4618      	mov	r0, r3
 80077c2:	f7ff f85b 	bl	800687c <LL_ADC_GetOffsetChannel>
 80077c6:	4603      	mov	r3, r0
 80077c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10a      	bne.n	80077e6 <HAL_ADC_ConfigChannel+0x15a>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2100      	movs	r1, #0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7ff f850 	bl	800687c <LL_ADC_GetOffsetChannel>
 80077dc:	4603      	mov	r3, r0
 80077de:	0e9b      	lsrs	r3, r3, #26
 80077e0:	f003 021f 	and.w	r2, r3, #31
 80077e4:	e01e      	b.n	8007824 <HAL_ADC_ConfigChannel+0x198>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2100      	movs	r1, #0
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7ff f845 	bl	800687c <LL_ADC_GetOffsetChannel>
 80077f2:	4603      	mov	r3, r0
 80077f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80077fc:	fa93 f3a3 	rbit	r3, r3
 8007800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007804:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007808:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800780c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8007814:	2320      	movs	r3, #32
 8007816:	e004      	b.n	8007822 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007818:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800781c:	fab3 f383 	clz	r3, r3
 8007820:	b2db      	uxtb	r3, r3
 8007822:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800782c:	2b00      	cmp	r3, #0
 800782e:	d105      	bne.n	800783c <HAL_ADC_ConfigChannel+0x1b0>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	0e9b      	lsrs	r3, r3, #26
 8007836:	f003 031f 	and.w	r3, r3, #31
 800783a:	e018      	b.n	800786e <HAL_ADC_ConfigChannel+0x1e2>
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007844:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007848:	fa93 f3a3 	rbit	r3, r3
 800784c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007850:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007854:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007858:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800785c:	2b00      	cmp	r3, #0
 800785e:	d101      	bne.n	8007864 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007860:	2320      	movs	r3, #32
 8007862:	e004      	b.n	800786e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8007864:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007868:	fab3 f383 	clz	r3, r3
 800786c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800786e:	429a      	cmp	r2, r3
 8007870:	d106      	bne.n	8007880 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2200      	movs	r2, #0
 8007878:	2100      	movs	r1, #0
 800787a:	4618      	mov	r0, r3
 800787c:	f7ff f814 	bl	80068a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2101      	movs	r1, #1
 8007886:	4618      	mov	r0, r3
 8007888:	f7fe fff8 	bl	800687c <LL_ADC_GetOffsetChannel>
 800788c:	4603      	mov	r3, r0
 800788e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10a      	bne.n	80078ac <HAL_ADC_ConfigChannel+0x220>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2101      	movs	r1, #1
 800789c:	4618      	mov	r0, r3
 800789e:	f7fe ffed 	bl	800687c <LL_ADC_GetOffsetChannel>
 80078a2:	4603      	mov	r3, r0
 80078a4:	0e9b      	lsrs	r3, r3, #26
 80078a6:	f003 021f 	and.w	r2, r3, #31
 80078aa:	e01e      	b.n	80078ea <HAL_ADC_ConfigChannel+0x25e>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2101      	movs	r1, #1
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe ffe2 	bl	800687c <LL_ADC_GetOffsetChannel>
 80078b8:	4603      	mov	r3, r0
 80078ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078c2:	fa93 f3a3 	rbit	r3, r3
 80078c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80078ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80078d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80078da:	2320      	movs	r3, #32
 80078dc:	e004      	b.n	80078e8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80078de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078e2:	fab3 f383 	clz	r3, r3
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d105      	bne.n	8007902 <HAL_ADC_ConfigChannel+0x276>
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	0e9b      	lsrs	r3, r3, #26
 80078fc:	f003 031f 	and.w	r3, r3, #31
 8007900:	e018      	b.n	8007934 <HAL_ADC_ConfigChannel+0x2a8>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800790a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800790e:	fa93 f3a3 	rbit	r3, r3
 8007912:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007916:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800791a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800791e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007922:	2b00      	cmp	r3, #0
 8007924:	d101      	bne.n	800792a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8007926:	2320      	movs	r3, #32
 8007928:	e004      	b.n	8007934 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800792a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800792e:	fab3 f383 	clz	r3, r3
 8007932:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007934:	429a      	cmp	r2, r3
 8007936:	d106      	bne.n	8007946 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2200      	movs	r2, #0
 800793e:	2101      	movs	r1, #1
 8007940:	4618      	mov	r0, r3
 8007942:	f7fe ffb1 	bl	80068a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2102      	movs	r1, #2
 800794c:	4618      	mov	r0, r3
 800794e:	f7fe ff95 	bl	800687c <LL_ADC_GetOffsetChannel>
 8007952:	4603      	mov	r3, r0
 8007954:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10a      	bne.n	8007972 <HAL_ADC_ConfigChannel+0x2e6>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2102      	movs	r1, #2
 8007962:	4618      	mov	r0, r3
 8007964:	f7fe ff8a 	bl	800687c <LL_ADC_GetOffsetChannel>
 8007968:	4603      	mov	r3, r0
 800796a:	0e9b      	lsrs	r3, r3, #26
 800796c:	f003 021f 	and.w	r2, r3, #31
 8007970:	e01e      	b.n	80079b0 <HAL_ADC_ConfigChannel+0x324>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2102      	movs	r1, #2
 8007978:	4618      	mov	r0, r3
 800797a:	f7fe ff7f 	bl	800687c <LL_ADC_GetOffsetChannel>
 800797e:	4603      	mov	r3, r0
 8007980:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007984:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007988:	fa93 f3a3 	rbit	r3, r3
 800798c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007990:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007994:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007998:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80079a0:	2320      	movs	r3, #32
 80079a2:	e004      	b.n	80079ae <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80079a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80079a8:	fab3 f383 	clz	r3, r3
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d105      	bne.n	80079c8 <HAL_ADC_ConfigChannel+0x33c>
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	0e9b      	lsrs	r3, r3, #26
 80079c2:	f003 031f 	and.w	r3, r3, #31
 80079c6:	e016      	b.n	80079f6 <HAL_ADC_ConfigChannel+0x36a>
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80079d4:	fa93 f3a3 	rbit	r3, r3
 80079d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80079da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80079dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80079e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d101      	bne.n	80079ec <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80079e8:	2320      	movs	r3, #32
 80079ea:	e004      	b.n	80079f6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80079ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079f0:	fab3 f383 	clz	r3, r3
 80079f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d106      	bne.n	8007a08 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2200      	movs	r2, #0
 8007a00:	2102      	movs	r1, #2
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7fe ff50 	bl	80068a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2103      	movs	r1, #3
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fe ff34 	bl	800687c <LL_ADC_GetOffsetChannel>
 8007a14:	4603      	mov	r3, r0
 8007a16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d10a      	bne.n	8007a34 <HAL_ADC_ConfigChannel+0x3a8>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2103      	movs	r1, #3
 8007a24:	4618      	mov	r0, r3
 8007a26:	f7fe ff29 	bl	800687c <LL_ADC_GetOffsetChannel>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	0e9b      	lsrs	r3, r3, #26
 8007a2e:	f003 021f 	and.w	r2, r3, #31
 8007a32:	e017      	b.n	8007a64 <HAL_ADC_ConfigChannel+0x3d8>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2103      	movs	r1, #3
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7fe ff1e 	bl	800687c <LL_ADC_GetOffsetChannel>
 8007a40:	4603      	mov	r3, r0
 8007a42:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a46:	fa93 f3a3 	rbit	r3, r3
 8007a4a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007a4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a4e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007a50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8007a56:	2320      	movs	r3, #32
 8007a58:	e003      	b.n	8007a62 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8007a5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a5c:	fab3 f383 	clz	r3, r3
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d105      	bne.n	8007a7c <HAL_ADC_ConfigChannel+0x3f0>
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	0e9b      	lsrs	r3, r3, #26
 8007a76:	f003 031f 	and.w	r3, r3, #31
 8007a7a:	e011      	b.n	8007aa0 <HAL_ADC_ConfigChannel+0x414>
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a84:	fa93 f3a3 	rbit	r3, r3
 8007a88:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007a8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d101      	bne.n	8007a98 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8007a94:	2320      	movs	r3, #32
 8007a96:	e003      	b.n	8007aa0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a9a:	fab3 f383 	clz	r3, r3
 8007a9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d106      	bne.n	8007ab2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	2103      	movs	r1, #3
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7fe fefb 	bl	80068a8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7ff f88e 	bl	8006bd8 <LL_ADC_IsEnabled>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f040 8140 	bne.w	8007d44 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6818      	ldr	r0, [r3, #0]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	6819      	ldr	r1, [r3, #0]
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	f7fe ffcb 	bl	8006a6c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	4a8f      	ldr	r2, [pc, #572]	@ (8007d18 <HAL_ADC_ConfigChannel+0x68c>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	f040 8131 	bne.w	8007d44 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d10b      	bne.n	8007b0a <HAL_ADC_ConfigChannel+0x47e>
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	0e9b      	lsrs	r3, r3, #26
 8007af8:	3301      	adds	r3, #1
 8007afa:	f003 031f 	and.w	r3, r3, #31
 8007afe:	2b09      	cmp	r3, #9
 8007b00:	bf94      	ite	ls
 8007b02:	2301      	movls	r3, #1
 8007b04:	2300      	movhi	r3, #0
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	e019      	b.n	8007b3e <HAL_ADC_ConfigChannel+0x4b2>
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b12:	fa93 f3a3 	rbit	r3, r3
 8007b16:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007b18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b1a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007b1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8007b22:	2320      	movs	r3, #32
 8007b24:	e003      	b.n	8007b2e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8007b26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b28:	fab3 f383 	clz	r3, r3
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	3301      	adds	r3, #1
 8007b30:	f003 031f 	and.w	r3, r3, #31
 8007b34:	2b09      	cmp	r3, #9
 8007b36:	bf94      	ite	ls
 8007b38:	2301      	movls	r3, #1
 8007b3a:	2300      	movhi	r3, #0
 8007b3c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d079      	beq.n	8007c36 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d107      	bne.n	8007b5e <HAL_ADC_ConfigChannel+0x4d2>
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	0e9b      	lsrs	r3, r3, #26
 8007b54:	3301      	adds	r3, #1
 8007b56:	069b      	lsls	r3, r3, #26
 8007b58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007b5c:	e015      	b.n	8007b8a <HAL_ADC_ConfigChannel+0x4fe>
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b66:	fa93 f3a3 	rbit	r3, r3
 8007b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007b6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b6e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d101      	bne.n	8007b7a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8007b76:	2320      	movs	r3, #32
 8007b78:	e003      	b.n	8007b82 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8007b7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b7c:	fab3 f383 	clz	r3, r3
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	3301      	adds	r3, #1
 8007b84:	069b      	lsls	r3, r3, #26
 8007b86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d109      	bne.n	8007baa <HAL_ADC_ConfigChannel+0x51e>
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	0e9b      	lsrs	r3, r3, #26
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	f003 031f 	and.w	r3, r3, #31
 8007ba2:	2101      	movs	r1, #1
 8007ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba8:	e017      	b.n	8007bda <HAL_ADC_ConfigChannel+0x54e>
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bb2:	fa93 f3a3 	rbit	r3, r3
 8007bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8007bc2:	2320      	movs	r3, #32
 8007bc4:	e003      	b.n	8007bce <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8007bc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bc8:	fab3 f383 	clz	r3, r3
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	3301      	adds	r3, #1
 8007bd0:	f003 031f 	and.w	r3, r3, #31
 8007bd4:	2101      	movs	r1, #1
 8007bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bda:	ea42 0103 	orr.w	r1, r2, r3
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10a      	bne.n	8007c00 <HAL_ADC_ConfigChannel+0x574>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	0e9b      	lsrs	r3, r3, #26
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	f003 021f 	and.w	r2, r3, #31
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	4413      	add	r3, r2
 8007bfc:	051b      	lsls	r3, r3, #20
 8007bfe:	e018      	b.n	8007c32 <HAL_ADC_ConfigChannel+0x5a6>
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c08:	fa93 f3a3 	rbit	r3, r3
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8007c18:	2320      	movs	r3, #32
 8007c1a:	e003      	b.n	8007c24 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8007c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c1e:	fab3 f383 	clz	r3, r3
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	3301      	adds	r3, #1
 8007c26:	f003 021f 	and.w	r2, r3, #31
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	4413      	add	r3, r2
 8007c30:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007c32:	430b      	orrs	r3, r1
 8007c34:	e081      	b.n	8007d3a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d107      	bne.n	8007c52 <HAL_ADC_ConfigChannel+0x5c6>
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	0e9b      	lsrs	r3, r3, #26
 8007c48:	3301      	adds	r3, #1
 8007c4a:	069b      	lsls	r3, r3, #26
 8007c4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007c50:	e015      	b.n	8007c7e <HAL_ADC_ConfigChannel+0x5f2>
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c5a:	fa93 f3a3 	rbit	r3, r3
 8007c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c62:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8007c6a:	2320      	movs	r3, #32
 8007c6c:	e003      	b.n	8007c76 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c70:	fab3 f383 	clz	r3, r3
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	3301      	adds	r3, #1
 8007c78:	069b      	lsls	r3, r3, #26
 8007c7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d109      	bne.n	8007c9e <HAL_ADC_ConfigChannel+0x612>
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	0e9b      	lsrs	r3, r3, #26
 8007c90:	3301      	adds	r3, #1
 8007c92:	f003 031f 	and.w	r3, r3, #31
 8007c96:	2101      	movs	r1, #1
 8007c98:	fa01 f303 	lsl.w	r3, r1, r3
 8007c9c:	e017      	b.n	8007cce <HAL_ADC_ConfigChannel+0x642>
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ca4:	6a3b      	ldr	r3, [r7, #32]
 8007ca6:	fa93 f3a3 	rbit	r3, r3
 8007caa:	61fb      	str	r3, [r7, #28]
  return result;
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d101      	bne.n	8007cba <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8007cb6:	2320      	movs	r3, #32
 8007cb8:	e003      	b.n	8007cc2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8007cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cbc:	fab3 f383 	clz	r3, r3
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	f003 031f 	and.w	r3, r3, #31
 8007cc8:	2101      	movs	r1, #1
 8007cca:	fa01 f303 	lsl.w	r3, r1, r3
 8007cce:	ea42 0103 	orr.w	r1, r2, r3
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10d      	bne.n	8007cfa <HAL_ADC_ConfigChannel+0x66e>
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	0e9b      	lsrs	r3, r3, #26
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	f003 021f 	and.w	r2, r3, #31
 8007cea:	4613      	mov	r3, r2
 8007cec:	005b      	lsls	r3, r3, #1
 8007cee:	4413      	add	r3, r2
 8007cf0:	3b1e      	subs	r3, #30
 8007cf2:	051b      	lsls	r3, r3, #20
 8007cf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007cf8:	e01e      	b.n	8007d38 <HAL_ADC_ConfigChannel+0x6ac>
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	fa93 f3a3 	rbit	r3, r3
 8007d06:	613b      	str	r3, [r7, #16]
  return result;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d104      	bne.n	8007d1c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8007d12:	2320      	movs	r3, #32
 8007d14:	e006      	b.n	8007d24 <HAL_ADC_ConfigChannel+0x698>
 8007d16:	bf00      	nop
 8007d18:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	fab3 f383 	clz	r3, r3
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	3301      	adds	r3, #1
 8007d26:	f003 021f 	and.w	r2, r3, #31
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	005b      	lsls	r3, r3, #1
 8007d2e:	4413      	add	r3, r2
 8007d30:	3b1e      	subs	r3, #30
 8007d32:	051b      	lsls	r3, r3, #20
 8007d34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007d38:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007d3a:	683a      	ldr	r2, [r7, #0]
 8007d3c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007d3e:	4619      	mov	r1, r3
 8007d40:	f7fe fe68 	bl	8006a14 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	4b3f      	ldr	r3, [pc, #252]	@ (8007e48 <HAL_ADC_ConfigChannel+0x7bc>)
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d071      	beq.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007d50:	483e      	ldr	r0, [pc, #248]	@ (8007e4c <HAL_ADC_ConfigChannel+0x7c0>)
 8007d52:	f7fe fd61 	bl	8006818 <LL_ADC_GetCommonPathInternalCh>
 8007d56:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a3c      	ldr	r2, [pc, #240]	@ (8007e50 <HAL_ADC_ConfigChannel+0x7c4>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d004      	beq.n	8007d6e <HAL_ADC_ConfigChannel+0x6e2>
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a3a      	ldr	r2, [pc, #232]	@ (8007e54 <HAL_ADC_ConfigChannel+0x7c8>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d127      	bne.n	8007dbe <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007d6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d121      	bne.n	8007dbe <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d82:	d157      	bne.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	482f      	ldr	r0, [pc, #188]	@ (8007e4c <HAL_ADC_ConfigChannel+0x7c0>)
 8007d90:	f7fe fd2f 	bl	80067f2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007d94:	4b30      	ldr	r3, [pc, #192]	@ (8007e58 <HAL_ADC_ConfigChannel+0x7cc>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	099b      	lsrs	r3, r3, #6
 8007d9a:	4a30      	ldr	r2, [pc, #192]	@ (8007e5c <HAL_ADC_ConfigChannel+0x7d0>)
 8007d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007da0:	099b      	lsrs	r3, r3, #6
 8007da2:	1c5a      	adds	r2, r3, #1
 8007da4:	4613      	mov	r3, r2
 8007da6:	005b      	lsls	r3, r3, #1
 8007da8:	4413      	add	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007dae:	e002      	b.n	8007db6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	3b01      	subs	r3, #1
 8007db4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1f9      	bne.n	8007db0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007dbc:	e03a      	b.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a27      	ldr	r2, [pc, #156]	@ (8007e60 <HAL_ADC_ConfigChannel+0x7d4>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d113      	bne.n	8007df0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007dc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007dcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10d      	bne.n	8007df0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a22      	ldr	r2, [pc, #136]	@ (8007e64 <HAL_ADC_ConfigChannel+0x7d8>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d02a      	beq.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007dde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007de2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007de6:	4619      	mov	r1, r3
 8007de8:	4818      	ldr	r0, [pc, #96]	@ (8007e4c <HAL_ADC_ConfigChannel+0x7c0>)
 8007dea:	f7fe fd02 	bl	80067f2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007dee:	e021      	b.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a1c      	ldr	r2, [pc, #112]	@ (8007e68 <HAL_ADC_ConfigChannel+0x7dc>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d11c      	bne.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007dfa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d116      	bne.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a16      	ldr	r2, [pc, #88]	@ (8007e64 <HAL_ADC_ConfigChannel+0x7d8>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d011      	beq.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007e10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007e14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007e18:	4619      	mov	r1, r3
 8007e1a:	480c      	ldr	r0, [pc, #48]	@ (8007e4c <HAL_ADC_ConfigChannel+0x7c0>)
 8007e1c:	f7fe fce9 	bl	80067f2 <LL_ADC_SetCommonPathInternalCh>
 8007e20:	e008      	b.n	8007e34 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e26:	f043 0220 	orr.w	r2, r3, #32
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007e3c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	37d8      	adds	r7, #216	@ 0xd8
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	80080000 	.word	0x80080000
 8007e4c:	50000300 	.word	0x50000300
 8007e50:	c3210000 	.word	0xc3210000
 8007e54:	90c00010 	.word	0x90c00010
 8007e58:	20000004 	.word	0x20000004
 8007e5c:	053e2d63 	.word	0x053e2d63
 8007e60:	c7520000 	.word	0xc7520000
 8007e64:	50000100 	.word	0x50000100
 8007e68:	cb840000 	.word	0xcb840000

08007e6c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b088      	sub	sp, #32
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007e76:	2300      	movs	r3, #0
 8007e78:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4618      	mov	r0, r3
 8007e84:	f7fe fef6 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 8007e88:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7fe ff17 	bl	8006cc2 <LL_ADC_INJ_IsConversionOngoing>
 8007e94:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d103      	bne.n	8007ea4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f000 8098 	beq.w	8007fd4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d02a      	beq.n	8007f08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	7f5b      	ldrb	r3, [r3, #29]
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d126      	bne.n	8007f08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	7f1b      	ldrb	r3, [r3, #28]
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d122      	bne.n	8007f08 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007ec6:	e014      	b.n	8007ef2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	4a45      	ldr	r2, [pc, #276]	@ (8007fe0 <ADC_ConversionStop+0x174>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d90d      	bls.n	8007eec <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ed4:	f043 0210 	orr.w	r2, r3, #16
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ee0:	f043 0201 	orr.w	r2, r3, #1
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e074      	b.n	8007fd6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007efc:	2b40      	cmp	r3, #64	@ 0x40
 8007efe:	d1e3      	bne.n	8007ec8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2240      	movs	r2, #64	@ 0x40
 8007f06:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d014      	beq.n	8007f38 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe feae 	bl	8006c74 <LL_ADC_REG_IsConversionOngoing>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00c      	beq.n	8007f38 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7fe fe6b 	bl	8006bfe <LL_ADC_IsDisableOngoing>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d104      	bne.n	8007f38 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe fe8a 	bl	8006c4c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d014      	beq.n	8007f68 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fe febd 	bl	8006cc2 <LL_ADC_INJ_IsConversionOngoing>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00c      	beq.n	8007f68 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fe fe53 	bl	8006bfe <LL_ADC_IsDisableOngoing>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d104      	bne.n	8007f68 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fe fe99 	bl	8006c9a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	d005      	beq.n	8007f7a <ADC_ConversionStop+0x10e>
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	2b03      	cmp	r3, #3
 8007f72:	d105      	bne.n	8007f80 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007f74:	230c      	movs	r3, #12
 8007f76:	617b      	str	r3, [r7, #20]
        break;
 8007f78:	e005      	b.n	8007f86 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007f7a:	2308      	movs	r3, #8
 8007f7c:	617b      	str	r3, [r7, #20]
        break;
 8007f7e:	e002      	b.n	8007f86 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007f80:	2304      	movs	r3, #4
 8007f82:	617b      	str	r3, [r7, #20]
        break;
 8007f84:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007f86:	f7fe fbf3 	bl	8006770 <HAL_GetTick>
 8007f8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f8c:	e01b      	b.n	8007fc6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007f8e:	f7fe fbef 	bl	8006770 <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	2b05      	cmp	r3, #5
 8007f9a:	d914      	bls.n	8007fc6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	689a      	ldr	r2, [r3, #8]
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	4013      	ands	r3, r2
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00d      	beq.n	8007fc6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fae:	f043 0210 	orr.w	r2, r3, #16
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fba:	f043 0201 	orr.w	r2, r3, #1
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e007      	b.n	8007fd6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	689a      	ldr	r2, [r3, #8]
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	4013      	ands	r3, r2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1dc      	bne.n	8007f8e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3720      	adds	r7, #32
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	a33fffff 	.word	0xa33fffff

08007fe4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007fec:	2300      	movs	r3, #0
 8007fee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7fe fdef 	bl	8006bd8 <LL_ADC_IsEnabled>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d169      	bne.n	80080d4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689a      	ldr	r2, [r3, #8]
 8008006:	4b36      	ldr	r3, [pc, #216]	@ (80080e0 <ADC_Enable+0xfc>)
 8008008:	4013      	ands	r3, r2
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00d      	beq.n	800802a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008012:	f043 0210 	orr.w	r2, r3, #16
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800801e:	f043 0201 	orr.w	r2, r3, #1
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e055      	b.n	80080d6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4618      	mov	r0, r3
 8008030:	f7fe fdaa 	bl	8006b88 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008034:	482b      	ldr	r0, [pc, #172]	@ (80080e4 <ADC_Enable+0x100>)
 8008036:	f7fe fbef 	bl	8006818 <LL_ADC_GetCommonPathInternalCh>
 800803a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800803c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008040:	2b00      	cmp	r3, #0
 8008042:	d013      	beq.n	800806c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008044:	4b28      	ldr	r3, [pc, #160]	@ (80080e8 <ADC_Enable+0x104>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	099b      	lsrs	r3, r3, #6
 800804a:	4a28      	ldr	r2, [pc, #160]	@ (80080ec <ADC_Enable+0x108>)
 800804c:	fba2 2303 	umull	r2, r3, r2, r3
 8008050:	099b      	lsrs	r3, r3, #6
 8008052:	1c5a      	adds	r2, r3, #1
 8008054:	4613      	mov	r3, r2
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	4413      	add	r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800805e:	e002      	b.n	8008066 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	3b01      	subs	r3, #1
 8008064:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1f9      	bne.n	8008060 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800806c:	f7fe fb80 	bl	8006770 <HAL_GetTick>
 8008070:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008072:	e028      	b.n	80080c6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4618      	mov	r0, r3
 800807a:	f7fe fdad 	bl	8006bd8 <LL_ADC_IsEnabled>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d104      	bne.n	800808e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4618      	mov	r0, r3
 800808a:	f7fe fd7d 	bl	8006b88 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800808e:	f7fe fb6f 	bl	8006770 <HAL_GetTick>
 8008092:	4602      	mov	r2, r0
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	2b02      	cmp	r3, #2
 800809a:	d914      	bls.n	80080c6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d00d      	beq.n	80080c6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080ae:	f043 0210 	orr.w	r2, r3, #16
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ba:	f043 0201 	orr.w	r2, r3, #1
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e007      	b.n	80080d6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0301 	and.w	r3, r3, #1
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d1cf      	bne.n	8008074 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	8000003f 	.word	0x8000003f
 80080e4:	50000300 	.word	0x50000300
 80080e8:	20000004 	.word	0x20000004
 80080ec:	053e2d63 	.word	0x053e2d63

080080f0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7fe fd7e 	bl	8006bfe <LL_ADC_IsDisableOngoing>
 8008102:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4618      	mov	r0, r3
 800810a:	f7fe fd65 	bl	8006bd8 <LL_ADC_IsEnabled>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d047      	beq.n	80081a4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d144      	bne.n	80081a4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f003 030d 	and.w	r3, r3, #13
 8008124:	2b01      	cmp	r3, #1
 8008126:	d10c      	bne.n	8008142 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4618      	mov	r0, r3
 800812e:	f7fe fd3f 	bl	8006bb0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2203      	movs	r2, #3
 8008138:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800813a:	f7fe fb19 	bl	8006770 <HAL_GetTick>
 800813e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008140:	e029      	b.n	8008196 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008146:	f043 0210 	orr.w	r2, r3, #16
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008152:	f043 0201 	orr.w	r2, r3, #1
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e023      	b.n	80081a6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800815e:	f7fe fb07 	bl	8006770 <HAL_GetTick>
 8008162:	4602      	mov	r2, r0
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	2b02      	cmp	r3, #2
 800816a:	d914      	bls.n	8008196 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	f003 0301 	and.w	r3, r3, #1
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00d      	beq.n	8008196 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800817e:	f043 0210 	orr.w	r2, r3, #16
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800818a:	f043 0201 	orr.w	r2, r3, #1
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e007      	b.n	80081a6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1dc      	bne.n	800815e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ba:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081c0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d14b      	bne.n	8008260 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0308 	and.w	r3, r3, #8
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d021      	beq.n	8008226 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7fe fbc2 	bl	8006970 <LL_ADC_REG_IsTriggerSourceSWStart>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d032      	beq.n	8008258 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d12b      	bne.n	8008258 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008204:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008210:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d11f      	bne.n	8008258 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800821c:	f043 0201 	orr.w	r2, r3, #1
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008224:	e018      	b.n	8008258 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	f003 0302 	and.w	r3, r3, #2
 8008230:	2b00      	cmp	r3, #0
 8008232:	d111      	bne.n	8008258 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008238:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008244:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d105      	bne.n	8008258 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008250:	f043 0201 	orr.w	r2, r3, #1
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f00f f947 	bl	80174ec <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800825e:	e00e      	b.n	800827e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008264:	f003 0310 	and.w	r3, r3, #16
 8008268:	2b00      	cmp	r3, #0
 800826a:	d003      	beq.n	8008274 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f7ff fa03 	bl	8007678 <HAL_ADC_ErrorCallback>
}
 8008272:	e004      	b.n	800827e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	4798      	blx	r3
}
 800827e:	bf00      	nop
 8008280:	3710      	adds	r7, #16
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008292:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008294:	68f8      	ldr	r0, [r7, #12]
 8008296:	f7ff f9db 	bl	8007650 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800829a:	bf00      	nop
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b084      	sub	sp, #16
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ae:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082c0:	f043 0204 	orr.w	r2, r3, #4
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f7ff f9d5 	bl	8007678 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <LL_ADC_StartCalibration>:
{
 80082d6:	b480      	push	{r7}
 80082d8:	b083      	sub	sp, #12
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80082e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80082f2:	4313      	orrs	r3, r2
 80082f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	609a      	str	r2, [r3, #8]
}
 80082fc:	bf00      	nop
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <LL_ADC_IsCalibrationOnGoing>:
{
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800831c:	d101      	bne.n	8008322 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800831e:	2301      	movs	r3, #1
 8008320:	e000      	b.n	8008324 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800833a:	2300      	movs	r3, #0
 800833c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008344:	2b01      	cmp	r3, #1
 8008346:	d101      	bne.n	800834c <HAL_ADCEx_Calibration_Start+0x1c>
 8008348:	2302      	movs	r3, #2
 800834a:	e04d      	b.n	80083e8 <HAL_ADCEx_Calibration_Start+0xb8>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f7ff fecb 	bl	80080f0 <ADC_Disable>
 800835a:	4603      	mov	r3, r0
 800835c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800835e:	7bfb      	ldrb	r3, [r7, #15]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d136      	bne.n	80083d2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008368:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800836c:	f023 0302 	bic.w	r3, r3, #2
 8008370:	f043 0202 	orr.w	r2, r3, #2
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	6839      	ldr	r1, [r7, #0]
 800837e:	4618      	mov	r0, r3
 8008380:	f7ff ffa9 	bl	80082d6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008384:	e014      	b.n	80083b0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	3301      	adds	r3, #1
 800838a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	4a18      	ldr	r2, [pc, #96]	@ (80083f0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d90d      	bls.n	80083b0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008398:	f023 0312 	bic.w	r3, r3, #18
 800839c:	f043 0210 	orr.w	r2, r3, #16
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	e01b      	b.n	80083e8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4618      	mov	r0, r3
 80083b6:	f7ff ffa7 	bl	8008308 <LL_ADC_IsCalibrationOnGoing>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d1e2      	bne.n	8008386 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c4:	f023 0303 	bic.w	r3, r3, #3
 80083c8:	f043 0201 	orr.w	r2, r3, #1
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80083d0:	e005      	b.n	80083de <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083d6:	f043 0210 	orr.w	r2, r3, #16
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	0004de01 	.word	0x0004de01

080083f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8008410:	bf00      	nop
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <__NVIC_SetPriorityGrouping>:
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f003 0307 	and.w	r3, r3, #7
 8008466:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008468:	4b0c      	ldr	r3, [pc, #48]	@ (800849c <__NVIC_SetPriorityGrouping+0x44>)
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800846e:	68ba      	ldr	r2, [r7, #8]
 8008470:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008474:	4013      	ands	r3, r2
 8008476:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008480:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008484:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800848a:	4a04      	ldr	r2, [pc, #16]	@ (800849c <__NVIC_SetPriorityGrouping+0x44>)
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	60d3      	str	r3, [r2, #12]
}
 8008490:	bf00      	nop
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	e000ed00 	.word	0xe000ed00

080084a0 <__NVIC_GetPriorityGrouping>:
{
 80084a0:	b480      	push	{r7}
 80084a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80084a4:	4b04      	ldr	r3, [pc, #16]	@ (80084b8 <__NVIC_GetPriorityGrouping+0x18>)
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	0a1b      	lsrs	r3, r3, #8
 80084aa:	f003 0307 	and.w	r3, r3, #7
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr
 80084b8:	e000ed00 	.word	0xe000ed00

080084bc <__NVIC_EnableIRQ>:
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	4603      	mov	r3, r0
 80084c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	db0b      	blt.n	80084e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80084ce:	79fb      	ldrb	r3, [r7, #7]
 80084d0:	f003 021f 	and.w	r2, r3, #31
 80084d4:	4907      	ldr	r1, [pc, #28]	@ (80084f4 <__NVIC_EnableIRQ+0x38>)
 80084d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084da:	095b      	lsrs	r3, r3, #5
 80084dc:	2001      	movs	r0, #1
 80084de:	fa00 f202 	lsl.w	r2, r0, r2
 80084e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80084e6:	bf00      	nop
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
 80084f2:	bf00      	nop
 80084f4:	e000e100 	.word	0xe000e100

080084f8 <__NVIC_SetPriority>:
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	6039      	str	r1, [r7, #0]
 8008502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008508:	2b00      	cmp	r3, #0
 800850a:	db0a      	blt.n	8008522 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	b2da      	uxtb	r2, r3
 8008510:	490c      	ldr	r1, [pc, #48]	@ (8008544 <__NVIC_SetPriority+0x4c>)
 8008512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008516:	0112      	lsls	r2, r2, #4
 8008518:	b2d2      	uxtb	r2, r2
 800851a:	440b      	add	r3, r1
 800851c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008520:	e00a      	b.n	8008538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	b2da      	uxtb	r2, r3
 8008526:	4908      	ldr	r1, [pc, #32]	@ (8008548 <__NVIC_SetPriority+0x50>)
 8008528:	79fb      	ldrb	r3, [r7, #7]
 800852a:	f003 030f 	and.w	r3, r3, #15
 800852e:	3b04      	subs	r3, #4
 8008530:	0112      	lsls	r2, r2, #4
 8008532:	b2d2      	uxtb	r2, r2
 8008534:	440b      	add	r3, r1
 8008536:	761a      	strb	r2, [r3, #24]
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr
 8008544:	e000e100 	.word	0xe000e100
 8008548:	e000ed00 	.word	0xe000ed00

0800854c <NVIC_EncodePriority>:
{
 800854c:	b480      	push	{r7}
 800854e:	b089      	sub	sp, #36	@ 0x24
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f003 0307 	and.w	r3, r3, #7
 800855e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	f1c3 0307 	rsb	r3, r3, #7
 8008566:	2b04      	cmp	r3, #4
 8008568:	bf28      	it	cs
 800856a:	2304      	movcs	r3, #4
 800856c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	3304      	adds	r3, #4
 8008572:	2b06      	cmp	r3, #6
 8008574:	d902      	bls.n	800857c <NVIC_EncodePriority+0x30>
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	3b03      	subs	r3, #3
 800857a:	e000      	b.n	800857e <NVIC_EncodePriority+0x32>
 800857c:	2300      	movs	r3, #0
 800857e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008580:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	fa02 f303 	lsl.w	r3, r2, r3
 800858a:	43da      	mvns	r2, r3
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	401a      	ands	r2, r3
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008594:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	fa01 f303 	lsl.w	r3, r1, r3
 800859e:	43d9      	mvns	r1, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80085a4:	4313      	orrs	r3, r2
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3724      	adds	r7, #36	@ 0x24
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b082      	sub	sp, #8
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7ff ff4c 	bl	8008458 <__NVIC_SetPriorityGrouping>
}
 80085c0:	bf00      	nop
 80085c2:	3708      	adds	r7, #8
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b086      	sub	sp, #24
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	4603      	mov	r3, r0
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	607a      	str	r2, [r7, #4]
 80085d4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80085d6:	f7ff ff63 	bl	80084a0 <__NVIC_GetPriorityGrouping>
 80085da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	68b9      	ldr	r1, [r7, #8]
 80085e0:	6978      	ldr	r0, [r7, #20]
 80085e2:	f7ff ffb3 	bl	800854c <NVIC_EncodePriority>
 80085e6:	4602      	mov	r2, r0
 80085e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085ec:	4611      	mov	r1, r2
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7ff ff82 	bl	80084f8 <__NVIC_SetPriority>
}
 80085f4:	bf00      	nop
 80085f6:	3718      	adds	r7, #24
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b082      	sub	sp, #8
 8008600:	af00      	add	r7, sp, #0
 8008602:	4603      	mov	r3, r0
 8008604:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800860a:	4618      	mov	r0, r3
 800860c:	f7ff ff56 	bl	80084bc <__NVIC_EnableIRQ>
}
 8008610:	bf00      	nop
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d101      	bne.n	800862a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	e014      	b.n	8008654 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	791b      	ldrb	r3, [r3, #4]
 800862e:	b2db      	uxtb	r3, r3
 8008630:	2b00      	cmp	r3, #0
 8008632:	d105      	bne.n	8008640 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7fb f874 	bl	8003728 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2202      	movs	r2, #2
 8008644:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3708      	adds	r7, #8
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b088      	sub	sp, #32
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
 8008668:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d101      	bne.n	8008674 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e0b2      	b.n	80087da <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	795b      	ldrb	r3, [r3, #5]
 8008678:	2b01      	cmp	r3, #1
 800867a:	d101      	bne.n	8008680 <HAL_DAC_Start_DMA+0x24>
 800867c:	2302      	movs	r3, #2
 800867e:	e0ac      	b.n	80087da <HAL_DAC_Start_DMA+0x17e>
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2201      	movs	r2, #1
 8008684:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2202      	movs	r2, #2
 800868a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d129      	bne.n	80086e6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	4a53      	ldr	r2, [pc, #332]	@ (80087e4 <HAL_DAC_Start_DMA+0x188>)
 8008698:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	4a52      	ldr	r2, [pc, #328]	@ (80087e8 <HAL_DAC_Start_DMA+0x18c>)
 80086a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	4a51      	ldr	r2, [pc, #324]	@ (80087ec <HAL_DAC_Start_DMA+0x190>)
 80086a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80086b8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80086ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d003      	beq.n	80086c8 <HAL_DAC_Start_DMA+0x6c>
 80086c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c2:	2b04      	cmp	r3, #4
 80086c4:	d005      	beq.n	80086d2 <HAL_DAC_Start_DMA+0x76>
 80086c6:	e009      	b.n	80086dc <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	3308      	adds	r3, #8
 80086ce:	61bb      	str	r3, [r7, #24]
        break;
 80086d0:	e033      	b.n	800873a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	330c      	adds	r3, #12
 80086d8:	61bb      	str	r3, [r7, #24]
        break;
 80086da:	e02e      	b.n	800873a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	3310      	adds	r3, #16
 80086e2:	61bb      	str	r3, [r7, #24]
        break;
 80086e4:	e029      	b.n	800873a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	4a41      	ldr	r2, [pc, #260]	@ (80087f0 <HAL_DAC_Start_DMA+0x194>)
 80086ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	4a40      	ldr	r2, [pc, #256]	@ (80087f4 <HAL_DAC_Start_DMA+0x198>)
 80086f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	4a3f      	ldr	r2, [pc, #252]	@ (80087f8 <HAL_DAC_Start_DMA+0x19c>)
 80086fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800870c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800870e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008710:	2b00      	cmp	r3, #0
 8008712:	d003      	beq.n	800871c <HAL_DAC_Start_DMA+0xc0>
 8008714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008716:	2b04      	cmp	r3, #4
 8008718:	d005      	beq.n	8008726 <HAL_DAC_Start_DMA+0xca>
 800871a:	e009      	b.n	8008730 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3314      	adds	r3, #20
 8008722:	61bb      	str	r3, [r7, #24]
        break;
 8008724:	e009      	b.n	800873a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	3318      	adds	r3, #24
 800872c:	61bb      	str	r3, [r7, #24]
        break;
 800872e:	e004      	b.n	800873a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	331c      	adds	r3, #28
 8008736:	61bb      	str	r3, [r7, #24]
        break;
 8008738:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d111      	bne.n	8008764 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800874e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6898      	ldr	r0, [r3, #8]
 8008754:	6879      	ldr	r1, [r7, #4]
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	69ba      	ldr	r2, [r7, #24]
 800875a:	f000 fbbb 	bl	8008ed4 <HAL_DMA_Start_IT>
 800875e:	4603      	mov	r3, r0
 8008760:	77fb      	strb	r3, [r7, #31]
 8008762:	e010      	b.n	8008786 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8008772:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	68d8      	ldr	r0, [r3, #12]
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	69ba      	ldr	r2, [r7, #24]
 800877e:	f000 fba9 	bl	8008ed4 <HAL_DMA_Start_IT>
 8008782:	4603      	mov	r3, r0
 8008784:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2200      	movs	r2, #0
 800878a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800878c:	7ffb      	ldrb	r3, [r7, #31]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d11c      	bne.n	80087cc <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6819      	ldr	r1, [r3, #0]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f003 0310 	and.w	r3, r3, #16
 800879e:	2201      	movs	r2, #1
 80087a0:	409a      	lsls	r2, r3
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80087aa:	4b14      	ldr	r3, [pc, #80]	@ (80087fc <HAL_DAC_Start_DMA+0x1a0>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	099b      	lsrs	r3, r3, #6
 80087b0:	4a13      	ldr	r2, [pc, #76]	@ (8008800 <HAL_DAC_Start_DMA+0x1a4>)
 80087b2:	fba2 2303 	umull	r2, r3, r2, r3
 80087b6:	099b      	lsrs	r3, r3, #6
 80087b8:	3301      	adds	r3, #1
 80087ba:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80087bc:	e002      	b.n	80087c4 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	3b01      	subs	r3, #1
 80087c2:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1f9      	bne.n	80087be <HAL_DAC_Start_DMA+0x162>
 80087ca:	e005      	b.n	80087d8 <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	f043 0204 	orr.w	r2, r3, #4
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80087d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3720      	adds	r7, #32
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	08008c71 	.word	0x08008c71
 80087e8:	08008c93 	.word	0x08008c93
 80087ec:	08008caf 	.word	0x08008caf
 80087f0:	08008d19 	.word	0x08008d19
 80087f4:	08008d3b 	.word	0x08008d3b
 80087f8:	08008d57 	.word	0x08008d57
 80087fc:	20000004 	.word	0x20000004
 8008800:	053e2d63 	.word	0x053e2d63

08008804 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800881a:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008822:	2b00      	cmp	r3, #0
 8008824:	d01d      	beq.n	8008862 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d018      	beq.n	8008862 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2204      	movs	r2, #4
 8008834:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	f043 0201 	orr.w	r2, r3, #1
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800884a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800885a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 f845 	bl	80088ec <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d01d      	beq.n	80088a8 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d018      	beq.n	80088a8 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2204      	movs	r2, #4
 800887a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	691b      	ldr	r3, [r3, #16]
 8008880:	f043 0202 	orr.w	r2, r3, #2
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008890:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80088a0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fa2e 	bl	8008d04 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80088a8:	bf00      	nop
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80088b8:	bf00      	nop
 80088ba:	370c      	adds	r7, #12
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80088cc:	bf00      	nop
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b08a      	sub	sp, #40	@ 0x28
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800890c:	2300      	movs	r3, #0
 800890e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d002      	beq.n	800891c <HAL_DAC_ConfigChannel+0x1c>
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e19e      	b.n	8008c5e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	795b      	ldrb	r3, [r3, #5]
 8008924:	2b01      	cmp	r3, #1
 8008926:	d101      	bne.n	800892c <HAL_DAC_ConfigChannel+0x2c>
 8008928:	2302      	movs	r3, #2
 800892a:	e198      	b.n	8008c5e <HAL_DAC_ConfigChannel+0x35e>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2201      	movs	r2, #1
 8008930:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2202      	movs	r2, #2
 8008936:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	2b04      	cmp	r3, #4
 800893e:	d17a      	bne.n	8008a36 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8008940:	f7fd ff16 	bl	8006770 <HAL_GetTick>
 8008944:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d13d      	bne.n	80089c8 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800894c:	e018      	b.n	8008980 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800894e:	f7fd ff0f 	bl	8006770 <HAL_GetTick>
 8008952:	4602      	mov	r2, r0
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	1ad3      	subs	r3, r2, r3
 8008958:	2b01      	cmp	r3, #1
 800895a:	d911      	bls.n	8008980 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008962:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00a      	beq.n	8008980 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	691b      	ldr	r3, [r3, #16]
 800896e:	f043 0208 	orr.w	r2, r3, #8
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2203      	movs	r2, #3
 800897a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e16e      	b.n	8008c5e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008986:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1df      	bne.n	800894e <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68ba      	ldr	r2, [r7, #8]
 8008994:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008996:	641a      	str	r2, [r3, #64]	@ 0x40
 8008998:	e020      	b.n	80089dc <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800899a:	f7fd fee9 	bl	8006770 <HAL_GetTick>
 800899e:	4602      	mov	r2, r0
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	1ad3      	subs	r3, r2, r3
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d90f      	bls.n	80089c8 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	da0a      	bge.n	80089c8 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	691b      	ldr	r3, [r3, #16]
 80089b6:	f043 0208 	orr.w	r2, r3, #8
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2203      	movs	r2, #3
 80089c2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80089c4:	2303      	movs	r3, #3
 80089c6:	e14a      	b.n	8008c5e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	dbe3      	blt.n	800899a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68ba      	ldr	r2, [r7, #8]
 80089d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80089da:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f003 0310 	and.w	r3, r3, #16
 80089e8:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80089ec:	fa01 f303 	lsl.w	r3, r1, r3
 80089f0:	43db      	mvns	r3, r3
 80089f2:	ea02 0103 	and.w	r1, r2, r3
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f003 0310 	and.w	r3, r3, #16
 8008a00:	409a      	lsls	r2, r3
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	430a      	orrs	r2, r1
 8008a08:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f003 0310 	and.w	r3, r3, #16
 8008a16:	21ff      	movs	r1, #255	@ 0xff
 8008a18:	fa01 f303 	lsl.w	r3, r1, r3
 8008a1c:	43db      	mvns	r3, r3
 8008a1e:	ea02 0103 	and.w	r1, r2, r3
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f003 0310 	and.w	r3, r3, #16
 8008a2c:	409a      	lsls	r2, r3
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	430a      	orrs	r2, r1
 8008a34:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	69db      	ldr	r3, [r3, #28]
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d11d      	bne.n	8008a7a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a44:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f003 0310 	and.w	r3, r3, #16
 8008a4c:	221f      	movs	r2, #31
 8008a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a52:	43db      	mvns	r3, r3
 8008a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a56:	4013      	ands	r3, r2
 8008a58:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	6a1b      	ldr	r3, [r3, #32]
 8008a5e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f003 0310 	and.w	r3, r3, #16
 8008a66:	697a      	ldr	r2, [r7, #20]
 8008a68:	fa02 f303 	lsl.w	r3, r2, r3
 8008a6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a78:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a80:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f003 0310 	and.w	r3, r3, #16
 8008a88:	2207      	movs	r2, #7
 8008a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a8e:	43db      	mvns	r3, r3
 8008a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a92:	4013      	ands	r3, r2
 8008a94:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d102      	bne.n	8008aa4 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	623b      	str	r3, [r7, #32]
 8008aa2:	e00f      	b.n	8008ac4 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	699b      	ldr	r3, [r3, #24]
 8008aa8:	2b02      	cmp	r3, #2
 8008aaa:	d102      	bne.n	8008ab2 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8008aac:	2301      	movs	r3, #1
 8008aae:	623b      	str	r3, [r7, #32]
 8008ab0:	e008      	b.n	8008ac4 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d102      	bne.n	8008ac0 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8008aba:	2301      	movs	r3, #1
 8008abc:	623b      	str	r3, [r7, #32]
 8008abe:	e001      	b.n	8008ac4 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	689a      	ldr	r2, [r3, #8]
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	695b      	ldr	r3, [r3, #20]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	6a3a      	ldr	r2, [r7, #32]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f003 0310 	and.w	r3, r3, #16
 8008ada:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ade:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae2:	43db      	mvns	r3, r3
 8008ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	791b      	ldrb	r3, [r3, #4]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d102      	bne.n	8008af8 <HAL_DAC_ConfigChannel+0x1f8>
 8008af2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008af6:	e000      	b.n	8008afa <HAL_DAC_ConfigChannel+0x1fa>
 8008af8:	2300      	movs	r3, #0
 8008afa:	697a      	ldr	r2, [r7, #20]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f003 0310 	and.w	r3, r3, #16
 8008b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	43db      	mvns	r3, r3
 8008b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b12:	4013      	ands	r3, r2
 8008b14:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	795b      	ldrb	r3, [r3, #5]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d102      	bne.n	8008b24 <HAL_DAC_ConfigChannel+0x224>
 8008b1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b22:	e000      	b.n	8008b26 <HAL_DAC_ConfigChannel+0x226>
 8008b24:	2300      	movs	r3, #0
 8008b26:	697a      	ldr	r2, [r7, #20]
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8008b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008b32:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b02      	cmp	r3, #2
 8008b3a:	d114      	bne.n	8008b66 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8008b3c:	f002 f97e 	bl	800ae3c <HAL_RCC_GetHCLKFreq>
 8008b40:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	4a48      	ldr	r2, [pc, #288]	@ (8008c68 <HAL_DAC_ConfigChannel+0x368>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d904      	bls.n	8008b54 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b52:	e00f      	b.n	8008b74 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	4a45      	ldr	r2, [pc, #276]	@ (8008c6c <HAL_DAC_ConfigChannel+0x36c>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d90a      	bls.n	8008b72 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8008b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008b62:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b64:	e006      	b.n	8008b74 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b70:	e000      	b.n	8008b74 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8008b72:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f003 0310 	and.w	r3, r3, #16
 8008b7a:	697a      	ldr	r2, [r7, #20]
 8008b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b82:	4313      	orrs	r3, r2
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	6819      	ldr	r1, [r3, #0]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f003 0310 	and.w	r3, r3, #16
 8008b9a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba2:	43da      	mvns	r2, r3
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	400a      	ands	r2, r1
 8008baa:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f003 0310 	and.w	r3, r3, #16
 8008bba:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8008bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc2:	43db      	mvns	r3, r3
 8008bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	68db      	ldr	r3, [r3, #12]
 8008bce:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f003 0310 	and.w	r3, r3, #16
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bde:	4313      	orrs	r3, r2
 8008be0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008be8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6819      	ldr	r1, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f003 0310 	and.w	r3, r3, #16
 8008bf6:	22c0      	movs	r2, #192	@ 0xc0
 8008bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfc:	43da      	mvns	r2, r3
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	400a      	ands	r2, r1
 8008c04:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	089b      	lsrs	r3, r3, #2
 8008c0c:	f003 030f 	and.w	r3, r3, #15
 8008c10:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	089b      	lsrs	r3, r3, #2
 8008c18:	021b      	lsls	r3, r3, #8
 8008c1a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008c1e:	697a      	ldr	r2, [r7, #20]
 8008c20:	4313      	orrs	r3, r2
 8008c22:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f003 0310 	and.w	r3, r3, #16
 8008c30:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8008c34:	fa01 f303 	lsl.w	r3, r1, r3
 8008c38:	43db      	mvns	r3, r3
 8008c3a:	ea02 0103 	and.w	r1, r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f003 0310 	and.w	r3, r3, #16
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	409a      	lsls	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	430a      	orrs	r2, r1
 8008c4e:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2201      	movs	r2, #1
 8008c54:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8008c5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3728      	adds	r7, #40	@ 0x28
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	09896800 	.word	0x09896800
 8008c6c:	04c4b400 	.word	0x04c4b400

08008c70 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c7c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f7ff fe16 	bl	80088b0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2201      	movs	r2, #1
 8008c88:	711a      	strb	r2, [r3, #4]
}
 8008c8a:	bf00      	nop
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b084      	sub	sp, #16
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c9e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f7ff fe0f 	bl	80088c4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008ca6:	bf00      	nop
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cba:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	f043 0204 	orr.w	r2, r3, #4
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008cc8:	68f8      	ldr	r0, [r7, #12]
 8008cca:	f7ff fe05 	bl	80088d8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	711a      	strb	r2, [r3, #4]
}
 8008cd4:	bf00      	nop
 8008cd6:	3710      	adds	r7, #16
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d24:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f00e fc0a 	bl	8017540 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	711a      	strb	r2, [r3, #4]
}
 8008d32:	bf00      	nop
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}

08008d3a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b084      	sub	sp, #16
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d46:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f7ff ffc7 	bl	8008cdc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008d4e:	bf00      	nop
 8008d50:	3710      	adds	r7, #16
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}

08008d56 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008d56:	b580      	push	{r7, lr}
 8008d58:	b084      	sub	sp, #16
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	f043 0204 	orr.w	r2, r3, #4
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008d70:	68f8      	ldr	r0, [r7, #12]
 8008d72:	f7ff ffbd 	bl	8008cf0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	711a      	strb	r2, [r3, #4]
}
 8008d7c:	bf00      	nop
 8008d7e:	3710      	adds	r7, #16
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d101      	bne.n	8008d96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e08d      	b.n	8008eb2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	4b47      	ldr	r3, [pc, #284]	@ (8008ebc <HAL_DMA_Init+0x138>)
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d80f      	bhi.n	8008dc2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	461a      	mov	r2, r3
 8008da8:	4b45      	ldr	r3, [pc, #276]	@ (8008ec0 <HAL_DMA_Init+0x13c>)
 8008daa:	4413      	add	r3, r2
 8008dac:	4a45      	ldr	r2, [pc, #276]	@ (8008ec4 <HAL_DMA_Init+0x140>)
 8008dae:	fba2 2303 	umull	r2, r3, r2, r3
 8008db2:	091b      	lsrs	r3, r3, #4
 8008db4:	009a      	lsls	r2, r3, #2
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a42      	ldr	r2, [pc, #264]	@ (8008ec8 <HAL_DMA_Init+0x144>)
 8008dbe:	641a      	str	r2, [r3, #64]	@ 0x40
 8008dc0:	e00e      	b.n	8008de0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	4b40      	ldr	r3, [pc, #256]	@ (8008ecc <HAL_DMA_Init+0x148>)
 8008dca:	4413      	add	r3, r2
 8008dcc:	4a3d      	ldr	r2, [pc, #244]	@ (8008ec4 <HAL_DMA_Init+0x140>)
 8008dce:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd2:	091b      	lsrs	r3, r3, #4
 8008dd4:	009a      	lsls	r2, r3, #2
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a3c      	ldr	r2, [pc, #240]	@ (8008ed0 <HAL_DMA_Init+0x14c>)
 8008dde:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2202      	movs	r2, #2
 8008de4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dfa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008e04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008e10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	699b      	ldr	r3, [r3, #24]
 8008e16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008e1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a1b      	ldr	r3, [r3, #32]
 8008e22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fa76 	bl	8009324 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e40:	d102      	bne.n	8008e48 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e50:	b2d2      	uxtb	r2, r2
 8008e52:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008e5c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d010      	beq.n	8008e88 <HAL_DMA_Init+0x104>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	2b04      	cmp	r3, #4
 8008e6c:	d80c      	bhi.n	8008e88 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fa96 	bl	80093a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e78:	2200      	movs	r2, #0
 8008e7a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008e84:	605a      	str	r2, [r3, #4]
 8008e86:	e008      	b.n	8008e9a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3710      	adds	r7, #16
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	40020407 	.word	0x40020407
 8008ec0:	bffdfff8 	.word	0xbffdfff8
 8008ec4:	cccccccd 	.word	0xcccccccd
 8008ec8:	40020000 	.word	0x40020000
 8008ecc:	bffdfbf8 	.word	0xbffdfbf8
 8008ed0:	40020400 	.word	0x40020400

08008ed4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d101      	bne.n	8008ef4 <HAL_DMA_Start_IT+0x20>
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	e066      	b.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d155      	bne.n	8008fb4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2200      	movs	r2, #0
 8008f14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f022 0201 	bic.w	r2, r2, #1
 8008f24:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	68b9      	ldr	r1, [r7, #8]
 8008f2c:	68f8      	ldr	r0, [r7, #12]
 8008f2e:	f000 f9bb 	bl	80092a8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d008      	beq.n	8008f4c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681a      	ldr	r2, [r3, #0]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f042 020e 	orr.w	r2, r2, #14
 8008f48:	601a      	str	r2, [r3, #0]
 8008f4a:	e00f      	b.n	8008f6c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0204 	bic.w	r2, r2, #4
 8008f5a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f042 020a 	orr.w	r2, r2, #10
 8008f6a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d007      	beq.n	8008f8a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f88:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d007      	beq.n	8008fa2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008fa0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681a      	ldr	r2, [r3, #0]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f042 0201 	orr.w	r2, r2, #1
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	e005      	b.n	8008fc0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3718      	adds	r7, #24
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008fca:	b480      	push	{r7}
 8008fcc:	b085      	sub	sp, #20
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d005      	beq.n	8008fee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2204      	movs	r2, #4
 8008fe6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	73fb      	strb	r3, [r7, #15]
 8008fec:	e037      	b.n	800905e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f022 020e 	bic.w	r2, r2, #14
 8008ffc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009008:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800900c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f022 0201 	bic.w	r2, r2, #1
 800901c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009022:	f003 021f 	and.w	r2, r3, #31
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800902a:	2101      	movs	r1, #1
 800902c:	fa01 f202 	lsl.w	r2, r1, r2
 8009030:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800903a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00c      	beq.n	800905e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800904e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009052:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800905c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800906e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009070:	4618      	mov	r0, r3
 8009072:	3714      	adds	r7, #20
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009084:	2300      	movs	r3, #0
 8009086:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800908e:	b2db      	uxtb	r3, r3
 8009090:	2b02      	cmp	r3, #2
 8009092:	d00d      	beq.n	80090b0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2204      	movs	r2, #4
 8009098:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2201      	movs	r2, #1
 800909e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	73fb      	strb	r3, [r7, #15]
 80090ae:	e047      	b.n	8009140 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f022 020e 	bic.w	r2, r2, #14
 80090be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681a      	ldr	r2, [r3, #0]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f022 0201 	bic.w	r2, r2, #1
 80090ce:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80090de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090e4:	f003 021f 	and.w	r2, r3, #31
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ec:	2101      	movs	r1, #1
 80090ee:	fa01 f202 	lsl.w	r2, r1, r2
 80090f2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80090fc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00c      	beq.n	8009120 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800910a:	681a      	ldr	r2, [r3, #0]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009110:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009114:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800911a:	687a      	ldr	r2, [r7, #4]
 800911c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800911e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2201      	movs	r2, #1
 8009124:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009134:	2b00      	cmp	r3, #0
 8009136:	d003      	beq.n	8009140 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	4798      	blx	r3
    }
  }
  return status;
 8009140:	7bfb      	ldrb	r3, [r7, #15]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}

0800914a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800914a:	b580      	push	{r7, lr}
 800914c:	b084      	sub	sp, #16
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009166:	f003 031f 	and.w	r3, r3, #31
 800916a:	2204      	movs	r2, #4
 800916c:	409a      	lsls	r2, r3
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	4013      	ands	r3, r2
 8009172:	2b00      	cmp	r3, #0
 8009174:	d026      	beq.n	80091c4 <HAL_DMA_IRQHandler+0x7a>
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	f003 0304 	and.w	r3, r3, #4
 800917c:	2b00      	cmp	r3, #0
 800917e:	d021      	beq.n	80091c4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f003 0320 	and.w	r3, r3, #32
 800918a:	2b00      	cmp	r3, #0
 800918c:	d107      	bne.n	800919e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f022 0204 	bic.w	r2, r2, #4
 800919c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091a2:	f003 021f 	and.w	r2, r3, #31
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091aa:	2104      	movs	r1, #4
 80091ac:	fa01 f202 	lsl.w	r2, r1, r2
 80091b0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d071      	beq.n	800929e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80091c2:	e06c      	b.n	800929e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091c8:	f003 031f 	and.w	r3, r3, #31
 80091cc:	2202      	movs	r2, #2
 80091ce:	409a      	lsls	r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4013      	ands	r3, r2
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d02e      	beq.n	8009236 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	f003 0302 	and.w	r3, r3, #2
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d029      	beq.n	8009236 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f003 0320 	and.w	r3, r3, #32
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d10b      	bne.n	8009208 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f022 020a 	bic.w	r2, r2, #10
 80091fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800920c:	f003 021f 	and.w	r2, r3, #31
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009214:	2102      	movs	r1, #2
 8009216:	fa01 f202 	lsl.w	r2, r1, r2
 800921a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009228:	2b00      	cmp	r3, #0
 800922a:	d038      	beq.n	800929e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009234:	e033      	b.n	800929e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800923a:	f003 031f 	and.w	r3, r3, #31
 800923e:	2208      	movs	r2, #8
 8009240:	409a      	lsls	r2, r3
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	4013      	ands	r3, r2
 8009246:	2b00      	cmp	r3, #0
 8009248:	d02a      	beq.n	80092a0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	f003 0308 	and.w	r3, r3, #8
 8009250:	2b00      	cmp	r3, #0
 8009252:	d025      	beq.n	80092a0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f022 020e 	bic.w	r2, r2, #14
 8009262:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009268:	f003 021f 	and.w	r2, r3, #31
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009270:	2101      	movs	r1, #1
 8009272:	fa01 f202 	lsl.w	r2, r1, r2
 8009276:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2201      	movs	r2, #1
 800927c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2201      	movs	r2, #1
 8009282:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009292:	2b00      	cmp	r3, #0
 8009294:	d004      	beq.n	80092a0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800929e:	bf00      	nop
 80092a0:	bf00      	nop
}
 80092a2:	3710      	adds	r7, #16
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b085      	sub	sp, #20
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	607a      	str	r2, [r7, #4]
 80092b4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80092be:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d004      	beq.n	80092d2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092cc:	68fa      	ldr	r2, [r7, #12]
 80092ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80092d0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092d6:	f003 021f 	and.w	r2, r3, #31
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092de:	2101      	movs	r1, #1
 80092e0:	fa01 f202 	lsl.w	r2, r1, r2
 80092e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	689b      	ldr	r3, [r3, #8]
 80092f2:	2b10      	cmp	r3, #16
 80092f4:	d108      	bne.n	8009308 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009306:	e007      	b.n	8009318 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	68ba      	ldr	r2, [r7, #8]
 800930e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	60da      	str	r2, [r3, #12]
}
 8009318:	bf00      	nop
 800931a:	3714      	adds	r7, #20
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009324:	b480      	push	{r7}
 8009326:	b087      	sub	sp, #28
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	461a      	mov	r2, r3
 8009332:	4b16      	ldr	r3, [pc, #88]	@ (800938c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009334:	429a      	cmp	r2, r3
 8009336:	d802      	bhi.n	800933e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009338:	4b15      	ldr	r3, [pc, #84]	@ (8009390 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800933a:	617b      	str	r3, [r7, #20]
 800933c:	e001      	b.n	8009342 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800933e:	4b15      	ldr	r3, [pc, #84]	@ (8009394 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009340:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	b2db      	uxtb	r3, r3
 800934c:	3b08      	subs	r3, #8
 800934e:	4a12      	ldr	r2, [pc, #72]	@ (8009398 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009350:	fba2 2303 	umull	r2, r3, r2, r3
 8009354:	091b      	lsrs	r3, r3, #4
 8009356:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935c:	089b      	lsrs	r3, r3, #2
 800935e:	009a      	lsls	r2, r3, #2
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	4413      	add	r3, r2
 8009364:	461a      	mov	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a0b      	ldr	r2, [pc, #44]	@ (800939c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800936e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f003 031f 	and.w	r3, r3, #31
 8009376:	2201      	movs	r2, #1
 8009378:	409a      	lsls	r2, r3
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800937e:	bf00      	nop
 8009380:	371c      	adds	r7, #28
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr
 800938a:	bf00      	nop
 800938c:	40020407 	.word	0x40020407
 8009390:	40020800 	.word	0x40020800
 8009394:	40020820 	.word	0x40020820
 8009398:	cccccccd 	.word	0xcccccccd
 800939c:	40020880 	.word	0x40020880

080093a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	4b0b      	ldr	r3, [pc, #44]	@ (80093e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80093b4:	4413      	add	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	461a      	mov	r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a08      	ldr	r2, [pc, #32]	@ (80093e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80093c2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	3b01      	subs	r3, #1
 80093c8:	f003 031f 	and.w	r3, r3, #31
 80093cc:	2201      	movs	r2, #1
 80093ce:	409a      	lsls	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80093d4:	bf00      	nop
 80093d6:	3714      	adds	r7, #20
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr
 80093e0:	1000823f 	.word	0x1000823f
 80093e4:	40020940 	.word	0x40020940

080093e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b087      	sub	sp, #28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80093f2:	2300      	movs	r3, #0
 80093f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80093f6:	e15a      	b.n	80096ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	2101      	movs	r1, #1
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	fa01 f303 	lsl.w	r3, r1, r3
 8009404:	4013      	ands	r3, r2
 8009406:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2b00      	cmp	r3, #0
 800940c:	f000 814c 	beq.w	80096a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	f003 0303 	and.w	r3, r3, #3
 8009418:	2b01      	cmp	r3, #1
 800941a:	d005      	beq.n	8009428 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009424:	2b02      	cmp	r3, #2
 8009426:	d130      	bne.n	800948a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	005b      	lsls	r3, r3, #1
 8009432:	2203      	movs	r2, #3
 8009434:	fa02 f303 	lsl.w	r3, r2, r3
 8009438:	43db      	mvns	r3, r3
 800943a:	693a      	ldr	r2, [r7, #16]
 800943c:	4013      	ands	r3, r2
 800943e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	68da      	ldr	r2, [r3, #12]
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	005b      	lsls	r3, r3, #1
 8009448:	fa02 f303 	lsl.w	r3, r2, r3
 800944c:	693a      	ldr	r2, [r7, #16]
 800944e:	4313      	orrs	r3, r2
 8009450:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800945e:	2201      	movs	r2, #1
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	fa02 f303 	lsl.w	r3, r2, r3
 8009466:	43db      	mvns	r3, r3
 8009468:	693a      	ldr	r2, [r7, #16]
 800946a:	4013      	ands	r3, r2
 800946c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	091b      	lsrs	r3, r3, #4
 8009474:	f003 0201 	and.w	r2, r3, #1
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	fa02 f303 	lsl.w	r3, r2, r3
 800947e:	693a      	ldr	r2, [r7, #16]
 8009480:	4313      	orrs	r3, r2
 8009482:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	693a      	ldr	r2, [r7, #16]
 8009488:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	685b      	ldr	r3, [r3, #4]
 800948e:	f003 0303 	and.w	r3, r3, #3
 8009492:	2b03      	cmp	r3, #3
 8009494:	d017      	beq.n	80094c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	005b      	lsls	r3, r3, #1
 80094a0:	2203      	movs	r2, #3
 80094a2:	fa02 f303 	lsl.w	r3, r2, r3
 80094a6:	43db      	mvns	r3, r3
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	4013      	ands	r3, r2
 80094ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	689a      	ldr	r2, [r3, #8]
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	005b      	lsls	r3, r3, #1
 80094b6:	fa02 f303 	lsl.w	r3, r2, r3
 80094ba:	693a      	ldr	r2, [r7, #16]
 80094bc:	4313      	orrs	r3, r2
 80094be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	693a      	ldr	r2, [r7, #16]
 80094c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	f003 0303 	and.w	r3, r3, #3
 80094ce:	2b02      	cmp	r3, #2
 80094d0:	d123      	bne.n	800951a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	08da      	lsrs	r2, r3, #3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	3208      	adds	r2, #8
 80094da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	f003 0307 	and.w	r3, r3, #7
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	220f      	movs	r2, #15
 80094ea:	fa02 f303 	lsl.w	r3, r2, r3
 80094ee:	43db      	mvns	r3, r3
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	4013      	ands	r3, r2
 80094f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	691a      	ldr	r2, [r3, #16]
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f003 0307 	and.w	r3, r3, #7
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	fa02 f303 	lsl.w	r3, r2, r3
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	4313      	orrs	r3, r2
 800950a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	08da      	lsrs	r2, r3, #3
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3208      	adds	r2, #8
 8009514:	6939      	ldr	r1, [r7, #16]
 8009516:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	005b      	lsls	r3, r3, #1
 8009524:	2203      	movs	r2, #3
 8009526:	fa02 f303 	lsl.w	r3, r2, r3
 800952a:	43db      	mvns	r3, r3
 800952c:	693a      	ldr	r2, [r7, #16]
 800952e:	4013      	ands	r3, r2
 8009530:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	f003 0203 	and.w	r2, r3, #3
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	005b      	lsls	r3, r3, #1
 800953e:	fa02 f303 	lsl.w	r3, r2, r3
 8009542:	693a      	ldr	r2, [r7, #16]
 8009544:	4313      	orrs	r3, r2
 8009546:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	693a      	ldr	r2, [r7, #16]
 800954c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009556:	2b00      	cmp	r3, #0
 8009558:	f000 80a6 	beq.w	80096a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800955c:	4b5b      	ldr	r3, [pc, #364]	@ (80096cc <HAL_GPIO_Init+0x2e4>)
 800955e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009560:	4a5a      	ldr	r2, [pc, #360]	@ (80096cc <HAL_GPIO_Init+0x2e4>)
 8009562:	f043 0301 	orr.w	r3, r3, #1
 8009566:	6613      	str	r3, [r2, #96]	@ 0x60
 8009568:	4b58      	ldr	r3, [pc, #352]	@ (80096cc <HAL_GPIO_Init+0x2e4>)
 800956a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800956c:	f003 0301 	and.w	r3, r3, #1
 8009570:	60bb      	str	r3, [r7, #8]
 8009572:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009574:	4a56      	ldr	r2, [pc, #344]	@ (80096d0 <HAL_GPIO_Init+0x2e8>)
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	089b      	lsrs	r3, r3, #2
 800957a:	3302      	adds	r3, #2
 800957c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009580:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	f003 0303 	and.w	r3, r3, #3
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	220f      	movs	r2, #15
 800958c:	fa02 f303 	lsl.w	r3, r2, r3
 8009590:	43db      	mvns	r3, r3
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	4013      	ands	r3, r2
 8009596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800959e:	d01f      	beq.n	80095e0 <HAL_GPIO_Init+0x1f8>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a4c      	ldr	r2, [pc, #304]	@ (80096d4 <HAL_GPIO_Init+0x2ec>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d019      	beq.n	80095dc <HAL_GPIO_Init+0x1f4>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a4b      	ldr	r2, [pc, #300]	@ (80096d8 <HAL_GPIO_Init+0x2f0>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d013      	beq.n	80095d8 <HAL_GPIO_Init+0x1f0>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a4a      	ldr	r2, [pc, #296]	@ (80096dc <HAL_GPIO_Init+0x2f4>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d00d      	beq.n	80095d4 <HAL_GPIO_Init+0x1ec>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a49      	ldr	r2, [pc, #292]	@ (80096e0 <HAL_GPIO_Init+0x2f8>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d007      	beq.n	80095d0 <HAL_GPIO_Init+0x1e8>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a48      	ldr	r2, [pc, #288]	@ (80096e4 <HAL_GPIO_Init+0x2fc>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d101      	bne.n	80095cc <HAL_GPIO_Init+0x1e4>
 80095c8:	2305      	movs	r3, #5
 80095ca:	e00a      	b.n	80095e2 <HAL_GPIO_Init+0x1fa>
 80095cc:	2306      	movs	r3, #6
 80095ce:	e008      	b.n	80095e2 <HAL_GPIO_Init+0x1fa>
 80095d0:	2304      	movs	r3, #4
 80095d2:	e006      	b.n	80095e2 <HAL_GPIO_Init+0x1fa>
 80095d4:	2303      	movs	r3, #3
 80095d6:	e004      	b.n	80095e2 <HAL_GPIO_Init+0x1fa>
 80095d8:	2302      	movs	r3, #2
 80095da:	e002      	b.n	80095e2 <HAL_GPIO_Init+0x1fa>
 80095dc:	2301      	movs	r3, #1
 80095de:	e000      	b.n	80095e2 <HAL_GPIO_Init+0x1fa>
 80095e0:	2300      	movs	r3, #0
 80095e2:	697a      	ldr	r2, [r7, #20]
 80095e4:	f002 0203 	and.w	r2, r2, #3
 80095e8:	0092      	lsls	r2, r2, #2
 80095ea:	4093      	lsls	r3, r2
 80095ec:	693a      	ldr	r2, [r7, #16]
 80095ee:	4313      	orrs	r3, r2
 80095f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80095f2:	4937      	ldr	r1, [pc, #220]	@ (80096d0 <HAL_GPIO_Init+0x2e8>)
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	089b      	lsrs	r3, r3, #2
 80095f8:	3302      	adds	r3, #2
 80095fa:	693a      	ldr	r2, [r7, #16]
 80095fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009600:	4b39      	ldr	r3, [pc, #228]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	43db      	mvns	r3, r3
 800960a:	693a      	ldr	r2, [r7, #16]
 800960c:	4013      	ands	r3, r2
 800960e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009618:	2b00      	cmp	r3, #0
 800961a:	d003      	beq.n	8009624 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800961c:	693a      	ldr	r2, [r7, #16]
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	4313      	orrs	r3, r2
 8009622:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009624:	4a30      	ldr	r2, [pc, #192]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800962a:	4b2f      	ldr	r3, [pc, #188]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	43db      	mvns	r3, r3
 8009634:	693a      	ldr	r2, [r7, #16]
 8009636:	4013      	ands	r3, r2
 8009638:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009642:	2b00      	cmp	r3, #0
 8009644:	d003      	beq.n	800964e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4313      	orrs	r3, r2
 800964c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800964e:	4a26      	ldr	r2, [pc, #152]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009654:	4b24      	ldr	r3, [pc, #144]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 8009656:	685b      	ldr	r3, [r3, #4]
 8009658:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	43db      	mvns	r3, r3
 800965e:	693a      	ldr	r2, [r7, #16]
 8009660:	4013      	ands	r3, r2
 8009662:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800966c:	2b00      	cmp	r3, #0
 800966e:	d003      	beq.n	8009678 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	4313      	orrs	r3, r2
 8009676:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009678:	4a1b      	ldr	r2, [pc, #108]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800967e:	4b1a      	ldr	r3, [pc, #104]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	43db      	mvns	r3, r3
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	4013      	ands	r3, r2
 800968c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009696:	2b00      	cmp	r3, #0
 8009698:	d003      	beq.n	80096a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800969a:	693a      	ldr	r2, [r7, #16]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	4313      	orrs	r3, r2
 80096a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80096a2:	4a11      	ldr	r2, [pc, #68]	@ (80096e8 <HAL_GPIO_Init+0x300>)
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	3301      	adds	r3, #1
 80096ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	fa22 f303 	lsr.w	r3, r2, r3
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f47f ae9d 	bne.w	80093f8 <HAL_GPIO_Init+0x10>
  }
}
 80096be:	bf00      	nop
 80096c0:	bf00      	nop
 80096c2:	371c      	adds	r7, #28
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr
 80096cc:	40021000 	.word	0x40021000
 80096d0:	40010000 	.word	0x40010000
 80096d4:	48000400 	.word	0x48000400
 80096d8:	48000800 	.word	0x48000800
 80096dc:	48000c00 	.word	0x48000c00
 80096e0:	48001000 	.word	0x48001000
 80096e4:	48001400 	.word	0x48001400
 80096e8:	40010400 	.word	0x40010400

080096ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b085      	sub	sp, #20
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	460b      	mov	r3, r1
 80096f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	691a      	ldr	r2, [r3, #16]
 80096fc:	887b      	ldrh	r3, [r7, #2]
 80096fe:	4013      	ands	r3, r2
 8009700:	2b00      	cmp	r3, #0
 8009702:	d002      	beq.n	800970a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009704:	2301      	movs	r3, #1
 8009706:	73fb      	strb	r3, [r7, #15]
 8009708:	e001      	b.n	800970e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800970a:	2300      	movs	r3, #0
 800970c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800970e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	460b      	mov	r3, r1
 8009726:	807b      	strh	r3, [r7, #2]
 8009728:	4613      	mov	r3, r2
 800972a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800972c:	787b      	ldrb	r3, [r7, #1]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d003      	beq.n	800973a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009732:	887a      	ldrh	r2, [r7, #2]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009738:	e002      	b.n	8009740 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800973a:	887a      	ldrh	r2, [r7, #2]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009740:	bf00      	nop
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800974c:	b480      	push	{r7}
 800974e:	b085      	sub	sp, #20
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	460b      	mov	r3, r1
 8009756:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	695b      	ldr	r3, [r3, #20]
 800975c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800975e:	887a      	ldrh	r2, [r7, #2]
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4013      	ands	r3, r2
 8009764:	041a      	lsls	r2, r3, #16
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	43d9      	mvns	r1, r3
 800976a:	887b      	ldrh	r3, [r7, #2]
 800976c:	400b      	ands	r3, r1
 800976e:	431a      	orrs	r2, r3
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	619a      	str	r2, [r3, #24]
}
 8009774:	bf00      	nop
 8009776:	3714      	adds	r7, #20
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	4603      	mov	r3, r0
 8009788:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800978a:	4b08      	ldr	r3, [pc, #32]	@ (80097ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800978c:	695a      	ldr	r2, [r3, #20]
 800978e:	88fb      	ldrh	r3, [r7, #6]
 8009790:	4013      	ands	r3, r2
 8009792:	2b00      	cmp	r3, #0
 8009794:	d006      	beq.n	80097a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009796:	4a05      	ldr	r2, [pc, #20]	@ (80097ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009798:	88fb      	ldrh	r3, [r7, #6]
 800979a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800979c:	88fb      	ldrh	r3, [r7, #6]
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 f806 	bl	80097b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80097a4:	bf00      	nop
 80097a6:	3708      	adds	r7, #8
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	40010400 	.word	0x40010400

080097b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	4603      	mov	r3, r0
 80097b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80097ba:	bf00      	nop
 80097bc:	370c      	adds	r7, #12
 80097be:	46bd      	mov	sp, r7
 80097c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c4:	4770      	bx	lr

080097c6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80097c6:	b580      	push	{r7, lr}
 80097c8:	b082      	sub	sp, #8
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d101      	bne.n	80097d8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e08d      	b.n	80098f4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d106      	bne.n	80097f2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2200      	movs	r2, #0
 80097e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f7fa f9ff 	bl	8003bf0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2224      	movs	r2, #36	@ 0x24
 80097f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f022 0201 	bic.w	r2, r2, #1
 8009808:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	685a      	ldr	r2, [r3, #4]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009816:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	689a      	ldr	r2, [r3, #8]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009826:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	2b01      	cmp	r3, #1
 800982e:	d107      	bne.n	8009840 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	689a      	ldr	r2, [r3, #8]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800983c:	609a      	str	r2, [r3, #8]
 800983e:	e006      	b.n	800984e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	689a      	ldr	r2, [r3, #8]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800984c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	68db      	ldr	r3, [r3, #12]
 8009852:	2b02      	cmp	r3, #2
 8009854:	d108      	bne.n	8009868 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	685a      	ldr	r2, [r3, #4]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009864:	605a      	str	r2, [r3, #4]
 8009866:	e007      	b.n	8009878 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	685a      	ldr	r2, [r3, #4]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009876:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	6812      	ldr	r2, [r2, #0]
 8009882:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800988a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68da      	ldr	r2, [r3, #12]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800989a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	691a      	ldr	r2, [r3, #16]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	695b      	ldr	r3, [r3, #20]
 80098a4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	430a      	orrs	r2, r1
 80098b4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	69d9      	ldr	r1, [r3, #28]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a1a      	ldr	r2, [r3, #32]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f042 0201 	orr.w	r2, r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2200      	movs	r2, #0
 80098da:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2220      	movs	r2, #32
 80098e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3708      	adds	r7, #8
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b088      	sub	sp, #32
 8009900:	af02      	add	r7, sp, #8
 8009902:	60f8      	str	r0, [r7, #12]
 8009904:	607a      	str	r2, [r7, #4]
 8009906:	461a      	mov	r2, r3
 8009908:	460b      	mov	r3, r1
 800990a:	817b      	strh	r3, [r7, #10]
 800990c:	4613      	mov	r3, r2
 800990e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009916:	b2db      	uxtb	r3, r3
 8009918:	2b20      	cmp	r3, #32
 800991a:	f040 80fd 	bne.w	8009b18 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009924:	2b01      	cmp	r3, #1
 8009926:	d101      	bne.n	800992c <HAL_I2C_Master_Transmit+0x30>
 8009928:	2302      	movs	r3, #2
 800992a:	e0f6      	b.n	8009b1a <HAL_I2C_Master_Transmit+0x21e>
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2201      	movs	r2, #1
 8009930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009934:	f7fc ff1c 	bl	8006770 <HAL_GetTick>
 8009938:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	9300      	str	r3, [sp, #0]
 800993e:	2319      	movs	r3, #25
 8009940:	2201      	movs	r2, #1
 8009942:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f000 fa0a 	bl	8009d60 <I2C_WaitOnFlagUntilTimeout>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d001      	beq.n	8009956 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e0e1      	b.n	8009b1a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2221      	movs	r2, #33	@ 0x21
 800995a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2210      	movs	r2, #16
 8009962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	893a      	ldrh	r2, [r7, #8]
 8009976:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2200      	movs	r2, #0
 800997c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009982:	b29b      	uxth	r3, r3
 8009984:	2bff      	cmp	r3, #255	@ 0xff
 8009986:	d906      	bls.n	8009996 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	22ff      	movs	r2, #255	@ 0xff
 800998c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800998e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009992:	617b      	str	r3, [r7, #20]
 8009994:	e007      	b.n	80099a6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800999a:	b29a      	uxth	r2, r3
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80099a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80099a4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d024      	beq.n	80099f8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b2:	781a      	ldrb	r2, [r3, #0]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099be:	1c5a      	adds	r2, r3, #1
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	3b01      	subs	r3, #1
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099d6:	3b01      	subs	r3, #1
 80099d8:	b29a      	uxth	r2, r3
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	3301      	adds	r3, #1
 80099e6:	b2da      	uxtb	r2, r3
 80099e8:	8979      	ldrh	r1, [r7, #10]
 80099ea:	4b4e      	ldr	r3, [pc, #312]	@ (8009b24 <HAL_I2C_Master_Transmit+0x228>)
 80099ec:	9300      	str	r3, [sp, #0]
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f000 fc05 	bl	800a200 <I2C_TransferConfig>
 80099f6:	e066      	b.n	8009ac6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099fc:	b2da      	uxtb	r2, r3
 80099fe:	8979      	ldrh	r1, [r7, #10]
 8009a00:	4b48      	ldr	r3, [pc, #288]	@ (8009b24 <HAL_I2C_Master_Transmit+0x228>)
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f000 fbfa 	bl	800a200 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009a0c:	e05b      	b.n	8009ac6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	6a39      	ldr	r1, [r7, #32]
 8009a12:	68f8      	ldr	r0, [r7, #12]
 8009a14:	f000 f9fd 	bl	8009e12 <I2C_WaitOnTXISFlagUntilTimeout>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d001      	beq.n	8009a22 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e07b      	b.n	8009b1a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a26:	781a      	ldrb	r2, [r3, #0]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a32:	1c5a      	adds	r2, r3, #1
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	b29a      	uxth	r2, r3
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a4a:	3b01      	subs	r3, #1
 8009a4c:	b29a      	uxth	r2, r3
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d034      	beq.n	8009ac6 <HAL_I2C_Master_Transmit+0x1ca>
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d130      	bne.n	8009ac6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	9300      	str	r3, [sp, #0]
 8009a68:	6a3b      	ldr	r3, [r7, #32]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	2180      	movs	r1, #128	@ 0x80
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f000 f976 	bl	8009d60 <I2C_WaitOnFlagUntilTimeout>
 8009a74:	4603      	mov	r3, r0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d001      	beq.n	8009a7e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e04d      	b.n	8009b1a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	2bff      	cmp	r3, #255	@ 0xff
 8009a86:	d90e      	bls.n	8009aa6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	22ff      	movs	r2, #255	@ 0xff
 8009a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a92:	b2da      	uxtb	r2, r3
 8009a94:	8979      	ldrh	r1, [r7, #10]
 8009a96:	2300      	movs	r3, #0
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f000 fbae 	bl	800a200 <I2C_TransferConfig>
 8009aa4:	e00f      	b.n	8009ac6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aaa:	b29a      	uxth	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ab4:	b2da      	uxtb	r2, r3
 8009ab6:	8979      	ldrh	r1, [r7, #10]
 8009ab8:	2300      	movs	r3, #0
 8009aba:	9300      	str	r3, [sp, #0]
 8009abc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f000 fb9d 	bl	800a200 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d19e      	bne.n	8009a0e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009ad0:	693a      	ldr	r2, [r7, #16]
 8009ad2:	6a39      	ldr	r1, [r7, #32]
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f000 f9e3 	bl	8009ea0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ada:	4603      	mov	r3, r0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d001      	beq.n	8009ae4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	e01a      	b.n	8009b1a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2220      	movs	r2, #32
 8009aea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6859      	ldr	r1, [r3, #4]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	4b0c      	ldr	r3, [pc, #48]	@ (8009b28 <HAL_I2C_Master_Transmit+0x22c>)
 8009af8:	400b      	ands	r3, r1
 8009afa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2220      	movs	r2, #32
 8009b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2200      	movs	r2, #0
 8009b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b14:	2300      	movs	r3, #0
 8009b16:	e000      	b.n	8009b1a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009b18:	2302      	movs	r3, #2
  }
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3718      	adds	r7, #24
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop
 8009b24:	80002000 	.word	0x80002000
 8009b28:	fe00e800 	.word	0xfe00e800

08009b2c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b088      	sub	sp, #32
 8009b30:	af02      	add	r7, sp, #8
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	607a      	str	r2, [r7, #4]
 8009b36:	461a      	mov	r2, r3
 8009b38:	460b      	mov	r3, r1
 8009b3a:	817b      	strh	r3, [r7, #10]
 8009b3c:	4613      	mov	r3, r2
 8009b3e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	2b20      	cmp	r3, #32
 8009b4a:	f040 80db 	bne.w	8009d04 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d101      	bne.n	8009b5c <HAL_I2C_Master_Receive+0x30>
 8009b58:	2302      	movs	r3, #2
 8009b5a:	e0d4      	b.n	8009d06 <HAL_I2C_Master_Receive+0x1da>
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2201      	movs	r2, #1
 8009b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009b64:	f7fc fe04 	bl	8006770 <HAL_GetTick>
 8009b68:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	9300      	str	r3, [sp, #0]
 8009b6e:	2319      	movs	r3, #25
 8009b70:	2201      	movs	r2, #1
 8009b72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 f8f2 	bl	8009d60 <I2C_WaitOnFlagUntilTimeout>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d001      	beq.n	8009b86 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e0bf      	b.n	8009d06 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2222      	movs	r2, #34	@ 0x22
 8009b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2210      	movs	r2, #16
 8009b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	893a      	ldrh	r2, [r7, #8]
 8009ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2200      	movs	r2, #0
 8009bac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	2bff      	cmp	r3, #255	@ 0xff
 8009bb6:	d90e      	bls.n	8009bd6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	22ff      	movs	r2, #255	@ 0xff
 8009bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	8979      	ldrh	r1, [r7, #10]
 8009bc6:	4b52      	ldr	r3, [pc, #328]	@ (8009d10 <HAL_I2C_Master_Receive+0x1e4>)
 8009bc8:	9300      	str	r3, [sp, #0]
 8009bca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f000 fb16 	bl	800a200 <I2C_TransferConfig>
 8009bd4:	e06d      	b.n	8009cb2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009be4:	b2da      	uxtb	r2, r3
 8009be6:	8979      	ldrh	r1, [r7, #10]
 8009be8:	4b49      	ldr	r3, [pc, #292]	@ (8009d10 <HAL_I2C_Master_Receive+0x1e4>)
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f000 fb05 	bl	800a200 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009bf6:	e05c      	b.n	8009cb2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009bf8:	697a      	ldr	r2, [r7, #20]
 8009bfa:	6a39      	ldr	r1, [r7, #32]
 8009bfc:	68f8      	ldr	r0, [r7, #12]
 8009bfe:	f000 f993 	bl	8009f28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009c02:	4603      	mov	r3, r0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d001      	beq.n	8009c0c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e07c      	b.n	8009d06 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c16:	b2d2      	uxtb	r2, r2
 8009c18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c1e:	1c5a      	adds	r2, r3, #1
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	b29a      	uxth	r2, r3
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	3b01      	subs	r3, #1
 8009c38:	b29a      	uxth	r2, r3
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d034      	beq.n	8009cb2 <HAL_I2C_Master_Receive+0x186>
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d130      	bne.n	8009cb2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	9300      	str	r3, [sp, #0]
 8009c54:	6a3b      	ldr	r3, [r7, #32]
 8009c56:	2200      	movs	r2, #0
 8009c58:	2180      	movs	r1, #128	@ 0x80
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f000 f880 	bl	8009d60 <I2C_WaitOnFlagUntilTimeout>
 8009c60:	4603      	mov	r3, r0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d001      	beq.n	8009c6a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8009c66:	2301      	movs	r3, #1
 8009c68:	e04d      	b.n	8009d06 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c6e:	b29b      	uxth	r3, r3
 8009c70:	2bff      	cmp	r3, #255	@ 0xff
 8009c72:	d90e      	bls.n	8009c92 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	22ff      	movs	r2, #255	@ 0xff
 8009c78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	8979      	ldrh	r1, [r7, #10]
 8009c82:	2300      	movs	r3, #0
 8009c84:	9300      	str	r3, [sp, #0]
 8009c86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c8a:	68f8      	ldr	r0, [r7, #12]
 8009c8c:	f000 fab8 	bl	800a200 <I2C_TransferConfig>
 8009c90:	e00f      	b.n	8009cb2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c96:	b29a      	uxth	r2, r3
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ca0:	b2da      	uxtb	r2, r3
 8009ca2:	8979      	ldrh	r1, [r7, #10]
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	9300      	str	r3, [sp, #0]
 8009ca8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009cac:	68f8      	ldr	r0, [r7, #12]
 8009cae:	f000 faa7 	bl	800a200 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d19d      	bne.n	8009bf8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009cbc:	697a      	ldr	r2, [r7, #20]
 8009cbe:	6a39      	ldr	r1, [r7, #32]
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f000 f8ed 	bl	8009ea0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d001      	beq.n	8009cd0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e01a      	b.n	8009d06 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2220      	movs	r2, #32
 8009cd6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	6859      	ldr	r1, [r3, #4]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8009d14 <HAL_I2C_Master_Receive+0x1e8>)
 8009ce4:	400b      	ands	r3, r1
 8009ce6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2220      	movs	r2, #32
 8009cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d00:	2300      	movs	r3, #0
 8009d02:	e000      	b.n	8009d06 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009d04:	2302      	movs	r3, #2
  }
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3718      	adds	r7, #24
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	80002400 	.word	0x80002400
 8009d14:	fe00e800 	.word	0xfe00e800

08009d18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	f003 0302 	and.w	r3, r3, #2
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d103      	bne.n	8009d36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2200      	movs	r2, #0
 8009d34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	699b      	ldr	r3, [r3, #24]
 8009d3c:	f003 0301 	and.w	r3, r3, #1
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d007      	beq.n	8009d54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	699a      	ldr	r2, [r3, #24]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f042 0201 	orr.w	r2, r2, #1
 8009d52:	619a      	str	r2, [r3, #24]
  }
}
 8009d54:	bf00      	nop
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	603b      	str	r3, [r7, #0]
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009d70:	e03b      	b.n	8009dea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d72:	69ba      	ldr	r2, [r7, #24]
 8009d74:	6839      	ldr	r1, [r7, #0]
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f000 f962 	bl	800a040 <I2C_IsErrorOccurred>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d001      	beq.n	8009d86 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e041      	b.n	8009e0a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d8c:	d02d      	beq.n	8009dea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d8e:	f7fc fcef 	bl	8006770 <HAL_GetTick>
 8009d92:	4602      	mov	r2, r0
 8009d94:	69bb      	ldr	r3, [r7, #24]
 8009d96:	1ad3      	subs	r3, r2, r3
 8009d98:	683a      	ldr	r2, [r7, #0]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d302      	bcc.n	8009da4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d122      	bne.n	8009dea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	699a      	ldr	r2, [r3, #24]
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	4013      	ands	r3, r2
 8009dae:	68ba      	ldr	r2, [r7, #8]
 8009db0:	429a      	cmp	r2, r3
 8009db2:	bf0c      	ite	eq
 8009db4:	2301      	moveq	r3, #1
 8009db6:	2300      	movne	r3, #0
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	461a      	mov	r2, r3
 8009dbc:	79fb      	ldrb	r3, [r7, #7]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d113      	bne.n	8009dea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dc6:	f043 0220 	orr.w	r2, r3, #32
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2220      	movs	r2, #32
 8009dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	e00f      	b.n	8009e0a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	699a      	ldr	r2, [r3, #24]
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	4013      	ands	r3, r2
 8009df4:	68ba      	ldr	r2, [r7, #8]
 8009df6:	429a      	cmp	r2, r3
 8009df8:	bf0c      	ite	eq
 8009dfa:	2301      	moveq	r3, #1
 8009dfc:	2300      	movne	r3, #0
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	461a      	mov	r2, r3
 8009e02:	79fb      	ldrb	r3, [r7, #7]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d0b4      	beq.n	8009d72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	60f8      	str	r0, [r7, #12]
 8009e1a:	60b9      	str	r1, [r7, #8]
 8009e1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009e1e:	e033      	b.n	8009e88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	68b9      	ldr	r1, [r7, #8]
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f000 f90b 	bl	800a040 <I2C_IsErrorOccurred>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d001      	beq.n	8009e34 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009e30:	2301      	movs	r3, #1
 8009e32:	e031      	b.n	8009e98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e3a:	d025      	beq.n	8009e88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e3c:	f7fc fc98 	bl	8006770 <HAL_GetTick>
 8009e40:	4602      	mov	r2, r0
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	68ba      	ldr	r2, [r7, #8]
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d302      	bcc.n	8009e52 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d11a      	bne.n	8009e88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	699b      	ldr	r3, [r3, #24]
 8009e58:	f003 0302 	and.w	r3, r3, #2
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d013      	beq.n	8009e88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e64:	f043 0220 	orr.w	r2, r3, #32
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2220      	movs	r2, #32
 8009e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009e84:	2301      	movs	r3, #1
 8009e86:	e007      	b.n	8009e98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	699b      	ldr	r3, [r3, #24]
 8009e8e:	f003 0302 	and.w	r3, r3, #2
 8009e92:	2b02      	cmp	r3, #2
 8009e94:	d1c4      	bne.n	8009e20 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009e96:	2300      	movs	r3, #0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3710      	adds	r7, #16
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	60f8      	str	r0, [r7, #12]
 8009ea8:	60b9      	str	r1, [r7, #8]
 8009eaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009eac:	e02f      	b.n	8009f0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009eae:	687a      	ldr	r2, [r7, #4]
 8009eb0:	68b9      	ldr	r1, [r7, #8]
 8009eb2:	68f8      	ldr	r0, [r7, #12]
 8009eb4:	f000 f8c4 	bl	800a040 <I2C_IsErrorOccurred>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d001      	beq.n	8009ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e02d      	b.n	8009f1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ec2:	f7fc fc55 	bl	8006770 <HAL_GetTick>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	1ad3      	subs	r3, r2, r3
 8009ecc:	68ba      	ldr	r2, [r7, #8]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d302      	bcc.n	8009ed8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d11a      	bne.n	8009f0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	f003 0320 	and.w	r3, r3, #32
 8009ee2:	2b20      	cmp	r3, #32
 8009ee4:	d013      	beq.n	8009f0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009eea:	f043 0220 	orr.w	r2, r3, #32
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2220      	movs	r2, #32
 8009ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e007      	b.n	8009f1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	699b      	ldr	r3, [r3, #24]
 8009f14:	f003 0320 	and.w	r3, r3, #32
 8009f18:	2b20      	cmp	r3, #32
 8009f1a:	d1c8      	bne.n	8009eae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009f1c:	2300      	movs	r3, #0
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3710      	adds	r7, #16
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
	...

08009f28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b086      	sub	sp, #24
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f34:	2300      	movs	r3, #0
 8009f36:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009f38:	e071      	b.n	800a01e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	68b9      	ldr	r1, [r7, #8]
 8009f3e:	68f8      	ldr	r0, [r7, #12]
 8009f40:	f000 f87e 	bl	800a040 <I2C_IsErrorOccurred>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d001      	beq.n	8009f4e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	699b      	ldr	r3, [r3, #24]
 8009f54:	f003 0320 	and.w	r3, r3, #32
 8009f58:	2b20      	cmp	r3, #32
 8009f5a:	d13b      	bne.n	8009fd4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009f5c:	7dfb      	ldrb	r3, [r7, #23]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d138      	bne.n	8009fd4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	699b      	ldr	r3, [r3, #24]
 8009f68:	f003 0304 	and.w	r3, r3, #4
 8009f6c:	2b04      	cmp	r3, #4
 8009f6e:	d105      	bne.n	8009f7c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d001      	beq.n	8009f7c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	699b      	ldr	r3, [r3, #24]
 8009f82:	f003 0310 	and.w	r3, r3, #16
 8009f86:	2b10      	cmp	r3, #16
 8009f88:	d121      	bne.n	8009fce <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2210      	movs	r2, #16
 8009f90:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2204      	movs	r2, #4
 8009f96:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2220      	movs	r2, #32
 8009f9e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	6859      	ldr	r1, [r3, #4]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681a      	ldr	r2, [r3, #0]
 8009faa:	4b24      	ldr	r3, [pc, #144]	@ (800a03c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009fac:	400b      	ands	r3, r1
 8009fae:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2220      	movs	r2, #32
 8009fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	75fb      	strb	r3, [r7, #23]
 8009fcc:	e002      	b.n	8009fd4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009fd4:	f7fc fbcc 	bl	8006770 <HAL_GetTick>
 8009fd8:	4602      	mov	r2, r0
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	1ad3      	subs	r3, r2, r3
 8009fde:	68ba      	ldr	r2, [r7, #8]
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d302      	bcc.n	8009fea <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d119      	bne.n	800a01e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8009fea:	7dfb      	ldrb	r3, [r7, #23]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d116      	bne.n	800a01e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	699b      	ldr	r3, [r3, #24]
 8009ff6:	f003 0304 	and.w	r3, r3, #4
 8009ffa:	2b04      	cmp	r3, #4
 8009ffc:	d00f      	beq.n	800a01e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a002:	f043 0220 	orr.w	r2, r3, #32
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2220      	movs	r2, #32
 800a00e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2200      	movs	r2, #0
 800a016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	699b      	ldr	r3, [r3, #24]
 800a024:	f003 0304 	and.w	r3, r3, #4
 800a028:	2b04      	cmp	r3, #4
 800a02a:	d002      	beq.n	800a032 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800a02c:	7dfb      	ldrb	r3, [r7, #23]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d083      	beq.n	8009f3a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800a032:	7dfb      	ldrb	r3, [r7, #23]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3718      	adds	r7, #24
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}
 800a03c:	fe00e800 	.word	0xfe00e800

0800a040 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b08a      	sub	sp, #40	@ 0x28
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a04c:	2300      	movs	r3, #0
 800a04e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	699b      	ldr	r3, [r3, #24]
 800a058:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a05a:	2300      	movs	r3, #0
 800a05c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	f003 0310 	and.w	r3, r3, #16
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d068      	beq.n	800a13e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2210      	movs	r2, #16
 800a072:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a074:	e049      	b.n	800a10a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a07c:	d045      	beq.n	800a10a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a07e:	f7fc fb77 	bl	8006770 <HAL_GetTick>
 800a082:	4602      	mov	r2, r0
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	1ad3      	subs	r3, r2, r3
 800a088:	68ba      	ldr	r2, [r7, #8]
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d302      	bcc.n	800a094 <I2C_IsErrorOccurred+0x54>
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d13a      	bne.n	800a10a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a09e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a0a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0b6:	d121      	bne.n	800a0fc <I2C_IsErrorOccurred+0xbc>
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a0be:	d01d      	beq.n	800a0fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a0c0:	7cfb      	ldrb	r3, [r7, #19]
 800a0c2:	2b20      	cmp	r3, #32
 800a0c4:	d01a      	beq.n	800a0fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	685a      	ldr	r2, [r3, #4]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a0d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a0d6:	f7fc fb4b 	bl	8006770 <HAL_GetTick>
 800a0da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0dc:	e00e      	b.n	800a0fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a0de:	f7fc fb47 	bl	8006770 <HAL_GetTick>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	1ad3      	subs	r3, r2, r3
 800a0e8:	2b19      	cmp	r3, #25
 800a0ea:	d907      	bls.n	800a0fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a0ec:	6a3b      	ldr	r3, [r7, #32]
 800a0ee:	f043 0320 	orr.w	r3, r3, #32
 800a0f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a0fa:	e006      	b.n	800a10a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	699b      	ldr	r3, [r3, #24]
 800a102:	f003 0320 	and.w	r3, r3, #32
 800a106:	2b20      	cmp	r3, #32
 800a108:	d1e9      	bne.n	800a0de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	f003 0320 	and.w	r3, r3, #32
 800a114:	2b20      	cmp	r3, #32
 800a116:	d003      	beq.n	800a120 <I2C_IsErrorOccurred+0xe0>
 800a118:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d0aa      	beq.n	800a076 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a124:	2b00      	cmp	r3, #0
 800a126:	d103      	bne.n	800a130 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2220      	movs	r2, #32
 800a12e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a130:	6a3b      	ldr	r3, [r7, #32]
 800a132:	f043 0304 	orr.w	r3, r3, #4
 800a136:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	699b      	ldr	r3, [r3, #24]
 800a144:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00b      	beq.n	800a168 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a150:	6a3b      	ldr	r3, [r7, #32]
 800a152:	f043 0301 	orr.w	r3, r3, #1
 800a156:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a160:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d00b      	beq.n	800a18a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a172:	6a3b      	ldr	r3, [r7, #32]
 800a174:	f043 0308 	orr.w	r3, r3, #8
 800a178:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a182:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a184:	2301      	movs	r3, #1
 800a186:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a18a:	69bb      	ldr	r3, [r7, #24]
 800a18c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00b      	beq.n	800a1ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a194:	6a3b      	ldr	r3, [r7, #32]
 800a196:	f043 0302 	orr.w	r3, r3, #2
 800a19a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a1ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d01c      	beq.n	800a1ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a1b4:	68f8      	ldr	r0, [r7, #12]
 800a1b6:	f7ff fdaf 	bl	8009d18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	6859      	ldr	r1, [r3, #4]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	4b0d      	ldr	r3, [pc, #52]	@ (800a1fc <I2C_IsErrorOccurred+0x1bc>)
 800a1c6:	400b      	ands	r3, r1
 800a1c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1ce:	6a3b      	ldr	r3, [r7, #32]
 800a1d0:	431a      	orrs	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2220      	movs	r2, #32
 800a1da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a1ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3728      	adds	r7, #40	@ 0x28
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	fe00e800 	.word	0xfe00e800

0800a200 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a200:	b480      	push	{r7}
 800a202:	b087      	sub	sp, #28
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	607b      	str	r3, [r7, #4]
 800a20a:	460b      	mov	r3, r1
 800a20c:	817b      	strh	r3, [r7, #10]
 800a20e:	4613      	mov	r3, r2
 800a210:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a212:	897b      	ldrh	r3, [r7, #10]
 800a214:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a218:	7a7b      	ldrb	r3, [r7, #9]
 800a21a:	041b      	lsls	r3, r3, #16
 800a21c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a220:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a226:	6a3b      	ldr	r3, [r7, #32]
 800a228:	4313      	orrs	r3, r2
 800a22a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a22e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	685a      	ldr	r2, [r3, #4]
 800a236:	6a3b      	ldr	r3, [r7, #32]
 800a238:	0d5b      	lsrs	r3, r3, #21
 800a23a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a23e:	4b08      	ldr	r3, [pc, #32]	@ (800a260 <I2C_TransferConfig+0x60>)
 800a240:	430b      	orrs	r3, r1
 800a242:	43db      	mvns	r3, r3
 800a244:	ea02 0103 	and.w	r1, r2, r3
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	697a      	ldr	r2, [r7, #20]
 800a24e:	430a      	orrs	r2, r1
 800a250:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a252:	bf00      	nop
 800a254:	371c      	adds	r7, #28
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr
 800a25e:	bf00      	nop
 800a260:	03ff63ff 	.word	0x03ff63ff

0800a264 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a274:	b2db      	uxtb	r3, r3
 800a276:	2b20      	cmp	r3, #32
 800a278:	d138      	bne.n	800a2ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a280:	2b01      	cmp	r3, #1
 800a282:	d101      	bne.n	800a288 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a284:	2302      	movs	r3, #2
 800a286:	e032      	b.n	800a2ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2201      	movs	r2, #1
 800a28c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2224      	movs	r2, #36	@ 0x24
 800a294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f022 0201 	bic.w	r2, r2, #1
 800a2a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a2b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	6819      	ldr	r1, [r3, #0]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	683a      	ldr	r2, [r7, #0]
 800a2c4:	430a      	orrs	r2, r1
 800a2c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f042 0201 	orr.w	r2, r2, #1
 800a2d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2220      	movs	r2, #32
 800a2dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	e000      	b.n	800a2ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a2ec:	2302      	movs	r3, #2
  }
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	370c      	adds	r7, #12
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a2fa:	b480      	push	{r7}
 800a2fc:	b085      	sub	sp, #20
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
 800a302:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b20      	cmp	r3, #32
 800a30e:	d139      	bne.n	800a384 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a316:	2b01      	cmp	r3, #1
 800a318:	d101      	bne.n	800a31e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a31a:	2302      	movs	r3, #2
 800a31c:	e033      	b.n	800a386 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2201      	movs	r2, #1
 800a322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2224      	movs	r2, #36	@ 0x24
 800a32a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f022 0201 	bic.w	r2, r2, #1
 800a33c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a34c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	021b      	lsls	r3, r3, #8
 800a352:	68fa      	ldr	r2, [r7, #12]
 800a354:	4313      	orrs	r3, r2
 800a356:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	68fa      	ldr	r2, [r7, #12]
 800a35e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f042 0201 	orr.w	r2, r2, #1
 800a36e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2220      	movs	r2, #32
 800a374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a380:	2300      	movs	r3, #0
 800a382:	e000      	b.n	800a386 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a384:	2302      	movs	r3, #2
  }
}
 800a386:	4618      	mov	r0, r3
 800a388:	3714      	adds	r7, #20
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr
	...

0800a394 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d141      	bne.n	800a426 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a3a2:	4b4b      	ldr	r3, [pc, #300]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a3aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3ae:	d131      	bne.n	800a414 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a3b0:	4b47      	ldr	r3, [pc, #284]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3b6:	4a46      	ldr	r2, [pc, #280]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a3c0:	4b43      	ldr	r3, [pc, #268]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a3c8:	4a41      	ldr	r2, [pc, #260]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a3ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a3d0:	4b40      	ldr	r3, [pc, #256]	@ (800a4d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2232      	movs	r2, #50	@ 0x32
 800a3d6:	fb02 f303 	mul.w	r3, r2, r3
 800a3da:	4a3f      	ldr	r2, [pc, #252]	@ (800a4d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a3dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a3e0:	0c9b      	lsrs	r3, r3, #18
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a3e6:	e002      	b.n	800a3ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a3ee:	4b38      	ldr	r3, [pc, #224]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3f0:	695b      	ldr	r3, [r3, #20]
 800a3f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3fa:	d102      	bne.n	800a402 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d1f2      	bne.n	800a3e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a402:	4b33      	ldr	r3, [pc, #204]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a404:	695b      	ldr	r3, [r3, #20]
 800a406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a40a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a40e:	d158      	bne.n	800a4c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a410:	2303      	movs	r3, #3
 800a412:	e057      	b.n	800a4c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a414:	4b2e      	ldr	r3, [pc, #184]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a41a:	4a2d      	ldr	r2, [pc, #180]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a41c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a420:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a424:	e04d      	b.n	800a4c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a42c:	d141      	bne.n	800a4b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a42e:	4b28      	ldr	r3, [pc, #160]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a43a:	d131      	bne.n	800a4a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a43c:	4b24      	ldr	r3, [pc, #144]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a43e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a442:	4a23      	ldr	r2, [pc, #140]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a448:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a44c:	4b20      	ldr	r3, [pc, #128]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a454:	4a1e      	ldr	r2, [pc, #120]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a456:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a45a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a45c:	4b1d      	ldr	r3, [pc, #116]	@ (800a4d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2232      	movs	r2, #50	@ 0x32
 800a462:	fb02 f303 	mul.w	r3, r2, r3
 800a466:	4a1c      	ldr	r2, [pc, #112]	@ (800a4d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a468:	fba2 2303 	umull	r2, r3, r2, r3
 800a46c:	0c9b      	lsrs	r3, r3, #18
 800a46e:	3301      	adds	r3, #1
 800a470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a472:	e002      	b.n	800a47a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	3b01      	subs	r3, #1
 800a478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a47a:	4b15      	ldr	r3, [pc, #84]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a486:	d102      	bne.n	800a48e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d1f2      	bne.n	800a474 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a48e:	4b10      	ldr	r3, [pc, #64]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a490:	695b      	ldr	r3, [r3, #20]
 800a492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a49a:	d112      	bne.n	800a4c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a49c:	2303      	movs	r3, #3
 800a49e:	e011      	b.n	800a4c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a4a0:	4b0b      	ldr	r3, [pc, #44]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4a6:	4a0a      	ldr	r2, [pc, #40]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a4b0:	e007      	b.n	800a4c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a4b2:	4b07      	ldr	r3, [pc, #28]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a4ba:	4a05      	ldr	r2, [pc, #20]	@ (800a4d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a4c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3714      	adds	r7, #20
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	40007000 	.word	0x40007000
 800a4d4:	20000004 	.word	0x20000004
 800a4d8:	431bde83 	.word	0x431bde83

0800a4dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b088      	sub	sp, #32
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e2fe      	b.n	800aaec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d075      	beq.n	800a5e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a4fa:	4b97      	ldr	r3, [pc, #604]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a4fc:	689b      	ldr	r3, [r3, #8]
 800a4fe:	f003 030c 	and.w	r3, r3, #12
 800a502:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a504:	4b94      	ldr	r3, [pc, #592]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a506:	68db      	ldr	r3, [r3, #12]
 800a508:	f003 0303 	and.w	r3, r3, #3
 800a50c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a50e:	69bb      	ldr	r3, [r7, #24]
 800a510:	2b0c      	cmp	r3, #12
 800a512:	d102      	bne.n	800a51a <HAL_RCC_OscConfig+0x3e>
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	2b03      	cmp	r3, #3
 800a518:	d002      	beq.n	800a520 <HAL_RCC_OscConfig+0x44>
 800a51a:	69bb      	ldr	r3, [r7, #24]
 800a51c:	2b08      	cmp	r3, #8
 800a51e:	d10b      	bne.n	800a538 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a520:	4b8d      	ldr	r3, [pc, #564]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d05b      	beq.n	800a5e4 <HAL_RCC_OscConfig+0x108>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d157      	bne.n	800a5e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	e2d9      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a540:	d106      	bne.n	800a550 <HAL_RCC_OscConfig+0x74>
 800a542:	4b85      	ldr	r3, [pc, #532]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a84      	ldr	r2, [pc, #528]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a54c:	6013      	str	r3, [r2, #0]
 800a54e:	e01d      	b.n	800a58c <HAL_RCC_OscConfig+0xb0>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	685b      	ldr	r3, [r3, #4]
 800a554:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a558:	d10c      	bne.n	800a574 <HAL_RCC_OscConfig+0x98>
 800a55a:	4b7f      	ldr	r3, [pc, #508]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a7e      	ldr	r2, [pc, #504]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a564:	6013      	str	r3, [r2, #0]
 800a566:	4b7c      	ldr	r3, [pc, #496]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a7b      	ldr	r2, [pc, #492]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a56c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a570:	6013      	str	r3, [r2, #0]
 800a572:	e00b      	b.n	800a58c <HAL_RCC_OscConfig+0xb0>
 800a574:	4b78      	ldr	r3, [pc, #480]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a77      	ldr	r2, [pc, #476]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a57a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a57e:	6013      	str	r3, [r2, #0]
 800a580:	4b75      	ldr	r3, [pc, #468]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a74      	ldr	r2, [pc, #464]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a586:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a58a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d013      	beq.n	800a5bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a594:	f7fc f8ec 	bl	8006770 <HAL_GetTick>
 800a598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a59a:	e008      	b.n	800a5ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a59c:	f7fc f8e8 	bl	8006770 <HAL_GetTick>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	2b64      	cmp	r3, #100	@ 0x64
 800a5a8:	d901      	bls.n	800a5ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e29e      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a5ae:	4b6a      	ldr	r3, [pc, #424]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d0f0      	beq.n	800a59c <HAL_RCC_OscConfig+0xc0>
 800a5ba:	e014      	b.n	800a5e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5bc:	f7fc f8d8 	bl	8006770 <HAL_GetTick>
 800a5c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a5c2:	e008      	b.n	800a5d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a5c4:	f7fc f8d4 	bl	8006770 <HAL_GetTick>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	1ad3      	subs	r3, r2, r3
 800a5ce:	2b64      	cmp	r3, #100	@ 0x64
 800a5d0:	d901      	bls.n	800a5d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	e28a      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a5d6:	4b60      	ldr	r3, [pc, #384]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d1f0      	bne.n	800a5c4 <HAL_RCC_OscConfig+0xe8>
 800a5e2:	e000      	b.n	800a5e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f003 0302 	and.w	r3, r3, #2
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d075      	beq.n	800a6de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5f2:	4b59      	ldr	r3, [pc, #356]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	f003 030c 	and.w	r3, r3, #12
 800a5fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5fc:	4b56      	ldr	r3, [pc, #344]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a5fe:	68db      	ldr	r3, [r3, #12]
 800a600:	f003 0303 	and.w	r3, r3, #3
 800a604:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	2b0c      	cmp	r3, #12
 800a60a:	d102      	bne.n	800a612 <HAL_RCC_OscConfig+0x136>
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	2b02      	cmp	r3, #2
 800a610:	d002      	beq.n	800a618 <HAL_RCC_OscConfig+0x13c>
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	2b04      	cmp	r3, #4
 800a616:	d11f      	bne.n	800a658 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a618:	4b4f      	ldr	r3, [pc, #316]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a620:	2b00      	cmp	r3, #0
 800a622:	d005      	beq.n	800a630 <HAL_RCC_OscConfig+0x154>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	68db      	ldr	r3, [r3, #12]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d101      	bne.n	800a630 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e25d      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a630:	4b49      	ldr	r3, [pc, #292]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	691b      	ldr	r3, [r3, #16]
 800a63c:	061b      	lsls	r3, r3, #24
 800a63e:	4946      	ldr	r1, [pc, #280]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a640:	4313      	orrs	r3, r2
 800a642:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a644:	4b45      	ldr	r3, [pc, #276]	@ (800a75c <HAL_RCC_OscConfig+0x280>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4618      	mov	r0, r3
 800a64a:	f7f9 fcf3 	bl	8004034 <HAL_InitTick>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d043      	beq.n	800a6dc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a654:	2301      	movs	r3, #1
 800a656:	e249      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	68db      	ldr	r3, [r3, #12]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d023      	beq.n	800a6a8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a660:	4b3d      	ldr	r3, [pc, #244]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a3c      	ldr	r2, [pc, #240]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a66a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a66c:	f7fc f880 	bl	8006770 <HAL_GetTick>
 800a670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a672:	e008      	b.n	800a686 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a674:	f7fc f87c 	bl	8006770 <HAL_GetTick>
 800a678:	4602      	mov	r2, r0
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	1ad3      	subs	r3, r2, r3
 800a67e:	2b02      	cmp	r3, #2
 800a680:	d901      	bls.n	800a686 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e232      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a686:	4b34      	ldr	r3, [pc, #208]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d0f0      	beq.n	800a674 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a692:	4b31      	ldr	r3, [pc, #196]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	691b      	ldr	r3, [r3, #16]
 800a69e:	061b      	lsls	r3, r3, #24
 800a6a0:	492d      	ldr	r1, [pc, #180]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	604b      	str	r3, [r1, #4]
 800a6a6:	e01a      	b.n	800a6de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a6a8:	4b2b      	ldr	r3, [pc, #172]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a2a      	ldr	r2, [pc, #168]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a6ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6b4:	f7fc f85c 	bl	8006770 <HAL_GetTick>
 800a6b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a6ba:	e008      	b.n	800a6ce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6bc:	f7fc f858 	bl	8006770 <HAL_GetTick>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	1ad3      	subs	r3, r2, r3
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	d901      	bls.n	800a6ce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a6ca:	2303      	movs	r3, #3
 800a6cc:	e20e      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a6ce:	4b22      	ldr	r3, [pc, #136]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d1f0      	bne.n	800a6bc <HAL_RCC_OscConfig+0x1e0>
 800a6da:	e000      	b.n	800a6de <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f003 0308 	and.w	r3, r3, #8
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d041      	beq.n	800a76e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	695b      	ldr	r3, [r3, #20]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d01c      	beq.n	800a72c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a6f2:	4b19      	ldr	r3, [pc, #100]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a6f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a6f8:	4a17      	ldr	r2, [pc, #92]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a6fa:	f043 0301 	orr.w	r3, r3, #1
 800a6fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a702:	f7fc f835 	bl	8006770 <HAL_GetTick>
 800a706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a708:	e008      	b.n	800a71c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a70a:	f7fc f831 	bl	8006770 <HAL_GetTick>
 800a70e:	4602      	mov	r2, r0
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	1ad3      	subs	r3, r2, r3
 800a714:	2b02      	cmp	r3, #2
 800a716:	d901      	bls.n	800a71c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a718:	2303      	movs	r3, #3
 800a71a:	e1e7      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a71c:	4b0e      	ldr	r3, [pc, #56]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a71e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a722:	f003 0302 	and.w	r3, r3, #2
 800a726:	2b00      	cmp	r3, #0
 800a728:	d0ef      	beq.n	800a70a <HAL_RCC_OscConfig+0x22e>
 800a72a:	e020      	b.n	800a76e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a72c:	4b0a      	ldr	r3, [pc, #40]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a72e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a732:	4a09      	ldr	r2, [pc, #36]	@ (800a758 <HAL_RCC_OscConfig+0x27c>)
 800a734:	f023 0301 	bic.w	r3, r3, #1
 800a738:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a73c:	f7fc f818 	bl	8006770 <HAL_GetTick>
 800a740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a742:	e00d      	b.n	800a760 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a744:	f7fc f814 	bl	8006770 <HAL_GetTick>
 800a748:	4602      	mov	r2, r0
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	2b02      	cmp	r3, #2
 800a750:	d906      	bls.n	800a760 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a752:	2303      	movs	r3, #3
 800a754:	e1ca      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
 800a756:	bf00      	nop
 800a758:	40021000 	.word	0x40021000
 800a75c:	2000013c 	.word	0x2000013c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a760:	4b8c      	ldr	r3, [pc, #560]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a762:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a766:	f003 0302 	and.w	r3, r3, #2
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1ea      	bne.n	800a744 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 0304 	and.w	r3, r3, #4
 800a776:	2b00      	cmp	r3, #0
 800a778:	f000 80a6 	beq.w	800a8c8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a77c:	2300      	movs	r3, #0
 800a77e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a780:	4b84      	ldr	r3, [pc, #528]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d101      	bne.n	800a790 <HAL_RCC_OscConfig+0x2b4>
 800a78c:	2301      	movs	r3, #1
 800a78e:	e000      	b.n	800a792 <HAL_RCC_OscConfig+0x2b6>
 800a790:	2300      	movs	r3, #0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00d      	beq.n	800a7b2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a796:	4b7f      	ldr	r3, [pc, #508]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a79a:	4a7e      	ldr	r2, [pc, #504]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a79c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a7a2:	4b7c      	ldr	r3, [pc, #496]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a7a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7aa:	60fb      	str	r3, [r7, #12]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7b2:	4b79      	ldr	r3, [pc, #484]	@ (800a998 <HAL_RCC_OscConfig+0x4bc>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d118      	bne.n	800a7f0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a7be:	4b76      	ldr	r3, [pc, #472]	@ (800a998 <HAL_RCC_OscConfig+0x4bc>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	4a75      	ldr	r2, [pc, #468]	@ (800a998 <HAL_RCC_OscConfig+0x4bc>)
 800a7c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a7c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a7ca:	f7fb ffd1 	bl	8006770 <HAL_GetTick>
 800a7ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7d0:	e008      	b.n	800a7e4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7d2:	f7fb ffcd 	bl	8006770 <HAL_GetTick>
 800a7d6:	4602      	mov	r2, r0
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	1ad3      	subs	r3, r2, r3
 800a7dc:	2b02      	cmp	r3, #2
 800a7de:	d901      	bls.n	800a7e4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a7e0:	2303      	movs	r3, #3
 800a7e2:	e183      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7e4:	4b6c      	ldr	r3, [pc, #432]	@ (800a998 <HAL_RCC_OscConfig+0x4bc>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d0f0      	beq.n	800a7d2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d108      	bne.n	800a80a <HAL_RCC_OscConfig+0x32e>
 800a7f8:	4b66      	ldr	r3, [pc, #408]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7fe:	4a65      	ldr	r2, [pc, #404]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a800:	f043 0301 	orr.w	r3, r3, #1
 800a804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a808:	e024      	b.n	800a854 <HAL_RCC_OscConfig+0x378>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	2b05      	cmp	r3, #5
 800a810:	d110      	bne.n	800a834 <HAL_RCC_OscConfig+0x358>
 800a812:	4b60      	ldr	r3, [pc, #384]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a818:	4a5e      	ldr	r2, [pc, #376]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a81a:	f043 0304 	orr.w	r3, r3, #4
 800a81e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a822:	4b5c      	ldr	r3, [pc, #368]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a828:	4a5a      	ldr	r2, [pc, #360]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a82a:	f043 0301 	orr.w	r3, r3, #1
 800a82e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a832:	e00f      	b.n	800a854 <HAL_RCC_OscConfig+0x378>
 800a834:	4b57      	ldr	r3, [pc, #348]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a83a:	4a56      	ldr	r2, [pc, #344]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a83c:	f023 0301 	bic.w	r3, r3, #1
 800a840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a844:	4b53      	ldr	r3, [pc, #332]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a84a:	4a52      	ldr	r2, [pc, #328]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a84c:	f023 0304 	bic.w	r3, r3, #4
 800a850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d016      	beq.n	800a88a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a85c:	f7fb ff88 	bl	8006770 <HAL_GetTick>
 800a860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a862:	e00a      	b.n	800a87a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a864:	f7fb ff84 	bl	8006770 <HAL_GetTick>
 800a868:	4602      	mov	r2, r0
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	1ad3      	subs	r3, r2, r3
 800a86e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a872:	4293      	cmp	r3, r2
 800a874:	d901      	bls.n	800a87a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a876:	2303      	movs	r3, #3
 800a878:	e138      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a87a:	4b46      	ldr	r3, [pc, #280]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a87c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a880:	f003 0302 	and.w	r3, r3, #2
 800a884:	2b00      	cmp	r3, #0
 800a886:	d0ed      	beq.n	800a864 <HAL_RCC_OscConfig+0x388>
 800a888:	e015      	b.n	800a8b6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a88a:	f7fb ff71 	bl	8006770 <HAL_GetTick>
 800a88e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a890:	e00a      	b.n	800a8a8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a892:	f7fb ff6d 	bl	8006770 <HAL_GetTick>
 800a896:	4602      	mov	r2, r0
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d901      	bls.n	800a8a8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	e121      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a8a8:	4b3a      	ldr	r3, [pc, #232]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a8aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ae:	f003 0302 	and.w	r3, r3, #2
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1ed      	bne.n	800a892 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a8b6:	7ffb      	ldrb	r3, [r7, #31]
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d105      	bne.n	800a8c8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a8bc:	4b35      	ldr	r3, [pc, #212]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a8be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8c0:	4a34      	ldr	r2, [pc, #208]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a8c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a8c6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 0320 	and.w	r3, r3, #32
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d03c      	beq.n	800a94e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	699b      	ldr	r3, [r3, #24]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d01c      	beq.n	800a916 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a8dc:	4b2d      	ldr	r3, [pc, #180]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a8de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a8e2:	4a2c      	ldr	r2, [pc, #176]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a8e4:	f043 0301 	orr.w	r3, r3, #1
 800a8e8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8ec:	f7fb ff40 	bl	8006770 <HAL_GetTick>
 800a8f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a8f2:	e008      	b.n	800a906 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8f4:	f7fb ff3c 	bl	8006770 <HAL_GetTick>
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	1ad3      	subs	r3, r2, r3
 800a8fe:	2b02      	cmp	r3, #2
 800a900:	d901      	bls.n	800a906 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a902:	2303      	movs	r3, #3
 800a904:	e0f2      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a906:	4b23      	ldr	r3, [pc, #140]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a908:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a90c:	f003 0302 	and.w	r3, r3, #2
 800a910:	2b00      	cmp	r3, #0
 800a912:	d0ef      	beq.n	800a8f4 <HAL_RCC_OscConfig+0x418>
 800a914:	e01b      	b.n	800a94e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a916:	4b1f      	ldr	r3, [pc, #124]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a91c:	4a1d      	ldr	r2, [pc, #116]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a91e:	f023 0301 	bic.w	r3, r3, #1
 800a922:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a926:	f7fb ff23 	bl	8006770 <HAL_GetTick>
 800a92a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a92c:	e008      	b.n	800a940 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a92e:	f7fb ff1f 	bl	8006770 <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	2b02      	cmp	r3, #2
 800a93a:	d901      	bls.n	800a940 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a93c:	2303      	movs	r3, #3
 800a93e:	e0d5      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a940:	4b14      	ldr	r3, [pc, #80]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a942:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a946:	f003 0302 	and.w	r3, r3, #2
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d1ef      	bne.n	800a92e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	69db      	ldr	r3, [r3, #28]
 800a952:	2b00      	cmp	r3, #0
 800a954:	f000 80c9 	beq.w	800aaea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a958:	4b0e      	ldr	r3, [pc, #56]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	f003 030c 	and.w	r3, r3, #12
 800a960:	2b0c      	cmp	r3, #12
 800a962:	f000 8083 	beq.w	800aa6c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	69db      	ldr	r3, [r3, #28]
 800a96a:	2b02      	cmp	r3, #2
 800a96c:	d15e      	bne.n	800aa2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a96e:	4b09      	ldr	r3, [pc, #36]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a08      	ldr	r2, [pc, #32]	@ (800a994 <HAL_RCC_OscConfig+0x4b8>)
 800a974:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a97a:	f7fb fef9 	bl	8006770 <HAL_GetTick>
 800a97e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a980:	e00c      	b.n	800a99c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a982:	f7fb fef5 	bl	8006770 <HAL_GetTick>
 800a986:	4602      	mov	r2, r0
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	1ad3      	subs	r3, r2, r3
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d905      	bls.n	800a99c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a990:	2303      	movs	r3, #3
 800a992:	e0ab      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
 800a994:	40021000 	.word	0x40021000
 800a998:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a99c:	4b55      	ldr	r3, [pc, #340]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d1ec      	bne.n	800a982 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9a8:	4b52      	ldr	r3, [pc, #328]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a9aa:	68da      	ldr	r2, [r3, #12]
 800a9ac:	4b52      	ldr	r3, [pc, #328]	@ (800aaf8 <HAL_RCC_OscConfig+0x61c>)
 800a9ae:	4013      	ands	r3, r2
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	6a11      	ldr	r1, [r2, #32]
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a9b8:	3a01      	subs	r2, #1
 800a9ba:	0112      	lsls	r2, r2, #4
 800a9bc:	4311      	orrs	r1, r2
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a9c2:	0212      	lsls	r2, r2, #8
 800a9c4:	4311      	orrs	r1, r2
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a9ca:	0852      	lsrs	r2, r2, #1
 800a9cc:	3a01      	subs	r2, #1
 800a9ce:	0552      	lsls	r2, r2, #21
 800a9d0:	4311      	orrs	r1, r2
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a9d6:	0852      	lsrs	r2, r2, #1
 800a9d8:	3a01      	subs	r2, #1
 800a9da:	0652      	lsls	r2, r2, #25
 800a9dc:	4311      	orrs	r1, r2
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a9e2:	06d2      	lsls	r2, r2, #27
 800a9e4:	430a      	orrs	r2, r1
 800a9e6:	4943      	ldr	r1, [pc, #268]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a9ec:	4b41      	ldr	r3, [pc, #260]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4a40      	ldr	r2, [pc, #256]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a9f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a9f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a9f8:	4b3e      	ldr	r3, [pc, #248]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	4a3d      	ldr	r2, [pc, #244]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800a9fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa04:	f7fb feb4 	bl	8006770 <HAL_GetTick>
 800aa08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa0a:	e008      	b.n	800aa1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa0c:	f7fb feb0 	bl	8006770 <HAL_GetTick>
 800aa10:	4602      	mov	r2, r0
 800aa12:	693b      	ldr	r3, [r7, #16]
 800aa14:	1ad3      	subs	r3, r2, r3
 800aa16:	2b02      	cmp	r3, #2
 800aa18:	d901      	bls.n	800aa1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800aa1a:	2303      	movs	r3, #3
 800aa1c:	e066      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa1e:	4b35      	ldr	r3, [pc, #212]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d0f0      	beq.n	800aa0c <HAL_RCC_OscConfig+0x530>
 800aa2a:	e05e      	b.n	800aaea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa2c:	4b31      	ldr	r3, [pc, #196]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a30      	ldr	r2, [pc, #192]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa38:	f7fb fe9a 	bl	8006770 <HAL_GetTick>
 800aa3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa3e:	e008      	b.n	800aa52 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa40:	f7fb fe96 	bl	8006770 <HAL_GetTick>
 800aa44:	4602      	mov	r2, r0
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	1ad3      	subs	r3, r2, r3
 800aa4a:	2b02      	cmp	r3, #2
 800aa4c:	d901      	bls.n	800aa52 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800aa4e:	2303      	movs	r3, #3
 800aa50:	e04c      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa52:	4b28      	ldr	r3, [pc, #160]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d1f0      	bne.n	800aa40 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800aa5e:	4b25      	ldr	r3, [pc, #148]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa60:	68da      	ldr	r2, [r3, #12]
 800aa62:	4924      	ldr	r1, [pc, #144]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa64:	4b25      	ldr	r3, [pc, #148]	@ (800aafc <HAL_RCC_OscConfig+0x620>)
 800aa66:	4013      	ands	r3, r2
 800aa68:	60cb      	str	r3, [r1, #12]
 800aa6a:	e03e      	b.n	800aaea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	69db      	ldr	r3, [r3, #28]
 800aa70:	2b01      	cmp	r3, #1
 800aa72:	d101      	bne.n	800aa78 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800aa74:	2301      	movs	r3, #1
 800aa76:	e039      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800aa78:	4b1e      	ldr	r3, [pc, #120]	@ (800aaf4 <HAL_RCC_OscConfig+0x618>)
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	f003 0203 	and.w	r2, r3, #3
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6a1b      	ldr	r3, [r3, #32]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d12c      	bne.n	800aae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa96:	3b01      	subs	r3, #1
 800aa98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa9a:	429a      	cmp	r2, r3
 800aa9c:	d123      	bne.n	800aae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaa8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d11b      	bne.n	800aae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d113      	bne.n	800aae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac8:	085b      	lsrs	r3, r3, #1
 800aaca:	3b01      	subs	r3, #1
 800aacc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800aace:	429a      	cmp	r2, r3
 800aad0:	d109      	bne.n	800aae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aadc:	085b      	lsrs	r3, r3, #1
 800aade:	3b01      	subs	r3, #1
 800aae0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d001      	beq.n	800aaea <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800aae6:	2301      	movs	r3, #1
 800aae8:	e000      	b.n	800aaec <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3720      	adds	r7, #32
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	40021000 	.word	0x40021000
 800aaf8:	019f800c 	.word	0x019f800c
 800aafc:	feeefffc 	.word	0xfeeefffc

0800ab00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b086      	sub	sp, #24
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d101      	bne.n	800ab18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ab14:	2301      	movs	r3, #1
 800ab16:	e11e      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab18:	4b91      	ldr	r3, [pc, #580]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 030f 	and.w	r3, r3, #15
 800ab20:	683a      	ldr	r2, [r7, #0]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d910      	bls.n	800ab48 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab26:	4b8e      	ldr	r3, [pc, #568]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f023 020f 	bic.w	r2, r3, #15
 800ab2e:	498c      	ldr	r1, [pc, #560]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	4313      	orrs	r3, r2
 800ab34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab36:	4b8a      	ldr	r3, [pc, #552]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f003 030f 	and.w	r3, r3, #15
 800ab3e:	683a      	ldr	r2, [r7, #0]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d001      	beq.n	800ab48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ab44:	2301      	movs	r3, #1
 800ab46:	e106      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f003 0301 	and.w	r3, r3, #1
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d073      	beq.n	800ac3c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	2b03      	cmp	r3, #3
 800ab5a:	d129      	bne.n	800abb0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ab5c:	4b81      	ldr	r3, [pc, #516]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d101      	bne.n	800ab6c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e0f4      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ab6c:	f000 f9d0 	bl	800af10 <RCC_GetSysClockFreqFromPLLSource>
 800ab70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	4a7c      	ldr	r2, [pc, #496]	@ (800ad68 <HAL_RCC_ClockConfig+0x268>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d93f      	bls.n	800abfa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ab7a:	4b7a      	ldr	r3, [pc, #488]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ab7c:	689b      	ldr	r3, [r3, #8]
 800ab7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d009      	beq.n	800ab9a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d033      	beq.n	800abfa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d12f      	bne.n	800abfa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ab9a:	4b72      	ldr	r3, [pc, #456]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ab9c:	689b      	ldr	r3, [r3, #8]
 800ab9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aba2:	4a70      	ldr	r2, [pc, #448]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800aba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aba8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800abaa:	2380      	movs	r3, #128	@ 0x80
 800abac:	617b      	str	r3, [r7, #20]
 800abae:	e024      	b.n	800abfa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d107      	bne.n	800abc8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800abb8:	4b6a      	ldr	r3, [pc, #424]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d109      	bne.n	800abd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	e0c6      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abc8:	4b66      	ldr	r3, [pc, #408]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d101      	bne.n	800abd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800abd4:	2301      	movs	r3, #1
 800abd6:	e0be      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800abd8:	f000 f8ce 	bl	800ad78 <HAL_RCC_GetSysClockFreq>
 800abdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	4a61      	ldr	r2, [pc, #388]	@ (800ad68 <HAL_RCC_ClockConfig+0x268>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d909      	bls.n	800abfa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800abe6:	4b5f      	ldr	r3, [pc, #380]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800abee:	4a5d      	ldr	r2, [pc, #372]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800abf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abf4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800abf6:	2380      	movs	r3, #128	@ 0x80
 800abf8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800abfa:	4b5a      	ldr	r3, [pc, #360]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	f023 0203 	bic.w	r2, r3, #3
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	4957      	ldr	r1, [pc, #348]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac0c:	f7fb fdb0 	bl	8006770 <HAL_GetTick>
 800ac10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac12:	e00a      	b.n	800ac2a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac14:	f7fb fdac 	bl	8006770 <HAL_GetTick>
 800ac18:	4602      	mov	r2, r0
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	1ad3      	subs	r3, r2, r3
 800ac1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d901      	bls.n	800ac2a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ac26:	2303      	movs	r3, #3
 800ac28:	e095      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac2a:	4b4e      	ldr	r3, [pc, #312]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	f003 020c 	and.w	r2, r3, #12
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	009b      	lsls	r3, r3, #2
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d1eb      	bne.n	800ac14 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f003 0302 	and.w	r3, r3, #2
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d023      	beq.n	800ac90 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f003 0304 	and.w	r3, r3, #4
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d005      	beq.n	800ac60 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ac54:	4b43      	ldr	r3, [pc, #268]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	4a42      	ldr	r2, [pc, #264]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ac5e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f003 0308 	and.w	r3, r3, #8
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d007      	beq.n	800ac7c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ac6c:	4b3d      	ldr	r3, [pc, #244]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ac74:	4a3b      	ldr	r2, [pc, #236]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ac7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac7c:	4b39      	ldr	r3, [pc, #228]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	4936      	ldr	r1, [pc, #216]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	608b      	str	r3, [r1, #8]
 800ac8e:	e008      	b.n	800aca2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	2b80      	cmp	r3, #128	@ 0x80
 800ac94:	d105      	bne.n	800aca2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ac96:	4b33      	ldr	r3, [pc, #204]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	4a32      	ldr	r2, [pc, #200]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ac9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aca0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aca2:	4b2f      	ldr	r3, [pc, #188]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 030f 	and.w	r3, r3, #15
 800acaa:	683a      	ldr	r2, [r7, #0]
 800acac:	429a      	cmp	r2, r3
 800acae:	d21d      	bcs.n	800acec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acb0:	4b2b      	ldr	r3, [pc, #172]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f023 020f 	bic.w	r2, r3, #15
 800acb8:	4929      	ldr	r1, [pc, #164]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	4313      	orrs	r3, r2
 800acbe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800acc0:	f7fb fd56 	bl	8006770 <HAL_GetTick>
 800acc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acc6:	e00a      	b.n	800acde <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acc8:	f7fb fd52 	bl	8006770 <HAL_GetTick>
 800accc:	4602      	mov	r2, r0
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	1ad3      	subs	r3, r2, r3
 800acd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acd6:	4293      	cmp	r3, r2
 800acd8:	d901      	bls.n	800acde <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800acda:	2303      	movs	r3, #3
 800acdc:	e03b      	b.n	800ad56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acde:	4b20      	ldr	r3, [pc, #128]	@ (800ad60 <HAL_RCC_ClockConfig+0x260>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f003 030f 	and.w	r3, r3, #15
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d1ed      	bne.n	800acc8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f003 0304 	and.w	r3, r3, #4
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d008      	beq.n	800ad0a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800acf8:	4b1a      	ldr	r3, [pc, #104]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800acfa:	689b      	ldr	r3, [r3, #8]
 800acfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	4917      	ldr	r1, [pc, #92]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ad06:	4313      	orrs	r3, r2
 800ad08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f003 0308 	and.w	r3, r3, #8
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d009      	beq.n	800ad2a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ad16:	4b13      	ldr	r3, [pc, #76]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ad18:	689b      	ldr	r3, [r3, #8]
 800ad1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	00db      	lsls	r3, r3, #3
 800ad24:	490f      	ldr	r1, [pc, #60]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ad26:	4313      	orrs	r3, r2
 800ad28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ad2a:	f000 f825 	bl	800ad78 <HAL_RCC_GetSysClockFreq>
 800ad2e:	4602      	mov	r2, r0
 800ad30:	4b0c      	ldr	r3, [pc, #48]	@ (800ad64 <HAL_RCC_ClockConfig+0x264>)
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	091b      	lsrs	r3, r3, #4
 800ad36:	f003 030f 	and.w	r3, r3, #15
 800ad3a:	490c      	ldr	r1, [pc, #48]	@ (800ad6c <HAL_RCC_ClockConfig+0x26c>)
 800ad3c:	5ccb      	ldrb	r3, [r1, r3]
 800ad3e:	f003 031f 	and.w	r3, r3, #31
 800ad42:	fa22 f303 	lsr.w	r3, r2, r3
 800ad46:	4a0a      	ldr	r2, [pc, #40]	@ (800ad70 <HAL_RCC_ClockConfig+0x270>)
 800ad48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ad4a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad74 <HAL_RCC_ClockConfig+0x274>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7f9 f970 	bl	8004034 <HAL_InitTick>
 800ad54:	4603      	mov	r3, r0
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	3718      	adds	r7, #24
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}
 800ad5e:	bf00      	nop
 800ad60:	40022000 	.word	0x40022000
 800ad64:	40021000 	.word	0x40021000
 800ad68:	04c4b400 	.word	0x04c4b400
 800ad6c:	0801eb18 	.word	0x0801eb18
 800ad70:	20000004 	.word	0x20000004
 800ad74:	2000013c 	.word	0x2000013c

0800ad78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ad7e:	4b2c      	ldr	r3, [pc, #176]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	f003 030c 	and.w	r3, r3, #12
 800ad86:	2b04      	cmp	r3, #4
 800ad88:	d102      	bne.n	800ad90 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ad8a:	4b2a      	ldr	r3, [pc, #168]	@ (800ae34 <HAL_RCC_GetSysClockFreq+0xbc>)
 800ad8c:	613b      	str	r3, [r7, #16]
 800ad8e:	e047      	b.n	800ae20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ad90:	4b27      	ldr	r3, [pc, #156]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	f003 030c 	and.w	r3, r3, #12
 800ad98:	2b08      	cmp	r3, #8
 800ad9a:	d102      	bne.n	800ada2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ad9c:	4b26      	ldr	r3, [pc, #152]	@ (800ae38 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ad9e:	613b      	str	r3, [r7, #16]
 800ada0:	e03e      	b.n	800ae20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ada2:	4b23      	ldr	r3, [pc, #140]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	f003 030c 	and.w	r3, r3, #12
 800adaa:	2b0c      	cmp	r3, #12
 800adac:	d136      	bne.n	800ae1c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800adae:	4b20      	ldr	r3, [pc, #128]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800adb0:	68db      	ldr	r3, [r3, #12]
 800adb2:	f003 0303 	and.w	r3, r3, #3
 800adb6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800adb8:	4b1d      	ldr	r3, [pc, #116]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800adba:	68db      	ldr	r3, [r3, #12]
 800adbc:	091b      	lsrs	r3, r3, #4
 800adbe:	f003 030f 	and.w	r3, r3, #15
 800adc2:	3301      	adds	r3, #1
 800adc4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2b03      	cmp	r3, #3
 800adca:	d10c      	bne.n	800ade6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800adcc:	4a1a      	ldr	r2, [pc, #104]	@ (800ae38 <HAL_RCC_GetSysClockFreq+0xc0>)
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	fbb2 f3f3 	udiv	r3, r2, r3
 800add4:	4a16      	ldr	r2, [pc, #88]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800add6:	68d2      	ldr	r2, [r2, #12]
 800add8:	0a12      	lsrs	r2, r2, #8
 800adda:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800adde:	fb02 f303 	mul.w	r3, r2, r3
 800ade2:	617b      	str	r3, [r7, #20]
      break;
 800ade4:	e00c      	b.n	800ae00 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ade6:	4a13      	ldr	r2, [pc, #76]	@ (800ae34 <HAL_RCC_GetSysClockFreq+0xbc>)
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	fbb2 f3f3 	udiv	r3, r2, r3
 800adee:	4a10      	ldr	r2, [pc, #64]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800adf0:	68d2      	ldr	r2, [r2, #12]
 800adf2:	0a12      	lsrs	r2, r2, #8
 800adf4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800adf8:	fb02 f303 	mul.w	r3, r2, r3
 800adfc:	617b      	str	r3, [r7, #20]
      break;
 800adfe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ae00:	4b0b      	ldr	r3, [pc, #44]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	0e5b      	lsrs	r3, r3, #25
 800ae06:	f003 0303 	and.w	r3, r3, #3
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	005b      	lsls	r3, r3, #1
 800ae0e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800ae10:	697a      	ldr	r2, [r7, #20]
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae18:	613b      	str	r3, [r7, #16]
 800ae1a:	e001      	b.n	800ae20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ae20:	693b      	ldr	r3, [r7, #16]
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	371c      	adds	r7, #28
 800ae26:	46bd      	mov	sp, r7
 800ae28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2c:	4770      	bx	lr
 800ae2e:	bf00      	nop
 800ae30:	40021000 	.word	0x40021000
 800ae34:	00f42400 	.word	0x00f42400
 800ae38:	007a1200 	.word	0x007a1200

0800ae3c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ae40:	4b03      	ldr	r3, [pc, #12]	@ (800ae50 <HAL_RCC_GetHCLKFreq+0x14>)
 800ae42:	681b      	ldr	r3, [r3, #0]
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr
 800ae4e:	bf00      	nop
 800ae50:	20000004 	.word	0x20000004

0800ae54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ae58:	f7ff fff0 	bl	800ae3c <HAL_RCC_GetHCLKFreq>
 800ae5c:	4602      	mov	r2, r0
 800ae5e:	4b06      	ldr	r3, [pc, #24]	@ (800ae78 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ae60:	689b      	ldr	r3, [r3, #8]
 800ae62:	0a1b      	lsrs	r3, r3, #8
 800ae64:	f003 0307 	and.w	r3, r3, #7
 800ae68:	4904      	ldr	r1, [pc, #16]	@ (800ae7c <HAL_RCC_GetPCLK1Freq+0x28>)
 800ae6a:	5ccb      	ldrb	r3, [r1, r3]
 800ae6c:	f003 031f 	and.w	r3, r3, #31
 800ae70:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	40021000 	.word	0x40021000
 800ae7c:	0801eb28 	.word	0x0801eb28

0800ae80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ae84:	f7ff ffda 	bl	800ae3c <HAL_RCC_GetHCLKFreq>
 800ae88:	4602      	mov	r2, r0
 800ae8a:	4b06      	ldr	r3, [pc, #24]	@ (800aea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	0adb      	lsrs	r3, r3, #11
 800ae90:	f003 0307 	and.w	r3, r3, #7
 800ae94:	4904      	ldr	r1, [pc, #16]	@ (800aea8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ae96:	5ccb      	ldrb	r3, [r1, r3]
 800ae98:	f003 031f 	and.w	r3, r3, #31
 800ae9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	bd80      	pop	{r7, pc}
 800aea4:	40021000 	.word	0x40021000
 800aea8:	0801eb28 	.word	0x0801eb28

0800aeac <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b083      	sub	sp, #12
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
 800aeb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	220f      	movs	r2, #15
 800aeba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800aebc:	4b12      	ldr	r3, [pc, #72]	@ (800af08 <HAL_RCC_GetClockConfig+0x5c>)
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	f003 0203 	and.w	r2, r3, #3
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800aec8:	4b0f      	ldr	r3, [pc, #60]	@ (800af08 <HAL_RCC_GetClockConfig+0x5c>)
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800aed4:	4b0c      	ldr	r3, [pc, #48]	@ (800af08 <HAL_RCC_GetClockConfig+0x5c>)
 800aed6:	689b      	ldr	r3, [r3, #8]
 800aed8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800aee0:	4b09      	ldr	r3, [pc, #36]	@ (800af08 <HAL_RCC_GetClockConfig+0x5c>)
 800aee2:	689b      	ldr	r3, [r3, #8]
 800aee4:	08db      	lsrs	r3, r3, #3
 800aee6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800aeee:	4b07      	ldr	r3, [pc, #28]	@ (800af0c <HAL_RCC_GetClockConfig+0x60>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f003 020f 	and.w	r2, r3, #15
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	601a      	str	r2, [r3, #0]
}
 800aefa:	bf00      	nop
 800aefc:	370c      	adds	r7, #12
 800aefe:	46bd      	mov	sp, r7
 800af00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af04:	4770      	bx	lr
 800af06:	bf00      	nop
 800af08:	40021000 	.word	0x40021000
 800af0c:	40022000 	.word	0x40022000

0800af10 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800af10:	b480      	push	{r7}
 800af12:	b087      	sub	sp, #28
 800af14:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800af16:	4b1e      	ldr	r3, [pc, #120]	@ (800af90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	f003 0303 	and.w	r3, r3, #3
 800af1e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800af20:	4b1b      	ldr	r3, [pc, #108]	@ (800af90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af22:	68db      	ldr	r3, [r3, #12]
 800af24:	091b      	lsrs	r3, r3, #4
 800af26:	f003 030f 	and.w	r3, r3, #15
 800af2a:	3301      	adds	r3, #1
 800af2c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	2b03      	cmp	r3, #3
 800af32:	d10c      	bne.n	800af4e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af34:	4a17      	ldr	r2, [pc, #92]	@ (800af94 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	fbb2 f3f3 	udiv	r3, r2, r3
 800af3c:	4a14      	ldr	r2, [pc, #80]	@ (800af90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af3e:	68d2      	ldr	r2, [r2, #12]
 800af40:	0a12      	lsrs	r2, r2, #8
 800af42:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af46:	fb02 f303 	mul.w	r3, r2, r3
 800af4a:	617b      	str	r3, [r7, #20]
    break;
 800af4c:	e00c      	b.n	800af68 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af4e:	4a12      	ldr	r2, [pc, #72]	@ (800af98 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	fbb2 f3f3 	udiv	r3, r2, r3
 800af56:	4a0e      	ldr	r2, [pc, #56]	@ (800af90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af58:	68d2      	ldr	r2, [r2, #12]
 800af5a:	0a12      	lsrs	r2, r2, #8
 800af5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af60:	fb02 f303 	mul.w	r3, r2, r3
 800af64:	617b      	str	r3, [r7, #20]
    break;
 800af66:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800af68:	4b09      	ldr	r3, [pc, #36]	@ (800af90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af6a:	68db      	ldr	r3, [r3, #12]
 800af6c:	0e5b      	lsrs	r3, r3, #25
 800af6e:	f003 0303 	and.w	r3, r3, #3
 800af72:	3301      	adds	r3, #1
 800af74:	005b      	lsls	r3, r3, #1
 800af76:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800af78:	697a      	ldr	r2, [r7, #20]
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800af80:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800af82:	687b      	ldr	r3, [r7, #4]
}
 800af84:	4618      	mov	r0, r3
 800af86:	371c      	adds	r7, #28
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr
 800af90:	40021000 	.word	0x40021000
 800af94:	007a1200 	.word	0x007a1200
 800af98:	00f42400 	.word	0x00f42400

0800af9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800afa4:	2300      	movs	r3, #0
 800afa6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800afa8:	2300      	movs	r3, #0
 800afaa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	f000 8098 	beq.w	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afba:	2300      	movs	r3, #0
 800afbc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800afbe:	4b43      	ldr	r3, [pc, #268]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d10d      	bne.n	800afe6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afca:	4b40      	ldr	r3, [pc, #256]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afce:	4a3f      	ldr	r2, [pc, #252]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800afd4:	6593      	str	r3, [r2, #88]	@ 0x58
 800afd6:	4b3d      	ldr	r3, [pc, #244]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afde:	60bb      	str	r3, [r7, #8]
 800afe0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800afe2:	2301      	movs	r3, #1
 800afe4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800afe6:	4b3a      	ldr	r3, [pc, #232]	@ (800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4a39      	ldr	r2, [pc, #228]	@ (800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800afec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aff0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aff2:	f7fb fbbd 	bl	8006770 <HAL_GetTick>
 800aff6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aff8:	e009      	b.n	800b00e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800affa:	f7fb fbb9 	bl	8006770 <HAL_GetTick>
 800affe:	4602      	mov	r2, r0
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	1ad3      	subs	r3, r2, r3
 800b004:	2b02      	cmp	r3, #2
 800b006:	d902      	bls.n	800b00e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b008:	2303      	movs	r3, #3
 800b00a:	74fb      	strb	r3, [r7, #19]
        break;
 800b00c:	e005      	b.n	800b01a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b00e:	4b30      	ldr	r3, [pc, #192]	@ (800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b016:	2b00      	cmp	r3, #0
 800b018:	d0ef      	beq.n	800affa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b01a:	7cfb      	ldrb	r3, [r7, #19]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d159      	bne.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b020:	4b2a      	ldr	r3, [pc, #168]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b026:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b02a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d01e      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b036:	697a      	ldr	r2, [r7, #20]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d019      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b03c:	4b23      	ldr	r3, [pc, #140]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b03e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b042:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b046:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b048:	4b20      	ldr	r3, [pc, #128]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b04a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b04e:	4a1f      	ldr	r2, [pc, #124]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b058:	4b1c      	ldr	r3, [pc, #112]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b05a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b05e:	4a1b      	ldr	r2, [pc, #108]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b060:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b068:	4a18      	ldr	r2, [pc, #96]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	f003 0301 	and.w	r3, r3, #1
 800b076:	2b00      	cmp	r3, #0
 800b078:	d016      	beq.n	800b0a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b07a:	f7fb fb79 	bl	8006770 <HAL_GetTick>
 800b07e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b080:	e00b      	b.n	800b09a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b082:	f7fb fb75 	bl	8006770 <HAL_GetTick>
 800b086:	4602      	mov	r2, r0
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	1ad3      	subs	r3, r2, r3
 800b08c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b090:	4293      	cmp	r3, r2
 800b092:	d902      	bls.n	800b09a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b094:	2303      	movs	r3, #3
 800b096:	74fb      	strb	r3, [r7, #19]
            break;
 800b098:	e006      	b.n	800b0a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b09a:	4b0c      	ldr	r3, [pc, #48]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b09c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0a0:	f003 0302 	and.w	r3, r3, #2
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d0ec      	beq.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b0a8:	7cfb      	ldrb	r3, [r7, #19]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d10b      	bne.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b0ae:	4b07      	ldr	r3, [pc, #28]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0bc:	4903      	ldr	r1, [pc, #12]	@ (800b0cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b0c4:	e008      	b.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b0c6:	7cfb      	ldrb	r3, [r7, #19]
 800b0c8:	74bb      	strb	r3, [r7, #18]
 800b0ca:	e005      	b.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b0cc:	40021000 	.word	0x40021000
 800b0d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0d4:	7cfb      	ldrb	r3, [r7, #19]
 800b0d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b0d8:	7c7b      	ldrb	r3, [r7, #17]
 800b0da:	2b01      	cmp	r3, #1
 800b0dc:	d105      	bne.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b0de:	4ba6      	ldr	r3, [pc, #664]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0e2:	4aa5      	ldr	r2, [pc, #660]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f003 0301 	and.w	r3, r3, #1
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d00a      	beq.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b0f6:	4ba0      	ldr	r3, [pc, #640]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0fc:	f023 0203 	bic.w	r2, r3, #3
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	685b      	ldr	r3, [r3, #4]
 800b104:	499c      	ldr	r1, [pc, #624]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b106:	4313      	orrs	r3, r2
 800b108:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f003 0302 	and.w	r3, r3, #2
 800b114:	2b00      	cmp	r3, #0
 800b116:	d00a      	beq.n	800b12e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b118:	4b97      	ldr	r3, [pc, #604]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b11e:	f023 020c 	bic.w	r2, r3, #12
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	689b      	ldr	r3, [r3, #8]
 800b126:	4994      	ldr	r1, [pc, #592]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b128:	4313      	orrs	r3, r2
 800b12a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f003 0304 	and.w	r3, r3, #4
 800b136:	2b00      	cmp	r3, #0
 800b138:	d00a      	beq.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b13a:	4b8f      	ldr	r3, [pc, #572]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b13c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b140:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	68db      	ldr	r3, [r3, #12]
 800b148:	498b      	ldr	r1, [pc, #556]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b14a:	4313      	orrs	r3, r2
 800b14c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f003 0308 	and.w	r3, r3, #8
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d00a      	beq.n	800b172 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b15c:	4b86      	ldr	r3, [pc, #536]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b15e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b162:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	691b      	ldr	r3, [r3, #16]
 800b16a:	4983      	ldr	r1, [pc, #524]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b16c:	4313      	orrs	r3, r2
 800b16e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f003 0320 	and.w	r3, r3, #32
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d00a      	beq.n	800b194 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b17e:	4b7e      	ldr	r3, [pc, #504]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b184:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	695b      	ldr	r3, [r3, #20]
 800b18c:	497a      	ldr	r1, [pc, #488]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b18e:	4313      	orrs	r3, r2
 800b190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d00a      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b1a0:	4b75      	ldr	r3, [pc, #468]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b1a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1a6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	699b      	ldr	r3, [r3, #24]
 800b1ae:	4972      	ldr	r1, [pc, #456]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d00a      	beq.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b1c2:	4b6d      	ldr	r3, [pc, #436]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b1c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	69db      	ldr	r3, [r3, #28]
 800b1d0:	4969      	ldr	r1, [pc, #420]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d00a      	beq.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b1e4:	4b64      	ldr	r3, [pc, #400]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b1e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6a1b      	ldr	r3, [r3, #32]
 800b1f2:	4961      	ldr	r1, [pc, #388]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b1f4:	4313      	orrs	r3, r2
 800b1f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b202:	2b00      	cmp	r3, #0
 800b204:	d00a      	beq.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b206:	4b5c      	ldr	r3, [pc, #368]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b20c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b214:	4958      	ldr	r1, [pc, #352]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b216:	4313      	orrs	r3, r2
 800b218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b224:	2b00      	cmp	r3, #0
 800b226:	d015      	beq.n	800b254 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b228:	4b53      	ldr	r3, [pc, #332]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b22a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b22e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b236:	4950      	ldr	r1, [pc, #320]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b238:	4313      	orrs	r3, r2
 800b23a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b246:	d105      	bne.n	800b254 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b248:	4b4b      	ldr	r3, [pc, #300]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b24a:	68db      	ldr	r3, [r3, #12]
 800b24c:	4a4a      	ldr	r2, [pc, #296]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b24e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b252:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d015      	beq.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b260:	4b45      	ldr	r3, [pc, #276]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b266:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b26e:	4942      	ldr	r1, [pc, #264]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b270:	4313      	orrs	r3, r2
 800b272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b27a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b27e:	d105      	bne.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b280:	4b3d      	ldr	r3, [pc, #244]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	4a3c      	ldr	r2, [pc, #240]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b286:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b28a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b294:	2b00      	cmp	r3, #0
 800b296:	d015      	beq.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b298:	4b37      	ldr	r3, [pc, #220]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b29e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2a6:	4934      	ldr	r1, [pc, #208]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b2b6:	d105      	bne.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2b8:	4b2f      	ldr	r3, [pc, #188]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2ba:	68db      	ldr	r3, [r3, #12]
 800b2bc:	4a2e      	ldr	r2, [pc, #184]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2c2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d015      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b2d0:	4b29      	ldr	r3, [pc, #164]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2de:	4926      	ldr	r1, [pc, #152]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2ee:	d105      	bne.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2f0:	4b21      	ldr	r3, [pc, #132]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	4a20      	ldr	r2, [pc, #128]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b2f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2fa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b304:	2b00      	cmp	r3, #0
 800b306:	d015      	beq.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b308:	4b1b      	ldr	r3, [pc, #108]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b30e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b316:	4918      	ldr	r1, [pc, #96]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b318:	4313      	orrs	r3, r2
 800b31a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b322:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b326:	d105      	bne.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b328:	4b13      	ldr	r3, [pc, #76]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b32a:	68db      	ldr	r3, [r3, #12]
 800b32c:	4a12      	ldr	r2, [pc, #72]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b32e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b332:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d015      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b340:	4b0d      	ldr	r3, [pc, #52]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b346:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b34e:	490a      	ldr	r1, [pc, #40]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b350:	4313      	orrs	r3, r2
 800b352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b35a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b35e:	d105      	bne.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b360:	4b05      	ldr	r3, [pc, #20]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b362:	68db      	ldr	r3, [r3, #12]
 800b364:	4a04      	ldr	r2, [pc, #16]	@ (800b378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b366:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b36a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b36c:	7cbb      	ldrb	r3, [r7, #18]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3718      	adds	r7, #24
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	40021000 	.word	0x40021000

0800b37c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b082      	sub	sp, #8
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d101      	bne.n	800b38e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b38a:	2301      	movs	r3, #1
 800b38c:	e054      	b.n	800b438 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b394:	b2db      	uxtb	r3, r3
 800b396:	2b00      	cmp	r3, #0
 800b398:	d111      	bne.n	800b3be <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2200      	movs	r2, #0
 800b39e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f001 fcdc 	bl	800cd60 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d102      	bne.n	800b3b6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	4a23      	ldr	r2, [pc, #140]	@ (800b440 <HAL_TIM_Base_Init+0xc4>)
 800b3b4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2202      	movs	r2, #2
 800b3c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681a      	ldr	r2, [r3, #0]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	3304      	adds	r3, #4
 800b3ce:	4619      	mov	r1, r3
 800b3d0:	4610      	mov	r0, r2
 800b3d2:	f001 f871 	bl	800c4b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2201      	movs	r2, #1
 800b3da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2201      	movs	r2, #1
 800b3ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2201      	movs	r2, #1
 800b3fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2201      	movs	r2, #1
 800b402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2201      	movs	r2, #1
 800b40a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2201      	movs	r2, #1
 800b412:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2201      	movs	r2, #1
 800b41a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2201      	movs	r2, #1
 800b422:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2201      	movs	r2, #1
 800b42a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3708      	adds	r7, #8
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}
 800b440:	080048c9 	.word	0x080048c9

0800b444 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b452:	b2db      	uxtb	r3, r3
 800b454:	2b01      	cmp	r3, #1
 800b456:	d001      	beq.n	800b45c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b458:	2301      	movs	r3, #1
 800b45a:	e042      	b.n	800b4e2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2202      	movs	r2, #2
 800b460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a21      	ldr	r2, [pc, #132]	@ (800b4f0 <HAL_TIM_Base_Start+0xac>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d018      	beq.n	800b4a0 <HAL_TIM_Base_Start+0x5c>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b476:	d013      	beq.n	800b4a0 <HAL_TIM_Base_Start+0x5c>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a1d      	ldr	r2, [pc, #116]	@ (800b4f4 <HAL_TIM_Base_Start+0xb0>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d00e      	beq.n	800b4a0 <HAL_TIM_Base_Start+0x5c>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a1c      	ldr	r2, [pc, #112]	@ (800b4f8 <HAL_TIM_Base_Start+0xb4>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d009      	beq.n	800b4a0 <HAL_TIM_Base_Start+0x5c>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a1a      	ldr	r2, [pc, #104]	@ (800b4fc <HAL_TIM_Base_Start+0xb8>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d004      	beq.n	800b4a0 <HAL_TIM_Base_Start+0x5c>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a19      	ldr	r2, [pc, #100]	@ (800b500 <HAL_TIM_Base_Start+0xbc>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d115      	bne.n	800b4cc <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	689a      	ldr	r2, [r3, #8]
 800b4a6:	4b17      	ldr	r3, [pc, #92]	@ (800b504 <HAL_TIM_Base_Start+0xc0>)
 800b4a8:	4013      	ands	r3, r2
 800b4aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2b06      	cmp	r3, #6
 800b4b0:	d015      	beq.n	800b4de <HAL_TIM_Base_Start+0x9a>
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4b8:	d011      	beq.n	800b4de <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	681a      	ldr	r2, [r3, #0]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f042 0201 	orr.w	r2, r2, #1
 800b4c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4ca:	e008      	b.n	800b4de <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f042 0201 	orr.w	r2, r2, #1
 800b4da:	601a      	str	r2, [r3, #0]
 800b4dc:	e000      	b.n	800b4e0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3714      	adds	r7, #20
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr
 800b4ee:	bf00      	nop
 800b4f0:	40012c00 	.word	0x40012c00
 800b4f4:	40000400 	.word	0x40000400
 800b4f8:	40000800 	.word	0x40000800
 800b4fc:	40013400 	.word	0x40013400
 800b500:	40014000 	.word	0x40014000
 800b504:	00010007 	.word	0x00010007

0800b508 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b508:	b480      	push	{r7}
 800b50a:	b083      	sub	sp, #12
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	6a1a      	ldr	r2, [r3, #32]
 800b516:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b51a:	4013      	ands	r3, r2
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d10f      	bne.n	800b540 <HAL_TIM_Base_Stop+0x38>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	6a1a      	ldr	r2, [r3, #32]
 800b526:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b52a:	4013      	ands	r3, r2
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d107      	bne.n	800b540 <HAL_TIM_Base_Stop+0x38>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	681a      	ldr	r2, [r3, #0]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f022 0201 	bic.w	r2, r2, #1
 800b53e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2201      	movs	r2, #1
 800b544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b548:	2300      	movs	r3, #0
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	370c      	adds	r7, #12
 800b54e:	46bd      	mov	sp, r7
 800b550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b554:	4770      	bx	lr
	...

0800b558 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b558:	b480      	push	{r7}
 800b55a:	b085      	sub	sp, #20
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b566:	b2db      	uxtb	r3, r3
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d001      	beq.n	800b570 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b56c:	2301      	movs	r3, #1
 800b56e:	e04a      	b.n	800b606 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2202      	movs	r2, #2
 800b574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	68da      	ldr	r2, [r3, #12]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f042 0201 	orr.w	r2, r2, #1
 800b586:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	4a21      	ldr	r2, [pc, #132]	@ (800b614 <HAL_TIM_Base_Start_IT+0xbc>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	d018      	beq.n	800b5c4 <HAL_TIM_Base_Start_IT+0x6c>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b59a:	d013      	beq.n	800b5c4 <HAL_TIM_Base_Start_IT+0x6c>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b618 <HAL_TIM_Base_Start_IT+0xc0>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d00e      	beq.n	800b5c4 <HAL_TIM_Base_Start_IT+0x6c>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4a1c      	ldr	r2, [pc, #112]	@ (800b61c <HAL_TIM_Base_Start_IT+0xc4>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d009      	beq.n	800b5c4 <HAL_TIM_Base_Start_IT+0x6c>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	4a1a      	ldr	r2, [pc, #104]	@ (800b620 <HAL_TIM_Base_Start_IT+0xc8>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d004      	beq.n	800b5c4 <HAL_TIM_Base_Start_IT+0x6c>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a19      	ldr	r2, [pc, #100]	@ (800b624 <HAL_TIM_Base_Start_IT+0xcc>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d115      	bne.n	800b5f0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	689a      	ldr	r2, [r3, #8]
 800b5ca:	4b17      	ldr	r3, [pc, #92]	@ (800b628 <HAL_TIM_Base_Start_IT+0xd0>)
 800b5cc:	4013      	ands	r3, r2
 800b5ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	2b06      	cmp	r3, #6
 800b5d4:	d015      	beq.n	800b602 <HAL_TIM_Base_Start_IT+0xaa>
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5dc:	d011      	beq.n	800b602 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	681a      	ldr	r2, [r3, #0]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f042 0201 	orr.w	r2, r2, #1
 800b5ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5ee:	e008      	b.n	800b602 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	681a      	ldr	r2, [r3, #0]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f042 0201 	orr.w	r2, r2, #1
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	e000      	b.n	800b604 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b602:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b604:	2300      	movs	r3, #0
}
 800b606:	4618      	mov	r0, r3
 800b608:	3714      	adds	r7, #20
 800b60a:	46bd      	mov	sp, r7
 800b60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b610:	4770      	bx	lr
 800b612:	bf00      	nop
 800b614:	40012c00 	.word	0x40012c00
 800b618:	40000400 	.word	0x40000400
 800b61c:	40000800 	.word	0x40000800
 800b620:	40013400 	.word	0x40013400
 800b624:	40014000 	.word	0x40014000
 800b628:	00010007 	.word	0x00010007

0800b62c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d101      	bne.n	800b63e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b63a:	2301      	movs	r3, #1
 800b63c:	e054      	b.n	800b6e8 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b644:	b2db      	uxtb	r3, r3
 800b646:	2b00      	cmp	r3, #0
 800b648:	d111      	bne.n	800b66e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f001 fb84 	bl	800cd60 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d102      	bne.n	800b666 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	4a23      	ldr	r2, [pc, #140]	@ (800b6f0 <HAL_TIM_PWM_Init+0xc4>)
 800b664:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2202      	movs	r2, #2
 800b672:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681a      	ldr	r2, [r3, #0]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	3304      	adds	r3, #4
 800b67e:	4619      	mov	r1, r3
 800b680:	4610      	mov	r0, r2
 800b682:	f000 ff19 	bl	800c4b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2201      	movs	r2, #1
 800b68a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2201      	movs	r2, #1
 800b692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2201      	movs	r2, #1
 800b69a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2201      	movs	r2, #1
 800b6aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2201      	movs	r2, #1
 800b6da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6e6:	2300      	movs	r3, #0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3708      	adds	r7, #8
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	0800b6f5 	.word	0x0800b6f5

0800b6f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b083      	sub	sp, #12
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b6fc:	bf00      	nop
 800b6fe:	370c      	adds	r7, #12
 800b700:	46bd      	mov	sp, r7
 800b702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b706:	4770      	bx	lr

0800b708 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d109      	bne.n	800b72c <HAL_TIM_PWM_Start+0x24>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	2b01      	cmp	r3, #1
 800b722:	bf14      	ite	ne
 800b724:	2301      	movne	r3, #1
 800b726:	2300      	moveq	r3, #0
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	e03c      	b.n	800b7a6 <HAL_TIM_PWM_Start+0x9e>
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	2b04      	cmp	r3, #4
 800b730:	d109      	bne.n	800b746 <HAL_TIM_PWM_Start+0x3e>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b738:	b2db      	uxtb	r3, r3
 800b73a:	2b01      	cmp	r3, #1
 800b73c:	bf14      	ite	ne
 800b73e:	2301      	movne	r3, #1
 800b740:	2300      	moveq	r3, #0
 800b742:	b2db      	uxtb	r3, r3
 800b744:	e02f      	b.n	800b7a6 <HAL_TIM_PWM_Start+0x9e>
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	2b08      	cmp	r3, #8
 800b74a:	d109      	bne.n	800b760 <HAL_TIM_PWM_Start+0x58>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b752:	b2db      	uxtb	r3, r3
 800b754:	2b01      	cmp	r3, #1
 800b756:	bf14      	ite	ne
 800b758:	2301      	movne	r3, #1
 800b75a:	2300      	moveq	r3, #0
 800b75c:	b2db      	uxtb	r3, r3
 800b75e:	e022      	b.n	800b7a6 <HAL_TIM_PWM_Start+0x9e>
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	2b0c      	cmp	r3, #12
 800b764:	d109      	bne.n	800b77a <HAL_TIM_PWM_Start+0x72>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	2b01      	cmp	r3, #1
 800b770:	bf14      	ite	ne
 800b772:	2301      	movne	r3, #1
 800b774:	2300      	moveq	r3, #0
 800b776:	b2db      	uxtb	r3, r3
 800b778:	e015      	b.n	800b7a6 <HAL_TIM_PWM_Start+0x9e>
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	2b10      	cmp	r3, #16
 800b77e:	d109      	bne.n	800b794 <HAL_TIM_PWM_Start+0x8c>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b786:	b2db      	uxtb	r3, r3
 800b788:	2b01      	cmp	r3, #1
 800b78a:	bf14      	ite	ne
 800b78c:	2301      	movne	r3, #1
 800b78e:	2300      	moveq	r3, #0
 800b790:	b2db      	uxtb	r3, r3
 800b792:	e008      	b.n	800b7a6 <HAL_TIM_PWM_Start+0x9e>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	2b01      	cmp	r3, #1
 800b79e:	bf14      	ite	ne
 800b7a0:	2301      	movne	r3, #1
 800b7a2:	2300      	moveq	r3, #0
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d001      	beq.n	800b7ae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	e097      	b.n	800b8de <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d104      	bne.n	800b7be <HAL_TIM_PWM_Start+0xb6>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2202      	movs	r2, #2
 800b7b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7bc:	e023      	b.n	800b806 <HAL_TIM_PWM_Start+0xfe>
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	2b04      	cmp	r3, #4
 800b7c2:	d104      	bne.n	800b7ce <HAL_TIM_PWM_Start+0xc6>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2202      	movs	r2, #2
 800b7c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7cc:	e01b      	b.n	800b806 <HAL_TIM_PWM_Start+0xfe>
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	2b08      	cmp	r3, #8
 800b7d2:	d104      	bne.n	800b7de <HAL_TIM_PWM_Start+0xd6>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7dc:	e013      	b.n	800b806 <HAL_TIM_PWM_Start+0xfe>
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	2b0c      	cmp	r3, #12
 800b7e2:	d104      	bne.n	800b7ee <HAL_TIM_PWM_Start+0xe6>
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2202      	movs	r2, #2
 800b7e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b7ec:	e00b      	b.n	800b806 <HAL_TIM_PWM_Start+0xfe>
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	2b10      	cmp	r3, #16
 800b7f2:	d104      	bne.n	800b7fe <HAL_TIM_PWM_Start+0xf6>
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2202      	movs	r2, #2
 800b7f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7fc:	e003      	b.n	800b806 <HAL_TIM_PWM_Start+0xfe>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2202      	movs	r2, #2
 800b802:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	2201      	movs	r2, #1
 800b80c:	6839      	ldr	r1, [r7, #0]
 800b80e:	4618      	mov	r0, r3
 800b810:	f001 fa80 	bl	800cd14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4a33      	ldr	r2, [pc, #204]	@ (800b8e8 <HAL_TIM_PWM_Start+0x1e0>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d013      	beq.n	800b846 <HAL_TIM_PWM_Start+0x13e>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a32      	ldr	r2, [pc, #200]	@ (800b8ec <HAL_TIM_PWM_Start+0x1e4>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d00e      	beq.n	800b846 <HAL_TIM_PWM_Start+0x13e>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	4a30      	ldr	r2, [pc, #192]	@ (800b8f0 <HAL_TIM_PWM_Start+0x1e8>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d009      	beq.n	800b846 <HAL_TIM_PWM_Start+0x13e>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a2f      	ldr	r2, [pc, #188]	@ (800b8f4 <HAL_TIM_PWM_Start+0x1ec>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d004      	beq.n	800b846 <HAL_TIM_PWM_Start+0x13e>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4a2d      	ldr	r2, [pc, #180]	@ (800b8f8 <HAL_TIM_PWM_Start+0x1f0>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d101      	bne.n	800b84a <HAL_TIM_PWM_Start+0x142>
 800b846:	2301      	movs	r3, #1
 800b848:	e000      	b.n	800b84c <HAL_TIM_PWM_Start+0x144>
 800b84a:	2300      	movs	r3, #0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d007      	beq.n	800b860 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b85e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4a20      	ldr	r2, [pc, #128]	@ (800b8e8 <HAL_TIM_PWM_Start+0x1e0>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d018      	beq.n	800b89c <HAL_TIM_PWM_Start+0x194>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b872:	d013      	beq.n	800b89c <HAL_TIM_PWM_Start+0x194>
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	4a20      	ldr	r2, [pc, #128]	@ (800b8fc <HAL_TIM_PWM_Start+0x1f4>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d00e      	beq.n	800b89c <HAL_TIM_PWM_Start+0x194>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	4a1f      	ldr	r2, [pc, #124]	@ (800b900 <HAL_TIM_PWM_Start+0x1f8>)
 800b884:	4293      	cmp	r3, r2
 800b886:	d009      	beq.n	800b89c <HAL_TIM_PWM_Start+0x194>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4a17      	ldr	r2, [pc, #92]	@ (800b8ec <HAL_TIM_PWM_Start+0x1e4>)
 800b88e:	4293      	cmp	r3, r2
 800b890:	d004      	beq.n	800b89c <HAL_TIM_PWM_Start+0x194>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	4a16      	ldr	r2, [pc, #88]	@ (800b8f0 <HAL_TIM_PWM_Start+0x1e8>)
 800b898:	4293      	cmp	r3, r2
 800b89a:	d115      	bne.n	800b8c8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	689a      	ldr	r2, [r3, #8]
 800b8a2:	4b18      	ldr	r3, [pc, #96]	@ (800b904 <HAL_TIM_PWM_Start+0x1fc>)
 800b8a4:	4013      	ands	r3, r2
 800b8a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2b06      	cmp	r3, #6
 800b8ac:	d015      	beq.n	800b8da <HAL_TIM_PWM_Start+0x1d2>
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8b4:	d011      	beq.n	800b8da <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	681a      	ldr	r2, [r3, #0]
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f042 0201 	orr.w	r2, r2, #1
 800b8c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8c6:	e008      	b.n	800b8da <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	681a      	ldr	r2, [r3, #0]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f042 0201 	orr.w	r2, r2, #1
 800b8d6:	601a      	str	r2, [r3, #0]
 800b8d8:	e000      	b.n	800b8dc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b8dc:	2300      	movs	r3, #0
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
 800b8e6:	bf00      	nop
 800b8e8:	40012c00 	.word	0x40012c00
 800b8ec:	40013400 	.word	0x40013400
 800b8f0:	40014000 	.word	0x40014000
 800b8f4:	40014400 	.word	0x40014400
 800b8f8:	40014800 	.word	0x40014800
 800b8fc:	40000400 	.word	0x40000400
 800b900:	40000800 	.word	0x40000800
 800b904:	00010007 	.word	0x00010007

0800b908 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
 800b910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	2200      	movs	r2, #0
 800b918:	6839      	ldr	r1, [r7, #0]
 800b91a:	4618      	mov	r0, r3
 800b91c:	f001 f9fa 	bl	800cd14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4a3e      	ldr	r2, [pc, #248]	@ (800ba20 <HAL_TIM_PWM_Stop+0x118>)
 800b926:	4293      	cmp	r3, r2
 800b928:	d013      	beq.n	800b952 <HAL_TIM_PWM_Stop+0x4a>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4a3d      	ldr	r2, [pc, #244]	@ (800ba24 <HAL_TIM_PWM_Stop+0x11c>)
 800b930:	4293      	cmp	r3, r2
 800b932:	d00e      	beq.n	800b952 <HAL_TIM_PWM_Stop+0x4a>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a3b      	ldr	r2, [pc, #236]	@ (800ba28 <HAL_TIM_PWM_Stop+0x120>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d009      	beq.n	800b952 <HAL_TIM_PWM_Stop+0x4a>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	4a3a      	ldr	r2, [pc, #232]	@ (800ba2c <HAL_TIM_PWM_Stop+0x124>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d004      	beq.n	800b952 <HAL_TIM_PWM_Stop+0x4a>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	4a38      	ldr	r2, [pc, #224]	@ (800ba30 <HAL_TIM_PWM_Stop+0x128>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d101      	bne.n	800b956 <HAL_TIM_PWM_Stop+0x4e>
 800b952:	2301      	movs	r3, #1
 800b954:	e000      	b.n	800b958 <HAL_TIM_PWM_Stop+0x50>
 800b956:	2300      	movs	r3, #0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d017      	beq.n	800b98c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	6a1a      	ldr	r2, [r3, #32]
 800b962:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b966:	4013      	ands	r3, r2
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d10f      	bne.n	800b98c <HAL_TIM_PWM_Stop+0x84>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	6a1a      	ldr	r2, [r3, #32]
 800b972:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b976:	4013      	ands	r3, r2
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d107      	bne.n	800b98c <HAL_TIM_PWM_Stop+0x84>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b98a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	6a1a      	ldr	r2, [r3, #32]
 800b992:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b996:	4013      	ands	r3, r2
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d10f      	bne.n	800b9bc <HAL_TIM_PWM_Stop+0xb4>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	6a1a      	ldr	r2, [r3, #32]
 800b9a2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b9a6:	4013      	ands	r3, r2
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d107      	bne.n	800b9bc <HAL_TIM_PWM_Stop+0xb4>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f022 0201 	bic.w	r2, r2, #1
 800b9ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d104      	bne.n	800b9cc <HAL_TIM_PWM_Stop+0xc4>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b9ca:	e023      	b.n	800ba14 <HAL_TIM_PWM_Stop+0x10c>
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	2b04      	cmp	r3, #4
 800b9d0:	d104      	bne.n	800b9dc <HAL_TIM_PWM_Stop+0xd4>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b9da:	e01b      	b.n	800ba14 <HAL_TIM_PWM_Stop+0x10c>
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	2b08      	cmp	r3, #8
 800b9e0:	d104      	bne.n	800b9ec <HAL_TIM_PWM_Stop+0xe4>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b9ea:	e013      	b.n	800ba14 <HAL_TIM_PWM_Stop+0x10c>
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	2b0c      	cmp	r3, #12
 800b9f0:	d104      	bne.n	800b9fc <HAL_TIM_PWM_Stop+0xf4>
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2201      	movs	r2, #1
 800b9f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b9fa:	e00b      	b.n	800ba14 <HAL_TIM_PWM_Stop+0x10c>
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	2b10      	cmp	r3, #16
 800ba00:	d104      	bne.n	800ba0c <HAL_TIM_PWM_Stop+0x104>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba0a:	e003      	b.n	800ba14 <HAL_TIM_PWM_Stop+0x10c>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3708      	adds	r7, #8
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	40012c00 	.word	0x40012c00
 800ba24:	40013400 	.word	0x40013400
 800ba28:	40014000 	.word	0x40014000
 800ba2c:	40014400 	.word	0x40014400
 800ba30:	40014800 	.word	0x40014800

0800ba34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b084      	sub	sp, #16
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	f003 0302 	and.w	r3, r3, #2
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d026      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f003 0302 	and.w	r3, r3, #2
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d021      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f06f 0202 	mvn.w	r2, #2
 800ba68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	699b      	ldr	r3, [r3, #24]
 800ba76:	f003 0303 	and.w	r3, r3, #3
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d005      	beq.n	800ba8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	4798      	blx	r3
 800ba88:	e009      	b.n	800ba9e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2200      	movs	r2, #0
 800baa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	f003 0304 	and.w	r3, r3, #4
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d026      	beq.n	800bafc <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f003 0304 	and.w	r3, r3, #4
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d021      	beq.n	800bafc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f06f 0204 	mvn.w	r2, #4
 800bac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	2202      	movs	r2, #2
 800bac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	699b      	ldr	r3, [r3, #24]
 800bace:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d005      	beq.n	800bae2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	4798      	blx	r3
 800bae0:	e009      	b.n	800baf6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	f003 0308 	and.w	r3, r3, #8
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d026      	beq.n	800bb54 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	f003 0308 	and.w	r3, r3, #8
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d021      	beq.n	800bb54 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f06f 0208 	mvn.w	r2, #8
 800bb18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2204      	movs	r2, #4
 800bb1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	69db      	ldr	r3, [r3, #28]
 800bb26:	f003 0303 	and.w	r3, r3, #3
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d005      	beq.n	800bb3a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	4798      	blx	r3
 800bb38:	e009      	b.n	800bb4e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2200      	movs	r2, #0
 800bb52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	f003 0310 	and.w	r3, r3, #16
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d026      	beq.n	800bbac <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	f003 0310 	and.w	r3, r3, #16
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d021      	beq.n	800bbac <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f06f 0210 	mvn.w	r2, #16
 800bb70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2208      	movs	r2, #8
 800bb76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	69db      	ldr	r3, [r3, #28]
 800bb7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d005      	beq.n	800bb92 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	4798      	blx	r3
 800bb90:	e009      	b.n	800bba6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	f003 0301 	and.w	r3, r3, #1
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d00e      	beq.n	800bbd4 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	f003 0301 	and.w	r3, r3, #1
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d009      	beq.n	800bbd4 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f06f 0201 	mvn.w	r2, #1
 800bbc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d104      	bne.n	800bbe8 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d00e      	beq.n	800bc06 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d009      	beq.n	800bc06 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bbfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d00e      	beq.n	800bc2e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d009      	beq.n	800bc2e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bc22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d00e      	beq.n	800bc56 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d009      	beq.n	800bc56 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bc4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	f003 0320 	and.w	r3, r3, #32
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d00e      	beq.n	800bc7e <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	f003 0320 	and.w	r3, r3, #32
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d009      	beq.n	800bc7e <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f06f 0220 	mvn.w	r2, #32
 800bc72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d00e      	beq.n	800bca6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d009      	beq.n	800bca6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800bc9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800bca2:	6878      	ldr	r0, [r7, #4]
 800bca4:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d00e      	beq.n	800bcce <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d009      	beq.n	800bcce <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800bcc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d00e      	beq.n	800bcf6 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d009      	beq.n	800bcf6 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800bcea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800bcf2:	6878      	ldr	r0, [r7, #4]
 800bcf4:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d00e      	beq.n	800bd1e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d009      	beq.n	800bd1e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800bd12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bd1e:	bf00      	nop
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
	...

0800bd28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b086      	sub	sp, #24
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	60f8      	str	r0, [r7, #12]
 800bd30:	60b9      	str	r1, [r7, #8]
 800bd32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd34:	2300      	movs	r3, #0
 800bd36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d101      	bne.n	800bd46 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bd42:	2302      	movs	r3, #2
 800bd44:	e0ff      	b.n	800bf46 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2201      	movs	r2, #1
 800bd4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2b14      	cmp	r3, #20
 800bd52:	f200 80f0 	bhi.w	800bf36 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bd56:	a201      	add	r2, pc, #4	@ (adr r2, 800bd5c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bd58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd5c:	0800bdb1 	.word	0x0800bdb1
 800bd60:	0800bf37 	.word	0x0800bf37
 800bd64:	0800bf37 	.word	0x0800bf37
 800bd68:	0800bf37 	.word	0x0800bf37
 800bd6c:	0800bdf1 	.word	0x0800bdf1
 800bd70:	0800bf37 	.word	0x0800bf37
 800bd74:	0800bf37 	.word	0x0800bf37
 800bd78:	0800bf37 	.word	0x0800bf37
 800bd7c:	0800be33 	.word	0x0800be33
 800bd80:	0800bf37 	.word	0x0800bf37
 800bd84:	0800bf37 	.word	0x0800bf37
 800bd88:	0800bf37 	.word	0x0800bf37
 800bd8c:	0800be73 	.word	0x0800be73
 800bd90:	0800bf37 	.word	0x0800bf37
 800bd94:	0800bf37 	.word	0x0800bf37
 800bd98:	0800bf37 	.word	0x0800bf37
 800bd9c:	0800beb5 	.word	0x0800beb5
 800bda0:	0800bf37 	.word	0x0800bf37
 800bda4:	0800bf37 	.word	0x0800bf37
 800bda8:	0800bf37 	.word	0x0800bf37
 800bdac:	0800bef5 	.word	0x0800bef5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	68b9      	ldr	r1, [r7, #8]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 fc1a 	bl	800c5f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	699a      	ldr	r2, [r3, #24]
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f042 0208 	orr.w	r2, r2, #8
 800bdca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	699a      	ldr	r2, [r3, #24]
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f022 0204 	bic.w	r2, r2, #4
 800bdda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	6999      	ldr	r1, [r3, #24]
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	691a      	ldr	r2, [r3, #16]
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	430a      	orrs	r2, r1
 800bdec:	619a      	str	r2, [r3, #24]
      break;
 800bdee:	e0a5      	b.n	800bf3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	68b9      	ldr	r1, [r7, #8]
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f000 fc8a 	bl	800c710 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	699a      	ldr	r2, [r3, #24]
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	699a      	ldr	r2, [r3, #24]
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	6999      	ldr	r1, [r3, #24]
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	691b      	ldr	r3, [r3, #16]
 800be26:	021a      	lsls	r2, r3, #8
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	430a      	orrs	r2, r1
 800be2e:	619a      	str	r2, [r3, #24]
      break;
 800be30:	e084      	b.n	800bf3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	68b9      	ldr	r1, [r7, #8]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 fcf3 	bl	800c824 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	69da      	ldr	r2, [r3, #28]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f042 0208 	orr.w	r2, r2, #8
 800be4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	69da      	ldr	r2, [r3, #28]
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f022 0204 	bic.w	r2, r2, #4
 800be5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	69d9      	ldr	r1, [r3, #28]
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	691a      	ldr	r2, [r3, #16]
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	430a      	orrs	r2, r1
 800be6e:	61da      	str	r2, [r3, #28]
      break;
 800be70:	e064      	b.n	800bf3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	68b9      	ldr	r1, [r7, #8]
 800be78:	4618      	mov	r0, r3
 800be7a:	f000 fd5b 	bl	800c934 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	69da      	ldr	r2, [r3, #28]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	69da      	ldr	r2, [r3, #28]
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	69d9      	ldr	r1, [r3, #28]
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	691b      	ldr	r3, [r3, #16]
 800bea8:	021a      	lsls	r2, r3, #8
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	430a      	orrs	r2, r1
 800beb0:	61da      	str	r2, [r3, #28]
      break;
 800beb2:	e043      	b.n	800bf3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	68b9      	ldr	r1, [r7, #8]
 800beba:	4618      	mov	r0, r3
 800bebc:	f000 fdc4 	bl	800ca48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	f042 0208 	orr.w	r2, r2, #8
 800bece:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f022 0204 	bic.w	r2, r2, #4
 800bede:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	691a      	ldr	r2, [r3, #16]
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	430a      	orrs	r2, r1
 800bef0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bef2:	e023      	b.n	800bf3c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	68b9      	ldr	r1, [r7, #8]
 800befa:	4618      	mov	r0, r3
 800befc:	f000 fe08 	bl	800cb10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bf0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bf1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	691b      	ldr	r3, [r3, #16]
 800bf2a:	021a      	lsls	r2, r3, #8
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	430a      	orrs	r2, r1
 800bf32:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bf34:	e002      	b.n	800bf3c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bf36:	2301      	movs	r3, #1
 800bf38:	75fb      	strb	r3, [r7, #23]
      break;
 800bf3a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bf44:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3718      	adds	r7, #24
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}
 800bf4e:	bf00      	nop

0800bf50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b084      	sub	sp, #16
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	d101      	bne.n	800bf6c <HAL_TIM_ConfigClockSource+0x1c>
 800bf68:	2302      	movs	r3, #2
 800bf6a:	e0de      	b.n	800c12a <HAL_TIM_ConfigClockSource+0x1da>
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2201      	movs	r2, #1
 800bf70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2202      	movs	r2, #2
 800bf78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800bf8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bf8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bf96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	68ba      	ldr	r2, [r7, #8]
 800bf9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	4a63      	ldr	r2, [pc, #396]	@ (800c134 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	f000 80a9 	beq.w	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800bfac:	4a61      	ldr	r2, [pc, #388]	@ (800c134 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	f200 80ae 	bhi.w	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800bfb4:	4a60      	ldr	r2, [pc, #384]	@ (800c138 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	f000 80a1 	beq.w	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800bfbc:	4a5e      	ldr	r2, [pc, #376]	@ (800c138 <HAL_TIM_ConfigClockSource+0x1e8>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	f200 80a6 	bhi.w	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800bfc4:	4a5d      	ldr	r2, [pc, #372]	@ (800c13c <HAL_TIM_ConfigClockSource+0x1ec>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	f000 8099 	beq.w	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800bfcc:	4a5b      	ldr	r2, [pc, #364]	@ (800c13c <HAL_TIM_ConfigClockSource+0x1ec>)
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	f200 809e 	bhi.w	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800bfd4:	4a5a      	ldr	r2, [pc, #360]	@ (800c140 <HAL_TIM_ConfigClockSource+0x1f0>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	f000 8091 	beq.w	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800bfdc:	4a58      	ldr	r2, [pc, #352]	@ (800c140 <HAL_TIM_ConfigClockSource+0x1f0>)
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	f200 8096 	bhi.w	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800bfe4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bfe8:	f000 8089 	beq.w	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800bfec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bff0:	f200 808e 	bhi.w	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800bff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bff8:	d03e      	beq.n	800c078 <HAL_TIM_ConfigClockSource+0x128>
 800bffa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bffe:	f200 8087 	bhi.w	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c006:	f000 8086 	beq.w	800c116 <HAL_TIM_ConfigClockSource+0x1c6>
 800c00a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c00e:	d87f      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c010:	2b70      	cmp	r3, #112	@ 0x70
 800c012:	d01a      	beq.n	800c04a <HAL_TIM_ConfigClockSource+0xfa>
 800c014:	2b70      	cmp	r3, #112	@ 0x70
 800c016:	d87b      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c018:	2b60      	cmp	r3, #96	@ 0x60
 800c01a:	d050      	beq.n	800c0be <HAL_TIM_ConfigClockSource+0x16e>
 800c01c:	2b60      	cmp	r3, #96	@ 0x60
 800c01e:	d877      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c020:	2b50      	cmp	r3, #80	@ 0x50
 800c022:	d03c      	beq.n	800c09e <HAL_TIM_ConfigClockSource+0x14e>
 800c024:	2b50      	cmp	r3, #80	@ 0x50
 800c026:	d873      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c028:	2b40      	cmp	r3, #64	@ 0x40
 800c02a:	d058      	beq.n	800c0de <HAL_TIM_ConfigClockSource+0x18e>
 800c02c:	2b40      	cmp	r3, #64	@ 0x40
 800c02e:	d86f      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c030:	2b30      	cmp	r3, #48	@ 0x30
 800c032:	d064      	beq.n	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800c034:	2b30      	cmp	r3, #48	@ 0x30
 800c036:	d86b      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c038:	2b20      	cmp	r3, #32
 800c03a:	d060      	beq.n	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800c03c:	2b20      	cmp	r3, #32
 800c03e:	d867      	bhi.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
 800c040:	2b00      	cmp	r3, #0
 800c042:	d05c      	beq.n	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800c044:	2b10      	cmp	r3, #16
 800c046:	d05a      	beq.n	800c0fe <HAL_TIM_ConfigClockSource+0x1ae>
 800c048:	e062      	b.n	800c110 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c05a:	f000 fe3b 	bl	800ccd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	689b      	ldr	r3, [r3, #8]
 800c064:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c06c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	68ba      	ldr	r2, [r7, #8]
 800c074:	609a      	str	r2, [r3, #8]
      break;
 800c076:	e04f      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c080:	683b      	ldr	r3, [r7, #0]
 800c082:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c088:	f000 fe24 	bl	800ccd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	689a      	ldr	r2, [r3, #8]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c09a:	609a      	str	r2, [r3, #8]
      break;
 800c09c:	e03c      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c0aa:	461a      	mov	r2, r3
 800c0ac:	f000 fd96 	bl	800cbdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	2150      	movs	r1, #80	@ 0x50
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f000 fdef 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c0bc:	e02c      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	f000 fdb5 	bl	800cc3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	2160      	movs	r1, #96	@ 0x60
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f000 fddf 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c0dc:	e01c      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	f000 fd76 	bl	800cbdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	2140      	movs	r1, #64	@ 0x40
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f000 fdcf 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c0fc:	e00c      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	683b      	ldr	r3, [r7, #0]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	4619      	mov	r1, r3
 800c108:	4610      	mov	r0, r2
 800c10a:	f000 fdc6 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c10e:	e003      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800c110:	2301      	movs	r3, #1
 800c112:	73fb      	strb	r3, [r7, #15]
      break;
 800c114:	e000      	b.n	800c118 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800c116:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2201      	movs	r2, #1
 800c11c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2200      	movs	r2, #0
 800c124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c128:	7bfb      	ldrb	r3, [r7, #15]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3710      	adds	r7, #16
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}
 800c132:	bf00      	nop
 800c134:	00100070 	.word	0x00100070
 800c138:	00100040 	.word	0x00100040
 800c13c:	00100030 	.word	0x00100030
 800c140:	00100020 	.word	0x00100020

0800c144 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c144:	b480      	push	{r7}
 800c146:	b083      	sub	sp, #12
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800c14c:	bf00      	nop
 800c14e:	370c      	adds	r7, #12
 800c150:	46bd      	mov	sp, r7
 800c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c156:	4770      	bx	lr

0800c158 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c158:	b480      	push	{r7}
 800c15a:	b083      	sub	sp, #12
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c160:	bf00      	nop
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b083      	sub	sp, #12
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c174:	bf00      	nop
 800c176:	370c      	adds	r7, #12
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c180:	b480      	push	{r7}
 800c182:	b083      	sub	sp, #12
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800c188:	bf00      	nop
 800c18a:	370c      	adds	r7, #12
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr

0800c194 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c194:	b480      	push	{r7}
 800c196:	b083      	sub	sp, #12
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c19c:	bf00      	nop
 800c19e:	370c      	adds	r7, #12
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr

0800c1a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b083      	sub	sp, #12
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800c1b0:	bf00      	nop
 800c1b2:	370c      	adds	r7, #12
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ba:	4770      	bx	lr

0800c1bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b083      	sub	sp, #12
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c1c4:	bf00      	nop
 800c1c6:	370c      	adds	r7, #12
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ce:	4770      	bx	lr

0800c1d0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b083      	sub	sp, #12
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800c1d8:	bf00      	nop
 800c1da:	370c      	adds	r7, #12
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e2:	4770      	bx	lr

0800c1e4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800c1e4:	b480      	push	{r7}
 800c1e6:	b083      	sub	sp, #12
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800c1ec:	bf00      	nop
 800c1ee:	370c      	adds	r7, #12
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b087      	sub	sp, #28
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	60f8      	str	r0, [r7, #12]
 800c200:	460b      	mov	r3, r1
 800c202:	607a      	str	r2, [r7, #4]
 800c204:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800c206:	2300      	movs	r3, #0
 800c208:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d101      	bne.n	800c214 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800c210:	2301      	movs	r3, #1
 800c212:	e14a      	b.n	800c4aa <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	f040 80dd 	bne.w	800c3dc <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800c222:	7afb      	ldrb	r3, [r7, #11]
 800c224:	2b1f      	cmp	r3, #31
 800c226:	f200 80d6 	bhi.w	800c3d6 <HAL_TIM_RegisterCallback+0x1de>
 800c22a:	a201      	add	r2, pc, #4	@ (adr r2, 800c230 <HAL_TIM_RegisterCallback+0x38>)
 800c22c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c230:	0800c2b1 	.word	0x0800c2b1
 800c234:	0800c2b9 	.word	0x0800c2b9
 800c238:	0800c2c1 	.word	0x0800c2c1
 800c23c:	0800c2c9 	.word	0x0800c2c9
 800c240:	0800c2d1 	.word	0x0800c2d1
 800c244:	0800c2d9 	.word	0x0800c2d9
 800c248:	0800c2e1 	.word	0x0800c2e1
 800c24c:	0800c2e9 	.word	0x0800c2e9
 800c250:	0800c2f1 	.word	0x0800c2f1
 800c254:	0800c2f9 	.word	0x0800c2f9
 800c258:	0800c301 	.word	0x0800c301
 800c25c:	0800c309 	.word	0x0800c309
 800c260:	0800c311 	.word	0x0800c311
 800c264:	0800c319 	.word	0x0800c319
 800c268:	0800c323 	.word	0x0800c323
 800c26c:	0800c32d 	.word	0x0800c32d
 800c270:	0800c337 	.word	0x0800c337
 800c274:	0800c341 	.word	0x0800c341
 800c278:	0800c34b 	.word	0x0800c34b
 800c27c:	0800c355 	.word	0x0800c355
 800c280:	0800c35f 	.word	0x0800c35f
 800c284:	0800c369 	.word	0x0800c369
 800c288:	0800c373 	.word	0x0800c373
 800c28c:	0800c37d 	.word	0x0800c37d
 800c290:	0800c387 	.word	0x0800c387
 800c294:	0800c391 	.word	0x0800c391
 800c298:	0800c39b 	.word	0x0800c39b
 800c29c:	0800c3a5 	.word	0x0800c3a5
 800c2a0:	0800c3af 	.word	0x0800c3af
 800c2a4:	0800c3b9 	.word	0x0800c3b9
 800c2a8:	0800c3c3 	.word	0x0800c3c3
 800c2ac:	0800c3cd 	.word	0x0800c3cd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	687a      	ldr	r2, [r7, #4]
 800c2b4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800c2b6:	e0f7      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	687a      	ldr	r2, [r7, #4]
 800c2bc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800c2be:	e0f3      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800c2c6:	e0ef      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	687a      	ldr	r2, [r7, #4]
 800c2cc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800c2ce:	e0eb      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	687a      	ldr	r2, [r7, #4]
 800c2d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800c2d6:	e0e7      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c2de:	e0e3      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c2e6:	e0df      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	687a      	ldr	r2, [r7, #4]
 800c2ec:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c2ee:	e0db      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	687a      	ldr	r2, [r7, #4]
 800c2f4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c2f6:	e0d7      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	687a      	ldr	r2, [r7, #4]
 800c2fc:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c2fe:	e0d3      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	687a      	ldr	r2, [r7, #4]
 800c304:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c306:	e0cf      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c30e:	e0cb      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	687a      	ldr	r2, [r7, #4]
 800c314:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c316:	e0c7      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c320:	e0c2      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	687a      	ldr	r2, [r7, #4]
 800c326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800c32a:	e0bd      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	687a      	ldr	r2, [r7, #4]
 800c330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800c334:	e0b8      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	687a      	ldr	r2, [r7, #4]
 800c33a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800c33e:	e0b3      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	687a      	ldr	r2, [r7, #4]
 800c344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800c348:	e0ae      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	687a      	ldr	r2, [r7, #4]
 800c34e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800c352:	e0a9      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800c35c:	e0a4      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	687a      	ldr	r2, [r7, #4]
 800c362:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800c366:	e09f      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800c370:	e09a      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	687a      	ldr	r2, [r7, #4]
 800c376:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800c37a:	e095      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	687a      	ldr	r2, [r7, #4]
 800c380:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800c384:	e090      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800c38e:	e08b      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	687a      	ldr	r2, [r7, #4]
 800c394:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800c398:	e086      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	687a      	ldr	r2, [r7, #4]
 800c39e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800c3a2:	e081      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	687a      	ldr	r2, [r7, #4]
 800c3a8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800c3ac:	e07c      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800c3b6:	e077      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	687a      	ldr	r2, [r7, #4]
 800c3bc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800c3c0:	e072      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	687a      	ldr	r2, [r7, #4]
 800c3c6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c3ca:	e06d      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c3d4:	e068      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	75fb      	strb	r3, [r7, #23]
        break;
 800c3da:	e065      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d15d      	bne.n	800c4a4 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800c3e8:	7afb      	ldrb	r3, [r7, #11]
 800c3ea:	2b0d      	cmp	r3, #13
 800c3ec:	d857      	bhi.n	800c49e <HAL_TIM_RegisterCallback+0x2a6>
 800c3ee:	a201      	add	r2, pc, #4	@ (adr r2, 800c3f4 <HAL_TIM_RegisterCallback+0x1fc>)
 800c3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3f4:	0800c42d 	.word	0x0800c42d
 800c3f8:	0800c435 	.word	0x0800c435
 800c3fc:	0800c43d 	.word	0x0800c43d
 800c400:	0800c445 	.word	0x0800c445
 800c404:	0800c44d 	.word	0x0800c44d
 800c408:	0800c455 	.word	0x0800c455
 800c40c:	0800c45d 	.word	0x0800c45d
 800c410:	0800c465 	.word	0x0800c465
 800c414:	0800c46d 	.word	0x0800c46d
 800c418:	0800c475 	.word	0x0800c475
 800c41c:	0800c47d 	.word	0x0800c47d
 800c420:	0800c485 	.word	0x0800c485
 800c424:	0800c48d 	.word	0x0800c48d
 800c428:	0800c495 	.word	0x0800c495
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	687a      	ldr	r2, [r7, #4]
 800c430:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800c432:	e039      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	687a      	ldr	r2, [r7, #4]
 800c438:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800c43a:	e035      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	687a      	ldr	r2, [r7, #4]
 800c440:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800c442:	e031      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	687a      	ldr	r2, [r7, #4]
 800c448:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800c44a:	e02d      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	687a      	ldr	r2, [r7, #4]
 800c450:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800c452:	e029      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	687a      	ldr	r2, [r7, #4]
 800c458:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c45a:	e025      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c462:	e021      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	687a      	ldr	r2, [r7, #4]
 800c468:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c46a:	e01d      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	687a      	ldr	r2, [r7, #4]
 800c470:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c472:	e019      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c47a:	e015      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	687a      	ldr	r2, [r7, #4]
 800c480:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c482:	e011      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	687a      	ldr	r2, [r7, #4]
 800c488:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c48a:	e00d      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	687a      	ldr	r2, [r7, #4]
 800c490:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c492:	e009      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	687a      	ldr	r2, [r7, #4]
 800c498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c49c:	e004      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c49e:	2301      	movs	r3, #1
 800c4a0:	75fb      	strb	r3, [r7, #23]
        break;
 800c4a2:	e001      	b.n	800c4a8 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c4a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	371c      	adds	r7, #28
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b4:	4770      	bx	lr
 800c4b6:	bf00      	nop

0800c4b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	4a42      	ldr	r2, [pc, #264]	@ (800c5d4 <TIM_Base_SetConfig+0x11c>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d00f      	beq.n	800c4f0 <TIM_Base_SetConfig+0x38>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4d6:	d00b      	beq.n	800c4f0 <TIM_Base_SetConfig+0x38>
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	4a3f      	ldr	r2, [pc, #252]	@ (800c5d8 <TIM_Base_SetConfig+0x120>)
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d007      	beq.n	800c4f0 <TIM_Base_SetConfig+0x38>
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	4a3e      	ldr	r2, [pc, #248]	@ (800c5dc <TIM_Base_SetConfig+0x124>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d003      	beq.n	800c4f0 <TIM_Base_SetConfig+0x38>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	4a3d      	ldr	r2, [pc, #244]	@ (800c5e0 <TIM_Base_SetConfig+0x128>)
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d108      	bne.n	800c502 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	685b      	ldr	r3, [r3, #4]
 800c4fc:	68fa      	ldr	r2, [r7, #12]
 800c4fe:	4313      	orrs	r3, r2
 800c500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	4a33      	ldr	r2, [pc, #204]	@ (800c5d4 <TIM_Base_SetConfig+0x11c>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d01b      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c510:	d017      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	4a30      	ldr	r2, [pc, #192]	@ (800c5d8 <TIM_Base_SetConfig+0x120>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d013      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	4a2f      	ldr	r2, [pc, #188]	@ (800c5dc <TIM_Base_SetConfig+0x124>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d00f      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	4a2e      	ldr	r2, [pc, #184]	@ (800c5e0 <TIM_Base_SetConfig+0x128>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d00b      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	4a2d      	ldr	r2, [pc, #180]	@ (800c5e4 <TIM_Base_SetConfig+0x12c>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d007      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a2c      	ldr	r2, [pc, #176]	@ (800c5e8 <TIM_Base_SetConfig+0x130>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d003      	beq.n	800c542 <TIM_Base_SetConfig+0x8a>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a2b      	ldr	r2, [pc, #172]	@ (800c5ec <TIM_Base_SetConfig+0x134>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d108      	bne.n	800c554 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	68db      	ldr	r3, [r3, #12]
 800c54e:	68fa      	ldr	r2, [r7, #12]
 800c550:	4313      	orrs	r3, r2
 800c552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	695b      	ldr	r3, [r3, #20]
 800c55e:	4313      	orrs	r3, r2
 800c560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	689a      	ldr	r2, [r3, #8]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c570:	683b      	ldr	r3, [r7, #0]
 800c572:	681a      	ldr	r2, [r3, #0]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	4a16      	ldr	r2, [pc, #88]	@ (800c5d4 <TIM_Base_SetConfig+0x11c>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d00f      	beq.n	800c5a0 <TIM_Base_SetConfig+0xe8>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	4a17      	ldr	r2, [pc, #92]	@ (800c5e0 <TIM_Base_SetConfig+0x128>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d00b      	beq.n	800c5a0 <TIM_Base_SetConfig+0xe8>
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	4a16      	ldr	r2, [pc, #88]	@ (800c5e4 <TIM_Base_SetConfig+0x12c>)
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d007      	beq.n	800c5a0 <TIM_Base_SetConfig+0xe8>
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	4a15      	ldr	r2, [pc, #84]	@ (800c5e8 <TIM_Base_SetConfig+0x130>)
 800c594:	4293      	cmp	r3, r2
 800c596:	d003      	beq.n	800c5a0 <TIM_Base_SetConfig+0xe8>
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	4a14      	ldr	r2, [pc, #80]	@ (800c5ec <TIM_Base_SetConfig+0x134>)
 800c59c:	4293      	cmp	r3, r2
 800c59e:	d103      	bne.n	800c5a8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	691a      	ldr	r2, [r3, #16]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	691b      	ldr	r3, [r3, #16]
 800c5b2:	f003 0301 	and.w	r3, r3, #1
 800c5b6:	2b01      	cmp	r3, #1
 800c5b8:	d105      	bne.n	800c5c6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	691b      	ldr	r3, [r3, #16]
 800c5be:	f023 0201 	bic.w	r2, r3, #1
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	611a      	str	r2, [r3, #16]
  }
}
 800c5c6:	bf00      	nop
 800c5c8:	3714      	adds	r7, #20
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr
 800c5d2:	bf00      	nop
 800c5d4:	40012c00 	.word	0x40012c00
 800c5d8:	40000400 	.word	0x40000400
 800c5dc:	40000800 	.word	0x40000800
 800c5e0:	40013400 	.word	0x40013400
 800c5e4:	40014000 	.word	0x40014000
 800c5e8:	40014400 	.word	0x40014400
 800c5ec:	40014800 	.word	0x40014800

0800c5f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b087      	sub	sp, #28
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a1b      	ldr	r3, [r3, #32]
 800c5fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6a1b      	ldr	r3, [r3, #32]
 800c604:	f023 0201 	bic.w	r2, r3, #1
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	685b      	ldr	r3, [r3, #4]
 800c610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	699b      	ldr	r3, [r3, #24]
 800c616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c61e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	f023 0303 	bic.w	r3, r3, #3
 800c62a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	68fa      	ldr	r2, [r7, #12]
 800c632:	4313      	orrs	r3, r2
 800c634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c636:	697b      	ldr	r3, [r7, #20]
 800c638:	f023 0302 	bic.w	r3, r3, #2
 800c63c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	689b      	ldr	r3, [r3, #8]
 800c642:	697a      	ldr	r2, [r7, #20]
 800c644:	4313      	orrs	r3, r2
 800c646:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	4a2c      	ldr	r2, [pc, #176]	@ (800c6fc <TIM_OC1_SetConfig+0x10c>)
 800c64c:	4293      	cmp	r3, r2
 800c64e:	d00f      	beq.n	800c670 <TIM_OC1_SetConfig+0x80>
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	4a2b      	ldr	r2, [pc, #172]	@ (800c700 <TIM_OC1_SetConfig+0x110>)
 800c654:	4293      	cmp	r3, r2
 800c656:	d00b      	beq.n	800c670 <TIM_OC1_SetConfig+0x80>
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	4a2a      	ldr	r2, [pc, #168]	@ (800c704 <TIM_OC1_SetConfig+0x114>)
 800c65c:	4293      	cmp	r3, r2
 800c65e:	d007      	beq.n	800c670 <TIM_OC1_SetConfig+0x80>
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	4a29      	ldr	r2, [pc, #164]	@ (800c708 <TIM_OC1_SetConfig+0x118>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d003      	beq.n	800c670 <TIM_OC1_SetConfig+0x80>
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	4a28      	ldr	r2, [pc, #160]	@ (800c70c <TIM_OC1_SetConfig+0x11c>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d10c      	bne.n	800c68a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	f023 0308 	bic.w	r3, r3, #8
 800c676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	68db      	ldr	r3, [r3, #12]
 800c67c:	697a      	ldr	r2, [r7, #20]
 800c67e:	4313      	orrs	r3, r2
 800c680:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	f023 0304 	bic.w	r3, r3, #4
 800c688:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	4a1b      	ldr	r2, [pc, #108]	@ (800c6fc <TIM_OC1_SetConfig+0x10c>)
 800c68e:	4293      	cmp	r3, r2
 800c690:	d00f      	beq.n	800c6b2 <TIM_OC1_SetConfig+0xc2>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	4a1a      	ldr	r2, [pc, #104]	@ (800c700 <TIM_OC1_SetConfig+0x110>)
 800c696:	4293      	cmp	r3, r2
 800c698:	d00b      	beq.n	800c6b2 <TIM_OC1_SetConfig+0xc2>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	4a19      	ldr	r2, [pc, #100]	@ (800c704 <TIM_OC1_SetConfig+0x114>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d007      	beq.n	800c6b2 <TIM_OC1_SetConfig+0xc2>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	4a18      	ldr	r2, [pc, #96]	@ (800c708 <TIM_OC1_SetConfig+0x118>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d003      	beq.n	800c6b2 <TIM_OC1_SetConfig+0xc2>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4a17      	ldr	r2, [pc, #92]	@ (800c70c <TIM_OC1_SetConfig+0x11c>)
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d111      	bne.n	800c6d6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c6b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c6c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	693a      	ldr	r2, [r7, #16]
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	699b      	ldr	r3, [r3, #24]
 800c6d0:	693a      	ldr	r2, [r7, #16]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	693a      	ldr	r2, [r7, #16]
 800c6da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	68fa      	ldr	r2, [r7, #12]
 800c6e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	685a      	ldr	r2, [r3, #4]
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	697a      	ldr	r2, [r7, #20]
 800c6ee:	621a      	str	r2, [r3, #32]
}
 800c6f0:	bf00      	nop
 800c6f2:	371c      	adds	r7, #28
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr
 800c6fc:	40012c00 	.word	0x40012c00
 800c700:	40013400 	.word	0x40013400
 800c704:	40014000 	.word	0x40014000
 800c708:	40014400 	.word	0x40014400
 800c70c:	40014800 	.word	0x40014800

0800c710 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c710:	b480      	push	{r7}
 800c712:	b087      	sub	sp, #28
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6a1b      	ldr	r3, [r3, #32]
 800c71e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6a1b      	ldr	r3, [r3, #32]
 800c724:	f023 0210 	bic.w	r2, r3, #16
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	699b      	ldr	r3, [r3, #24]
 800c736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c73e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c74a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	021b      	lsls	r3, r3, #8
 800c752:	68fa      	ldr	r2, [r7, #12]
 800c754:	4313      	orrs	r3, r2
 800c756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	f023 0320 	bic.w	r3, r3, #32
 800c75e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	011b      	lsls	r3, r3, #4
 800c766:	697a      	ldr	r2, [r7, #20]
 800c768:	4313      	orrs	r3, r2
 800c76a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	4a28      	ldr	r2, [pc, #160]	@ (800c810 <TIM_OC2_SetConfig+0x100>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d003      	beq.n	800c77c <TIM_OC2_SetConfig+0x6c>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	4a27      	ldr	r2, [pc, #156]	@ (800c814 <TIM_OC2_SetConfig+0x104>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d10d      	bne.n	800c798 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c782:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c784:	683b      	ldr	r3, [r7, #0]
 800c786:	68db      	ldr	r3, [r3, #12]
 800c788:	011b      	lsls	r3, r3, #4
 800c78a:	697a      	ldr	r2, [r7, #20]
 800c78c:	4313      	orrs	r3, r2
 800c78e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c796:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	4a1d      	ldr	r2, [pc, #116]	@ (800c810 <TIM_OC2_SetConfig+0x100>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d00f      	beq.n	800c7c0 <TIM_OC2_SetConfig+0xb0>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	4a1c      	ldr	r2, [pc, #112]	@ (800c814 <TIM_OC2_SetConfig+0x104>)
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	d00b      	beq.n	800c7c0 <TIM_OC2_SetConfig+0xb0>
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	4a1b      	ldr	r2, [pc, #108]	@ (800c818 <TIM_OC2_SetConfig+0x108>)
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	d007      	beq.n	800c7c0 <TIM_OC2_SetConfig+0xb0>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	4a1a      	ldr	r2, [pc, #104]	@ (800c81c <TIM_OC2_SetConfig+0x10c>)
 800c7b4:	4293      	cmp	r3, r2
 800c7b6:	d003      	beq.n	800c7c0 <TIM_OC2_SetConfig+0xb0>
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	4a19      	ldr	r2, [pc, #100]	@ (800c820 <TIM_OC2_SetConfig+0x110>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d113      	bne.n	800c7e8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c7c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c7c8:	693b      	ldr	r3, [r7, #16]
 800c7ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c7ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	695b      	ldr	r3, [r3, #20]
 800c7d4:	009b      	lsls	r3, r3, #2
 800c7d6:	693a      	ldr	r2, [r7, #16]
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	699b      	ldr	r3, [r3, #24]
 800c7e0:	009b      	lsls	r3, r3, #2
 800c7e2:	693a      	ldr	r2, [r7, #16]
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	693a      	ldr	r2, [r7, #16]
 800c7ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	68fa      	ldr	r2, [r7, #12]
 800c7f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	685a      	ldr	r2, [r3, #4]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	697a      	ldr	r2, [r7, #20]
 800c800:	621a      	str	r2, [r3, #32]
}
 800c802:	bf00      	nop
 800c804:	371c      	adds	r7, #28
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop
 800c810:	40012c00 	.word	0x40012c00
 800c814:	40013400 	.word	0x40013400
 800c818:	40014000 	.word	0x40014000
 800c81c:	40014400 	.word	0x40014400
 800c820:	40014800 	.word	0x40014800

0800c824 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c824:	b480      	push	{r7}
 800c826:	b087      	sub	sp, #28
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6a1b      	ldr	r3, [r3, #32]
 800c832:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6a1b      	ldr	r3, [r3, #32]
 800c838:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	685b      	ldr	r3, [r3, #4]
 800c844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	69db      	ldr	r3, [r3, #28]
 800c84a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f023 0303 	bic.w	r3, r3, #3
 800c85e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68fa      	ldr	r2, [r7, #12]
 800c866:	4313      	orrs	r3, r2
 800c868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c86a:	697b      	ldr	r3, [r7, #20]
 800c86c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	689b      	ldr	r3, [r3, #8]
 800c876:	021b      	lsls	r3, r3, #8
 800c878:	697a      	ldr	r2, [r7, #20]
 800c87a:	4313      	orrs	r3, r2
 800c87c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	4a27      	ldr	r2, [pc, #156]	@ (800c920 <TIM_OC3_SetConfig+0xfc>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d003      	beq.n	800c88e <TIM_OC3_SetConfig+0x6a>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	4a26      	ldr	r2, [pc, #152]	@ (800c924 <TIM_OC3_SetConfig+0x100>)
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d10d      	bne.n	800c8aa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	68db      	ldr	r3, [r3, #12]
 800c89a:	021b      	lsls	r3, r3, #8
 800c89c:	697a      	ldr	r2, [r7, #20]
 800c89e:	4313      	orrs	r3, r2
 800c8a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c8a2:	697b      	ldr	r3, [r7, #20]
 800c8a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c8a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	4a1c      	ldr	r2, [pc, #112]	@ (800c920 <TIM_OC3_SetConfig+0xfc>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d00f      	beq.n	800c8d2 <TIM_OC3_SetConfig+0xae>
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	4a1b      	ldr	r2, [pc, #108]	@ (800c924 <TIM_OC3_SetConfig+0x100>)
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d00b      	beq.n	800c8d2 <TIM_OC3_SetConfig+0xae>
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	4a1a      	ldr	r2, [pc, #104]	@ (800c928 <TIM_OC3_SetConfig+0x104>)
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d007      	beq.n	800c8d2 <TIM_OC3_SetConfig+0xae>
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	4a19      	ldr	r2, [pc, #100]	@ (800c92c <TIM_OC3_SetConfig+0x108>)
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d003      	beq.n	800c8d2 <TIM_OC3_SetConfig+0xae>
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	4a18      	ldr	r2, [pc, #96]	@ (800c930 <TIM_OC3_SetConfig+0x10c>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d113      	bne.n	800c8fa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c8d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c8e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	695b      	ldr	r3, [r3, #20]
 800c8e6:	011b      	lsls	r3, r3, #4
 800c8e8:	693a      	ldr	r2, [r7, #16]
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	699b      	ldr	r3, [r3, #24]
 800c8f2:	011b      	lsls	r3, r3, #4
 800c8f4:	693a      	ldr	r2, [r7, #16]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	693a      	ldr	r2, [r7, #16]
 800c8fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	685a      	ldr	r2, [r3, #4]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	697a      	ldr	r2, [r7, #20]
 800c912:	621a      	str	r2, [r3, #32]
}
 800c914:	bf00      	nop
 800c916:	371c      	adds	r7, #28
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr
 800c920:	40012c00 	.word	0x40012c00
 800c924:	40013400 	.word	0x40013400
 800c928:	40014000 	.word	0x40014000
 800c92c:	40014400 	.word	0x40014400
 800c930:	40014800 	.word	0x40014800

0800c934 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c934:	b480      	push	{r7}
 800c936:	b087      	sub	sp, #28
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6a1b      	ldr	r3, [r3, #32]
 800c942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6a1b      	ldr	r3, [r3, #32]
 800c948:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	69db      	ldr	r3, [r3, #28]
 800c95a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c96e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	021b      	lsls	r3, r3, #8
 800c976:	68fa      	ldr	r2, [r7, #12]
 800c978:	4313      	orrs	r3, r2
 800c97a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	689b      	ldr	r3, [r3, #8]
 800c988:	031b      	lsls	r3, r3, #12
 800c98a:	697a      	ldr	r2, [r7, #20]
 800c98c:	4313      	orrs	r3, r2
 800c98e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	4a28      	ldr	r2, [pc, #160]	@ (800ca34 <TIM_OC4_SetConfig+0x100>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d003      	beq.n	800c9a0 <TIM_OC4_SetConfig+0x6c>
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	4a27      	ldr	r2, [pc, #156]	@ (800ca38 <TIM_OC4_SetConfig+0x104>)
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d10d      	bne.n	800c9bc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c9a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	68db      	ldr	r3, [r3, #12]
 800c9ac:	031b      	lsls	r3, r3, #12
 800c9ae:	697a      	ldr	r2, [r7, #20]
 800c9b0:	4313      	orrs	r3, r2
 800c9b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	4a1d      	ldr	r2, [pc, #116]	@ (800ca34 <TIM_OC4_SetConfig+0x100>)
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	d00f      	beq.n	800c9e4 <TIM_OC4_SetConfig+0xb0>
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	4a1c      	ldr	r2, [pc, #112]	@ (800ca38 <TIM_OC4_SetConfig+0x104>)
 800c9c8:	4293      	cmp	r3, r2
 800c9ca:	d00b      	beq.n	800c9e4 <TIM_OC4_SetConfig+0xb0>
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	4a1b      	ldr	r2, [pc, #108]	@ (800ca3c <TIM_OC4_SetConfig+0x108>)
 800c9d0:	4293      	cmp	r3, r2
 800c9d2:	d007      	beq.n	800c9e4 <TIM_OC4_SetConfig+0xb0>
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	4a1a      	ldr	r2, [pc, #104]	@ (800ca40 <TIM_OC4_SetConfig+0x10c>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d003      	beq.n	800c9e4 <TIM_OC4_SetConfig+0xb0>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	4a19      	ldr	r2, [pc, #100]	@ (800ca44 <TIM_OC4_SetConfig+0x110>)
 800c9e0:	4293      	cmp	r3, r2
 800c9e2:	d113      	bne.n	800ca0c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9ea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c9f2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	695b      	ldr	r3, [r3, #20]
 800c9f8:	019b      	lsls	r3, r3, #6
 800c9fa:	693a      	ldr	r2, [r7, #16]
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	699b      	ldr	r3, [r3, #24]
 800ca04:	019b      	lsls	r3, r3, #6
 800ca06:	693a      	ldr	r2, [r7, #16]
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	693a      	ldr	r2, [r7, #16]
 800ca10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	68fa      	ldr	r2, [r7, #12]
 800ca16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	685a      	ldr	r2, [r3, #4]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	697a      	ldr	r2, [r7, #20]
 800ca24:	621a      	str	r2, [r3, #32]
}
 800ca26:	bf00      	nop
 800ca28:	371c      	adds	r7, #28
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	40012c00 	.word	0x40012c00
 800ca38:	40013400 	.word	0x40013400
 800ca3c:	40014000 	.word	0x40014000
 800ca40:	40014400 	.word	0x40014400
 800ca44:	40014800 	.word	0x40014800

0800ca48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b087      	sub	sp, #28
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
 800ca50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6a1b      	ldr	r3, [r3, #32]
 800ca56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	6a1b      	ldr	r3, [r3, #32]
 800ca5c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	685b      	ldr	r3, [r3, #4]
 800ca68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ca76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	68fa      	ldr	r2, [r7, #12]
 800ca82:	4313      	orrs	r3, r2
 800ca84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ca86:	693b      	ldr	r3, [r7, #16]
 800ca88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ca8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	689b      	ldr	r3, [r3, #8]
 800ca92:	041b      	lsls	r3, r3, #16
 800ca94:	693a      	ldr	r2, [r7, #16]
 800ca96:	4313      	orrs	r3, r2
 800ca98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	4a17      	ldr	r2, [pc, #92]	@ (800cafc <TIM_OC5_SetConfig+0xb4>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d00f      	beq.n	800cac2 <TIM_OC5_SetConfig+0x7a>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	4a16      	ldr	r2, [pc, #88]	@ (800cb00 <TIM_OC5_SetConfig+0xb8>)
 800caa6:	4293      	cmp	r3, r2
 800caa8:	d00b      	beq.n	800cac2 <TIM_OC5_SetConfig+0x7a>
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	4a15      	ldr	r2, [pc, #84]	@ (800cb04 <TIM_OC5_SetConfig+0xbc>)
 800caae:	4293      	cmp	r3, r2
 800cab0:	d007      	beq.n	800cac2 <TIM_OC5_SetConfig+0x7a>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	4a14      	ldr	r2, [pc, #80]	@ (800cb08 <TIM_OC5_SetConfig+0xc0>)
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d003      	beq.n	800cac2 <TIM_OC5_SetConfig+0x7a>
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	4a13      	ldr	r2, [pc, #76]	@ (800cb0c <TIM_OC5_SetConfig+0xc4>)
 800cabe:	4293      	cmp	r3, r2
 800cac0:	d109      	bne.n	800cad6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cac8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	695b      	ldr	r3, [r3, #20]
 800cace:	021b      	lsls	r3, r3, #8
 800cad0:	697a      	ldr	r2, [r7, #20]
 800cad2:	4313      	orrs	r3, r2
 800cad4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	697a      	ldr	r2, [r7, #20]
 800cada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	68fa      	ldr	r2, [r7, #12]
 800cae0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	685a      	ldr	r2, [r3, #4]
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	693a      	ldr	r2, [r7, #16]
 800caee:	621a      	str	r2, [r3, #32]
}
 800caf0:	bf00      	nop
 800caf2:	371c      	adds	r7, #28
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr
 800cafc:	40012c00 	.word	0x40012c00
 800cb00:	40013400 	.word	0x40013400
 800cb04:	40014000 	.word	0x40014000
 800cb08:	40014400 	.word	0x40014400
 800cb0c:	40014800 	.word	0x40014800

0800cb10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cb10:	b480      	push	{r7}
 800cb12:	b087      	sub	sp, #28
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
 800cb18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	6a1b      	ldr	r3, [r3, #32]
 800cb1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	6a1b      	ldr	r3, [r3, #32]
 800cb24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cb3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	021b      	lsls	r3, r3, #8
 800cb4a:	68fa      	ldr	r2, [r7, #12]
 800cb4c:	4313      	orrs	r3, r2
 800cb4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cb50:	693b      	ldr	r3, [r7, #16]
 800cb52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cb56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	051b      	lsls	r3, r3, #20
 800cb5e:	693a      	ldr	r2, [r7, #16]
 800cb60:	4313      	orrs	r3, r2
 800cb62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	4a18      	ldr	r2, [pc, #96]	@ (800cbc8 <TIM_OC6_SetConfig+0xb8>)
 800cb68:	4293      	cmp	r3, r2
 800cb6a:	d00f      	beq.n	800cb8c <TIM_OC6_SetConfig+0x7c>
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	4a17      	ldr	r2, [pc, #92]	@ (800cbcc <TIM_OC6_SetConfig+0xbc>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d00b      	beq.n	800cb8c <TIM_OC6_SetConfig+0x7c>
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	4a16      	ldr	r2, [pc, #88]	@ (800cbd0 <TIM_OC6_SetConfig+0xc0>)
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d007      	beq.n	800cb8c <TIM_OC6_SetConfig+0x7c>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	4a15      	ldr	r2, [pc, #84]	@ (800cbd4 <TIM_OC6_SetConfig+0xc4>)
 800cb80:	4293      	cmp	r3, r2
 800cb82:	d003      	beq.n	800cb8c <TIM_OC6_SetConfig+0x7c>
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	4a14      	ldr	r2, [pc, #80]	@ (800cbd8 <TIM_OC6_SetConfig+0xc8>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d109      	bne.n	800cba0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cb92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	695b      	ldr	r3, [r3, #20]
 800cb98:	029b      	lsls	r3, r3, #10
 800cb9a:	697a      	ldr	r2, [r7, #20]
 800cb9c:	4313      	orrs	r3, r2
 800cb9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	697a      	ldr	r2, [r7, #20]
 800cba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	68fa      	ldr	r2, [r7, #12]
 800cbaa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	685a      	ldr	r2, [r3, #4]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	693a      	ldr	r2, [r7, #16]
 800cbb8:	621a      	str	r2, [r3, #32]
}
 800cbba:	bf00      	nop
 800cbbc:	371c      	adds	r7, #28
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc4:	4770      	bx	lr
 800cbc6:	bf00      	nop
 800cbc8:	40012c00 	.word	0x40012c00
 800cbcc:	40013400 	.word	0x40013400
 800cbd0:	40014000 	.word	0x40014000
 800cbd4:	40014400 	.word	0x40014400
 800cbd8:	40014800 	.word	0x40014800

0800cbdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b087      	sub	sp, #28
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	60f8      	str	r0, [r7, #12]
 800cbe4:	60b9      	str	r1, [r7, #8]
 800cbe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	6a1b      	ldr	r3, [r3, #32]
 800cbec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	6a1b      	ldr	r3, [r3, #32]
 800cbf2:	f023 0201 	bic.w	r2, r3, #1
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	699b      	ldr	r3, [r3, #24]
 800cbfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	011b      	lsls	r3, r3, #4
 800cc0c:	693a      	ldr	r2, [r7, #16]
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	f023 030a 	bic.w	r3, r3, #10
 800cc18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cc1a:	697a      	ldr	r2, [r7, #20]
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	4313      	orrs	r3, r2
 800cc20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	697a      	ldr	r2, [r7, #20]
 800cc2c:	621a      	str	r2, [r3, #32]
}
 800cc2e:	bf00      	nop
 800cc30:	371c      	adds	r7, #28
 800cc32:	46bd      	mov	sp, r7
 800cc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc38:	4770      	bx	lr

0800cc3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cc3a:	b480      	push	{r7}
 800cc3c:	b087      	sub	sp, #28
 800cc3e:	af00      	add	r7, sp, #0
 800cc40:	60f8      	str	r0, [r7, #12]
 800cc42:	60b9      	str	r1, [r7, #8]
 800cc44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	6a1b      	ldr	r3, [r3, #32]
 800cc4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6a1b      	ldr	r3, [r3, #32]
 800cc50:	f023 0210 	bic.w	r2, r3, #16
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	699b      	ldr	r3, [r3, #24]
 800cc5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cc64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	031b      	lsls	r3, r3, #12
 800cc6a:	693a      	ldr	r2, [r7, #16]
 800cc6c:	4313      	orrs	r3, r2
 800cc6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cc76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cc78:	68bb      	ldr	r3, [r7, #8]
 800cc7a:	011b      	lsls	r3, r3, #4
 800cc7c:	697a      	ldr	r2, [r7, #20]
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	693a      	ldr	r2, [r7, #16]
 800cc86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	621a      	str	r2, [r3, #32]
}
 800cc8e:	bf00      	nop
 800cc90:	371c      	adds	r7, #28
 800cc92:	46bd      	mov	sp, r7
 800cc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc98:	4770      	bx	lr

0800cc9a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cc9a:	b480      	push	{r7}
 800cc9c:	b085      	sub	sp, #20
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
 800cca2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	689b      	ldr	r3, [r3, #8]
 800cca8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800ccb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ccb6:	683a      	ldr	r2, [r7, #0]
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	f043 0307 	orr.w	r3, r3, #7
 800ccc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	68fa      	ldr	r2, [r7, #12]
 800ccc6:	609a      	str	r2, [r3, #8]
}
 800ccc8:	bf00      	nop
 800ccca:	3714      	adds	r7, #20
 800cccc:	46bd      	mov	sp, r7
 800ccce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd2:	4770      	bx	lr

0800ccd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b087      	sub	sp, #28
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	607a      	str	r2, [r7, #4]
 800cce0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	689b      	ldr	r3, [r3, #8]
 800cce6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ccee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	021a      	lsls	r2, r3, #8
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	431a      	orrs	r2, r3
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	697a      	ldr	r2, [r7, #20]
 800ccfe:	4313      	orrs	r3, r2
 800cd00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	697a      	ldr	r2, [r7, #20]
 800cd06:	609a      	str	r2, [r3, #8]
}
 800cd08:	bf00      	nop
 800cd0a:	371c      	adds	r7, #28
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b087      	sub	sp, #28
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	60f8      	str	r0, [r7, #12]
 800cd1c:	60b9      	str	r1, [r7, #8]
 800cd1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	f003 031f 	and.w	r3, r3, #31
 800cd26:	2201      	movs	r2, #1
 800cd28:	fa02 f303 	lsl.w	r3, r2, r3
 800cd2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	6a1a      	ldr	r2, [r3, #32]
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	43db      	mvns	r3, r3
 800cd36:	401a      	ands	r2, r3
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	6a1a      	ldr	r2, [r3, #32]
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	f003 031f 	and.w	r3, r3, #31
 800cd46:	6879      	ldr	r1, [r7, #4]
 800cd48:	fa01 f303 	lsl.w	r3, r1, r3
 800cd4c:	431a      	orrs	r2, r3
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	621a      	str	r2, [r3, #32]
}
 800cd52:	bf00      	nop
 800cd54:	371c      	adds	r7, #28
 800cd56:	46bd      	mov	sp, r7
 800cd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5c:	4770      	bx	lr
	...

0800cd60 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b083      	sub	sp, #12
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	4a26      	ldr	r2, [pc, #152]	@ (800ce04 <TIM_ResetCallback+0xa4>)
 800cd6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	4a25      	ldr	r2, [pc, #148]	@ (800ce08 <TIM_ResetCallback+0xa8>)
 800cd74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	4a24      	ldr	r2, [pc, #144]	@ (800ce0c <TIM_ResetCallback+0xac>)
 800cd7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	4a23      	ldr	r2, [pc, #140]	@ (800ce10 <TIM_ResetCallback+0xb0>)
 800cd84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	4a22      	ldr	r2, [pc, #136]	@ (800ce14 <TIM_ResetCallback+0xb4>)
 800cd8c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	4a21      	ldr	r2, [pc, #132]	@ (800ce18 <TIM_ResetCallback+0xb8>)
 800cd94:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	4a20      	ldr	r2, [pc, #128]	@ (800ce1c <TIM_ResetCallback+0xbc>)
 800cd9c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	4a1f      	ldr	r2, [pc, #124]	@ (800ce20 <TIM_ResetCallback+0xc0>)
 800cda4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	4a1e      	ldr	r2, [pc, #120]	@ (800ce24 <TIM_ResetCallback+0xc4>)
 800cdac:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	4a1d      	ldr	r2, [pc, #116]	@ (800ce28 <TIM_ResetCallback+0xc8>)
 800cdb4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	4a1c      	ldr	r2, [pc, #112]	@ (800ce2c <TIM_ResetCallback+0xcc>)
 800cdbc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	4a1b      	ldr	r2, [pc, #108]	@ (800ce30 <TIM_ResetCallback+0xd0>)
 800cdc4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	4a1a      	ldr	r2, [pc, #104]	@ (800ce34 <TIM_ResetCallback+0xd4>)
 800cdcc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	4a19      	ldr	r2, [pc, #100]	@ (800ce38 <TIM_ResetCallback+0xd8>)
 800cdd4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	4a18      	ldr	r2, [pc, #96]	@ (800ce3c <TIM_ResetCallback+0xdc>)
 800cddc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	4a17      	ldr	r2, [pc, #92]	@ (800ce40 <TIM_ResetCallback+0xe0>)
 800cde4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	4a16      	ldr	r2, [pc, #88]	@ (800ce44 <TIM_ResetCallback+0xe4>)
 800cdec:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	4a15      	ldr	r2, [pc, #84]	@ (800ce48 <TIM_ResetCallback+0xe8>)
 800cdf4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800cdf8:	bf00      	nop
 800cdfa:	370c      	adds	r7, #12
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce02:	4770      	bx	lr
 800ce04:	08003f8d 	.word	0x08003f8d
 800ce08:	0800c145 	.word	0x0800c145
 800ce0c:	0800c1bd 	.word	0x0800c1bd
 800ce10:	0800c1d1 	.word	0x0800c1d1
 800ce14:	0800c16d 	.word	0x0800c16d
 800ce18:	0800c181 	.word	0x0800c181
 800ce1c:	0800c159 	.word	0x0800c159
 800ce20:	0800c195 	.word	0x0800c195
 800ce24:	0800c1a9 	.word	0x0800c1a9
 800ce28:	0800c1e5 	.word	0x0800c1e5
 800ce2c:	0800cf51 	.word	0x0800cf51
 800ce30:	0800cf65 	.word	0x0800cf65
 800ce34:	0800cf79 	.word	0x0800cf79
 800ce38:	0800cf8d 	.word	0x0800cf8d
 800ce3c:	0800cfa1 	.word	0x0800cfa1
 800ce40:	0800cfb5 	.word	0x0800cfb5
 800ce44:	0800cfc9 	.word	0x0800cfc9
 800ce48:	0800cfdd 	.word	0x0800cfdd

0800ce4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b085      	sub	sp, #20
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
 800ce54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d101      	bne.n	800ce64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ce60:	2302      	movs	r3, #2
 800ce62:	e065      	b.n	800cf30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2201      	movs	r2, #1
 800ce68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2202      	movs	r2, #2
 800ce70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	689b      	ldr	r3, [r3, #8]
 800ce82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4a2c      	ldr	r2, [pc, #176]	@ (800cf3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d004      	beq.n	800ce98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	4a2b      	ldr	r2, [pc, #172]	@ (800cf40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d108      	bne.n	800ceaa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ce9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	68fa      	ldr	r2, [r7, #12]
 800cea6:	4313      	orrs	r3, r2
 800cea8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ceb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ceb4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	68fa      	ldr	r2, [r7, #12]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	68fa      	ldr	r2, [r7, #12]
 800cec6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	4a1b      	ldr	r2, [pc, #108]	@ (800cf3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d018      	beq.n	800cf04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ceda:	d013      	beq.n	800cf04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	4a18      	ldr	r2, [pc, #96]	@ (800cf44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cee2:	4293      	cmp	r3, r2
 800cee4:	d00e      	beq.n	800cf04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	4a17      	ldr	r2, [pc, #92]	@ (800cf48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ceec:	4293      	cmp	r3, r2
 800ceee:	d009      	beq.n	800cf04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	4a12      	ldr	r2, [pc, #72]	@ (800cf40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d004      	beq.n	800cf04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4a13      	ldr	r2, [pc, #76]	@ (800cf4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d10c      	bne.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cf0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	689b      	ldr	r3, [r3, #8]
 800cf10:	68ba      	ldr	r2, [r7, #8]
 800cf12:	4313      	orrs	r3, r2
 800cf14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	68ba      	ldr	r2, [r7, #8]
 800cf1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2201      	movs	r2, #1
 800cf22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2200      	movs	r2, #0
 800cf2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cf2e:	2300      	movs	r3, #0
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	3714      	adds	r7, #20
 800cf34:	46bd      	mov	sp, r7
 800cf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3a:	4770      	bx	lr
 800cf3c:	40012c00 	.word	0x40012c00
 800cf40:	40013400 	.word	0x40013400
 800cf44:	40000400 	.word	0x40000400
 800cf48:	40000800 	.word	0x40000800
 800cf4c:	40014000 	.word	0x40014000

0800cf50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cf50:	b480      	push	{r7}
 800cf52:	b083      	sub	sp, #12
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cf58:	bf00      	nop
 800cf5a:	370c      	adds	r7, #12
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf62:	4770      	bx	lr

0800cf64 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800cf64:	b480      	push	{r7}
 800cf66:	b083      	sub	sp, #12
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800cf6c:	bf00      	nop
 800cf6e:	370c      	adds	r7, #12
 800cf70:	46bd      	mov	sp, r7
 800cf72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf76:	4770      	bx	lr

0800cf78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cf78:	b480      	push	{r7}
 800cf7a:	b083      	sub	sp, #12
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cf80:	bf00      	nop
 800cf82:	370c      	adds	r7, #12
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr

0800cf8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b083      	sub	sp, #12
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cf94:	bf00      	nop
 800cf96:	370c      	adds	r7, #12
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9e:	4770      	bx	lr

0800cfa0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	b083      	sub	sp, #12
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800cfa8:	bf00      	nop
 800cfaa:	370c      	adds	r7, #12
 800cfac:	46bd      	mov	sp, r7
 800cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb2:	4770      	bx	lr

0800cfb4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800cfb4:	b480      	push	{r7}
 800cfb6:	b083      	sub	sp, #12
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800cfbc:	bf00      	nop
 800cfbe:	370c      	adds	r7, #12
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr

0800cfc8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800cfd0:	bf00      	nop
 800cfd2:	370c      	adds	r7, #12
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfda:	4770      	bx	lr

0800cfdc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b083      	sub	sp, #12
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800cfe4:	bf00      	nop
 800cfe6:	370c      	adds	r7, #12
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfee:	4770      	bx	lr

0800cff0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b082      	sub	sp, #8
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d101      	bne.n	800d002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cffe:	2301      	movs	r3, #1
 800d000:	e042      	b.n	800d088 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d106      	bne.n	800d01a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2200      	movs	r2, #0
 800d010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f7f8 f879 	bl	800510c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2224      	movs	r2, #36	@ 0x24
 800d01e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	681a      	ldr	r2, [r3, #0]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f022 0201 	bic.w	r2, r2, #1
 800d030:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d036:	2b00      	cmp	r3, #0
 800d038:	d002      	beq.n	800d040 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f001 f962 	bl	800e304 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 fe93 	bl	800dd6c <UART_SetConfig>
 800d046:	4603      	mov	r3, r0
 800d048:	2b01      	cmp	r3, #1
 800d04a:	d101      	bne.n	800d050 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d04c:	2301      	movs	r3, #1
 800d04e:	e01b      	b.n	800d088 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	685a      	ldr	r2, [r3, #4]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d05e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	689a      	ldr	r2, [r3, #8]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d06e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	681a      	ldr	r2, [r3, #0]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	f042 0201 	orr.w	r2, r2, #1
 800d07e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	f001 f9e1 	bl	800e448 <UART_CheckIdleState>
 800d086:	4603      	mov	r3, r0
}
 800d088:	4618      	mov	r0, r3
 800d08a:	3708      	adds	r7, #8
 800d08c:	46bd      	mov	sp, r7
 800d08e:	bd80      	pop	{r7, pc}

0800d090 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b08a      	sub	sp, #40	@ 0x28
 800d094:	af02      	add	r7, sp, #8
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	603b      	str	r3, [r7, #0]
 800d09c:	4613      	mov	r3, r2
 800d09e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0a6:	2b20      	cmp	r3, #32
 800d0a8:	d17b      	bne.n	800d1a2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d002      	beq.n	800d0b6 <HAL_UART_Transmit+0x26>
 800d0b0:	88fb      	ldrh	r3, [r7, #6]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d101      	bne.n	800d0ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	e074      	b.n	800d1a4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2221      	movs	r2, #33	@ 0x21
 800d0c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d0ca:	f7f9 fb51 	bl	8006770 <HAL_GetTick>
 800d0ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	88fa      	ldrh	r2, [r7, #6]
 800d0d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	88fa      	ldrh	r2, [r7, #6]
 800d0dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	689b      	ldr	r3, [r3, #8]
 800d0e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d0e8:	d108      	bne.n	800d0fc <HAL_UART_Transmit+0x6c>
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	691b      	ldr	r3, [r3, #16]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d104      	bne.n	800d0fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	61bb      	str	r3, [r7, #24]
 800d0fa:	e003      	b.n	800d104 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d100:	2300      	movs	r3, #0
 800d102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d104:	e030      	b.n	800d168 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	9300      	str	r3, [sp, #0]
 800d10a:	697b      	ldr	r3, [r7, #20]
 800d10c:	2200      	movs	r2, #0
 800d10e:	2180      	movs	r1, #128	@ 0x80
 800d110:	68f8      	ldr	r0, [r7, #12]
 800d112:	f001 fa43 	bl	800e59c <UART_WaitOnFlagUntilTimeout>
 800d116:	4603      	mov	r3, r0
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d005      	beq.n	800d128 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2220      	movs	r2, #32
 800d120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d124:	2303      	movs	r3, #3
 800d126:	e03d      	b.n	800d1a4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d128:	69fb      	ldr	r3, [r7, #28]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d10b      	bne.n	800d146 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d12e:	69bb      	ldr	r3, [r7, #24]
 800d130:	881b      	ldrh	r3, [r3, #0]
 800d132:	461a      	mov	r2, r3
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d13c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d13e:	69bb      	ldr	r3, [r7, #24]
 800d140:	3302      	adds	r3, #2
 800d142:	61bb      	str	r3, [r7, #24]
 800d144:	e007      	b.n	800d156 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d146:	69fb      	ldr	r3, [r7, #28]
 800d148:	781a      	ldrb	r2, [r3, #0]
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d150:	69fb      	ldr	r3, [r7, #28]
 800d152:	3301      	adds	r3, #1
 800d154:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d15c:	b29b      	uxth	r3, r3
 800d15e:	3b01      	subs	r3, #1
 800d160:	b29a      	uxth	r2, r3
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d16e:	b29b      	uxth	r3, r3
 800d170:	2b00      	cmp	r3, #0
 800d172:	d1c8      	bne.n	800d106 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	9300      	str	r3, [sp, #0]
 800d178:	697b      	ldr	r3, [r7, #20]
 800d17a:	2200      	movs	r2, #0
 800d17c:	2140      	movs	r1, #64	@ 0x40
 800d17e:	68f8      	ldr	r0, [r7, #12]
 800d180:	f001 fa0c 	bl	800e59c <UART_WaitOnFlagUntilTimeout>
 800d184:	4603      	mov	r3, r0
 800d186:	2b00      	cmp	r3, #0
 800d188:	d005      	beq.n	800d196 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2220      	movs	r2, #32
 800d18e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d192:	2303      	movs	r3, #3
 800d194:	e006      	b.n	800d1a4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	2220      	movs	r2, #32
 800d19a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d19e:	2300      	movs	r3, #0
 800d1a0:	e000      	b.n	800d1a4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d1a2:	2302      	movs	r3, #2
  }
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3720      	adds	r7, #32
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	bd80      	pop	{r7, pc}

0800d1ac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b08a      	sub	sp, #40	@ 0x28
 800d1b0:	af02      	add	r7, sp, #8
 800d1b2:	60f8      	str	r0, [r7, #12]
 800d1b4:	60b9      	str	r1, [r7, #8]
 800d1b6:	603b      	str	r3, [r7, #0]
 800d1b8:	4613      	mov	r3, r2
 800d1ba:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d1c2:	2b20      	cmp	r3, #32
 800d1c4:	f040 80b5 	bne.w	800d332 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d002      	beq.n	800d1d4 <HAL_UART_Receive+0x28>
 800d1ce:	88fb      	ldrh	r3, [r7, #6]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d101      	bne.n	800d1d8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	e0ad      	b.n	800d334 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	2222      	movs	r2, #34	@ 0x22
 800d1e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d1ee:	f7f9 fabf 	bl	8006770 <HAL_GetTick>
 800d1f2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	88fa      	ldrh	r2, [r7, #6]
 800d1f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	88fa      	ldrh	r2, [r7, #6]
 800d200:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	689b      	ldr	r3, [r3, #8]
 800d208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d20c:	d10e      	bne.n	800d22c <HAL_UART_Receive+0x80>
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	691b      	ldr	r3, [r3, #16]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d105      	bne.n	800d222 <HAL_UART_Receive+0x76>
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d21c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d220:	e02d      	b.n	800d27e <HAL_UART_Receive+0xd2>
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	22ff      	movs	r2, #255	@ 0xff
 800d226:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d22a:	e028      	b.n	800d27e <HAL_UART_Receive+0xd2>
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	689b      	ldr	r3, [r3, #8]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d10d      	bne.n	800d250 <HAL_UART_Receive+0xa4>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	691b      	ldr	r3, [r3, #16]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d104      	bne.n	800d246 <HAL_UART_Receive+0x9a>
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	22ff      	movs	r2, #255	@ 0xff
 800d240:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d244:	e01b      	b.n	800d27e <HAL_UART_Receive+0xd2>
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	227f      	movs	r2, #127	@ 0x7f
 800d24a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d24e:	e016      	b.n	800d27e <HAL_UART_Receive+0xd2>
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	689b      	ldr	r3, [r3, #8]
 800d254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d258:	d10d      	bne.n	800d276 <HAL_UART_Receive+0xca>
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	691b      	ldr	r3, [r3, #16]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d104      	bne.n	800d26c <HAL_UART_Receive+0xc0>
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	227f      	movs	r2, #127	@ 0x7f
 800d266:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d26a:	e008      	b.n	800d27e <HAL_UART_Receive+0xd2>
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	223f      	movs	r2, #63	@ 0x3f
 800d270:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d274:	e003      	b.n	800d27e <HAL_UART_Receive+0xd2>
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	2200      	movs	r2, #0
 800d27a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d284:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	689b      	ldr	r3, [r3, #8]
 800d28a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d28e:	d108      	bne.n	800d2a2 <HAL_UART_Receive+0xf6>
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	691b      	ldr	r3, [r3, #16]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d104      	bne.n	800d2a2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800d298:	2300      	movs	r3, #0
 800d29a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	61bb      	str	r3, [r7, #24]
 800d2a0:	e003      	b.n	800d2aa <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d2aa:	e036      	b.n	800d31a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	9300      	str	r3, [sp, #0]
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	2120      	movs	r1, #32
 800d2b6:	68f8      	ldr	r0, [r7, #12]
 800d2b8:	f001 f970 	bl	800e59c <UART_WaitOnFlagUntilTimeout>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d005      	beq.n	800d2ce <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2220      	movs	r2, #32
 800d2c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800d2ca:	2303      	movs	r3, #3
 800d2cc:	e032      	b.n	800d334 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800d2ce:	69fb      	ldr	r3, [r7, #28]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d10c      	bne.n	800d2ee <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2da:	b29a      	uxth	r2, r3
 800d2dc:	8a7b      	ldrh	r3, [r7, #18]
 800d2de:	4013      	ands	r3, r2
 800d2e0:	b29a      	uxth	r2, r3
 800d2e2:	69bb      	ldr	r3, [r7, #24]
 800d2e4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d2e6:	69bb      	ldr	r3, [r7, #24]
 800d2e8:	3302      	adds	r3, #2
 800d2ea:	61bb      	str	r3, [r7, #24]
 800d2ec:	e00c      	b.n	800d308 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2f4:	b2da      	uxtb	r2, r3
 800d2f6:	8a7b      	ldrh	r3, [r7, #18]
 800d2f8:	b2db      	uxtb	r3, r3
 800d2fa:	4013      	ands	r3, r2
 800d2fc:	b2da      	uxtb	r2, r3
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d302:	69fb      	ldr	r3, [r7, #28]
 800d304:	3301      	adds	r3, #1
 800d306:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d30e:	b29b      	uxth	r3, r3
 800d310:	3b01      	subs	r3, #1
 800d312:	b29a      	uxth	r2, r3
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d320:	b29b      	uxth	r3, r3
 800d322:	2b00      	cmp	r3, #0
 800d324:	d1c2      	bne.n	800d2ac <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2220      	movs	r2, #32
 800d32a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800d32e:	2300      	movs	r3, #0
 800d330:	e000      	b.n	800d334 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800d332:	2302      	movs	r3, #2
  }
}
 800d334:	4618      	mov	r0, r3
 800d336:	3720      	adds	r7, #32
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}

0800d33c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b091      	sub	sp, #68	@ 0x44
 800d340:	af00      	add	r7, sp, #0
 800d342:	60f8      	str	r0, [r7, #12]
 800d344:	60b9      	str	r1, [r7, #8]
 800d346:	4613      	mov	r3, r2
 800d348:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d350:	2b20      	cmp	r3, #32
 800d352:	d178      	bne.n	800d446 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d002      	beq.n	800d360 <HAL_UART_Transmit_IT+0x24>
 800d35a:	88fb      	ldrh	r3, [r7, #6]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d101      	bne.n	800d364 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800d360:	2301      	movs	r3, #1
 800d362:	e071      	b.n	800d448 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	68ba      	ldr	r2, [r7, #8]
 800d368:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	88fa      	ldrh	r2, [r7, #6]
 800d36e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	88fa      	ldrh	r2, [r7, #6]
 800d376:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	2200      	movs	r2, #0
 800d37e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	2200      	movs	r2, #0
 800d384:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2221      	movs	r2, #33	@ 0x21
 800d38c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d398:	d12a      	bne.n	800d3f0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	689b      	ldr	r3, [r3, #8]
 800d39e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3a2:	d107      	bne.n	800d3b4 <HAL_UART_Transmit_IT+0x78>
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	691b      	ldr	r3, [r3, #16]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d103      	bne.n	800d3b4 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	4a29      	ldr	r2, [pc, #164]	@ (800d454 <HAL_UART_Transmit_IT+0x118>)
 800d3b0:	679a      	str	r2, [r3, #120]	@ 0x78
 800d3b2:	e002      	b.n	800d3ba <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	4a28      	ldr	r2, [pc, #160]	@ (800d458 <HAL_UART_Transmit_IT+0x11c>)
 800d3b8:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	3308      	adds	r3, #8
 800d3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3c4:	e853 3f00 	ldrex	r3, [r3]
 800d3c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d3d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	3308      	adds	r3, #8
 800d3d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d3da:	637a      	str	r2, [r7, #52]	@ 0x34
 800d3dc:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d3e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3e2:	e841 2300 	strex	r3, r2, [r1]
 800d3e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d3e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d1e5      	bne.n	800d3ba <HAL_UART_Transmit_IT+0x7e>
 800d3ee:	e028      	b.n	800d442 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	689b      	ldr	r3, [r3, #8]
 800d3f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3f8:	d107      	bne.n	800d40a <HAL_UART_Transmit_IT+0xce>
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	691b      	ldr	r3, [r3, #16]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d103      	bne.n	800d40a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	4a15      	ldr	r2, [pc, #84]	@ (800d45c <HAL_UART_Transmit_IT+0x120>)
 800d406:	679a      	str	r2, [r3, #120]	@ 0x78
 800d408:	e002      	b.n	800d410 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	4a14      	ldr	r2, [pc, #80]	@ (800d460 <HAL_UART_Transmit_IT+0x124>)
 800d40e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	e853 3f00 	ldrex	r3, [r3]
 800d41c:	613b      	str	r3, [r7, #16]
   return(result);
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d424:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	461a      	mov	r2, r3
 800d42c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d42e:	623b      	str	r3, [r7, #32]
 800d430:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d432:	69f9      	ldr	r1, [r7, #28]
 800d434:	6a3a      	ldr	r2, [r7, #32]
 800d436:	e841 2300 	strex	r3, r2, [r1]
 800d43a:	61bb      	str	r3, [r7, #24]
   return(result);
 800d43c:	69bb      	ldr	r3, [r7, #24]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d1e6      	bne.n	800d410 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800d442:	2300      	movs	r3, #0
 800d444:	e000      	b.n	800d448 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800d446:	2302      	movs	r3, #2
  }
}
 800d448:	4618      	mov	r0, r3
 800d44a:	3744      	adds	r7, #68	@ 0x44
 800d44c:	46bd      	mov	sp, r7
 800d44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d452:	4770      	bx	lr
 800d454:	0800f07d 	.word	0x0800f07d
 800d458:	0800ef9d 	.word	0x0800ef9d
 800d45c:	0800eedb 	.word	0x0800eedb
 800d460:	0800ee23 	.word	0x0800ee23

0800d464 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b08a      	sub	sp, #40	@ 0x28
 800d468:	af00      	add	r7, sp, #0
 800d46a:	60f8      	str	r0, [r7, #12]
 800d46c:	60b9      	str	r1, [r7, #8]
 800d46e:	4613      	mov	r3, r2
 800d470:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d478:	2b20      	cmp	r3, #32
 800d47a:	d137      	bne.n	800d4ec <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d47c:	68bb      	ldr	r3, [r7, #8]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d002      	beq.n	800d488 <HAL_UART_Receive_IT+0x24>
 800d482:	88fb      	ldrh	r3, [r7, #6]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d101      	bne.n	800d48c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d488:	2301      	movs	r3, #1
 800d48a:	e030      	b.n	800d4ee <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	2200      	movs	r2, #0
 800d490:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	4a18      	ldr	r2, [pc, #96]	@ (800d4f8 <HAL_UART_Receive_IT+0x94>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d01f      	beq.n	800d4dc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	685b      	ldr	r3, [r3, #4]
 800d4a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d018      	beq.n	800d4dc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	e853 3f00 	ldrex	r3, [r3]
 800d4b6:	613b      	str	r3, [r7, #16]
   return(result);
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d4be:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4c8:	623b      	str	r3, [r7, #32]
 800d4ca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4cc:	69f9      	ldr	r1, [r7, #28]
 800d4ce:	6a3a      	ldr	r2, [r7, #32]
 800d4d0:	e841 2300 	strex	r3, r2, [r1]
 800d4d4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d4d6:	69bb      	ldr	r3, [r7, #24]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d1e6      	bne.n	800d4aa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d4dc:	88fb      	ldrh	r3, [r7, #6]
 800d4de:	461a      	mov	r2, r3
 800d4e0:	68b9      	ldr	r1, [r7, #8]
 800d4e2:	68f8      	ldr	r0, [r7, #12]
 800d4e4:	f001 f8c8 	bl	800e678 <UART_Start_Receive_IT>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	e000      	b.n	800d4ee <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d4ec:	2302      	movs	r3, #2
  }
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3728      	adds	r7, #40	@ 0x28
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bd80      	pop	{r7, pc}
 800d4f6:	bf00      	nop
 800d4f8:	40008000 	.word	0x40008000

0800d4fc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b08a      	sub	sp, #40	@ 0x28
 800d500:	af00      	add	r7, sp, #0
 800d502:	60f8      	str	r0, [r7, #12]
 800d504:	60b9      	str	r1, [r7, #8]
 800d506:	4613      	mov	r3, r2
 800d508:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d510:	2b20      	cmp	r3, #32
 800d512:	d167      	bne.n	800d5e4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d002      	beq.n	800d520 <HAL_UART_Transmit_DMA+0x24>
 800d51a:	88fb      	ldrh	r3, [r7, #6]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d101      	bne.n	800d524 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d520:	2301      	movs	r3, #1
 800d522:	e060      	b.n	800d5e6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	68ba      	ldr	r2, [r7, #8]
 800d528:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	88fa      	ldrh	r2, [r7, #6]
 800d52e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	88fa      	ldrh	r2, [r7, #6]
 800d536:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	2200      	movs	r2, #0
 800d53e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2221      	movs	r2, #33	@ 0x21
 800d546:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d028      	beq.n	800d5a4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d556:	4a26      	ldr	r2, [pc, #152]	@ (800d5f0 <HAL_UART_Transmit_DMA+0xf4>)
 800d558:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d55e:	4a25      	ldr	r2, [pc, #148]	@ (800d5f4 <HAL_UART_Transmit_DMA+0xf8>)
 800d560:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d566:	4a24      	ldr	r2, [pc, #144]	@ (800d5f8 <HAL_UART_Transmit_DMA+0xfc>)
 800d568:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d56e:	2200      	movs	r2, #0
 800d570:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d57a:	4619      	mov	r1, r3
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	3328      	adds	r3, #40	@ 0x28
 800d582:	461a      	mov	r2, r3
 800d584:	88fb      	ldrh	r3, [r7, #6]
 800d586:	f7fb fca5 	bl	8008ed4 <HAL_DMA_Start_IT>
 800d58a:	4603      	mov	r3, r0
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d009      	beq.n	800d5a4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2210      	movs	r2, #16
 800d594:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	2220      	movs	r2, #32
 800d59c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	e020      	b.n	800d5e6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	2240      	movs	r2, #64	@ 0x40
 800d5aa:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	3308      	adds	r3, #8
 800d5b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5b4:	697b      	ldr	r3, [r7, #20]
 800d5b6:	e853 3f00 	ldrex	r3, [r3]
 800d5ba:	613b      	str	r3, [r7, #16]
   return(result);
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	3308      	adds	r3, #8
 800d5ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5cc:	623a      	str	r2, [r7, #32]
 800d5ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5d0:	69f9      	ldr	r1, [r7, #28]
 800d5d2:	6a3a      	ldr	r2, [r7, #32]
 800d5d4:	e841 2300 	strex	r3, r2, [r1]
 800d5d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d1e5      	bne.n	800d5ac <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	e000      	b.n	800d5e6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800d5e4:	2302      	movs	r3, #2
  }
}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	3728      	adds	r7, #40	@ 0x28
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	0800eb57 	.word	0x0800eb57
 800d5f4:	0800ebf1 	.word	0x0800ebf1
 800d5f8:	0800ed77 	.word	0x0800ed77

0800d5fc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b08a      	sub	sp, #40	@ 0x28
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	4613      	mov	r3, r2
 800d608:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d610:	2b20      	cmp	r3, #32
 800d612:	d137      	bne.n	800d684 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d002      	beq.n	800d620 <HAL_UART_Receive_DMA+0x24>
 800d61a:	88fb      	ldrh	r3, [r7, #6]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d101      	bne.n	800d624 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d620:	2301      	movs	r3, #1
 800d622:	e030      	b.n	800d686 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	2200      	movs	r2, #0
 800d628:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	4a18      	ldr	r2, [pc, #96]	@ (800d690 <HAL_UART_Receive_DMA+0x94>)
 800d630:	4293      	cmp	r3, r2
 800d632:	d01f      	beq.n	800d674 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	685b      	ldr	r3, [r3, #4]
 800d63a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d018      	beq.n	800d674 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	e853 3f00 	ldrex	r3, [r3]
 800d64e:	613b      	str	r3, [r7, #16]
   return(result);
 800d650:	693b      	ldr	r3, [r7, #16]
 800d652:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d656:	627b      	str	r3, [r7, #36]	@ 0x24
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	461a      	mov	r2, r3
 800d65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d660:	623b      	str	r3, [r7, #32]
 800d662:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d664:	69f9      	ldr	r1, [r7, #28]
 800d666:	6a3a      	ldr	r2, [r7, #32]
 800d668:	e841 2300 	strex	r3, r2, [r1]
 800d66c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d66e:	69bb      	ldr	r3, [r7, #24]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d1e6      	bne.n	800d642 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d674:	88fb      	ldrh	r3, [r7, #6]
 800d676:	461a      	mov	r2, r3
 800d678:	68b9      	ldr	r1, [r7, #8]
 800d67a:	68f8      	ldr	r0, [r7, #12]
 800d67c:	f001 f91e 	bl	800e8bc <UART_Start_Receive_DMA>
 800d680:	4603      	mov	r3, r0
 800d682:	e000      	b.n	800d686 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d684:	2302      	movs	r3, #2
  }
}
 800d686:	4618      	mov	r0, r3
 800d688:	3728      	adds	r7, #40	@ 0x28
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	40008000 	.word	0x40008000

0800d694 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b0ba      	sub	sp, #232	@ 0xe8
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	69db      	ldr	r3, [r3, #28]
 800d6a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	689b      	ldr	r3, [r3, #8]
 800d6b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d6ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d6be:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d6c2:	4013      	ands	r3, r2
 800d6c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d6c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d11b      	bne.n	800d708 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d6d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6d4:	f003 0320 	and.w	r3, r3, #32
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d015      	beq.n	800d708 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d6dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6e0:	f003 0320 	and.w	r3, r3, #32
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d105      	bne.n	800d6f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d6e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d6ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d009      	beq.n	800d708 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	f000 8300 	beq.w	800dcfe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	4798      	blx	r3
      }
      return;
 800d706:	e2fa      	b.n	800dcfe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d708:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	f000 8123 	beq.w	800d958 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d712:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d716:	4b8d      	ldr	r3, [pc, #564]	@ (800d94c <HAL_UART_IRQHandler+0x2b8>)
 800d718:	4013      	ands	r3, r2
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d106      	bne.n	800d72c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d71e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d722:	4b8b      	ldr	r3, [pc, #556]	@ (800d950 <HAL_UART_IRQHandler+0x2bc>)
 800d724:	4013      	ands	r3, r2
 800d726:	2b00      	cmp	r3, #0
 800d728:	f000 8116 	beq.w	800d958 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d72c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d730:	f003 0301 	and.w	r3, r3, #1
 800d734:	2b00      	cmp	r3, #0
 800d736:	d011      	beq.n	800d75c <HAL_UART_IRQHandler+0xc8>
 800d738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d73c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d740:	2b00      	cmp	r3, #0
 800d742:	d00b      	beq.n	800d75c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	2201      	movs	r2, #1
 800d74a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d752:	f043 0201 	orr.w	r2, r3, #1
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d75c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d760:	f003 0302 	and.w	r3, r3, #2
 800d764:	2b00      	cmp	r3, #0
 800d766:	d011      	beq.n	800d78c <HAL_UART_IRQHandler+0xf8>
 800d768:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d76c:	f003 0301 	and.w	r3, r3, #1
 800d770:	2b00      	cmp	r3, #0
 800d772:	d00b      	beq.n	800d78c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	2202      	movs	r2, #2
 800d77a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d782:	f043 0204 	orr.w	r2, r3, #4
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d78c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d790:	f003 0304 	and.w	r3, r3, #4
 800d794:	2b00      	cmp	r3, #0
 800d796:	d011      	beq.n	800d7bc <HAL_UART_IRQHandler+0x128>
 800d798:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d79c:	f003 0301 	and.w	r3, r3, #1
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d00b      	beq.n	800d7bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2204      	movs	r2, #4
 800d7aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7b2:	f043 0202 	orr.w	r2, r3, #2
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d7bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7c0:	f003 0308 	and.w	r3, r3, #8
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d017      	beq.n	800d7f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d7c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d7cc:	f003 0320 	and.w	r3, r3, #32
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d105      	bne.n	800d7e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d7d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d7d8:	4b5c      	ldr	r3, [pc, #368]	@ (800d94c <HAL_UART_IRQHandler+0x2b8>)
 800d7da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d00b      	beq.n	800d7f8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2208      	movs	r2, #8
 800d7e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7ee:	f043 0208 	orr.w	r2, r3, #8
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d7f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d7fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d800:	2b00      	cmp	r3, #0
 800d802:	d012      	beq.n	800d82a <HAL_UART_IRQHandler+0x196>
 800d804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d808:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d00c      	beq.n	800d82a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d818:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d820:	f043 0220 	orr.w	r2, r3, #32
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d830:	2b00      	cmp	r3, #0
 800d832:	f000 8266 	beq.w	800dd02 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d83a:	f003 0320 	and.w	r3, r3, #32
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d013      	beq.n	800d86a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d846:	f003 0320 	and.w	r3, r3, #32
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d105      	bne.n	800d85a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d84e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d856:	2b00      	cmp	r3, #0
 800d858:	d007      	beq.n	800d86a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d003      	beq.n	800d86a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d870:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	689b      	ldr	r3, [r3, #8]
 800d87a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d87e:	2b40      	cmp	r3, #64	@ 0x40
 800d880:	d005      	beq.n	800d88e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d886:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d054      	beq.n	800d938 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f001 f8fb 	bl	800ea8a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	689b      	ldr	r3, [r3, #8]
 800d89a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d89e:	2b40      	cmp	r3, #64	@ 0x40
 800d8a0:	d146      	bne.n	800d930 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	3308      	adds	r3, #8
 800d8a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d8b0:	e853 3f00 	ldrex	r3, [r3]
 800d8b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d8b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d8bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	3308      	adds	r3, #8
 800d8ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d8ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d8d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d8da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d8de:	e841 2300 	strex	r3, r2, [r1]
 800d8e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d8e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d1d9      	bne.n	800d8a2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d017      	beq.n	800d928 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8fe:	4a15      	ldr	r2, [pc, #84]	@ (800d954 <HAL_UART_IRQHandler+0x2c0>)
 800d900:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d908:	4618      	mov	r0, r3
 800d90a:	f7fb fbb7 	bl	800907c <HAL_DMA_Abort_IT>
 800d90e:	4603      	mov	r3, r0
 800d910:	2b00      	cmp	r3, #0
 800d912:	d019      	beq.n	800d948 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d91a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d91c:	687a      	ldr	r2, [r7, #4]
 800d91e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d922:	4610      	mov	r0, r2
 800d924:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d926:	e00f      	b.n	800d948 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f000 fa09 	bl	800dd40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d92e:	e00b      	b.n	800d948 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d930:	6878      	ldr	r0, [r7, #4]
 800d932:	f000 fa05 	bl	800dd40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d936:	e007      	b.n	800d948 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	f000 fa01 	bl	800dd40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2200      	movs	r2, #0
 800d942:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d946:	e1dc      	b.n	800dd02 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d948:	bf00      	nop
    return;
 800d94a:	e1da      	b.n	800dd02 <HAL_UART_IRQHandler+0x66e>
 800d94c:	10000001 	.word	0x10000001
 800d950:	04000120 	.word	0x04000120
 800d954:	0800edf7 	.word	0x0800edf7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	f040 8170 	bne.w	800dc42 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d966:	f003 0310 	and.w	r3, r3, #16
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	f000 8169 	beq.w	800dc42 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d974:	f003 0310 	and.w	r3, r3, #16
 800d978:	2b00      	cmp	r3, #0
 800d97a:	f000 8162 	beq.w	800dc42 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	2210      	movs	r2, #16
 800d984:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	689b      	ldr	r3, [r3, #8]
 800d98c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d990:	2b40      	cmp	r3, #64	@ 0x40
 800d992:	f040 80d8 	bne.w	800db46 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d9a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	f000 80af 	beq.w	800db0c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	f080 80a7 	bcs.w	800db0c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d9c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	f003 0320 	and.w	r3, r3, #32
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	f040 8087 	bne.w	800daea <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d9e8:	e853 3f00 	ldrex	r3, [r3]
 800d9ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d9f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d9f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d9f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	461a      	mov	r2, r3
 800da02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800da06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800da0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800da12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800da16:	e841 2300 	strex	r3, r2, [r1]
 800da1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800da1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da22:	2b00      	cmp	r3, #0
 800da24:	d1da      	bne.n	800d9dc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	3308      	adds	r3, #8
 800da2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800da30:	e853 3f00 	ldrex	r3, [r3]
 800da34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800da36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800da38:	f023 0301 	bic.w	r3, r3, #1
 800da3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	3308      	adds	r3, #8
 800da46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800da4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800da4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800da52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800da56:	e841 2300 	strex	r3, r2, [r1]
 800da5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800da5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d1e1      	bne.n	800da26 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	3308      	adds	r3, #8
 800da68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da6c:	e853 3f00 	ldrex	r3, [r3]
 800da70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800da72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	3308      	adds	r3, #8
 800da82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800da86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800da88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800da8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800da8e:	e841 2300 	strex	r3, r2, [r1]
 800da92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800da94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1e3      	bne.n	800da62 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	2220      	movs	r2, #32
 800da9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2200      	movs	r2, #0
 800daa6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dab0:	e853 3f00 	ldrex	r3, [r3]
 800dab4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dab6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dab8:	f023 0310 	bic.w	r3, r3, #16
 800dabc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	461a      	mov	r2, r3
 800dac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800daca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dacc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dace:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dad0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dad2:	e841 2300 	strex	r3, r2, [r1]
 800dad6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dad8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d1e4      	bne.n	800daa8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dae4:	4618      	mov	r0, r3
 800dae6:	f7fb fa70 	bl	8008fca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2202      	movs	r2, #2
 800daee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dafc:	b29b      	uxth	r3, r3
 800dafe:	1ad3      	subs	r3, r2, r3
 800db00:	b29b      	uxth	r3, r3
 800db02:	4619      	mov	r1, r3
 800db04:	6878      	ldr	r0, [r7, #4]
 800db06:	f000 f925 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800db0a:	e0fc      	b.n	800dd06 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800db12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800db16:	429a      	cmp	r2, r3
 800db18:	f040 80f5 	bne.w	800dd06 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	f003 0320 	and.w	r3, r3, #32
 800db2a:	2b20      	cmp	r3, #32
 800db2c:	f040 80eb 	bne.w	800dd06 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2202      	movs	r2, #2
 800db34:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800db3c:	4619      	mov	r1, r3
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f000 f908 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
      return;
 800db44:	e0df      	b.n	800dd06 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800db52:	b29b      	uxth	r3, r3
 800db54:	1ad3      	subs	r3, r2, r3
 800db56:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800db60:	b29b      	uxth	r3, r3
 800db62:	2b00      	cmp	r3, #0
 800db64:	f000 80d1 	beq.w	800dd0a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800db68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	f000 80cc 	beq.w	800dd0a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db7a:	e853 3f00 	ldrex	r3, [r3]
 800db7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800db80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800db86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	461a      	mov	r2, r3
 800db90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800db94:	647b      	str	r3, [r7, #68]	@ 0x44
 800db96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800db9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800db9c:	e841 2300 	strex	r3, r2, [r1]
 800dba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d1e4      	bne.n	800db72 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	3308      	adds	r3, #8
 800dbae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbb2:	e853 3f00 	ldrex	r3, [r3]
 800dbb6:	623b      	str	r3, [r7, #32]
   return(result);
 800dbb8:	6a3b      	ldr	r3, [r7, #32]
 800dbba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dbbe:	f023 0301 	bic.w	r3, r3, #1
 800dbc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	3308      	adds	r3, #8
 800dbcc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800dbd0:	633a      	str	r2, [r7, #48]	@ 0x30
 800dbd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dbd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbd8:	e841 2300 	strex	r3, r2, [r1]
 800dbdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d1e1      	bne.n	800dba8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2220      	movs	r2, #32
 800dbe8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	2200      	movs	r2, #0
 800dbf0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbfe:	693b      	ldr	r3, [r7, #16]
 800dc00:	e853 3f00 	ldrex	r3, [r3]
 800dc04:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	f023 0310 	bic.w	r3, r3, #16
 800dc0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	461a      	mov	r2, r3
 800dc16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800dc1a:	61fb      	str	r3, [r7, #28]
 800dc1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc1e:	69b9      	ldr	r1, [r7, #24]
 800dc20:	69fa      	ldr	r2, [r7, #28]
 800dc22:	e841 2300 	strex	r3, r2, [r1]
 800dc26:	617b      	str	r3, [r7, #20]
   return(result);
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d1e4      	bne.n	800dbf8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2202      	movs	r2, #2
 800dc32:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800dc38:	4619      	mov	r1, r3
 800dc3a:	6878      	ldr	r0, [r7, #4]
 800dc3c:	f000 f88a 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc40:	e063      	b.n	800dd0a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dc42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d00e      	beq.n	800dc6c <HAL_UART_IRQHandler+0x5d8>
 800dc4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d008      	beq.n	800dc6c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800dc62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dc64:	6878      	ldr	r0, [r7, #4]
 800dc66:	f001 ffc9 	bl	800fbfc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc6a:	e051      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dc6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d014      	beq.n	800dca2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dc78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d105      	bne.n	800dc90 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dc84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d008      	beq.n	800dca2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d03a      	beq.n	800dd0e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	4798      	blx	r3
    }
    return;
 800dca0:	e035      	b.n	800dd0e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d009      	beq.n	800dcc2 <HAL_UART_IRQHandler+0x62e>
 800dcae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d003      	beq.n	800dcc2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f001 fa53 	bl	800f166 <UART_EndTransmit_IT>
    return;
 800dcc0:	e026      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800dcc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d009      	beq.n	800dce2 <HAL_UART_IRQHandler+0x64e>
 800dcce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcd2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d003      	beq.n	800dce2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f001 ffa2 	bl	800fc24 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dce0:	e016      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800dce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dce6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d010      	beq.n	800dd10 <HAL_UART_IRQHandler+0x67c>
 800dcee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	da0c      	bge.n	800dd10 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f001 ff8a 	bl	800fc10 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dcfc:	e008      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
      return;
 800dcfe:	bf00      	nop
 800dd00:	e006      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
    return;
 800dd02:	bf00      	nop
 800dd04:	e004      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
      return;
 800dd06:	bf00      	nop
 800dd08:	e002      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
      return;
 800dd0a:	bf00      	nop
 800dd0c:	e000      	b.n	800dd10 <HAL_UART_IRQHandler+0x67c>
    return;
 800dd0e:	bf00      	nop
  }
}
 800dd10:	37e8      	adds	r7, #232	@ 0xe8
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
 800dd16:	bf00      	nop

0800dd18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dd18:	b480      	push	{r7}
 800dd1a:	b083      	sub	sp, #12
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dd20:	bf00      	nop
 800dd22:	370c      	adds	r7, #12
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr

0800dd2c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800dd2c:	b480      	push	{r7}
 800dd2e:	b083      	sub	sp, #12
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800dd34:	bf00      	nop
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr

0800dd40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b083      	sub	sp, #12
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dd48:	bf00      	nop
 800dd4a:	370c      	adds	r7, #12
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr

0800dd54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dd54:	b480      	push	{r7}
 800dd56:	b083      	sub	sp, #12
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
 800dd5c:	460b      	mov	r3, r1
 800dd5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dd60:	bf00      	nop
 800dd62:	370c      	adds	r7, #12
 800dd64:	46bd      	mov	sp, r7
 800dd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6a:	4770      	bx	lr

0800dd6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dd6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd70:	b08c      	sub	sp, #48	@ 0x30
 800dd72:	af00      	add	r7, sp, #0
 800dd74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dd76:	2300      	movs	r3, #0
 800dd78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	689a      	ldr	r2, [r3, #8]
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	691b      	ldr	r3, [r3, #16]
 800dd84:	431a      	orrs	r2, r3
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	695b      	ldr	r3, [r3, #20]
 800dd8a:	431a      	orrs	r2, r3
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	69db      	ldr	r3, [r3, #28]
 800dd90:	4313      	orrs	r3, r2
 800dd92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	4bab      	ldr	r3, [pc, #684]	@ (800e048 <UART_SetConfig+0x2dc>)
 800dd9c:	4013      	ands	r3, r2
 800dd9e:	697a      	ldr	r2, [r7, #20]
 800dda0:	6812      	ldr	r2, [r2, #0]
 800dda2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dda4:	430b      	orrs	r3, r1
 800dda6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ddb2:	697b      	ldr	r3, [r7, #20]
 800ddb4:	68da      	ldr	r2, [r3, #12]
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	430a      	orrs	r2, r1
 800ddbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ddbe:	697b      	ldr	r3, [r7, #20]
 800ddc0:	699b      	ldr	r3, [r3, #24]
 800ddc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	4aa0      	ldr	r2, [pc, #640]	@ (800e04c <UART_SetConfig+0x2e0>)
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	d004      	beq.n	800ddd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ddce:	697b      	ldr	r3, [r7, #20]
 800ddd0:	6a1b      	ldr	r3, [r3, #32]
 800ddd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ddd4:	4313      	orrs	r3, r2
 800ddd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ddd8:	697b      	ldr	r3, [r7, #20]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	689b      	ldr	r3, [r3, #8]
 800ddde:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800dde2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800dde6:	697a      	ldr	r2, [r7, #20]
 800dde8:	6812      	ldr	r2, [r2, #0]
 800ddea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ddec:	430b      	orrs	r3, r1
 800ddee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddf6:	f023 010f 	bic.w	r1, r3, #15
 800ddfa:	697b      	ldr	r3, [r7, #20]
 800ddfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	430a      	orrs	r2, r1
 800de04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	4a91      	ldr	r2, [pc, #580]	@ (800e050 <UART_SetConfig+0x2e4>)
 800de0c:	4293      	cmp	r3, r2
 800de0e:	d125      	bne.n	800de5c <UART_SetConfig+0xf0>
 800de10:	4b90      	ldr	r3, [pc, #576]	@ (800e054 <UART_SetConfig+0x2e8>)
 800de12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de16:	f003 0303 	and.w	r3, r3, #3
 800de1a:	2b03      	cmp	r3, #3
 800de1c:	d81a      	bhi.n	800de54 <UART_SetConfig+0xe8>
 800de1e:	a201      	add	r2, pc, #4	@ (adr r2, 800de24 <UART_SetConfig+0xb8>)
 800de20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de24:	0800de35 	.word	0x0800de35
 800de28:	0800de45 	.word	0x0800de45
 800de2c:	0800de3d 	.word	0x0800de3d
 800de30:	0800de4d 	.word	0x0800de4d
 800de34:	2301      	movs	r3, #1
 800de36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de3a:	e0d6      	b.n	800dfea <UART_SetConfig+0x27e>
 800de3c:	2302      	movs	r3, #2
 800de3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de42:	e0d2      	b.n	800dfea <UART_SetConfig+0x27e>
 800de44:	2304      	movs	r3, #4
 800de46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de4a:	e0ce      	b.n	800dfea <UART_SetConfig+0x27e>
 800de4c:	2308      	movs	r3, #8
 800de4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de52:	e0ca      	b.n	800dfea <UART_SetConfig+0x27e>
 800de54:	2310      	movs	r3, #16
 800de56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800de5a:	e0c6      	b.n	800dfea <UART_SetConfig+0x27e>
 800de5c:	697b      	ldr	r3, [r7, #20]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	4a7d      	ldr	r2, [pc, #500]	@ (800e058 <UART_SetConfig+0x2ec>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d138      	bne.n	800ded8 <UART_SetConfig+0x16c>
 800de66:	4b7b      	ldr	r3, [pc, #492]	@ (800e054 <UART_SetConfig+0x2e8>)
 800de68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de6c:	f003 030c 	and.w	r3, r3, #12
 800de70:	2b0c      	cmp	r3, #12
 800de72:	d82d      	bhi.n	800ded0 <UART_SetConfig+0x164>
 800de74:	a201      	add	r2, pc, #4	@ (adr r2, 800de7c <UART_SetConfig+0x110>)
 800de76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de7a:	bf00      	nop
 800de7c:	0800deb1 	.word	0x0800deb1
 800de80:	0800ded1 	.word	0x0800ded1
 800de84:	0800ded1 	.word	0x0800ded1
 800de88:	0800ded1 	.word	0x0800ded1
 800de8c:	0800dec1 	.word	0x0800dec1
 800de90:	0800ded1 	.word	0x0800ded1
 800de94:	0800ded1 	.word	0x0800ded1
 800de98:	0800ded1 	.word	0x0800ded1
 800de9c:	0800deb9 	.word	0x0800deb9
 800dea0:	0800ded1 	.word	0x0800ded1
 800dea4:	0800ded1 	.word	0x0800ded1
 800dea8:	0800ded1 	.word	0x0800ded1
 800deac:	0800dec9 	.word	0x0800dec9
 800deb0:	2300      	movs	r3, #0
 800deb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800deb6:	e098      	b.n	800dfea <UART_SetConfig+0x27e>
 800deb8:	2302      	movs	r3, #2
 800deba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800debe:	e094      	b.n	800dfea <UART_SetConfig+0x27e>
 800dec0:	2304      	movs	r3, #4
 800dec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dec6:	e090      	b.n	800dfea <UART_SetConfig+0x27e>
 800dec8:	2308      	movs	r3, #8
 800deca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dece:	e08c      	b.n	800dfea <UART_SetConfig+0x27e>
 800ded0:	2310      	movs	r3, #16
 800ded2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ded6:	e088      	b.n	800dfea <UART_SetConfig+0x27e>
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	4a5f      	ldr	r2, [pc, #380]	@ (800e05c <UART_SetConfig+0x2f0>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	d125      	bne.n	800df2e <UART_SetConfig+0x1c2>
 800dee2:	4b5c      	ldr	r3, [pc, #368]	@ (800e054 <UART_SetConfig+0x2e8>)
 800dee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dee8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800deec:	2b30      	cmp	r3, #48	@ 0x30
 800deee:	d016      	beq.n	800df1e <UART_SetConfig+0x1b2>
 800def0:	2b30      	cmp	r3, #48	@ 0x30
 800def2:	d818      	bhi.n	800df26 <UART_SetConfig+0x1ba>
 800def4:	2b20      	cmp	r3, #32
 800def6:	d00a      	beq.n	800df0e <UART_SetConfig+0x1a2>
 800def8:	2b20      	cmp	r3, #32
 800defa:	d814      	bhi.n	800df26 <UART_SetConfig+0x1ba>
 800defc:	2b00      	cmp	r3, #0
 800defe:	d002      	beq.n	800df06 <UART_SetConfig+0x19a>
 800df00:	2b10      	cmp	r3, #16
 800df02:	d008      	beq.n	800df16 <UART_SetConfig+0x1aa>
 800df04:	e00f      	b.n	800df26 <UART_SetConfig+0x1ba>
 800df06:	2300      	movs	r3, #0
 800df08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df0c:	e06d      	b.n	800dfea <UART_SetConfig+0x27e>
 800df0e:	2302      	movs	r3, #2
 800df10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df14:	e069      	b.n	800dfea <UART_SetConfig+0x27e>
 800df16:	2304      	movs	r3, #4
 800df18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df1c:	e065      	b.n	800dfea <UART_SetConfig+0x27e>
 800df1e:	2308      	movs	r3, #8
 800df20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df24:	e061      	b.n	800dfea <UART_SetConfig+0x27e>
 800df26:	2310      	movs	r3, #16
 800df28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df2c:	e05d      	b.n	800dfea <UART_SetConfig+0x27e>
 800df2e:	697b      	ldr	r3, [r7, #20]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	4a4b      	ldr	r2, [pc, #300]	@ (800e060 <UART_SetConfig+0x2f4>)
 800df34:	4293      	cmp	r3, r2
 800df36:	d125      	bne.n	800df84 <UART_SetConfig+0x218>
 800df38:	4b46      	ldr	r3, [pc, #280]	@ (800e054 <UART_SetConfig+0x2e8>)
 800df3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df3e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800df42:	2bc0      	cmp	r3, #192	@ 0xc0
 800df44:	d016      	beq.n	800df74 <UART_SetConfig+0x208>
 800df46:	2bc0      	cmp	r3, #192	@ 0xc0
 800df48:	d818      	bhi.n	800df7c <UART_SetConfig+0x210>
 800df4a:	2b80      	cmp	r3, #128	@ 0x80
 800df4c:	d00a      	beq.n	800df64 <UART_SetConfig+0x1f8>
 800df4e:	2b80      	cmp	r3, #128	@ 0x80
 800df50:	d814      	bhi.n	800df7c <UART_SetConfig+0x210>
 800df52:	2b00      	cmp	r3, #0
 800df54:	d002      	beq.n	800df5c <UART_SetConfig+0x1f0>
 800df56:	2b40      	cmp	r3, #64	@ 0x40
 800df58:	d008      	beq.n	800df6c <UART_SetConfig+0x200>
 800df5a:	e00f      	b.n	800df7c <UART_SetConfig+0x210>
 800df5c:	2300      	movs	r3, #0
 800df5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df62:	e042      	b.n	800dfea <UART_SetConfig+0x27e>
 800df64:	2302      	movs	r3, #2
 800df66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df6a:	e03e      	b.n	800dfea <UART_SetConfig+0x27e>
 800df6c:	2304      	movs	r3, #4
 800df6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df72:	e03a      	b.n	800dfea <UART_SetConfig+0x27e>
 800df74:	2308      	movs	r3, #8
 800df76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df7a:	e036      	b.n	800dfea <UART_SetConfig+0x27e>
 800df7c:	2310      	movs	r3, #16
 800df7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800df82:	e032      	b.n	800dfea <UART_SetConfig+0x27e>
 800df84:	697b      	ldr	r3, [r7, #20]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	4a30      	ldr	r2, [pc, #192]	@ (800e04c <UART_SetConfig+0x2e0>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d12a      	bne.n	800dfe4 <UART_SetConfig+0x278>
 800df8e:	4b31      	ldr	r3, [pc, #196]	@ (800e054 <UART_SetConfig+0x2e8>)
 800df90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800df98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800df9c:	d01a      	beq.n	800dfd4 <UART_SetConfig+0x268>
 800df9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800dfa2:	d81b      	bhi.n	800dfdc <UART_SetConfig+0x270>
 800dfa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dfa8:	d00c      	beq.n	800dfc4 <UART_SetConfig+0x258>
 800dfaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dfae:	d815      	bhi.n	800dfdc <UART_SetConfig+0x270>
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d003      	beq.n	800dfbc <UART_SetConfig+0x250>
 800dfb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dfb8:	d008      	beq.n	800dfcc <UART_SetConfig+0x260>
 800dfba:	e00f      	b.n	800dfdc <UART_SetConfig+0x270>
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfc2:	e012      	b.n	800dfea <UART_SetConfig+0x27e>
 800dfc4:	2302      	movs	r3, #2
 800dfc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfca:	e00e      	b.n	800dfea <UART_SetConfig+0x27e>
 800dfcc:	2304      	movs	r3, #4
 800dfce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfd2:	e00a      	b.n	800dfea <UART_SetConfig+0x27e>
 800dfd4:	2308      	movs	r3, #8
 800dfd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfda:	e006      	b.n	800dfea <UART_SetConfig+0x27e>
 800dfdc:	2310      	movs	r3, #16
 800dfde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dfe2:	e002      	b.n	800dfea <UART_SetConfig+0x27e>
 800dfe4:	2310      	movs	r3, #16
 800dfe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	4a17      	ldr	r2, [pc, #92]	@ (800e04c <UART_SetConfig+0x2e0>)
 800dff0:	4293      	cmp	r3, r2
 800dff2:	f040 80a8 	bne.w	800e146 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dff6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dffa:	2b08      	cmp	r3, #8
 800dffc:	d834      	bhi.n	800e068 <UART_SetConfig+0x2fc>
 800dffe:	a201      	add	r2, pc, #4	@ (adr r2, 800e004 <UART_SetConfig+0x298>)
 800e000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e004:	0800e029 	.word	0x0800e029
 800e008:	0800e069 	.word	0x0800e069
 800e00c:	0800e031 	.word	0x0800e031
 800e010:	0800e069 	.word	0x0800e069
 800e014:	0800e037 	.word	0x0800e037
 800e018:	0800e069 	.word	0x0800e069
 800e01c:	0800e069 	.word	0x0800e069
 800e020:	0800e069 	.word	0x0800e069
 800e024:	0800e03f 	.word	0x0800e03f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e028:	f7fc ff14 	bl	800ae54 <HAL_RCC_GetPCLK1Freq>
 800e02c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e02e:	e021      	b.n	800e074 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e030:	4b0c      	ldr	r3, [pc, #48]	@ (800e064 <UART_SetConfig+0x2f8>)
 800e032:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e034:	e01e      	b.n	800e074 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e036:	f7fc fe9f 	bl	800ad78 <HAL_RCC_GetSysClockFreq>
 800e03a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e03c:	e01a      	b.n	800e074 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e03e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e042:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e044:	e016      	b.n	800e074 <UART_SetConfig+0x308>
 800e046:	bf00      	nop
 800e048:	cfff69f3 	.word	0xcfff69f3
 800e04c:	40008000 	.word	0x40008000
 800e050:	40013800 	.word	0x40013800
 800e054:	40021000 	.word	0x40021000
 800e058:	40004400 	.word	0x40004400
 800e05c:	40004800 	.word	0x40004800
 800e060:	40004c00 	.word	0x40004c00
 800e064:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800e068:	2300      	movs	r3, #0
 800e06a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e06c:	2301      	movs	r3, #1
 800e06e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e072:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e076:	2b00      	cmp	r3, #0
 800e078:	f000 812a 	beq.w	800e2d0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e07c:	697b      	ldr	r3, [r7, #20]
 800e07e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e080:	4a9e      	ldr	r2, [pc, #632]	@ (800e2fc <UART_SetConfig+0x590>)
 800e082:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e086:	461a      	mov	r2, r3
 800e088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e08a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e08e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	685a      	ldr	r2, [r3, #4]
 800e094:	4613      	mov	r3, r2
 800e096:	005b      	lsls	r3, r3, #1
 800e098:	4413      	add	r3, r2
 800e09a:	69ba      	ldr	r2, [r7, #24]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d305      	bcc.n	800e0ac <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e0a0:	697b      	ldr	r3, [r7, #20]
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e0a6:	69ba      	ldr	r2, [r7, #24]
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d903      	bls.n	800e0b4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e0b2:	e10d      	b.n	800e2d0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	60bb      	str	r3, [r7, #8]
 800e0ba:	60fa      	str	r2, [r7, #12]
 800e0bc:	697b      	ldr	r3, [r7, #20]
 800e0be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0c0:	4a8e      	ldr	r2, [pc, #568]	@ (800e2fc <UART_SetConfig+0x590>)
 800e0c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e0c6:	b29b      	uxth	r3, r3
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	603b      	str	r3, [r7, #0]
 800e0cc:	607a      	str	r2, [r7, #4]
 800e0ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e0d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e0d6:	f7f5 f809 	bl	80030ec <__aeabi_uldivmod>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	460b      	mov	r3, r1
 800e0de:	4610      	mov	r0, r2
 800e0e0:	4619      	mov	r1, r3
 800e0e2:	f04f 0200 	mov.w	r2, #0
 800e0e6:	f04f 0300 	mov.w	r3, #0
 800e0ea:	020b      	lsls	r3, r1, #8
 800e0ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e0f0:	0202      	lsls	r2, r0, #8
 800e0f2:	6979      	ldr	r1, [r7, #20]
 800e0f4:	6849      	ldr	r1, [r1, #4]
 800e0f6:	0849      	lsrs	r1, r1, #1
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	460c      	mov	r4, r1
 800e0fc:	4605      	mov	r5, r0
 800e0fe:	eb12 0804 	adds.w	r8, r2, r4
 800e102:	eb43 0905 	adc.w	r9, r3, r5
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	2200      	movs	r2, #0
 800e10c:	469a      	mov	sl, r3
 800e10e:	4693      	mov	fp, r2
 800e110:	4652      	mov	r2, sl
 800e112:	465b      	mov	r3, fp
 800e114:	4640      	mov	r0, r8
 800e116:	4649      	mov	r1, r9
 800e118:	f7f4 ffe8 	bl	80030ec <__aeabi_uldivmod>
 800e11c:	4602      	mov	r2, r0
 800e11e:	460b      	mov	r3, r1
 800e120:	4613      	mov	r3, r2
 800e122:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e124:	6a3b      	ldr	r3, [r7, #32]
 800e126:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e12a:	d308      	bcc.n	800e13e <UART_SetConfig+0x3d2>
 800e12c:	6a3b      	ldr	r3, [r7, #32]
 800e12e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e132:	d204      	bcs.n	800e13e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800e134:	697b      	ldr	r3, [r7, #20]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	6a3a      	ldr	r2, [r7, #32]
 800e13a:	60da      	str	r2, [r3, #12]
 800e13c:	e0c8      	b.n	800e2d0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800e13e:	2301      	movs	r3, #1
 800e140:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e144:	e0c4      	b.n	800e2d0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	69db      	ldr	r3, [r3, #28]
 800e14a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e14e:	d167      	bne.n	800e220 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800e150:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e154:	2b08      	cmp	r3, #8
 800e156:	d828      	bhi.n	800e1aa <UART_SetConfig+0x43e>
 800e158:	a201      	add	r2, pc, #4	@ (adr r2, 800e160 <UART_SetConfig+0x3f4>)
 800e15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e15e:	bf00      	nop
 800e160:	0800e185 	.word	0x0800e185
 800e164:	0800e18d 	.word	0x0800e18d
 800e168:	0800e195 	.word	0x0800e195
 800e16c:	0800e1ab 	.word	0x0800e1ab
 800e170:	0800e19b 	.word	0x0800e19b
 800e174:	0800e1ab 	.word	0x0800e1ab
 800e178:	0800e1ab 	.word	0x0800e1ab
 800e17c:	0800e1ab 	.word	0x0800e1ab
 800e180:	0800e1a3 	.word	0x0800e1a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e184:	f7fc fe66 	bl	800ae54 <HAL_RCC_GetPCLK1Freq>
 800e188:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e18a:	e014      	b.n	800e1b6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e18c:	f7fc fe78 	bl	800ae80 <HAL_RCC_GetPCLK2Freq>
 800e190:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e192:	e010      	b.n	800e1b6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e194:	4b5a      	ldr	r3, [pc, #360]	@ (800e300 <UART_SetConfig+0x594>)
 800e196:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e198:	e00d      	b.n	800e1b6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e19a:	f7fc fded 	bl	800ad78 <HAL_RCC_GetSysClockFreq>
 800e19e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e1a0:	e009      	b.n	800e1b6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e1a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e1a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e1a8:	e005      	b.n	800e1b6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e1b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	f000 8089 	beq.w	800e2d0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1c2:	4a4e      	ldr	r2, [pc, #312]	@ (800e2fc <UART_SetConfig+0x590>)
 800e1c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1c8:	461a      	mov	r2, r3
 800e1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800e1d0:	005a      	lsls	r2, r3, #1
 800e1d2:	697b      	ldr	r3, [r7, #20]
 800e1d4:	685b      	ldr	r3, [r3, #4]
 800e1d6:	085b      	lsrs	r3, r3, #1
 800e1d8:	441a      	add	r2, r3
 800e1da:	697b      	ldr	r3, [r7, #20]
 800e1dc:	685b      	ldr	r3, [r3, #4]
 800e1de:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e1e4:	6a3b      	ldr	r3, [r7, #32]
 800e1e6:	2b0f      	cmp	r3, #15
 800e1e8:	d916      	bls.n	800e218 <UART_SetConfig+0x4ac>
 800e1ea:	6a3b      	ldr	r3, [r7, #32]
 800e1ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e1f0:	d212      	bcs.n	800e218 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e1f2:	6a3b      	ldr	r3, [r7, #32]
 800e1f4:	b29b      	uxth	r3, r3
 800e1f6:	f023 030f 	bic.w	r3, r3, #15
 800e1fa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e1fc:	6a3b      	ldr	r3, [r7, #32]
 800e1fe:	085b      	lsrs	r3, r3, #1
 800e200:	b29b      	uxth	r3, r3
 800e202:	f003 0307 	and.w	r3, r3, #7
 800e206:	b29a      	uxth	r2, r3
 800e208:	8bfb      	ldrh	r3, [r7, #30]
 800e20a:	4313      	orrs	r3, r2
 800e20c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	8bfa      	ldrh	r2, [r7, #30]
 800e214:	60da      	str	r2, [r3, #12]
 800e216:	e05b      	b.n	800e2d0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800e218:	2301      	movs	r3, #1
 800e21a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e21e:	e057      	b.n	800e2d0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e220:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e224:	2b08      	cmp	r3, #8
 800e226:	d828      	bhi.n	800e27a <UART_SetConfig+0x50e>
 800e228:	a201      	add	r2, pc, #4	@ (adr r2, 800e230 <UART_SetConfig+0x4c4>)
 800e22a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e22e:	bf00      	nop
 800e230:	0800e255 	.word	0x0800e255
 800e234:	0800e25d 	.word	0x0800e25d
 800e238:	0800e265 	.word	0x0800e265
 800e23c:	0800e27b 	.word	0x0800e27b
 800e240:	0800e26b 	.word	0x0800e26b
 800e244:	0800e27b 	.word	0x0800e27b
 800e248:	0800e27b 	.word	0x0800e27b
 800e24c:	0800e27b 	.word	0x0800e27b
 800e250:	0800e273 	.word	0x0800e273
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e254:	f7fc fdfe 	bl	800ae54 <HAL_RCC_GetPCLK1Freq>
 800e258:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e25a:	e014      	b.n	800e286 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e25c:	f7fc fe10 	bl	800ae80 <HAL_RCC_GetPCLK2Freq>
 800e260:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e262:	e010      	b.n	800e286 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e264:	4b26      	ldr	r3, [pc, #152]	@ (800e300 <UART_SetConfig+0x594>)
 800e266:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e268:	e00d      	b.n	800e286 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e26a:	f7fc fd85 	bl	800ad78 <HAL_RCC_GetSysClockFreq>
 800e26e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e270:	e009      	b.n	800e286 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e272:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e276:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e278:	e005      	b.n	800e286 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800e27a:	2300      	movs	r3, #0
 800e27c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e27e:	2301      	movs	r3, #1
 800e280:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e284:	bf00      	nop
    }

    if (pclk != 0U)
 800e286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d021      	beq.n	800e2d0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e28c:	697b      	ldr	r3, [r7, #20]
 800e28e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e290:	4a1a      	ldr	r2, [pc, #104]	@ (800e2fc <UART_SetConfig+0x590>)
 800e292:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e296:	461a      	mov	r2, r3
 800e298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e29a:	fbb3 f2f2 	udiv	r2, r3, r2
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	685b      	ldr	r3, [r3, #4]
 800e2a2:	085b      	lsrs	r3, r3, #1
 800e2a4:	441a      	add	r2, r3
 800e2a6:	697b      	ldr	r3, [r7, #20]
 800e2a8:	685b      	ldr	r3, [r3, #4]
 800e2aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2b0:	6a3b      	ldr	r3, [r7, #32]
 800e2b2:	2b0f      	cmp	r3, #15
 800e2b4:	d909      	bls.n	800e2ca <UART_SetConfig+0x55e>
 800e2b6:	6a3b      	ldr	r3, [r7, #32]
 800e2b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e2bc:	d205      	bcs.n	800e2ca <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e2be:	6a3b      	ldr	r3, [r7, #32]
 800e2c0:	b29a      	uxth	r2, r3
 800e2c2:	697b      	ldr	r3, [r7, #20]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	60da      	str	r2, [r3, #12]
 800e2c8:	e002      	b.n	800e2d0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	2201      	movs	r2, #1
 800e2d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	2201      	movs	r2, #1
 800e2dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e2e6:	697b      	ldr	r3, [r7, #20]
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e2ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	3730      	adds	r7, #48	@ 0x30
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e2fa:	bf00      	nop
 800e2fc:	0801eb38 	.word	0x0801eb38
 800e300:	00f42400 	.word	0x00f42400

0800e304 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e304:	b480      	push	{r7}
 800e306:	b083      	sub	sp, #12
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e310:	f003 0308 	and.w	r3, r3, #8
 800e314:	2b00      	cmp	r3, #0
 800e316:	d00a      	beq.n	800e32e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	430a      	orrs	r2, r1
 800e32c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e332:	f003 0301 	and.w	r3, r3, #1
 800e336:	2b00      	cmp	r3, #0
 800e338:	d00a      	beq.n	800e350 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	430a      	orrs	r2, r1
 800e34e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e354:	f003 0302 	and.w	r3, r3, #2
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d00a      	beq.n	800e372 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	685b      	ldr	r3, [r3, #4]
 800e362:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	430a      	orrs	r2, r1
 800e370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e376:	f003 0304 	and.w	r3, r3, #4
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d00a      	beq.n	800e394 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	685b      	ldr	r3, [r3, #4]
 800e384:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	430a      	orrs	r2, r1
 800e392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e398:	f003 0310 	and.w	r3, r3, #16
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d00a      	beq.n	800e3b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	689b      	ldr	r3, [r3, #8]
 800e3a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	430a      	orrs	r2, r1
 800e3b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3ba:	f003 0320 	and.w	r3, r3, #32
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d00a      	beq.n	800e3d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	689b      	ldr	r3, [r3, #8]
 800e3c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	430a      	orrs	r2, r1
 800e3d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d01a      	beq.n	800e41a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	685b      	ldr	r3, [r3, #4]
 800e3ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	430a      	orrs	r2, r1
 800e3f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e402:	d10a      	bne.n	800e41a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	685b      	ldr	r3, [r3, #4]
 800e40a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	430a      	orrs	r2, r1
 800e418:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e41e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e422:	2b00      	cmp	r3, #0
 800e424:	d00a      	beq.n	800e43c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	685b      	ldr	r3, [r3, #4]
 800e42c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	430a      	orrs	r2, r1
 800e43a:	605a      	str	r2, [r3, #4]
  }
}
 800e43c:	bf00      	nop
 800e43e:	370c      	adds	r7, #12
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b098      	sub	sp, #96	@ 0x60
 800e44c:	af02      	add	r7, sp, #8
 800e44e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	2200      	movs	r2, #0
 800e454:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e458:	f7f8 f98a 	bl	8006770 <HAL_GetTick>
 800e45c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f003 0308 	and.w	r3, r3, #8
 800e468:	2b08      	cmp	r3, #8
 800e46a:	d12f      	bne.n	800e4cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e46c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e470:	9300      	str	r3, [sp, #0]
 800e472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e474:	2200      	movs	r2, #0
 800e476:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e47a:	6878      	ldr	r0, [r7, #4]
 800e47c:	f000 f88e 	bl	800e59c <UART_WaitOnFlagUntilTimeout>
 800e480:	4603      	mov	r3, r0
 800e482:	2b00      	cmp	r3, #0
 800e484:	d022      	beq.n	800e4cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e48e:	e853 3f00 	ldrex	r3, [r3]
 800e492:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e496:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e49a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e4aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4ac:	e841 2300 	strex	r3, r2, [r1]
 800e4b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e4b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d1e6      	bne.n	800e486 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2220      	movs	r2, #32
 800e4bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e4c8:	2303      	movs	r3, #3
 800e4ca:	e063      	b.n	800e594 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f003 0304 	and.w	r3, r3, #4
 800e4d6:	2b04      	cmp	r3, #4
 800e4d8:	d149      	bne.n	800e56e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e4da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e4de:	9300      	str	r3, [sp, #0]
 800e4e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f000 f857 	bl	800e59c <UART_WaitOnFlagUntilTimeout>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d03c      	beq.n	800e56e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4fc:	e853 3f00 	ldrex	r3, [r3]
 800e500:	623b      	str	r3, [r7, #32]
   return(result);
 800e502:	6a3b      	ldr	r3, [r7, #32]
 800e504:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	461a      	mov	r2, r3
 800e510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e512:	633b      	str	r3, [r7, #48]	@ 0x30
 800e514:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e516:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e518:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e51a:	e841 2300 	strex	r3, r2, [r1]
 800e51e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e522:	2b00      	cmp	r3, #0
 800e524:	d1e6      	bne.n	800e4f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	3308      	adds	r3, #8
 800e52c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e52e:	693b      	ldr	r3, [r7, #16]
 800e530:	e853 3f00 	ldrex	r3, [r3]
 800e534:	60fb      	str	r3, [r7, #12]
   return(result);
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	f023 0301 	bic.w	r3, r3, #1
 800e53c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	3308      	adds	r3, #8
 800e544:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e546:	61fa      	str	r2, [r7, #28]
 800e548:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e54a:	69b9      	ldr	r1, [r7, #24]
 800e54c:	69fa      	ldr	r2, [r7, #28]
 800e54e:	e841 2300 	strex	r3, r2, [r1]
 800e552:	617b      	str	r3, [r7, #20]
   return(result);
 800e554:	697b      	ldr	r3, [r7, #20]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d1e5      	bne.n	800e526 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	2220      	movs	r2, #32
 800e55e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2200      	movs	r2, #0
 800e566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e56a:	2303      	movs	r3, #3
 800e56c:	e012      	b.n	800e594 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2220      	movs	r2, #32
 800e572:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2220      	movs	r2, #32
 800e57a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2200      	movs	r2, #0
 800e582:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2200      	movs	r2, #0
 800e588:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	2200      	movs	r2, #0
 800e58e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e592:	2300      	movs	r3, #0
}
 800e594:	4618      	mov	r0, r3
 800e596:	3758      	adds	r7, #88	@ 0x58
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}

0800e59c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b084      	sub	sp, #16
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	60b9      	str	r1, [r7, #8]
 800e5a6:	603b      	str	r3, [r7, #0]
 800e5a8:	4613      	mov	r3, r2
 800e5aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e5ac:	e04f      	b.n	800e64e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e5ae:	69bb      	ldr	r3, [r7, #24]
 800e5b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e5b4:	d04b      	beq.n	800e64e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e5b6:	f7f8 f8db 	bl	8006770 <HAL_GetTick>
 800e5ba:	4602      	mov	r2, r0
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	1ad3      	subs	r3, r2, r3
 800e5c0:	69ba      	ldr	r2, [r7, #24]
 800e5c2:	429a      	cmp	r2, r3
 800e5c4:	d302      	bcc.n	800e5cc <UART_WaitOnFlagUntilTimeout+0x30>
 800e5c6:	69bb      	ldr	r3, [r7, #24]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d101      	bne.n	800e5d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e5cc:	2303      	movs	r3, #3
 800e5ce:	e04e      	b.n	800e66e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f003 0304 	and.w	r3, r3, #4
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d037      	beq.n	800e64e <UART_WaitOnFlagUntilTimeout+0xb2>
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	2b80      	cmp	r3, #128	@ 0x80
 800e5e2:	d034      	beq.n	800e64e <UART_WaitOnFlagUntilTimeout+0xb2>
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	2b40      	cmp	r3, #64	@ 0x40
 800e5e8:	d031      	beq.n	800e64e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	69db      	ldr	r3, [r3, #28]
 800e5f0:	f003 0308 	and.w	r3, r3, #8
 800e5f4:	2b08      	cmp	r3, #8
 800e5f6:	d110      	bne.n	800e61a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	2208      	movs	r2, #8
 800e5fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e600:	68f8      	ldr	r0, [r7, #12]
 800e602:	f000 fa42 	bl	800ea8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2208      	movs	r2, #8
 800e60a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2200      	movs	r2, #0
 800e612:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e616:	2301      	movs	r3, #1
 800e618:	e029      	b.n	800e66e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	69db      	ldr	r3, [r3, #28]
 800e620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e624:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e628:	d111      	bne.n	800e64e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e632:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e634:	68f8      	ldr	r0, [r7, #12]
 800e636:	f000 fa28 	bl	800ea8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	2220      	movs	r2, #32
 800e63e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2200      	movs	r2, #0
 800e646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e64a:	2303      	movs	r3, #3
 800e64c:	e00f      	b.n	800e66e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	69da      	ldr	r2, [r3, #28]
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	4013      	ands	r3, r2
 800e658:	68ba      	ldr	r2, [r7, #8]
 800e65a:	429a      	cmp	r2, r3
 800e65c:	bf0c      	ite	eq
 800e65e:	2301      	moveq	r3, #1
 800e660:	2300      	movne	r3, #0
 800e662:	b2db      	uxtb	r3, r3
 800e664:	461a      	mov	r2, r3
 800e666:	79fb      	ldrb	r3, [r7, #7]
 800e668:	429a      	cmp	r2, r3
 800e66a:	d0a0      	beq.n	800e5ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e66c:	2300      	movs	r3, #0
}
 800e66e:	4618      	mov	r0, r3
 800e670:	3710      	adds	r7, #16
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}
	...

0800e678 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e678:	b480      	push	{r7}
 800e67a:	b0a3      	sub	sp, #140	@ 0x8c
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	60f8      	str	r0, [r7, #12]
 800e680:	60b9      	str	r1, [r7, #8]
 800e682:	4613      	mov	r3, r2
 800e684:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	68ba      	ldr	r2, [r7, #8]
 800e68a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	88fa      	ldrh	r2, [r7, #6]
 800e690:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	88fa      	ldrh	r2, [r7, #6]
 800e698:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	2200      	movs	r2, #0
 800e6a0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	689b      	ldr	r3, [r3, #8]
 800e6a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6aa:	d10e      	bne.n	800e6ca <UART_Start_Receive_IT+0x52>
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	691b      	ldr	r3, [r3, #16]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d105      	bne.n	800e6c0 <UART_Start_Receive_IT+0x48>
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800e6ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e6be:	e02d      	b.n	800e71c <UART_Start_Receive_IT+0xa4>
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	22ff      	movs	r2, #255	@ 0xff
 800e6c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e6c8:	e028      	b.n	800e71c <UART_Start_Receive_IT+0xa4>
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	689b      	ldr	r3, [r3, #8]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d10d      	bne.n	800e6ee <UART_Start_Receive_IT+0x76>
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	691b      	ldr	r3, [r3, #16]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d104      	bne.n	800e6e4 <UART_Start_Receive_IT+0x6c>
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	22ff      	movs	r2, #255	@ 0xff
 800e6de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e6e2:	e01b      	b.n	800e71c <UART_Start_Receive_IT+0xa4>
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	227f      	movs	r2, #127	@ 0x7f
 800e6e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e6ec:	e016      	b.n	800e71c <UART_Start_Receive_IT+0xa4>
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	689b      	ldr	r3, [r3, #8]
 800e6f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e6f6:	d10d      	bne.n	800e714 <UART_Start_Receive_IT+0x9c>
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	691b      	ldr	r3, [r3, #16]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d104      	bne.n	800e70a <UART_Start_Receive_IT+0x92>
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	227f      	movs	r2, #127	@ 0x7f
 800e704:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e708:	e008      	b.n	800e71c <UART_Start_Receive_IT+0xa4>
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	223f      	movs	r2, #63	@ 0x3f
 800e70e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e712:	e003      	b.n	800e71c <UART_Start_Receive_IT+0xa4>
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	2200      	movs	r2, #0
 800e718:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	2200      	movs	r2, #0
 800e720:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	2222      	movs	r2, #34	@ 0x22
 800e728:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	3308      	adds	r3, #8
 800e732:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e736:	e853 3f00 	ldrex	r3, [r3]
 800e73a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e73c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e73e:	f043 0301 	orr.w	r3, r3, #1
 800e742:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	3308      	adds	r3, #8
 800e74c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e750:	673a      	str	r2, [r7, #112]	@ 0x70
 800e752:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e754:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800e756:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e758:	e841 2300 	strex	r3, r2, [r1]
 800e75c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800e75e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e760:	2b00      	cmp	r3, #0
 800e762:	d1e3      	bne.n	800e72c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e768:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e76c:	d14f      	bne.n	800e80e <UART_Start_Receive_IT+0x196>
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e774:	88fa      	ldrh	r2, [r7, #6]
 800e776:	429a      	cmp	r2, r3
 800e778:	d349      	bcc.n	800e80e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	689b      	ldr	r3, [r3, #8]
 800e77e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e782:	d107      	bne.n	800e794 <UART_Start_Receive_IT+0x11c>
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	691b      	ldr	r3, [r3, #16]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d103      	bne.n	800e794 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	4a47      	ldr	r2, [pc, #284]	@ (800e8ac <UART_Start_Receive_IT+0x234>)
 800e790:	675a      	str	r2, [r3, #116]	@ 0x74
 800e792:	e002      	b.n	800e79a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	4a46      	ldr	r2, [pc, #280]	@ (800e8b0 <UART_Start_Receive_IT+0x238>)
 800e798:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	691b      	ldr	r3, [r3, #16]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d01a      	beq.n	800e7d8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7aa:	e853 3f00 	ldrex	r3, [r3]
 800e7ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e7b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e7b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	461a      	mov	r2, r3
 800e7c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e7c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e7c6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7c8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e7ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e7cc:	e841 2300 	strex	r3, r2, [r1]
 800e7d0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e7d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d1e4      	bne.n	800e7a2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	3308      	adds	r3, #8
 800e7de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7e2:	e853 3f00 	ldrex	r3, [r3]
 800e7e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e7ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	3308      	adds	r3, #8
 800e7f6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e7f8:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e7fa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e7fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e800:	e841 2300 	strex	r3, r2, [r1]
 800e804:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d1e5      	bne.n	800e7d8 <UART_Start_Receive_IT+0x160>
 800e80c:	e046      	b.n	800e89c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e816:	d107      	bne.n	800e828 <UART_Start_Receive_IT+0x1b0>
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	691b      	ldr	r3, [r3, #16]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d103      	bne.n	800e828 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	4a24      	ldr	r2, [pc, #144]	@ (800e8b4 <UART_Start_Receive_IT+0x23c>)
 800e824:	675a      	str	r2, [r3, #116]	@ 0x74
 800e826:	e002      	b.n	800e82e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	4a23      	ldr	r2, [pc, #140]	@ (800e8b8 <UART_Start_Receive_IT+0x240>)
 800e82c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	691b      	ldr	r3, [r3, #16]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d019      	beq.n	800e86a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e83c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e83e:	e853 3f00 	ldrex	r3, [r3]
 800e842:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e846:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e84a:	677b      	str	r3, [r7, #116]	@ 0x74
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	461a      	mov	r2, r3
 800e852:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e854:	637b      	str	r3, [r7, #52]	@ 0x34
 800e856:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e858:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e85a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e85c:	e841 2300 	strex	r3, r2, [r1]
 800e860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e864:	2b00      	cmp	r3, #0
 800e866:	d1e6      	bne.n	800e836 <UART_Start_Receive_IT+0x1be>
 800e868:	e018      	b.n	800e89c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e870:	697b      	ldr	r3, [r7, #20]
 800e872:	e853 3f00 	ldrex	r3, [r3]
 800e876:	613b      	str	r3, [r7, #16]
   return(result);
 800e878:	693b      	ldr	r3, [r7, #16]
 800e87a:	f043 0320 	orr.w	r3, r3, #32
 800e87e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	461a      	mov	r2, r3
 800e886:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e888:	623b      	str	r3, [r7, #32]
 800e88a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e88c:	69f9      	ldr	r1, [r7, #28]
 800e88e:	6a3a      	ldr	r2, [r7, #32]
 800e890:	e841 2300 	strex	r3, r2, [r1]
 800e894:	61bb      	str	r3, [r7, #24]
   return(result);
 800e896:	69bb      	ldr	r3, [r7, #24]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d1e6      	bne.n	800e86a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e89c:	2300      	movs	r3, #0
}
 800e89e:	4618      	mov	r0, r3
 800e8a0:	378c      	adds	r7, #140	@ 0x8c
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr
 800e8aa:	bf00      	nop
 800e8ac:	0800f891 	.word	0x0800f891
 800e8b0:	0800f52d 	.word	0x0800f52d
 800e8b4:	0800f375 	.word	0x0800f375
 800e8b8:	0800f1bd 	.word	0x0800f1bd

0800e8bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b096      	sub	sp, #88	@ 0x58
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	60f8      	str	r0, [r7, #12]
 800e8c4:	60b9      	str	r1, [r7, #8]
 800e8c6:	4613      	mov	r3, r2
 800e8c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	68ba      	ldr	r2, [r7, #8]
 800e8ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	88fa      	ldrh	r2, [r7, #6]
 800e8d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	2222      	movs	r2, #34	@ 0x22
 800e8e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d02d      	beq.n	800e94e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e8f8:	4a40      	ldr	r2, [pc, #256]	@ (800e9fc <UART_Start_Receive_DMA+0x140>)
 800e8fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e902:	4a3f      	ldr	r2, [pc, #252]	@ (800ea00 <UART_Start_Receive_DMA+0x144>)
 800e904:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e90c:	4a3d      	ldr	r2, [pc, #244]	@ (800ea04 <UART_Start_Receive_DMA+0x148>)
 800e90e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e916:	2200      	movs	r2, #0
 800e918:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	3324      	adds	r3, #36	@ 0x24
 800e926:	4619      	mov	r1, r3
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e92c:	461a      	mov	r2, r3
 800e92e:	88fb      	ldrh	r3, [r7, #6]
 800e930:	f7fa fad0 	bl	8008ed4 <HAL_DMA_Start_IT>
 800e934:	4603      	mov	r3, r0
 800e936:	2b00      	cmp	r3, #0
 800e938:	d009      	beq.n	800e94e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	2210      	movs	r2, #16
 800e93e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	2220      	movs	r2, #32
 800e946:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e94a:	2301      	movs	r3, #1
 800e94c:	e051      	b.n	800e9f2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	691b      	ldr	r3, [r3, #16]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d018      	beq.n	800e988 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e95c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e95e:	e853 3f00 	ldrex	r3, [r3]
 800e962:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e96a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	461a      	mov	r2, r3
 800e972:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e974:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e976:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e978:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e97a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e97c:	e841 2300 	strex	r3, r2, [r1]
 800e980:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e984:	2b00      	cmp	r3, #0
 800e986:	d1e6      	bne.n	800e956 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	3308      	adds	r3, #8
 800e98e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e992:	e853 3f00 	ldrex	r3, [r3]
 800e996:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e99a:	f043 0301 	orr.w	r3, r3, #1
 800e99e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	3308      	adds	r3, #8
 800e9a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e9a8:	637a      	str	r2, [r7, #52]	@ 0x34
 800e9aa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e9ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e9b0:	e841 2300 	strex	r3, r2, [r1]
 800e9b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e9b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d1e5      	bne.n	800e988 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	3308      	adds	r3, #8
 800e9c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9c4:	697b      	ldr	r3, [r7, #20]
 800e9c6:	e853 3f00 	ldrex	r3, [r3]
 800e9ca:	613b      	str	r3, [r7, #16]
   return(result);
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	3308      	adds	r3, #8
 800e9da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e9dc:	623a      	str	r2, [r7, #32]
 800e9de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9e0:	69f9      	ldr	r1, [r7, #28]
 800e9e2:	6a3a      	ldr	r2, [r7, #32]
 800e9e4:	e841 2300 	strex	r3, r2, [r1]
 800e9e8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e9ea:	69bb      	ldr	r3, [r7, #24]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d1e5      	bne.n	800e9bc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e9f0:	2300      	movs	r3, #0
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3758      	adds	r7, #88	@ 0x58
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	0800ec0d 	.word	0x0800ec0d
 800ea00:	0800ed39 	.word	0x0800ed39
 800ea04:	0800ed77 	.word	0x0800ed77

0800ea08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	b08f      	sub	sp, #60	@ 0x3c
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea16:	6a3b      	ldr	r3, [r7, #32]
 800ea18:	e853 3f00 	ldrex	r3, [r3]
 800ea1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ea1e:	69fb      	ldr	r3, [r7, #28]
 800ea20:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ea24:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	461a      	mov	r2, r3
 800ea2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ea30:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea36:	e841 2300 	strex	r3, r2, [r1]
 800ea3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ea3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d1e6      	bne.n	800ea10 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	3308      	adds	r3, #8
 800ea48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	e853 3f00 	ldrex	r3, [r3]
 800ea50:	60bb      	str	r3, [r7, #8]
   return(result);
 800ea52:	68bb      	ldr	r3, [r7, #8]
 800ea54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ea58:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	3308      	adds	r3, #8
 800ea60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea62:	61ba      	str	r2, [r7, #24]
 800ea64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea66:	6979      	ldr	r1, [r7, #20]
 800ea68:	69ba      	ldr	r2, [r7, #24]
 800ea6a:	e841 2300 	strex	r3, r2, [r1]
 800ea6e:	613b      	str	r3, [r7, #16]
   return(result);
 800ea70:	693b      	ldr	r3, [r7, #16]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d1e5      	bne.n	800ea42 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	2220      	movs	r2, #32
 800ea7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ea7e:	bf00      	nop
 800ea80:	373c      	adds	r7, #60	@ 0x3c
 800ea82:	46bd      	mov	sp, r7
 800ea84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea88:	4770      	bx	lr

0800ea8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ea8a:	b480      	push	{r7}
 800ea8c:	b095      	sub	sp, #84	@ 0x54
 800ea8e:	af00      	add	r7, sp, #0
 800ea90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea9a:	e853 3f00 	ldrex	r3, [r3]
 800ea9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eaa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaa2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eaa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	461a      	mov	r2, r3
 800eaae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eab0:	643b      	str	r3, [r7, #64]	@ 0x40
 800eab2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eab4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800eab6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eab8:	e841 2300 	strex	r3, r2, [r1]
 800eabc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eabe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d1e6      	bne.n	800ea92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	3308      	adds	r3, #8
 800eaca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eacc:	6a3b      	ldr	r3, [r7, #32]
 800eace:	e853 3f00 	ldrex	r3, [r3]
 800ead2:	61fb      	str	r3, [r7, #28]
   return(result);
 800ead4:	69fb      	ldr	r3, [r7, #28]
 800ead6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eada:	f023 0301 	bic.w	r3, r3, #1
 800eade:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	3308      	adds	r3, #8
 800eae6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eae8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eaea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eaee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eaf0:	e841 2300 	strex	r3, r2, [r1]
 800eaf4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eaf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d1e3      	bne.n	800eac4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb00:	2b01      	cmp	r3, #1
 800eb02:	d118      	bne.n	800eb36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	e853 3f00 	ldrex	r3, [r3]
 800eb10:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb12:	68bb      	ldr	r3, [r7, #8]
 800eb14:	f023 0310 	bic.w	r3, r3, #16
 800eb18:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	461a      	mov	r2, r3
 800eb20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eb22:	61bb      	str	r3, [r7, #24]
 800eb24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb26:	6979      	ldr	r1, [r7, #20]
 800eb28:	69ba      	ldr	r2, [r7, #24]
 800eb2a:	e841 2300 	strex	r3, r2, [r1]
 800eb2e:	613b      	str	r3, [r7, #16]
   return(result);
 800eb30:	693b      	ldr	r3, [r7, #16]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d1e6      	bne.n	800eb04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	2220      	movs	r2, #32
 800eb3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2200      	movs	r2, #0
 800eb42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2200      	movs	r2, #0
 800eb48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800eb4a:	bf00      	nop
 800eb4c:	3754      	adds	r7, #84	@ 0x54
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr

0800eb56 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800eb56:	b580      	push	{r7, lr}
 800eb58:	b090      	sub	sp, #64	@ 0x40
 800eb5a:	af00      	add	r7, sp, #0
 800eb5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb62:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f003 0320 	and.w	r3, r3, #32
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d137      	bne.n	800ebe2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800eb72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb74:	2200      	movs	r2, #0
 800eb76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800eb7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	3308      	adds	r3, #8
 800eb80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb84:	e853 3f00 	ldrex	r3, [r3]
 800eb88:	623b      	str	r3, [r7, #32]
   return(result);
 800eb8a:	6a3b      	ldr	r3, [r7, #32]
 800eb8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eb90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eb92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	3308      	adds	r3, #8
 800eb98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb9a:	633a      	str	r2, [r7, #48]	@ 0x30
 800eb9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eba2:	e841 2300 	strex	r3, r2, [r1]
 800eba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800eba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d1e5      	bne.n	800eb7a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ebae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	e853 3f00 	ldrex	r3, [r3]
 800ebba:	60fb      	str	r3, [r7, #12]
   return(result);
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebc2:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	461a      	mov	r2, r3
 800ebca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebcc:	61fb      	str	r3, [r7, #28]
 800ebce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebd0:	69b9      	ldr	r1, [r7, #24]
 800ebd2:	69fa      	ldr	r2, [r7, #28]
 800ebd4:	e841 2300 	strex	r3, r2, [r1]
 800ebd8:	617b      	str	r3, [r7, #20]
   return(result);
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d1e6      	bne.n	800ebae <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ebe0:	e002      	b.n	800ebe8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ebe2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ebe4:	f7ff f898 	bl	800dd18 <HAL_UART_TxCpltCallback>
}
 800ebe8:	bf00      	nop
 800ebea:	3740      	adds	r7, #64	@ 0x40
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}

0800ebf0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b084      	sub	sp, #16
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebfc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ebfe:	68f8      	ldr	r0, [r7, #12]
 800ec00:	f7ff f894 	bl	800dd2c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ec04:	bf00      	nop
 800ec06:	3710      	adds	r7, #16
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}

0800ec0c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b09c      	sub	sp, #112	@ 0x70
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec18:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	f003 0320 	and.w	r3, r3, #32
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d171      	bne.n	800ed0c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800ec28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ec30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ec38:	e853 3f00 	ldrex	r3, [r3]
 800ec3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ec3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ec44:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ec46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ec4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ec50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ec54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ec56:	e841 2300 	strex	r3, r2, [r1]
 800ec5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ec5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d1e6      	bne.n	800ec30 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	3308      	adds	r3, #8
 800ec68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec6c:	e853 3f00 	ldrex	r3, [r3]
 800ec70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ec72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec74:	f023 0301 	bic.w	r3, r3, #1
 800ec78:	667b      	str	r3, [r7, #100]	@ 0x64
 800ec7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	3308      	adds	r3, #8
 800ec80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ec82:	647a      	str	r2, [r7, #68]	@ 0x44
 800ec84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ec88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ec8a:	e841 2300 	strex	r3, r2, [r1]
 800ec8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ec90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d1e5      	bne.n	800ec62 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ec96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	3308      	adds	r3, #8
 800ec9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eca0:	e853 3f00 	ldrex	r3, [r3]
 800eca4:	623b      	str	r3, [r7, #32]
   return(result);
 800eca6:	6a3b      	ldr	r3, [r7, #32]
 800eca8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ecac:	663b      	str	r3, [r7, #96]	@ 0x60
 800ecae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	3308      	adds	r3, #8
 800ecb4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ecb6:	633a      	str	r2, [r7, #48]	@ 0x30
 800ecb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ecbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ecbe:	e841 2300 	strex	r3, r2, [r1]
 800ecc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ecc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d1e5      	bne.n	800ec96 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ecca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eccc:	2220      	movs	r2, #32
 800ecce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ecd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ecd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ecd6:	2b01      	cmp	r3, #1
 800ecd8:	d118      	bne.n	800ed0c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ecda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ece0:	693b      	ldr	r3, [r7, #16]
 800ece2:	e853 3f00 	ldrex	r3, [r3]
 800ece6:	60fb      	str	r3, [r7, #12]
   return(result);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	f023 0310 	bic.w	r3, r3, #16
 800ecee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ecf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ecf8:	61fb      	str	r3, [r7, #28]
 800ecfa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecfc:	69b9      	ldr	r1, [r7, #24]
 800ecfe:	69fa      	ldr	r2, [r7, #28]
 800ed00:	e841 2300 	strex	r3, r2, [r1]
 800ed04:	617b      	str	r3, [r7, #20]
   return(result);
 800ed06:	697b      	ldr	r3, [r7, #20]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d1e6      	bne.n	800ecda <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ed0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed0e:	2200      	movs	r2, #0
 800ed10:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d107      	bne.n	800ed2a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ed1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ed1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ed20:	4619      	mov	r1, r3
 800ed22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ed24:	f7ff f816 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ed28:	e002      	b.n	800ed30 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ed2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ed2c:	f008 fb98 	bl	8017460 <HAL_UART_RxCpltCallback>
}
 800ed30:	bf00      	nop
 800ed32:	3770      	adds	r7, #112	@ 0x70
 800ed34:	46bd      	mov	sp, r7
 800ed36:	bd80      	pop	{r7, pc}

0800ed38 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b084      	sub	sp, #16
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed44:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	2201      	movs	r2, #1
 800ed4a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed50:	2b01      	cmp	r3, #1
 800ed52:	d109      	bne.n	800ed68 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ed5a:	085b      	lsrs	r3, r3, #1
 800ed5c:	b29b      	uxth	r3, r3
 800ed5e:	4619      	mov	r1, r3
 800ed60:	68f8      	ldr	r0, [r7, #12]
 800ed62:	f7fe fff7 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ed66:	e002      	b.n	800ed6e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ed68:	68f8      	ldr	r0, [r7, #12]
 800ed6a:	f008 fb51 	bl	8017410 <HAL_UART_RxHalfCpltCallback>
}
 800ed6e:	bf00      	nop
 800ed70:	3710      	adds	r7, #16
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}

0800ed76 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ed76:	b580      	push	{r7, lr}
 800ed78:	b086      	sub	sp, #24
 800ed7a:	af00      	add	r7, sp, #0
 800ed7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed82:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed8a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed92:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ed94:	697b      	ldr	r3, [r7, #20]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	689b      	ldr	r3, [r3, #8]
 800ed9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed9e:	2b80      	cmp	r3, #128	@ 0x80
 800eda0:	d109      	bne.n	800edb6 <UART_DMAError+0x40>
 800eda2:	693b      	ldr	r3, [r7, #16]
 800eda4:	2b21      	cmp	r3, #33	@ 0x21
 800eda6:	d106      	bne.n	800edb6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800eda8:	697b      	ldr	r3, [r7, #20]
 800edaa:	2200      	movs	r2, #0
 800edac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800edb0:	6978      	ldr	r0, [r7, #20]
 800edb2:	f7ff fe29 	bl	800ea08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800edb6:	697b      	ldr	r3, [r7, #20]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	689b      	ldr	r3, [r3, #8]
 800edbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edc0:	2b40      	cmp	r3, #64	@ 0x40
 800edc2:	d109      	bne.n	800edd8 <UART_DMAError+0x62>
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	2b22      	cmp	r3, #34	@ 0x22
 800edc8:	d106      	bne.n	800edd8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	2200      	movs	r2, #0
 800edce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800edd2:	6978      	ldr	r0, [r7, #20]
 800edd4:	f7ff fe59 	bl	800ea8a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800edd8:	697b      	ldr	r3, [r7, #20]
 800edda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edde:	f043 0210 	orr.w	r2, r3, #16
 800ede2:	697b      	ldr	r3, [r7, #20]
 800ede4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ede8:	6978      	ldr	r0, [r7, #20]
 800edea:	f7fe ffa9 	bl	800dd40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800edee:	bf00      	nop
 800edf0:	3718      	adds	r7, #24
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}

0800edf6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b084      	sub	sp, #16
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	2200      	movs	r2, #0
 800ee08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee14:	68f8      	ldr	r0, [r7, #12]
 800ee16:	f7fe ff93 	bl	800dd40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee1a:	bf00      	nop
 800ee1c:	3710      	adds	r7, #16
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	bd80      	pop	{r7, pc}

0800ee22 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ee22:	b480      	push	{r7}
 800ee24:	b08f      	sub	sp, #60	@ 0x3c
 800ee26:	af00      	add	r7, sp, #0
 800ee28:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee30:	2b21      	cmp	r3, #33	@ 0x21
 800ee32:	d14c      	bne.n	800eece <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ee3a:	b29b      	uxth	r3, r3
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d132      	bne.n	800eea6 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee46:	6a3b      	ldr	r3, [r7, #32]
 800ee48:	e853 3f00 	ldrex	r3, [r3]
 800ee4c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ee4e:	69fb      	ldr	r3, [r7, #28]
 800ee50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ee54:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	461a      	mov	r2, r3
 800ee5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee60:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ee64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee66:	e841 2300 	strex	r3, r2, [r1]
 800ee6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ee6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d1e6      	bne.n	800ee40 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	e853 3f00 	ldrex	r3, [r3]
 800ee7e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee86:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	461a      	mov	r2, r3
 800ee8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee90:	61bb      	str	r3, [r7, #24]
 800ee92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee94:	6979      	ldr	r1, [r7, #20]
 800ee96:	69ba      	ldr	r2, [r7, #24]
 800ee98:	e841 2300 	strex	r3, r2, [r1]
 800ee9c:	613b      	str	r3, [r7, #16]
   return(result);
 800ee9e:	693b      	ldr	r3, [r7, #16]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d1e6      	bne.n	800ee72 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800eea4:	e013      	b.n	800eece <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eeaa:	781a      	ldrb	r2, [r3, #0]
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eeb6:	1c5a      	adds	r2, r3, #1
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eec2:	b29b      	uxth	r3, r3
 800eec4:	3b01      	subs	r3, #1
 800eec6:	b29a      	uxth	r2, r3
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800eece:	bf00      	nop
 800eed0:	373c      	adds	r7, #60	@ 0x3c
 800eed2:	46bd      	mov	sp, r7
 800eed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed8:	4770      	bx	lr

0800eeda <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800eeda:	b480      	push	{r7}
 800eedc:	b091      	sub	sp, #68	@ 0x44
 800eede:	af00      	add	r7, sp, #0
 800eee0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eee8:	2b21      	cmp	r3, #33	@ 0x21
 800eeea:	d151      	bne.n	800ef90 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800eef2:	b29b      	uxth	r3, r3
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d132      	bne.n	800ef5e <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef00:	e853 3f00 	ldrex	r3, [r3]
 800ef04:	623b      	str	r3, [r7, #32]
   return(result);
 800ef06:	6a3b      	ldr	r3, [r7, #32]
 800ef08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ef0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	461a      	mov	r2, r3
 800ef14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef16:	633b      	str	r3, [r7, #48]	@ 0x30
 800ef18:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef1e:	e841 2300 	strex	r3, r2, [r1]
 800ef22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d1e6      	bne.n	800eef8 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef30:	693b      	ldr	r3, [r7, #16]
 800ef32:	e853 3f00 	ldrex	r3, [r3]
 800ef36:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef3e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	461a      	mov	r2, r3
 800ef46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef48:	61fb      	str	r3, [r7, #28]
 800ef4a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef4c:	69b9      	ldr	r1, [r7, #24]
 800ef4e:	69fa      	ldr	r2, [r7, #28]
 800ef50:	e841 2300 	strex	r3, r2, [r1]
 800ef54:	617b      	str	r3, [r7, #20]
   return(result);
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d1e6      	bne.n	800ef2a <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ef5c:	e018      	b.n	800ef90 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ef64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef66:	881b      	ldrh	r3, [r3, #0]
 800ef68:	461a      	mov	r2, r3
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ef72:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef78:	1c9a      	adds	r2, r3, #2
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ef84:	b29b      	uxth	r3, r3
 800ef86:	3b01      	subs	r3, #1
 800ef88:	b29a      	uxth	r2, r3
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800ef90:	bf00      	nop
 800ef92:	3744      	adds	r7, #68	@ 0x44
 800ef94:	46bd      	mov	sp, r7
 800ef96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9a:	4770      	bx	lr

0800ef9c <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ef9c:	b480      	push	{r7}
 800ef9e:	b091      	sub	sp, #68	@ 0x44
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800efaa:	2b21      	cmp	r3, #33	@ 0x21
 800efac:	d160      	bne.n	800f070 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800efb4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800efb6:	e057      	b.n	800f068 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800efbe:	b29b      	uxth	r3, r3
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d133      	bne.n	800f02c <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	3308      	adds	r3, #8
 800efca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efce:	e853 3f00 	ldrex	r3, [r3]
 800efd2:	623b      	str	r3, [r7, #32]
   return(result);
 800efd4:	6a3b      	ldr	r3, [r7, #32]
 800efd6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800efda:	63bb      	str	r3, [r7, #56]	@ 0x38
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	3308      	adds	r3, #8
 800efe2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800efe4:	633a      	str	r2, [r7, #48]	@ 0x30
 800efe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efe8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800efea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efec:	e841 2300 	strex	r3, r2, [r1]
 800eff0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800eff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d1e5      	bne.n	800efc4 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800effe:	693b      	ldr	r3, [r7, #16]
 800f000:	e853 3f00 	ldrex	r3, [r3]
 800f004:	60fb      	str	r3, [r7, #12]
   return(result);
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f00c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	461a      	mov	r2, r3
 800f014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f016:	61fb      	str	r3, [r7, #28]
 800f018:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f01a:	69b9      	ldr	r1, [r7, #24]
 800f01c:	69fa      	ldr	r2, [r7, #28]
 800f01e:	e841 2300 	strex	r3, r2, [r1]
 800f022:	617b      	str	r3, [r7, #20]
   return(result);
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d1e6      	bne.n	800eff8 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f02a:	e021      	b.n	800f070 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	69db      	ldr	r3, [r3, #28]
 800f032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f036:	2b00      	cmp	r3, #0
 800f038:	d013      	beq.n	800f062 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f03e:	781a      	ldrb	r2, [r3, #0]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f04a:	1c5a      	adds	r2, r3, #1
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f056:	b29b      	uxth	r3, r3
 800f058:	3b01      	subs	r3, #1
 800f05a:	b29a      	uxth	r2, r3
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f062:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f064:	3b01      	subs	r3, #1
 800f066:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f068:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d1a4      	bne.n	800efb8 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f06e:	e7ff      	b.n	800f070 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f070:	bf00      	nop
 800f072:	3744      	adds	r7, #68	@ 0x44
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr

0800f07c <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f07c:	b480      	push	{r7}
 800f07e:	b091      	sub	sp, #68	@ 0x44
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f08a:	2b21      	cmp	r3, #33	@ 0x21
 800f08c:	d165      	bne.n	800f15a <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f094:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f096:	e05c      	b.n	800f152 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d133      	bne.n	800f10c <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	3308      	adds	r3, #8
 800f0aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ac:	6a3b      	ldr	r3, [r7, #32]
 800f0ae:	e853 3f00 	ldrex	r3, [r3]
 800f0b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800f0b4:	69fb      	ldr	r3, [r7, #28]
 800f0b6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f0ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	3308      	adds	r3, #8
 800f0c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f0c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f0c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f0ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0cc:	e841 2300 	strex	r3, r2, [r1]
 800f0d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d1e5      	bne.n	800f0a4 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	e853 3f00 	ldrex	r3, [r3]
 800f0e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f0ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	461a      	mov	r2, r3
 800f0f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0f6:	61bb      	str	r3, [r7, #24]
 800f0f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0fa:	6979      	ldr	r1, [r7, #20]
 800f0fc:	69ba      	ldr	r2, [r7, #24]
 800f0fe:	e841 2300 	strex	r3, r2, [r1]
 800f102:	613b      	str	r3, [r7, #16]
   return(result);
 800f104:	693b      	ldr	r3, [r7, #16]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d1e6      	bne.n	800f0d8 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f10a:	e026      	b.n	800f15a <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	69db      	ldr	r3, [r3, #28]
 800f112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f116:	2b00      	cmp	r3, #0
 800f118:	d018      	beq.n	800f14c <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f11e:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f122:	881b      	ldrh	r3, [r3, #0]
 800f124:	461a      	mov	r2, r3
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f12e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f134:	1c9a      	adds	r2, r3, #2
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f140:	b29b      	uxth	r3, r3
 800f142:	3b01      	subs	r3, #1
 800f144:	b29a      	uxth	r2, r3
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f14c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f14e:	3b01      	subs	r3, #1
 800f150:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f152:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f154:	2b00      	cmp	r3, #0
 800f156:	d19f      	bne.n	800f098 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f158:	e7ff      	b.n	800f15a <UART_TxISR_16BIT_FIFOEN+0xde>
 800f15a:	bf00      	nop
 800f15c:	3744      	adds	r7, #68	@ 0x44
 800f15e:	46bd      	mov	sp, r7
 800f160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f164:	4770      	bx	lr

0800f166 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f166:	b580      	push	{r7, lr}
 800f168:	b088      	sub	sp, #32
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	e853 3f00 	ldrex	r3, [r3]
 800f17a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f17c:	68bb      	ldr	r3, [r7, #8]
 800f17e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f182:	61fb      	str	r3, [r7, #28]
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	461a      	mov	r2, r3
 800f18a:	69fb      	ldr	r3, [r7, #28]
 800f18c:	61bb      	str	r3, [r7, #24]
 800f18e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f190:	6979      	ldr	r1, [r7, #20]
 800f192:	69ba      	ldr	r2, [r7, #24]
 800f194:	e841 2300 	strex	r3, r2, [r1]
 800f198:	613b      	str	r3, [r7, #16]
   return(result);
 800f19a:	693b      	ldr	r3, [r7, #16]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d1e6      	bne.n	800f16e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	2220      	movs	r2, #32
 800f1a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f1ae:	6878      	ldr	r0, [r7, #4]
 800f1b0:	f7fe fdb2 	bl	800dd18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f1b4:	bf00      	nop
 800f1b6:	3720      	adds	r7, #32
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bd80      	pop	{r7, pc}

0800f1bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b09c      	sub	sp, #112	@ 0x70
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f1ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f1d4:	2b22      	cmp	r3, #34	@ 0x22
 800f1d6:	f040 80be 	bne.w	800f356 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f1e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800f1e8:	b2d9      	uxtb	r1, r3
 800f1ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f1ee:	b2da      	uxtb	r2, r3
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1f4:	400a      	ands	r2, r1
 800f1f6:	b2d2      	uxtb	r2, r2
 800f1f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1fe:	1c5a      	adds	r2, r3, #1
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f20a:	b29b      	uxth	r3, r3
 800f20c:	3b01      	subs	r3, #1
 800f20e:	b29a      	uxth	r2, r3
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f21c:	b29b      	uxth	r3, r3
 800f21e:	2b00      	cmp	r3, #0
 800f220:	f040 80a1 	bne.w	800f366 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f22a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f22c:	e853 3f00 	ldrex	r3, [r3]
 800f230:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f232:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f238:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	461a      	mov	r2, r3
 800f240:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f242:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f244:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f246:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f248:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f24a:	e841 2300 	strex	r3, r2, [r1]
 800f24e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f252:	2b00      	cmp	r3, #0
 800f254:	d1e6      	bne.n	800f224 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	3308      	adds	r3, #8
 800f25c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f260:	e853 3f00 	ldrex	r3, [r3]
 800f264:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f268:	f023 0301 	bic.w	r3, r3, #1
 800f26c:	667b      	str	r3, [r7, #100]	@ 0x64
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	3308      	adds	r3, #8
 800f274:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f276:	647a      	str	r2, [r7, #68]	@ 0x44
 800f278:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f27a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f27c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f27e:	e841 2300 	strex	r3, r2, [r1]
 800f282:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f286:	2b00      	cmp	r3, #0
 800f288:	d1e5      	bne.n	800f256 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	2220      	movs	r2, #32
 800f28e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2200      	movs	r2, #0
 800f296:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	2200      	movs	r2, #0
 800f29c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	4a33      	ldr	r2, [pc, #204]	@ (800f370 <UART_RxISR_8BIT+0x1b4>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d01f      	beq.n	800f2e8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	685b      	ldr	r3, [r3, #4]
 800f2ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d018      	beq.n	800f2e8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2be:	e853 3f00 	ldrex	r3, [r3]
 800f2c2:	623b      	str	r3, [r7, #32]
   return(result);
 800f2c4:	6a3b      	ldr	r3, [r7, #32]
 800f2c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f2ca:	663b      	str	r3, [r7, #96]	@ 0x60
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	461a      	mov	r2, r3
 800f2d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f2d4:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f2da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f2dc:	e841 2300 	strex	r3, r2, [r1]
 800f2e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f2e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d1e6      	bne.n	800f2b6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2ec:	2b01      	cmp	r3, #1
 800f2ee:	d12e      	bne.n	800f34e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2fc:	693b      	ldr	r3, [r7, #16]
 800f2fe:	e853 3f00 	ldrex	r3, [r3]
 800f302:	60fb      	str	r3, [r7, #12]
   return(result);
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	f023 0310 	bic.w	r3, r3, #16
 800f30a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	461a      	mov	r2, r3
 800f312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f314:	61fb      	str	r3, [r7, #28]
 800f316:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f318:	69b9      	ldr	r1, [r7, #24]
 800f31a:	69fa      	ldr	r2, [r7, #28]
 800f31c:	e841 2300 	strex	r3, r2, [r1]
 800f320:	617b      	str	r3, [r7, #20]
   return(result);
 800f322:	697b      	ldr	r3, [r7, #20]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d1e6      	bne.n	800f2f6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	69db      	ldr	r3, [r3, #28]
 800f32e:	f003 0310 	and.w	r3, r3, #16
 800f332:	2b10      	cmp	r3, #16
 800f334:	d103      	bne.n	800f33e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	2210      	movs	r2, #16
 800f33c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f344:	4619      	mov	r1, r3
 800f346:	6878      	ldr	r0, [r7, #4]
 800f348:	f7fe fd04 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f34c:	e00b      	b.n	800f366 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f34e:	6878      	ldr	r0, [r7, #4]
 800f350:	f008 f886 	bl	8017460 <HAL_UART_RxCpltCallback>
}
 800f354:	e007      	b.n	800f366 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	699a      	ldr	r2, [r3, #24]
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	f042 0208 	orr.w	r2, r2, #8
 800f364:	619a      	str	r2, [r3, #24]
}
 800f366:	bf00      	nop
 800f368:	3770      	adds	r7, #112	@ 0x70
 800f36a:	46bd      	mov	sp, r7
 800f36c:	bd80      	pop	{r7, pc}
 800f36e:	bf00      	nop
 800f370:	40008000 	.word	0x40008000

0800f374 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f374:	b580      	push	{r7, lr}
 800f376:	b09c      	sub	sp, #112	@ 0x70
 800f378:	af00      	add	r7, sp, #0
 800f37a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f382:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f38c:	2b22      	cmp	r3, #34	@ 0x22
 800f38e:	f040 80be 	bne.w	800f50e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f398:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800f3a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800f3a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f3aa:	4013      	ands	r3, r2
 800f3ac:	b29a      	uxth	r2, r3
 800f3ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f3b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3b6:	1c9a      	adds	r2, r3, #2
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f3c2:	b29b      	uxth	r3, r3
 800f3c4:	3b01      	subs	r3, #1
 800f3c6:	b29a      	uxth	r2, r3
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f3d4:	b29b      	uxth	r3, r3
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	f040 80a1 	bne.w	800f51e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3e4:	e853 3f00 	ldrex	r3, [r3]
 800f3e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f3ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f3ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f3f0:	667b      	str	r3, [r7, #100]	@ 0x64
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	461a      	mov	r2, r3
 800f3f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3fa:	657b      	str	r3, [r7, #84]	@ 0x54
 800f3fc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f400:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f402:	e841 2300 	strex	r3, r2, [r1]
 800f406:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d1e6      	bne.n	800f3dc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	3308      	adds	r3, #8
 800f414:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f418:	e853 3f00 	ldrex	r3, [r3]
 800f41c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f420:	f023 0301 	bic.w	r3, r3, #1
 800f424:	663b      	str	r3, [r7, #96]	@ 0x60
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	3308      	adds	r3, #8
 800f42c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f42e:	643a      	str	r2, [r7, #64]	@ 0x40
 800f430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f432:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f434:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f436:	e841 2300 	strex	r3, r2, [r1]
 800f43a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d1e5      	bne.n	800f40e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2220      	movs	r2, #32
 800f446:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2200      	movs	r2, #0
 800f44e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	2200      	movs	r2, #0
 800f454:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	4a33      	ldr	r2, [pc, #204]	@ (800f528 <UART_RxISR_16BIT+0x1b4>)
 800f45c:	4293      	cmp	r3, r2
 800f45e:	d01f      	beq.n	800f4a0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	685b      	ldr	r3, [r3, #4]
 800f466:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d018      	beq.n	800f4a0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f474:	6a3b      	ldr	r3, [r7, #32]
 800f476:	e853 3f00 	ldrex	r3, [r3]
 800f47a:	61fb      	str	r3, [r7, #28]
   return(result);
 800f47c:	69fb      	ldr	r3, [r7, #28]
 800f47e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f482:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	461a      	mov	r2, r3
 800f48a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f48c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f48e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f494:	e841 2300 	strex	r3, r2, [r1]
 800f498:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d1e6      	bne.n	800f46e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f4a4:	2b01      	cmp	r3, #1
 800f4a6:	d12e      	bne.n	800f506 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	e853 3f00 	ldrex	r3, [r3]
 800f4ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	f023 0310 	bic.w	r3, r3, #16
 800f4c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	461a      	mov	r2, r3
 800f4ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f4cc:	61bb      	str	r3, [r7, #24]
 800f4ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4d0:	6979      	ldr	r1, [r7, #20]
 800f4d2:	69ba      	ldr	r2, [r7, #24]
 800f4d4:	e841 2300 	strex	r3, r2, [r1]
 800f4d8:	613b      	str	r3, [r7, #16]
   return(result);
 800f4da:	693b      	ldr	r3, [r7, #16]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d1e6      	bne.n	800f4ae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	69db      	ldr	r3, [r3, #28]
 800f4e6:	f003 0310 	and.w	r3, r3, #16
 800f4ea:	2b10      	cmp	r3, #16
 800f4ec:	d103      	bne.n	800f4f6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	2210      	movs	r2, #16
 800f4f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f4fc:	4619      	mov	r1, r3
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	f7fe fc28 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f504:	e00b      	b.n	800f51e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800f506:	6878      	ldr	r0, [r7, #4]
 800f508:	f007 ffaa 	bl	8017460 <HAL_UART_RxCpltCallback>
}
 800f50c:	e007      	b.n	800f51e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	699a      	ldr	r2, [r3, #24]
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	f042 0208 	orr.w	r2, r2, #8
 800f51c:	619a      	str	r2, [r3, #24]
}
 800f51e:	bf00      	nop
 800f520:	3770      	adds	r7, #112	@ 0x70
 800f522:	46bd      	mov	sp, r7
 800f524:	bd80      	pop	{r7, pc}
 800f526:	bf00      	nop
 800f528:	40008000 	.word	0x40008000

0800f52c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b0ac      	sub	sp, #176	@ 0xb0
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f53a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	69db      	ldr	r3, [r3, #28]
 800f544:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	689b      	ldr	r3, [r3, #8]
 800f558:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f562:	2b22      	cmp	r3, #34	@ 0x22
 800f564:	f040 8183 	bne.w	800f86e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f56e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f572:	e126      	b.n	800f7c2 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f57a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f57e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800f582:	b2d9      	uxtb	r1, r3
 800f584:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800f588:	b2da      	uxtb	r2, r3
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f58e:	400a      	ands	r2, r1
 800f590:	b2d2      	uxtb	r2, r2
 800f592:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f598:	1c5a      	adds	r2, r3, #1
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f5a4:	b29b      	uxth	r3, r3
 800f5a6:	3b01      	subs	r3, #1
 800f5a8:	b29a      	uxth	r2, r3
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	69db      	ldr	r3, [r3, #28]
 800f5b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f5ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5be:	f003 0307 	and.w	r3, r3, #7
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d053      	beq.n	800f66e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f5c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5ca:	f003 0301 	and.w	r3, r3, #1
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d011      	beq.n	800f5f6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800f5d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f5d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d00b      	beq.n	800f5f6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	2201      	movs	r2, #1
 800f5e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5ec:	f043 0201 	orr.w	r2, r3, #1
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f5f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5fa:	f003 0302 	and.w	r3, r3, #2
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d011      	beq.n	800f626 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800f602:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f606:	f003 0301 	and.w	r3, r3, #1
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d00b      	beq.n	800f626 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	2202      	movs	r2, #2
 800f614:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f61c:	f043 0204 	orr.w	r2, r3, #4
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f62a:	f003 0304 	and.w	r3, r3, #4
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d011      	beq.n	800f656 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800f632:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f636:	f003 0301 	and.w	r3, r3, #1
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d00b      	beq.n	800f656 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	2204      	movs	r2, #4
 800f644:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f64c:	f043 0202 	orr.w	r2, r3, #2
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d006      	beq.n	800f66e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f660:	6878      	ldr	r0, [r7, #4]
 800f662:	f7fe fb6d 	bl	800dd40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	2200      	movs	r2, #0
 800f66a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f674:	b29b      	uxth	r3, r3
 800f676:	2b00      	cmp	r3, #0
 800f678:	f040 80a3 	bne.w	800f7c2 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f682:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f684:	e853 3f00 	ldrex	r3, [r3]
 800f688:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800f68a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f68c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	461a      	mov	r2, r3
 800f69a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f69e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f6a0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800f6a4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f6a6:	e841 2300 	strex	r3, r2, [r1]
 800f6aa:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800f6ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d1e4      	bne.n	800f67c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	3308      	adds	r3, #8
 800f6b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6bc:	e853 3f00 	ldrex	r3, [r3]
 800f6c0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f6c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f6c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f6c8:	f023 0301 	bic.w	r3, r3, #1
 800f6cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	3308      	adds	r3, #8
 800f6d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f6da:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f6dc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6de:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f6e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f6e2:	e841 2300 	strex	r3, r2, [r1]
 800f6e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f6e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d1e1      	bne.n	800f6b2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	2220      	movs	r2, #32
 800f6f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2200      	movs	r2, #0
 800f700:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	4a60      	ldr	r2, [pc, #384]	@ (800f888 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800f708:	4293      	cmp	r3, r2
 800f70a:	d021      	beq.n	800f750 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	685b      	ldr	r3, [r3, #4]
 800f712:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f716:	2b00      	cmp	r3, #0
 800f718:	d01a      	beq.n	800f750 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f722:	e853 3f00 	ldrex	r3, [r3]
 800f726:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f72a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f72e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	461a      	mov	r2, r3
 800f738:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f73c:	657b      	str	r3, [r7, #84]	@ 0x54
 800f73e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f740:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f742:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f744:	e841 2300 	strex	r3, r2, [r1]
 800f748:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f74a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d1e4      	bne.n	800f71a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f754:	2b01      	cmp	r3, #1
 800f756:	d130      	bne.n	800f7ba <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2200      	movs	r2, #0
 800f75c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f766:	e853 3f00 	ldrex	r3, [r3]
 800f76a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f76e:	f023 0310 	bic.w	r3, r3, #16
 800f772:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	461a      	mov	r2, r3
 800f77c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f780:	643b      	str	r3, [r7, #64]	@ 0x40
 800f782:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f784:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f786:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f788:	e841 2300 	strex	r3, r2, [r1]
 800f78c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f790:	2b00      	cmp	r3, #0
 800f792:	d1e4      	bne.n	800f75e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	69db      	ldr	r3, [r3, #28]
 800f79a:	f003 0310 	and.w	r3, r3, #16
 800f79e:	2b10      	cmp	r3, #16
 800f7a0:	d103      	bne.n	800f7aa <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	2210      	movs	r2, #16
 800f7a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f7b0:	4619      	mov	r1, r3
 800f7b2:	6878      	ldr	r0, [r7, #4]
 800f7b4:	f7fe face 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800f7b8:	e00e      	b.n	800f7d8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800f7ba:	6878      	ldr	r0, [r7, #4]
 800f7bc:	f007 fe50 	bl	8017460 <HAL_UART_RxCpltCallback>
        break;
 800f7c0:	e00a      	b.n	800f7d8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f7c2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d006      	beq.n	800f7d8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800f7ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f7ce:	f003 0320 	and.w	r3, r3, #32
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	f47f aece 	bne.w	800f574 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f7de:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800f7e2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d049      	beq.n	800f87e <UART_RxISR_8BIT_FIFOEN+0x352>
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f7f0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f7f4:	429a      	cmp	r2, r3
 800f7f6:	d242      	bcs.n	800f87e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	3308      	adds	r3, #8
 800f7fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f800:	6a3b      	ldr	r3, [r7, #32]
 800f802:	e853 3f00 	ldrex	r3, [r3]
 800f806:	61fb      	str	r3, [r7, #28]
   return(result);
 800f808:	69fb      	ldr	r3, [r7, #28]
 800f80a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f80e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	3308      	adds	r3, #8
 800f818:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f81c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f81e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f820:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f822:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f824:	e841 2300 	strex	r3, r2, [r1]
 800f828:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d1e3      	bne.n	800f7f8 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	4a16      	ldr	r2, [pc, #88]	@ (800f88c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800f834:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	e853 3f00 	ldrex	r3, [r3]
 800f842:	60bb      	str	r3, [r7, #8]
   return(result);
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	f043 0320 	orr.w	r3, r3, #32
 800f84a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	461a      	mov	r2, r3
 800f854:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f858:	61bb      	str	r3, [r7, #24]
 800f85a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f85c:	6979      	ldr	r1, [r7, #20]
 800f85e:	69ba      	ldr	r2, [r7, #24]
 800f860:	e841 2300 	strex	r3, r2, [r1]
 800f864:	613b      	str	r3, [r7, #16]
   return(result);
 800f866:	693b      	ldr	r3, [r7, #16]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d1e4      	bne.n	800f836 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f86c:	e007      	b.n	800f87e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	699a      	ldr	r2, [r3, #24]
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	f042 0208 	orr.w	r2, r2, #8
 800f87c:	619a      	str	r2, [r3, #24]
}
 800f87e:	bf00      	nop
 800f880:	37b0      	adds	r7, #176	@ 0xb0
 800f882:	46bd      	mov	sp, r7
 800f884:	bd80      	pop	{r7, pc}
 800f886:	bf00      	nop
 800f888:	40008000 	.word	0x40008000
 800f88c:	0800f1bd 	.word	0x0800f1bd

0800f890 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b0ae      	sub	sp, #184	@ 0xb8
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f89e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	69db      	ldr	r3, [r3, #28]
 800f8a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	689b      	ldr	r3, [r3, #8]
 800f8bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f8c6:	2b22      	cmp	r3, #34	@ 0x22
 800f8c8:	f040 8187 	bne.w	800fbda <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f8d2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800f8d6:	e12a      	b.n	800fb2e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8de:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800f8ea:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800f8ee:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800f8f2:	4013      	ands	r3, r2
 800f8f4:	b29a      	uxth	r2, r3
 800f8f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f8fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f900:	1c9a      	adds	r2, r3, #2
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f90c:	b29b      	uxth	r3, r3
 800f90e:	3b01      	subs	r3, #1
 800f910:	b29a      	uxth	r2, r3
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	69db      	ldr	r3, [r3, #28]
 800f91e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800f922:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f926:	f003 0307 	and.w	r3, r3, #7
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d053      	beq.n	800f9d6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f92e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f932:	f003 0301 	and.w	r3, r3, #1
 800f936:	2b00      	cmp	r3, #0
 800f938:	d011      	beq.n	800f95e <UART_RxISR_16BIT_FIFOEN+0xce>
 800f93a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f93e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f942:	2b00      	cmp	r3, #0
 800f944:	d00b      	beq.n	800f95e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	2201      	movs	r2, #1
 800f94c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f954:	f043 0201 	orr.w	r2, r3, #1
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f95e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f962:	f003 0302 	and.w	r3, r3, #2
 800f966:	2b00      	cmp	r3, #0
 800f968:	d011      	beq.n	800f98e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800f96a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f96e:	f003 0301 	and.w	r3, r3, #1
 800f972:	2b00      	cmp	r3, #0
 800f974:	d00b      	beq.n	800f98e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	2202      	movs	r2, #2
 800f97c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f984:	f043 0204 	orr.w	r2, r3, #4
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f98e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f992:	f003 0304 	and.w	r3, r3, #4
 800f996:	2b00      	cmp	r3, #0
 800f998:	d011      	beq.n	800f9be <UART_RxISR_16BIT_FIFOEN+0x12e>
 800f99a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f99e:	f003 0301 	and.w	r3, r3, #1
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d00b      	beq.n	800f9be <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	2204      	movs	r2, #4
 800f9ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9b4:	f043 0202 	orr.w	r2, r3, #2
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d006      	beq.n	800f9d6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f9c8:	6878      	ldr	r0, [r7, #4]
 800f9ca:	f7fe f9b9 	bl	800dd40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f9dc:	b29b      	uxth	r3, r3
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	f040 80a5 	bne.w	800fb2e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f9ec:	e853 3f00 	ldrex	r3, [r3]
 800f9f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f9f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f9f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f9f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	461a      	mov	r2, r3
 800fa02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fa06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800fa0a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fa0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fa12:	e841 2300 	strex	r3, r2, [r1]
 800fa16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fa18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d1e2      	bne.n	800f9e4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	3308      	adds	r3, #8
 800fa24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa28:	e853 3f00 	ldrex	r3, [r3]
 800fa2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fa2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fa34:	f023 0301 	bic.w	r3, r3, #1
 800fa38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	3308      	adds	r3, #8
 800fa42:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800fa46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fa48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fa4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fa4e:	e841 2300 	strex	r3, r2, [r1]
 800fa52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fa54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d1e1      	bne.n	800fa1e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	2220      	movs	r2, #32
 800fa5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	2200      	movs	r2, #0
 800fa66:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	4a60      	ldr	r2, [pc, #384]	@ (800fbf4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d021      	beq.n	800fabc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	685b      	ldr	r3, [r3, #4]
 800fa7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d01a      	beq.n	800fabc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa8e:	e853 3f00 	ldrex	r3, [r3]
 800fa92:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fa94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fa9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	461a      	mov	r2, r3
 800faa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800faa8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800faaa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800faae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fab0:	e841 2300 	strex	r3, r2, [r1]
 800fab4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fab6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d1e4      	bne.n	800fa86 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fac0:	2b01      	cmp	r3, #1
 800fac2:	d130      	bne.n	800fb26 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2200      	movs	r2, #0
 800fac8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fad2:	e853 3f00 	ldrex	r3, [r3]
 800fad6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fada:	f023 0310 	bic.w	r3, r3, #16
 800fade:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	461a      	mov	r2, r3
 800fae8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800faec:	647b      	str	r3, [r7, #68]	@ 0x44
 800faee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800faf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800faf4:	e841 2300 	strex	r3, r2, [r1]
 800faf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fafa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d1e4      	bne.n	800faca <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	69db      	ldr	r3, [r3, #28]
 800fb06:	f003 0310 	and.w	r3, r3, #16
 800fb0a:	2b10      	cmp	r3, #16
 800fb0c:	d103      	bne.n	800fb16 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	2210      	movs	r2, #16
 800fb14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fb1c:	4619      	mov	r1, r3
 800fb1e:	6878      	ldr	r0, [r7, #4]
 800fb20:	f7fe f918 	bl	800dd54 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800fb24:	e00e      	b.n	800fb44 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800fb26:	6878      	ldr	r0, [r7, #4]
 800fb28:	f007 fc9a 	bl	8017460 <HAL_UART_RxCpltCallback>
        break;
 800fb2c:	e00a      	b.n	800fb44 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fb2e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d006      	beq.n	800fb44 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800fb36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fb3a:	f003 0320 	and.w	r3, r3, #32
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	f47f aeca 	bne.w	800f8d8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb4a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fb4e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d049      	beq.n	800fbea <UART_RxISR_16BIT_FIFOEN+0x35a>
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fb5c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800fb60:	429a      	cmp	r2, r3
 800fb62:	d242      	bcs.n	800fbea <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	3308      	adds	r3, #8
 800fb6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb6e:	e853 3f00 	ldrex	r3, [r3]
 800fb72:	623b      	str	r3, [r7, #32]
   return(result);
 800fb74:	6a3b      	ldr	r3, [r7, #32]
 800fb76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fb7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	3308      	adds	r3, #8
 800fb84:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800fb88:	633a      	str	r2, [r7, #48]	@ 0x30
 800fb8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb90:	e841 2300 	strex	r3, r2, [r1]
 800fb94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d1e3      	bne.n	800fb64 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	4a16      	ldr	r2, [pc, #88]	@ (800fbf8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800fba0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	e853 3f00 	ldrex	r3, [r3]
 800fbae:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	f043 0320 	orr.w	r3, r3, #32
 800fbb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fbc4:	61fb      	str	r3, [r7, #28]
 800fbc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc8:	69b9      	ldr	r1, [r7, #24]
 800fbca:	69fa      	ldr	r2, [r7, #28]
 800fbcc:	e841 2300 	strex	r3, r2, [r1]
 800fbd0:	617b      	str	r3, [r7, #20]
   return(result);
 800fbd2:	697b      	ldr	r3, [r7, #20]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d1e4      	bne.n	800fba2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fbd8:	e007      	b.n	800fbea <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	699a      	ldr	r2, [r3, #24]
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f042 0208 	orr.w	r2, r2, #8
 800fbe8:	619a      	str	r2, [r3, #24]
}
 800fbea:	bf00      	nop
 800fbec:	37b8      	adds	r7, #184	@ 0xb8
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}
 800fbf2:	bf00      	nop
 800fbf4:	40008000 	.word	0x40008000
 800fbf8:	0800f375 	.word	0x0800f375

0800fbfc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	b083      	sub	sp, #12
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fc04:	bf00      	nop
 800fc06:	370c      	adds	r7, #12
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0e:	4770      	bx	lr

0800fc10 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fc10:	b480      	push	{r7}
 800fc12:	b083      	sub	sp, #12
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fc18:	bf00      	nop
 800fc1a:	370c      	adds	r7, #12
 800fc1c:	46bd      	mov	sp, r7
 800fc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc22:	4770      	bx	lr

0800fc24 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fc24:	b480      	push	{r7}
 800fc26:	b083      	sub	sp, #12
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fc2c:	bf00      	nop
 800fc2e:	370c      	adds	r7, #12
 800fc30:	46bd      	mov	sp, r7
 800fc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc36:	4770      	bx	lr

0800fc38 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fc38:	b480      	push	{r7}
 800fc3a:	b085      	sub	sp, #20
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fc46:	2b01      	cmp	r3, #1
 800fc48:	d101      	bne.n	800fc4e <HAL_UARTEx_DisableFifoMode+0x16>
 800fc4a:	2302      	movs	r3, #2
 800fc4c:	e027      	b.n	800fc9e <HAL_UARTEx_DisableFifoMode+0x66>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2201      	movs	r2, #1
 800fc52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2224      	movs	r2, #36	@ 0x24
 800fc5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	681a      	ldr	r2, [r3, #0]
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	f022 0201 	bic.w	r2, r2, #1
 800fc74:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fc7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	2200      	movs	r2, #0
 800fc82:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	2220      	movs	r2, #32
 800fc90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2200      	movs	r2, #0
 800fc98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fc9c:	2300      	movs	r3, #0
}
 800fc9e:	4618      	mov	r0, r3
 800fca0:	3714      	adds	r7, #20
 800fca2:	46bd      	mov	sp, r7
 800fca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca8:	4770      	bx	lr

0800fcaa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fcaa:	b580      	push	{r7, lr}
 800fcac:	b084      	sub	sp, #16
 800fcae:	af00      	add	r7, sp, #0
 800fcb0:	6078      	str	r0, [r7, #4]
 800fcb2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fcba:	2b01      	cmp	r3, #1
 800fcbc:	d101      	bne.n	800fcc2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fcbe:	2302      	movs	r3, #2
 800fcc0:	e02d      	b.n	800fd1e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2201      	movs	r2, #1
 800fcc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2224      	movs	r2, #36	@ 0x24
 800fcce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	681a      	ldr	r2, [r3, #0]
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	f022 0201 	bic.w	r2, r2, #1
 800fce8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	689b      	ldr	r3, [r3, #8]
 800fcf0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	683a      	ldr	r2, [r7, #0]
 800fcfa:	430a      	orrs	r2, r1
 800fcfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fcfe:	6878      	ldr	r0, [r7, #4]
 800fd00:	f000 f850 	bl	800fda4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	68fa      	ldr	r2, [r7, #12]
 800fd0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	2220      	movs	r2, #32
 800fd10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	2200      	movs	r2, #0
 800fd18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd1c:	2300      	movs	r3, #0
}
 800fd1e:	4618      	mov	r0, r3
 800fd20:	3710      	adds	r7, #16
 800fd22:	46bd      	mov	sp, r7
 800fd24:	bd80      	pop	{r7, pc}

0800fd26 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fd26:	b580      	push	{r7, lr}
 800fd28:	b084      	sub	sp, #16
 800fd2a:	af00      	add	r7, sp, #0
 800fd2c:	6078      	str	r0, [r7, #4]
 800fd2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd36:	2b01      	cmp	r3, #1
 800fd38:	d101      	bne.n	800fd3e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fd3a:	2302      	movs	r3, #2
 800fd3c:	e02d      	b.n	800fd9a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	2201      	movs	r2, #1
 800fd42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	2224      	movs	r2, #36	@ 0x24
 800fd4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	681a      	ldr	r2, [r3, #0]
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	f022 0201 	bic.w	r2, r2, #1
 800fd64:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	689b      	ldr	r3, [r3, #8]
 800fd6c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	683a      	ldr	r2, [r7, #0]
 800fd76:	430a      	orrs	r2, r1
 800fd78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fd7a:	6878      	ldr	r0, [r7, #4]
 800fd7c:	f000 f812 	bl	800fda4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	68fa      	ldr	r2, [r7, #12]
 800fd86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	2220      	movs	r2, #32
 800fd8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2200      	movs	r2, #0
 800fd94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd98:	2300      	movs	r3, #0
}
 800fd9a:	4618      	mov	r0, r3
 800fd9c:	3710      	adds	r7, #16
 800fd9e:	46bd      	mov	sp, r7
 800fda0:	bd80      	pop	{r7, pc}
	...

0800fda4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b085      	sub	sp, #20
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d108      	bne.n	800fdc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2201      	movs	r2, #1
 800fdc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fdc4:	e031      	b.n	800fe2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fdc6:	2308      	movs	r3, #8
 800fdc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fdca:	2308      	movs	r3, #8
 800fdcc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	689b      	ldr	r3, [r3, #8]
 800fdd4:	0e5b      	lsrs	r3, r3, #25
 800fdd6:	b2db      	uxtb	r3, r3
 800fdd8:	f003 0307 	and.w	r3, r3, #7
 800fddc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	689b      	ldr	r3, [r3, #8]
 800fde4:	0f5b      	lsrs	r3, r3, #29
 800fde6:	b2db      	uxtb	r3, r3
 800fde8:	f003 0307 	and.w	r3, r3, #7
 800fdec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fdee:	7bbb      	ldrb	r3, [r7, #14]
 800fdf0:	7b3a      	ldrb	r2, [r7, #12]
 800fdf2:	4911      	ldr	r1, [pc, #68]	@ (800fe38 <UARTEx_SetNbDataToProcess+0x94>)
 800fdf4:	5c8a      	ldrb	r2, [r1, r2]
 800fdf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fdfa:	7b3a      	ldrb	r2, [r7, #12]
 800fdfc:	490f      	ldr	r1, [pc, #60]	@ (800fe3c <UARTEx_SetNbDataToProcess+0x98>)
 800fdfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fe00:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe04:	b29a      	uxth	r2, r3
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fe0c:	7bfb      	ldrb	r3, [r7, #15]
 800fe0e:	7b7a      	ldrb	r2, [r7, #13]
 800fe10:	4909      	ldr	r1, [pc, #36]	@ (800fe38 <UARTEx_SetNbDataToProcess+0x94>)
 800fe12:	5c8a      	ldrb	r2, [r1, r2]
 800fe14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fe18:	7b7a      	ldrb	r2, [r7, #13]
 800fe1a:	4908      	ldr	r1, [pc, #32]	@ (800fe3c <UARTEx_SetNbDataToProcess+0x98>)
 800fe1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fe1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe22:	b29a      	uxth	r2, r3
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fe2a:	bf00      	nop
 800fe2c:	3714      	adds	r7, #20
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop
 800fe38:	0801eb50 	.word	0x0801eb50
 800fe3c:	0801eb58 	.word	0x0801eb58

0800fe40 <LL_DMA_ConfigTransfer>:
{
 800fe40:	b480      	push	{r7}
 800fe42:	b087      	sub	sp, #28
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	60f8      	str	r0, [r7, #12]
 800fe48:	60b9      	str	r1, [r7, #8]
 800fe4a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 800fe50:	4a0e      	ldr	r2, [pc, #56]	@ (800fe8c <LL_DMA_ConfigTransfer+0x4c>)
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	4413      	add	r3, r2
 800fe56:	781b      	ldrb	r3, [r3, #0]
 800fe58:	461a      	mov	r2, r3
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	4413      	add	r3, r2
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800fe64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe68:	4908      	ldr	r1, [pc, #32]	@ (800fe8c <LL_DMA_ConfigTransfer+0x4c>)
 800fe6a:	68ba      	ldr	r2, [r7, #8]
 800fe6c:	440a      	add	r2, r1
 800fe6e:	7812      	ldrb	r2, [r2, #0]
 800fe70:	4611      	mov	r1, r2
 800fe72:	697a      	ldr	r2, [r7, #20]
 800fe74:	440a      	add	r2, r1
 800fe76:	4611      	mov	r1, r2
 800fe78:	687a      	ldr	r2, [r7, #4]
 800fe7a:	4313      	orrs	r3, r2
 800fe7c:	600b      	str	r3, [r1, #0]
}
 800fe7e:	bf00      	nop
 800fe80:	371c      	adds	r7, #28
 800fe82:	46bd      	mov	sp, r7
 800fe84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe88:	4770      	bx	lr
 800fe8a:	bf00      	nop
 800fe8c:	0801eb60 	.word	0x0801eb60

0800fe90 <LL_DMA_SetDataLength>:
{
 800fe90:	b480      	push	{r7}
 800fe92:	b087      	sub	sp, #28
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	60f8      	str	r0, [r7, #12]
 800fe98:	60b9      	str	r1, [r7, #8]
 800fe9a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800fea0:	4a0d      	ldr	r2, [pc, #52]	@ (800fed8 <LL_DMA_SetDataLength+0x48>)
 800fea2:	68bb      	ldr	r3, [r7, #8]
 800fea4:	4413      	add	r3, r2
 800fea6:	781b      	ldrb	r3, [r3, #0]
 800fea8:	461a      	mov	r2, r3
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	4413      	add	r3, r2
 800feae:	685b      	ldr	r3, [r3, #4]
 800feb0:	0c1b      	lsrs	r3, r3, #16
 800feb2:	041b      	lsls	r3, r3, #16
 800feb4:	4908      	ldr	r1, [pc, #32]	@ (800fed8 <LL_DMA_SetDataLength+0x48>)
 800feb6:	68ba      	ldr	r2, [r7, #8]
 800feb8:	440a      	add	r2, r1
 800feba:	7812      	ldrb	r2, [r2, #0]
 800febc:	4611      	mov	r1, r2
 800febe:	697a      	ldr	r2, [r7, #20]
 800fec0:	440a      	add	r2, r1
 800fec2:	4611      	mov	r1, r2
 800fec4:	687a      	ldr	r2, [r7, #4]
 800fec6:	4313      	orrs	r3, r2
 800fec8:	604b      	str	r3, [r1, #4]
}
 800feca:	bf00      	nop
 800fecc:	371c      	adds	r7, #28
 800fece:	46bd      	mov	sp, r7
 800fed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed4:	4770      	bx	lr
 800fed6:	bf00      	nop
 800fed8:	0801eb60 	.word	0x0801eb60

0800fedc <LL_DMA_SetMemoryAddress>:
{
 800fedc:	b480      	push	{r7}
 800fede:	b087      	sub	sp, #28
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	60f8      	str	r0, [r7, #12]
 800fee4:	60b9      	str	r1, [r7, #8]
 800fee6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 800feec:	4a07      	ldr	r2, [pc, #28]	@ (800ff0c <LL_DMA_SetMemoryAddress+0x30>)
 800feee:	68bb      	ldr	r3, [r7, #8]
 800fef0:	4413      	add	r3, r2
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	461a      	mov	r2, r3
 800fef6:	697b      	ldr	r3, [r7, #20]
 800fef8:	4413      	add	r3, r2
 800fefa:	461a      	mov	r2, r3
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	60d3      	str	r3, [r2, #12]
}
 800ff00:	bf00      	nop
 800ff02:	371c      	adds	r7, #28
 800ff04:	46bd      	mov	sp, r7
 800ff06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0a:	4770      	bx	lr
 800ff0c:	0801eb60 	.word	0x0801eb60

0800ff10 <LL_DMA_SetPeriphAddress>:
{
 800ff10:	b480      	push	{r7}
 800ff12:	b087      	sub	sp, #28
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	60f8      	str	r0, [r7, #12]
 800ff18:	60b9      	str	r1, [r7, #8]
 800ff1a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800ff20:	4a07      	ldr	r2, [pc, #28]	@ (800ff40 <LL_DMA_SetPeriphAddress+0x30>)
 800ff22:	68bb      	ldr	r3, [r7, #8]
 800ff24:	4413      	add	r3, r2
 800ff26:	781b      	ldrb	r3, [r3, #0]
 800ff28:	461a      	mov	r2, r3
 800ff2a:	697b      	ldr	r3, [r7, #20]
 800ff2c:	4413      	add	r3, r2
 800ff2e:	461a      	mov	r2, r3
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	6093      	str	r3, [r2, #8]
}
 800ff34:	bf00      	nop
 800ff36:	371c      	adds	r7, #28
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3e:	4770      	bx	lr
 800ff40:	0801eb60 	.word	0x0801eb60

0800ff44 <LL_DMA_SetPeriphRequest>:
{
 800ff44:	b480      	push	{r7}
 800ff46:	b087      	sub	sp, #28
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	60f8      	str	r0, [r7, #12]
 800ff4c:	60b9      	str	r1, [r7, #8]
 800ff4e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	0a9b      	lsrs	r3, r3, #10
 800ff54:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800ff58:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 800ff5c:	00db      	lsls	r3, r3, #3
 800ff5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800ff60:	68ba      	ldr	r2, [r7, #8]
 800ff62:	697b      	ldr	r3, [r7, #20]
 800ff64:	4413      	add	r3, r2
 800ff66:	009b      	lsls	r3, r3, #2
 800ff68:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ff6c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800ff76:	68ba      	ldr	r2, [r7, #8]
 800ff78:	697b      	ldr	r3, [r7, #20]
 800ff7a:	4413      	add	r3, r2
 800ff7c:	009b      	lsls	r3, r3, #2
 800ff7e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ff82:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800ff86:	687a      	ldr	r2, [r7, #4]
 800ff88:	430a      	orrs	r2, r1
 800ff8a:	601a      	str	r2, [r3, #0]
}
 800ff8c:	bf00      	nop
 800ff8e:	371c      	adds	r7, #28
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr

0800ff98 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b084      	sub	sp, #16
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800ffac:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800ffb2:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800ffb8:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800ffbe:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800ffc4:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800ffca:	4313      	orrs	r3, r2
 800ffcc:	461a      	mov	r2, r3
 800ffce:	68b9      	ldr	r1, [r7, #8]
 800ffd0:	68f8      	ldr	r0, [r7, #12]
 800ffd2:	f7ff ff35 	bl	800fe40 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	685b      	ldr	r3, [r3, #4]
 800ffda:	461a      	mov	r2, r3
 800ffdc:	68b9      	ldr	r1, [r7, #8]
 800ffde:	68f8      	ldr	r0, [r7, #12]
 800ffe0:	f7ff ff7c 	bl	800fedc <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	68b9      	ldr	r1, [r7, #8]
 800ffec:	68f8      	ldr	r0, [r7, #12]
 800ffee:	f7ff ff8f 	bl	800ff10 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6a1b      	ldr	r3, [r3, #32]
 800fff6:	461a      	mov	r2, r3
 800fff8:	68b9      	ldr	r1, [r7, #8]
 800fffa:	68f8      	ldr	r0, [r7, #12]
 800fffc:	f7ff ff48 	bl	800fe90 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010004:	461a      	mov	r2, r3
 8010006:	68b9      	ldr	r1, [r7, #8]
 8010008:	68f8      	ldr	r0, [r7, #12]
 801000a:	f7ff ff9b 	bl	800ff44 <LL_DMA_SetPeriphRequest>

  return (uint32_t)SUCCESS;
 801000e:	2300      	movs	r3, #0
}
 8010010:	4618      	mov	r0, r3
 8010012:	3710      	adds	r7, #16
 8010014:	46bd      	mov	sp, r7
 8010016:	bd80      	pop	{r7, pc}

08010018 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8010018:	b480      	push	{r7}
 801001a:	b083      	sub	sp, #12
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = (uint32_t)0x00000000U;
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	2200      	movs	r2, #0
 8010024:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = (uint32_t)0x00000000U;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	2200      	movs	r2, #0
 801002a:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	2200      	movs	r2, #0
 8010030:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	2200      	movs	r2, #0
 8010036:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	2200      	movs	r2, #0
 801003c:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	2200      	movs	r2, #0
 8010042:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	2200      	movs	r2, #0
 8010048:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	2200      	movs	r2, #0
 801004e:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = (uint32_t)0x00000000U;
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	2200      	movs	r2, #0
 8010054:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	2200      	movs	r2, #0
 801005a:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	2200      	movs	r2, #0
 8010060:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8010062:	bf00      	nop
 8010064:	370c      	adds	r7, #12
 8010066:	46bd      	mov	sp, r7
 8010068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006c:	4770      	bx	lr

0801006e <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 801006e:	b480      	push	{r7}
 8010070:	b08b      	sub	sp, #44	@ 0x2c
 8010072:	af00      	add	r7, sp, #0
 8010074:	60f8      	str	r0, [r7, #12]
 8010076:	60b9      	str	r1, [r7, #8]
 8010078:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	681a      	ldr	r2, [r3, #0]
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	fa93 f3a3 	rbit	r3, r3
 8010088:	613b      	str	r3, [r7, #16]
  return result;
 801008a:	693b      	ldr	r3, [r7, #16]
 801008c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801008e:	69bb      	ldr	r3, [r7, #24]
 8010090:	2b00      	cmp	r3, #0
 8010092:	d101      	bne.n	8010098 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8010094:	2320      	movs	r3, #32
 8010096:	e003      	b.n	80100a0 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8010098:	69bb      	ldr	r3, [r7, #24]
 801009a:	fab3 f383 	clz	r3, r3
 801009e:	b2db      	uxtb	r3, r3
 80100a0:	005b      	lsls	r3, r3, #1
 80100a2:	2103      	movs	r1, #3
 80100a4:	fa01 f303 	lsl.w	r3, r1, r3
 80100a8:	43db      	mvns	r3, r3
 80100aa:	401a      	ands	r2, r3
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80100b0:	6a3b      	ldr	r3, [r7, #32]
 80100b2:	fa93 f3a3 	rbit	r3, r3
 80100b6:	61fb      	str	r3, [r7, #28]
  return result;
 80100b8:	69fb      	ldr	r3, [r7, #28]
 80100ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80100bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d101      	bne.n	80100c6 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80100c2:	2320      	movs	r3, #32
 80100c4:	e003      	b.n	80100ce <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80100c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c8:	fab3 f383 	clz	r3, r3
 80100cc:	b2db      	uxtb	r3, r3
 80100ce:	005b      	lsls	r3, r3, #1
 80100d0:	6879      	ldr	r1, [r7, #4]
 80100d2:	fa01 f303 	lsl.w	r3, r1, r3
 80100d6:	431a      	orrs	r2, r3
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	601a      	str	r2, [r3, #0]
}
 80100dc:	bf00      	nop
 80100de:	372c      	adds	r7, #44	@ 0x2c
 80100e0:	46bd      	mov	sp, r7
 80100e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e6:	4770      	bx	lr

080100e8 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80100e8:	b480      	push	{r7}
 80100ea:	b085      	sub	sp, #20
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	60f8      	str	r0, [r7, #12]
 80100f0:	60b9      	str	r1, [r7, #8]
 80100f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	685a      	ldr	r2, [r3, #4]
 80100f8:	68bb      	ldr	r3, [r7, #8]
 80100fa:	43db      	mvns	r3, r3
 80100fc:	401a      	ands	r2, r3
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	6879      	ldr	r1, [r7, #4]
 8010102:	fb01 f303 	mul.w	r3, r1, r3
 8010106:	431a      	orrs	r2, r3
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	605a      	str	r2, [r3, #4]
}
 801010c:	bf00      	nop
 801010e:	3714      	adds	r7, #20
 8010110:	46bd      	mov	sp, r7
 8010112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010116:	4770      	bx	lr

08010118 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8010118:	b480      	push	{r7}
 801011a:	b08b      	sub	sp, #44	@ 0x2c
 801011c:	af00      	add	r7, sp, #0
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	689a      	ldr	r2, [r3, #8]
 8010128:	68bb      	ldr	r3, [r7, #8]
 801012a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801012c:	697b      	ldr	r3, [r7, #20]
 801012e:	fa93 f3a3 	rbit	r3, r3
 8010132:	613b      	str	r3, [r7, #16]
  return result;
 8010134:	693b      	ldr	r3, [r7, #16]
 8010136:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010138:	69bb      	ldr	r3, [r7, #24]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d101      	bne.n	8010142 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 801013e:	2320      	movs	r3, #32
 8010140:	e003      	b.n	801014a <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8010142:	69bb      	ldr	r3, [r7, #24]
 8010144:	fab3 f383 	clz	r3, r3
 8010148:	b2db      	uxtb	r3, r3
 801014a:	005b      	lsls	r3, r3, #1
 801014c:	2103      	movs	r1, #3
 801014e:	fa01 f303 	lsl.w	r3, r1, r3
 8010152:	43db      	mvns	r3, r3
 8010154:	401a      	ands	r2, r3
 8010156:	68bb      	ldr	r3, [r7, #8]
 8010158:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801015a:	6a3b      	ldr	r3, [r7, #32]
 801015c:	fa93 f3a3 	rbit	r3, r3
 8010160:	61fb      	str	r3, [r7, #28]
  return result;
 8010162:	69fb      	ldr	r3, [r7, #28]
 8010164:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8010166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010168:	2b00      	cmp	r3, #0
 801016a:	d101      	bne.n	8010170 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 801016c:	2320      	movs	r3, #32
 801016e:	e003      	b.n	8010178 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8010170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010172:	fab3 f383 	clz	r3, r3
 8010176:	b2db      	uxtb	r3, r3
 8010178:	005b      	lsls	r3, r3, #1
 801017a:	6879      	ldr	r1, [r7, #4]
 801017c:	fa01 f303 	lsl.w	r3, r1, r3
 8010180:	431a      	orrs	r2, r3
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8010186:	bf00      	nop
 8010188:	372c      	adds	r7, #44	@ 0x2c
 801018a:	46bd      	mov	sp, r7
 801018c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010190:	4770      	bx	lr

08010192 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8010192:	b480      	push	{r7}
 8010194:	b08b      	sub	sp, #44	@ 0x2c
 8010196:	af00      	add	r7, sp, #0
 8010198:	60f8      	str	r0, [r7, #12]
 801019a:	60b9      	str	r1, [r7, #8]
 801019c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	68da      	ldr	r2, [r3, #12]
 80101a2:	68bb      	ldr	r3, [r7, #8]
 80101a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80101a6:	697b      	ldr	r3, [r7, #20]
 80101a8:	fa93 f3a3 	rbit	r3, r3
 80101ac:	613b      	str	r3, [r7, #16]
  return result;
 80101ae:	693b      	ldr	r3, [r7, #16]
 80101b0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80101b2:	69bb      	ldr	r3, [r7, #24]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d101      	bne.n	80101bc <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80101b8:	2320      	movs	r3, #32
 80101ba:	e003      	b.n	80101c4 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80101bc:	69bb      	ldr	r3, [r7, #24]
 80101be:	fab3 f383 	clz	r3, r3
 80101c2:	b2db      	uxtb	r3, r3
 80101c4:	005b      	lsls	r3, r3, #1
 80101c6:	2103      	movs	r1, #3
 80101c8:	fa01 f303 	lsl.w	r3, r1, r3
 80101cc:	43db      	mvns	r3, r3
 80101ce:	401a      	ands	r2, r3
 80101d0:	68bb      	ldr	r3, [r7, #8]
 80101d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80101d4:	6a3b      	ldr	r3, [r7, #32]
 80101d6:	fa93 f3a3 	rbit	r3, r3
 80101da:	61fb      	str	r3, [r7, #28]
  return result;
 80101dc:	69fb      	ldr	r3, [r7, #28]
 80101de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80101e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d101      	bne.n	80101ea <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80101e6:	2320      	movs	r3, #32
 80101e8:	e003      	b.n	80101f2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80101ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101ec:	fab3 f383 	clz	r3, r3
 80101f0:	b2db      	uxtb	r3, r3
 80101f2:	005b      	lsls	r3, r3, #1
 80101f4:	6879      	ldr	r1, [r7, #4]
 80101f6:	fa01 f303 	lsl.w	r3, r1, r3
 80101fa:	431a      	orrs	r2, r3
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	60da      	str	r2, [r3, #12]
}
 8010200:	bf00      	nop
 8010202:	372c      	adds	r7, #44	@ 0x2c
 8010204:	46bd      	mov	sp, r7
 8010206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020a:	4770      	bx	lr

0801020c <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 801020c:	b480      	push	{r7}
 801020e:	b08b      	sub	sp, #44	@ 0x2c
 8010210:	af00      	add	r7, sp, #0
 8010212:	60f8      	str	r0, [r7, #12]
 8010214:	60b9      	str	r1, [r7, #8]
 8010216:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	6a1a      	ldr	r2, [r3, #32]
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	fa93 f3a3 	rbit	r3, r3
 8010226:	613b      	str	r3, [r7, #16]
  return result;
 8010228:	693b      	ldr	r3, [r7, #16]
 801022a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801022c:	69bb      	ldr	r3, [r7, #24]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d101      	bne.n	8010236 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8010232:	2320      	movs	r3, #32
 8010234:	e003      	b.n	801023e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8010236:	69bb      	ldr	r3, [r7, #24]
 8010238:	fab3 f383 	clz	r3, r3
 801023c:	b2db      	uxtb	r3, r3
 801023e:	009b      	lsls	r3, r3, #2
 8010240:	210f      	movs	r1, #15
 8010242:	fa01 f303 	lsl.w	r3, r1, r3
 8010246:	43db      	mvns	r3, r3
 8010248:	401a      	ands	r2, r3
 801024a:	68bb      	ldr	r3, [r7, #8]
 801024c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801024e:	6a3b      	ldr	r3, [r7, #32]
 8010250:	fa93 f3a3 	rbit	r3, r3
 8010254:	61fb      	str	r3, [r7, #28]
  return result;
 8010256:	69fb      	ldr	r3, [r7, #28]
 8010258:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801025a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801025c:	2b00      	cmp	r3, #0
 801025e:	d101      	bne.n	8010264 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8010260:	2320      	movs	r3, #32
 8010262:	e003      	b.n	801026c <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8010264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010266:	fab3 f383 	clz	r3, r3
 801026a:	b2db      	uxtb	r3, r3
 801026c:	009b      	lsls	r3, r3, #2
 801026e:	6879      	ldr	r1, [r7, #4]
 8010270:	fa01 f303 	lsl.w	r3, r1, r3
 8010274:	431a      	orrs	r2, r3
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 801027a:	bf00      	nop
 801027c:	372c      	adds	r7, #44	@ 0x2c
 801027e:	46bd      	mov	sp, r7
 8010280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010284:	4770      	bx	lr

08010286 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8010286:	b480      	push	{r7}
 8010288:	b08b      	sub	sp, #44	@ 0x2c
 801028a:	af00      	add	r7, sp, #0
 801028c:	60f8      	str	r0, [r7, #12]
 801028e:	60b9      	str	r1, [r7, #8]
 8010290:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010296:	68bb      	ldr	r3, [r7, #8]
 8010298:	0a1b      	lsrs	r3, r3, #8
 801029a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801029c:	697b      	ldr	r3, [r7, #20]
 801029e:	fa93 f3a3 	rbit	r3, r3
 80102a2:	613b      	str	r3, [r7, #16]
  return result;
 80102a4:	693b      	ldr	r3, [r7, #16]
 80102a6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80102a8:	69bb      	ldr	r3, [r7, #24]
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d101      	bne.n	80102b2 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80102ae:	2320      	movs	r3, #32
 80102b0:	e003      	b.n	80102ba <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80102b2:	69bb      	ldr	r3, [r7, #24]
 80102b4:	fab3 f383 	clz	r3, r3
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	009b      	lsls	r3, r3, #2
 80102bc:	210f      	movs	r1, #15
 80102be:	fa01 f303 	lsl.w	r3, r1, r3
 80102c2:	43db      	mvns	r3, r3
 80102c4:	401a      	ands	r2, r3
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	0a1b      	lsrs	r3, r3, #8
 80102ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102cc:	6a3b      	ldr	r3, [r7, #32]
 80102ce:	fa93 f3a3 	rbit	r3, r3
 80102d2:	61fb      	str	r3, [r7, #28]
  return result;
 80102d4:	69fb      	ldr	r3, [r7, #28]
 80102d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80102d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d101      	bne.n	80102e2 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80102de:	2320      	movs	r3, #32
 80102e0:	e003      	b.n	80102ea <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80102e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102e4:	fab3 f383 	clz	r3, r3
 80102e8:	b2db      	uxtb	r3, r3
 80102ea:	009b      	lsls	r3, r3, #2
 80102ec:	6879      	ldr	r1, [r7, #4]
 80102ee:	fa01 f303 	lsl.w	r3, r1, r3
 80102f2:	431a      	orrs	r2, r3
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80102f8:	bf00      	nop
 80102fa:	372c      	adds	r7, #44	@ 0x2c
 80102fc:	46bd      	mov	sp, r7
 80102fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010302:	4770      	bx	lr

08010304 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b088      	sub	sp, #32
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 801030e:	683b      	ldr	r3, [r7, #0]
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010314:	693b      	ldr	r3, [r7, #16]
 8010316:	fa93 f3a3 	rbit	r3, r3
 801031a:	60fb      	str	r3, [r7, #12]
  return result;
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d101      	bne.n	801032a <LL_GPIO_Init+0x26>
    return 32U;
 8010326:	2320      	movs	r3, #32
 8010328:	e003      	b.n	8010332 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 801032a:	697b      	ldr	r3, [r7, #20]
 801032c:	fab3 f383 	clz	r3, r3
 8010330:	b2db      	uxtb	r3, r3
 8010332:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8010334:	e048      	b.n	80103c8 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	681a      	ldr	r2, [r3, #0]
 801033a:	2101      	movs	r1, #1
 801033c:	69fb      	ldr	r3, [r7, #28]
 801033e:	fa01 f303 	lsl.w	r3, r1, r3
 8010342:	4013      	ands	r3, r2
 8010344:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8010346:	69bb      	ldr	r3, [r7, #24]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d03a      	beq.n	80103c2 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	685b      	ldr	r3, [r3, #4]
 8010350:	2b01      	cmp	r3, #1
 8010352:	d003      	beq.n	801035c <LL_GPIO_Init+0x58>
 8010354:	683b      	ldr	r3, [r7, #0]
 8010356:	685b      	ldr	r3, [r3, #4]
 8010358:	2b02      	cmp	r3, #2
 801035a:	d10e      	bne.n	801037a <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	689b      	ldr	r3, [r3, #8]
 8010360:	461a      	mov	r2, r3
 8010362:	69b9      	ldr	r1, [r7, #24]
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	f7ff fed7 	bl	8010118 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 801036a:	683b      	ldr	r3, [r7, #0]
 801036c:	6819      	ldr	r1, [r3, #0]
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	68db      	ldr	r3, [r3, #12]
 8010372:	461a      	mov	r2, r3
 8010374:	6878      	ldr	r0, [r7, #4]
 8010376:	f7ff feb7 	bl	80100e8 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 801037a:	683b      	ldr	r3, [r7, #0]
 801037c:	691b      	ldr	r3, [r3, #16]
 801037e:	461a      	mov	r2, r3
 8010380:	69b9      	ldr	r1, [r7, #24]
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f7ff ff05 	bl	8010192 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	685b      	ldr	r3, [r3, #4]
 801038c:	2b02      	cmp	r3, #2
 801038e:	d111      	bne.n	80103b4 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8010390:	69bb      	ldr	r3, [r7, #24]
 8010392:	2bff      	cmp	r3, #255	@ 0xff
 8010394:	d807      	bhi.n	80103a6 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8010396:	683b      	ldr	r3, [r7, #0]
 8010398:	695b      	ldr	r3, [r3, #20]
 801039a:	461a      	mov	r2, r3
 801039c:	69b9      	ldr	r1, [r7, #24]
 801039e:	6878      	ldr	r0, [r7, #4]
 80103a0:	f7ff ff34 	bl	801020c <LL_GPIO_SetAFPin_0_7>
 80103a4:	e006      	b.n	80103b4 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80103a6:	683b      	ldr	r3, [r7, #0]
 80103a8:	695b      	ldr	r3, [r3, #20]
 80103aa:	461a      	mov	r2, r3
 80103ac:	69b9      	ldr	r1, [r7, #24]
 80103ae:	6878      	ldr	r0, [r7, #4]
 80103b0:	f7ff ff69 	bl	8010286 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	685b      	ldr	r3, [r3, #4]
 80103b8:	461a      	mov	r2, r3
 80103ba:	69b9      	ldr	r1, [r7, #24]
 80103bc:	6878      	ldr	r0, [r7, #4]
 80103be:	f7ff fe56 	bl	801006e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80103c2:	69fb      	ldr	r3, [r7, #28]
 80103c4:	3301      	adds	r3, #1
 80103c6:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	681a      	ldr	r2, [r3, #0]
 80103cc:	69fb      	ldr	r3, [r7, #28]
 80103ce:	fa22 f303 	lsr.w	r3, r2, r3
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d1af      	bne.n	8010336 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 80103d6:	2300      	movs	r3, #0
}
 80103d8:	4618      	mov	r0, r3
 80103da:	3720      	adds	r7, #32
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}

080103e0 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 80103e0:	b480      	push	{r7}
 80103e2:	b083      	sub	sp, #12
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	601a      	str	r2, [r3, #0]
}
 80103f4:	bf00      	nop
 80103f6:	370c      	adds	r7, #12
 80103f8:	46bd      	mov	sp, r7
 80103fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fe:	4770      	bx	lr

08010400 <LL_APB1_GRP2_EnableClock>:
{
 8010400:	b480      	push	{r7}
 8010402:	b085      	sub	sp, #20
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8010408:	4b08      	ldr	r3, [pc, #32]	@ (801042c <LL_APB1_GRP2_EnableClock+0x2c>)
 801040a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801040c:	4907      	ldr	r1, [pc, #28]	@ (801042c <LL_APB1_GRP2_EnableClock+0x2c>)
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	4313      	orrs	r3, r2
 8010412:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8010414:	4b05      	ldr	r3, [pc, #20]	@ (801042c <LL_APB1_GRP2_EnableClock+0x2c>)
 8010416:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	4013      	ands	r3, r2
 801041c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801041e:	68fb      	ldr	r3, [r7, #12]
}
 8010420:	bf00      	nop
 8010422:	3714      	adds	r7, #20
 8010424:	46bd      	mov	sp, r7
 8010426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042a:	4770      	bx	lr
 801042c:	40021000 	.word	0x40021000

08010430 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, const LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b082      	sub	sp, #8
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
 8010438:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	4a11      	ldr	r2, [pc, #68]	@ (8010484 <LL_UCPD_Init+0x54>)
 801043e:	4293      	cmp	r3, r2
 8010440:	d103      	bne.n	801044a <LL_UCPD_Init+0x1a>
  {
    LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8010442:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8010446:	f7ff ffdb 	bl	8010400 <LL_APB1_GRP2_EnableClock>
  }


  LL_UCPD_Disable(UCPDx);
 801044a:	6878      	ldr	r0, [r7, #4]
 801044c:	f7ff ffc8 	bl	80103e0 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681a      	ldr	r2, [r3, #0]
 8010454:	4b0c      	ldr	r3, [pc, #48]	@ (8010488 <LL_UCPD_Init+0x58>)
 8010456:	4013      	ands	r3, r2
 8010458:	683a      	ldr	r2, [r7, #0]
 801045a:	6811      	ldr	r1, [r2, #0]
 801045c:	683a      	ldr	r2, [r7, #0]
 801045e:	6852      	ldr	r2, [r2, #4]
 8010460:	02d2      	lsls	r2, r2, #11
 8010462:	4311      	orrs	r1, r2
 8010464:	683a      	ldr	r2, [r7, #0]
 8010466:	6892      	ldr	r2, [r2, #8]
 8010468:	0192      	lsls	r2, r2, #6
 801046a:	4311      	orrs	r1, r2
 801046c:	683a      	ldr	r2, [r7, #0]
 801046e:	68d2      	ldr	r2, [r2, #12]
 8010470:	430a      	orrs	r2, r1
 8010472:	431a      	orrs	r2, r3
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 8010478:	2300      	movs	r3, #0
}
 801047a:	4618      	mov	r0, r3
 801047c:	3708      	adds	r7, #8
 801047e:	46bd      	mov	sp, r7
 8010480:	bd80      	pop	{r7, pc}
 8010482:	bf00      	nop
 8010484:	4000a000 	.word	0x4000a000
 8010488:	fff10000 	.word	0xfff10000

0801048c <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 801048c:	b480      	push	{r7}
 801048e:	b083      	sub	sp, #12
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801049a:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2207      	movs	r2, #7
 80104a0:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	2210      	movs	r2, #16
 80104a6:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	220d      	movs	r2, #13
 80104ac:	60da      	str	r2, [r3, #12]
}
 80104ae:	bf00      	nop
 80104b0:	370c      	adds	r7, #12
 80104b2:	46bd      	mov	sp, r7
 80104b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b8:	4770      	bx	lr
	...

080104bc <LIDAR_restart>:
	return 0; // Commande envoye avec succs
}

//Soft restart
//No response
int LIDAR_restart(h_LIDAR_t * h_LIDAR){
 80104bc:	b580      	push	{r7, lr}
 80104be:	b084      	sub	sp, #16
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
	debug(START,"RESTART LIDAR");
 80104c4:	490d      	ldr	r1, [pc, #52]	@ (80104fc <LIDAR_restart+0x40>)
 80104c6:	480e      	ldr	r0, [pc, #56]	@ (8010500 <LIDAR_restart+0x44>)
 80104c8:	f007 fe4a 	bl	8018160 <debug>
	uint8_t cmd_buff[CMD_BUFF_SIZE]={CMD_BEGIN,CMD_RESTART};
 80104cc:	f248 03a5 	movw	r3, #32933	@ 0x80a5
 80104d0:	81bb      	strh	r3, [r7, #12]
	// Envoi de la commande pour restart le LIDAR
	if (h_LIDAR->serial_drv.it_transmit(cmd_buff, CMD_BUFF_SIZE) != 0) {
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	68db      	ldr	r3, [r3, #12]
 80104d6:	f107 020c 	add.w	r2, r7, #12
 80104da:	2102      	movs	r1, #2
 80104dc:	4610      	mov	r0, r2
 80104de:	4798      	blx	r3
 80104e0:	4603      	mov	r3, r0
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d005      	beq.n	80104f2 <LIDAR_restart+0x36>
		printf("Erreur lors de l'envoi de la commande.\r\n");
 80104e6:	4807      	ldr	r0, [pc, #28]	@ (8010504 <LIDAR_restart+0x48>)
 80104e8:	f009 fd7c 	bl	8019fe4 <puts>
		return -1;
 80104ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80104f0:	e000      	b.n	80104f4 <LIDAR_restart+0x38>
	}

	return 0;
 80104f2:	2300      	movs	r3, #0
}
 80104f4:	4618      	mov	r0, r3
 80104f6:	3710      	adds	r7, #16
 80104f8:	46bd      	mov	sp, r7
 80104fa:	bd80      	pop	{r7, pc}
 80104fc:	0801e150 	.word	0x0801e150
 8010500:	0801e160 	.word	0x0801e160
 8010504:	0801e100 	.word	0x0801e100

08010508 <LIDAR_get_info>:

int LIDAR_get_info(h_LIDAR_t *h_LIDAR) {
 8010508:	b5f0      	push	{r4, r5, r6, r7, lr}
 801050a:	b09d      	sub	sp, #116	@ 0x74
 801050c:	af10      	add	r7, sp, #64	@ 0x40
 801050e:	6278      	str	r0, [r7, #36]	@ 0x24
	uint8_t cmd_buff[CMD_BUFF_SIZE] = {CMD_BEGIN, CMD_INFO};
 8010510:	f249 03a5 	movw	r3, #37029	@ 0x90a5
 8010514:	853b      	strh	r3, [r7, #40]	@ 0x28

	// Envoi de la commande pour obtenir les informations
	if (h_LIDAR->serial_drv.it_transmit(cmd_buff, CMD_BUFF_SIZE) != 0) {
 8010516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010518:	68db      	ldr	r3, [r3, #12]
 801051a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801051e:	2102      	movs	r1, #2
 8010520:	4610      	mov	r0, r2
 8010522:	4798      	blx	r3
 8010524:	4603      	mov	r3, r0
 8010526:	2b00      	cmp	r3, #0
 8010528:	d005      	beq.n	8010536 <LIDAR_get_info+0x2e>
		printf("Erreur lors de l'envoi de la commande.\r\n");
 801052a:	489b      	ldr	r0, [pc, #620]	@ (8010798 <LIDAR_get_info+0x290>)
 801052c:	f009 fd5a 	bl	8019fe4 <puts>
		return -1;
 8010530:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010534:	e12b      	b.n	801078e <LIDAR_get_info+0x286>
	}

	// Prparation  la rception
	h_LIDAR->rx_flag_uart = 0; // Rinitialise le drapeau
 8010536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010538:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801053c:	2200      	movs	r2, #0
 801053e:	f883 27f0 	strb.w	r2, [r3, #2032]	@ 0x7f0
	if (h_LIDAR->serial_drv.it_receive(h_LIDAR->info_buff, INFO_BUFF_SIZE) != 0) {
 8010542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010544:	689b      	ldr	r3, [r3, #8]
 8010546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010548:	324c      	adds	r2, #76	@ 0x4c
 801054a:	211b      	movs	r1, #27
 801054c:	4610      	mov	r0, r2
 801054e:	4798      	blx	r3
 8010550:	4603      	mov	r3, r0
 8010552:	2b00      	cmp	r3, #0
 8010554:	d005      	beq.n	8010562 <LIDAR_get_info+0x5a>
		printf("Erreur lors de la preparation de la rception.\r\n");
 8010556:	4891      	ldr	r0, [pc, #580]	@ (801079c <LIDAR_get_info+0x294>)
 8010558:	f009 fd44 	bl	8019fe4 <puts>
		return -2;
 801055c:	f06f 0301 	mvn.w	r3, #1
 8010560:	e115      	b.n	801078e <LIDAR_get_info+0x286>
	}

	// Attente de la rception
	uint32_t start_time = HAL_GetTick();
 8010562:	f7f6 f905 	bl	8006770 <HAL_GetTick>
 8010566:	62f8      	str	r0, [r7, #44]	@ 0x2c
	while (!h_LIDAR->rx_flag_uart) {
 8010568:	e00e      	b.n	8010588 <LIDAR_get_info+0x80>
		if (HAL_GetTick() - start_time > 10000) { // Timeout de 1000 ms
 801056a:	f7f6 f901 	bl	8006770 <HAL_GetTick>
 801056e:	4602      	mov	r2, r0
 8010570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010572:	1ad3      	subs	r3, r2, r3
 8010574:	f242 7210 	movw	r2, #10000	@ 0x2710
 8010578:	4293      	cmp	r3, r2
 801057a:	d905      	bls.n	8010588 <LIDAR_get_info+0x80>
			printf("Timeout lors de la reception.\r\n");
 801057c:	4888      	ldr	r0, [pc, #544]	@ (80107a0 <LIDAR_get_info+0x298>)
 801057e:	f009 fd31 	bl	8019fe4 <puts>
			return -3;
 8010582:	f06f 0302 	mvn.w	r3, #2
 8010586:	e102      	b.n	801078e <LIDAR_get_info+0x286>
	while (!h_LIDAR->rx_flag_uart) {
 8010588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801058a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801058e:	f893 37f0 	ldrb.w	r3, [r3, #2032]	@ 0x7f0
 8010592:	b2db      	uxtb	r3, r3
 8010594:	2b00      	cmp	r3, #0
 8010596:	d0e8      	beq.n	801056a <LIDAR_get_info+0x62>
		}
	}

	// Analyse des donnes
	h_LIDAR->device_info.start_sign = (h_LIDAR->info_buff[0] << 8) | h_LIDAR->info_buff[1];
 8010598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801059a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 801059e:	021b      	lsls	r3, r3, #8
 80105a0:	b21a      	sxth	r2, r3
 80105a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105a4:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80105a8:	b21b      	sxth	r3, r3
 80105aa:	4313      	orrs	r3, r2
 80105ac:	b21b      	sxth	r3, r3
 80105ae:	b29a      	uxth	r2, r3
 80105b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105b2:	831a      	strh	r2, [r3, #24]
	h_LIDAR->device_info.length = (h_LIDAR->info_buff[2]) |
 80105b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105b6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80105ba:	461a      	mov	r2, r3
			(h_LIDAR->info_buff[3] << 8) |
 80105bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105be:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 80105c2:	021b      	lsls	r3, r3, #8
	h_LIDAR->device_info.length = (h_LIDAR->info_buff[2]) |
 80105c4:	431a      	orrs	r2, r3
			(h_LIDAR->info_buff[4] << 16);
 80105c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80105cc:	041b      	lsls	r3, r3, #16
			(h_LIDAR->info_buff[3] << 8) |
 80105ce:	4313      	orrs	r3, r2
 80105d0:	461a      	mov	r2, r3
	h_LIDAR->device_info.length = (h_LIDAR->info_buff[2]) |
 80105d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d4:	61da      	str	r2, [r3, #28]
	h_LIDAR->device_info.mode = h_LIDAR->info_buff[5] >> 6;
 80105d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80105dc:	099b      	lsrs	r3, r3, #6
 80105de:	b2da      	uxtb	r2, r3
 80105e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105e2:	f883 2020 	strb.w	r2, [r3, #32]
	h_LIDAR->device_info.type_code = h_LIDAR->info_buff[6];
 80105e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105e8:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 80105ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	if (h_LIDAR->device_info.start_sign != 0xA55A) {
 80105f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105f4:	8b1b      	ldrh	r3, [r3, #24]
 80105f6:	f24a 525a 	movw	r2, #42330	@ 0xa55a
 80105fa:	4293      	cmp	r3, r2
 80105fc:	d008      	beq.n	8010610 <LIDAR_get_info+0x108>
		printf("Signature de debut invalide : %04X\r\n", h_LIDAR->device_info.start_sign);
 80105fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010600:	8b1b      	ldrh	r3, [r3, #24]
 8010602:	4619      	mov	r1, r3
 8010604:	4867      	ldr	r0, [pc, #412]	@ (80107a4 <LIDAR_get_info+0x29c>)
 8010606:	f009 fc85 	bl	8019f14 <iprintf>
		return -4;
 801060a:	f06f 0303 	mvn.w	r3, #3
 801060e:	e0be      	b.n	801078e <LIDAR_get_info+0x286>
	}

	if (h_LIDAR->device_info.type_code != 0x04) {
 8010610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010612:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8010616:	2b04      	cmp	r3, #4
 8010618:	d009      	beq.n	801062e <LIDAR_get_info+0x126>
		printf("Type code invalide : %X\r\n", h_LIDAR->device_info.type_code);
 801061a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801061c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8010620:	4619      	mov	r1, r3
 8010622:	4861      	ldr	r0, [pc, #388]	@ (80107a8 <LIDAR_get_info+0x2a0>)
 8010624:	f009 fc76 	bl	8019f14 <iprintf>
		return -5;
 8010628:	f06f 0304 	mvn.w	r3, #4
 801062c:	e0af      	b.n	801078e <LIDAR_get_info+0x286>
	}

	// Rcupration des autres informations
	h_LIDAR->device_info.model = h_LIDAR->info_buff[7];
 801062e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010630:	f893 2053 	ldrb.w	r2, [r3, #83]	@ 0x53
 8010634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010636:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	snprintf(h_LIDAR->device_info.firmware, sizeof(h_LIDAR->device_info.firmware),
 801063a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801063c:	f103 0023 	add.w	r0, r3, #35	@ 0x23
			"%d.%d", h_LIDAR->info_buff[8], h_LIDAR->info_buff[9]);
 8010640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010642:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
	snprintf(h_LIDAR->device_info.firmware, sizeof(h_LIDAR->device_info.firmware),
 8010646:	461a      	mov	r2, r3
			"%d.%d", h_LIDAR->info_buff[8], h_LIDAR->info_buff[9]);
 8010648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801064a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
	snprintf(h_LIDAR->device_info.firmware, sizeof(h_LIDAR->device_info.firmware),
 801064e:	9300      	str	r3, [sp, #0]
 8010650:	4613      	mov	r3, r2
 8010652:	4a56      	ldr	r2, [pc, #344]	@ (80107ac <LIDAR_get_info+0x2a4>)
 8010654:	2106      	movs	r1, #6
 8010656:	f008 fcad 	bl	8018fb4 <sniprintf>
	h_LIDAR->device_info.hardware = h_LIDAR->info_buff[10];
 801065a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801065c:	f893 2056 	ldrb.w	r2, [r3, #86]	@ 0x56
 8010660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010662:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 8010666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010668:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
			"%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X%02X",
			h_LIDAR->info_buff[11], h_LIDAR->info_buff[12], h_LIDAR->info_buff[13], h_LIDAR->info_buff[14],
 801066c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801066e:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 8010672:	469c      	mov	ip, r3
			h_LIDAR->info_buff[11], h_LIDAR->info_buff[12], h_LIDAR->info_buff[13], h_LIDAR->info_buff[14],
 8010674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010676:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 801067a:	461d      	mov	r5, r3
			h_LIDAR->info_buff[11], h_LIDAR->info_buff[12], h_LIDAR->info_buff[13], h_LIDAR->info_buff[14],
 801067c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801067e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 8010682:	461e      	mov	r6, r3
			h_LIDAR->info_buff[11], h_LIDAR->info_buff[12], h_LIDAR->info_buff[13], h_LIDAR->info_buff[14],
 8010684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010686:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 801068a:	623b      	str	r3, [r7, #32]
			h_LIDAR->info_buff[15], h_LIDAR->info_buff[16], h_LIDAR->info_buff[17], h_LIDAR->info_buff[18],
 801068c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801068e:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 8010692:	61fb      	str	r3, [r7, #28]
			h_LIDAR->info_buff[15], h_LIDAR->info_buff[16], h_LIDAR->info_buff[17], h_LIDAR->info_buff[18],
 8010694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010696:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 801069a:	61bb      	str	r3, [r7, #24]
			h_LIDAR->info_buff[15], h_LIDAR->info_buff[16], h_LIDAR->info_buff[17], h_LIDAR->info_buff[18],
 801069c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801069e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106a2:	617b      	str	r3, [r7, #20]
			h_LIDAR->info_buff[15], h_LIDAR->info_buff[16], h_LIDAR->info_buff[17], h_LIDAR->info_buff[18],
 80106a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106a6:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106aa:	613b      	str	r3, [r7, #16]
			h_LIDAR->info_buff[19], h_LIDAR->info_buff[20], h_LIDAR->info_buff[21], h_LIDAR->info_buff[22],
 80106ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106ae:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106b2:	60fb      	str	r3, [r7, #12]
			h_LIDAR->info_buff[19], h_LIDAR->info_buff[20], h_LIDAR->info_buff[21], h_LIDAR->info_buff[22],
 80106b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106b6:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106ba:	60bb      	str	r3, [r7, #8]
			h_LIDAR->info_buff[19], h_LIDAR->info_buff[20], h_LIDAR->info_buff[21], h_LIDAR->info_buff[22],
 80106bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106be:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106c2:	607b      	str	r3, [r7, #4]
			h_LIDAR->info_buff[19], h_LIDAR->info_buff[20], h_LIDAR->info_buff[21], h_LIDAR->info_buff[22],
 80106c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106c6:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106ca:	603b      	str	r3, [r7, #0]
			h_LIDAR->info_buff[23], h_LIDAR->info_buff[24], h_LIDAR->info_buff[25], h_LIDAR->info_buff[26]);
 80106cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106ce:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106d2:	461c      	mov	r4, r3
			h_LIDAR->info_buff[23], h_LIDAR->info_buff[24], h_LIDAR->info_buff[25], h_LIDAR->info_buff[26]);
 80106d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106d6:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106da:	4619      	mov	r1, r3
			h_LIDAR->info_buff[23], h_LIDAR->info_buff[24], h_LIDAR->info_buff[25], h_LIDAR->info_buff[26]);
 80106dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106de:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106e2:	461a      	mov	r2, r3
			h_LIDAR->info_buff[23], h_LIDAR->info_buff[24], h_LIDAR->info_buff[25], h_LIDAR->info_buff[26]);
 80106e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106e6:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
	snprintf(h_LIDAR->device_info.serial, sizeof(h_LIDAR->device_info.serial),
 80106ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80106ec:	920d      	str	r2, [sp, #52]	@ 0x34
 80106ee:	910c      	str	r1, [sp, #48]	@ 0x30
 80106f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80106f2:	683a      	ldr	r2, [r7, #0]
 80106f4:	920a      	str	r2, [sp, #40]	@ 0x28
 80106f6:	687a      	ldr	r2, [r7, #4]
 80106f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80106fa:	68ba      	ldr	r2, [r7, #8]
 80106fc:	9208      	str	r2, [sp, #32]
 80106fe:	68fa      	ldr	r2, [r7, #12]
 8010700:	9207      	str	r2, [sp, #28]
 8010702:	693a      	ldr	r2, [r7, #16]
 8010704:	9206      	str	r2, [sp, #24]
 8010706:	697a      	ldr	r2, [r7, #20]
 8010708:	9205      	str	r2, [sp, #20]
 801070a:	69ba      	ldr	r2, [r7, #24]
 801070c:	9204      	str	r2, [sp, #16]
 801070e:	69fa      	ldr	r2, [r7, #28]
 8010710:	9203      	str	r2, [sp, #12]
 8010712:	6a3b      	ldr	r3, [r7, #32]
 8010714:	9302      	str	r3, [sp, #8]
 8010716:	9601      	str	r6, [sp, #4]
 8010718:	9500      	str	r5, [sp, #0]
 801071a:	4663      	mov	r3, ip
 801071c:	4a24      	ldr	r2, [pc, #144]	@ (80107b0 <LIDAR_get_info+0x2a8>)
 801071e:	2111      	movs	r1, #17
 8010720:	f008 fc48 	bl	8018fb4 <sniprintf>


	// Affichage des informations
	printf("Start sign : %04X\r\n", h_LIDAR->device_info.start_sign);
 8010724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010726:	8b1b      	ldrh	r3, [r3, #24]
 8010728:	4619      	mov	r1, r3
 801072a:	4822      	ldr	r0, [pc, #136]	@ (80107b4 <LIDAR_get_info+0x2ac>)
 801072c:	f009 fbf2 	bl	8019f14 <iprintf>
	printf("Length : %lu\r\n", h_LIDAR->device_info.length);
 8010730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010732:	69db      	ldr	r3, [r3, #28]
 8010734:	4619      	mov	r1, r3
 8010736:	4820      	ldr	r0, [pc, #128]	@ (80107b8 <LIDAR_get_info+0x2b0>)
 8010738:	f009 fbec 	bl	8019f14 <iprintf>
	printf("Mode : %X\r\n", h_LIDAR->device_info.mode);
 801073c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801073e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010742:	4619      	mov	r1, r3
 8010744:	481d      	ldr	r0, [pc, #116]	@ (80107bc <LIDAR_get_info+0x2b4>)
 8010746:	f009 fbe5 	bl	8019f14 <iprintf>
	printf("Type code : %X\r\n", h_LIDAR->device_info.type_code);
 801074a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801074c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8010750:	4619      	mov	r1, r3
 8010752:	481b      	ldr	r0, [pc, #108]	@ (80107c0 <LIDAR_get_info+0x2b8>)
 8010754:	f009 fbde 	bl	8019f14 <iprintf>
	printf("Model : %X\r\n", h_LIDAR->device_info.model);
 8010758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801075a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801075e:	4619      	mov	r1, r3
 8010760:	4818      	ldr	r0, [pc, #96]	@ (80107c4 <LIDAR_get_info+0x2bc>)
 8010762:	f009 fbd7 	bl	8019f14 <iprintf>
	printf("Firmware version : %s\r\n", h_LIDAR->device_info.firmware);
 8010766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010768:	3323      	adds	r3, #35	@ 0x23
 801076a:	4619      	mov	r1, r3
 801076c:	4816      	ldr	r0, [pc, #88]	@ (80107c8 <LIDAR_get_info+0x2c0>)
 801076e:	f009 fbd1 	bl	8019f14 <iprintf>
	printf("Hardware version : %u\r\n", h_LIDAR->device_info.hardware);
 8010772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010774:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8010778:	4619      	mov	r1, r3
 801077a:	4814      	ldr	r0, [pc, #80]	@ (80107cc <LIDAR_get_info+0x2c4>)
 801077c:	f009 fbca 	bl	8019f14 <iprintf>
	printf("Serial number : %s\r\n", h_LIDAR->device_info.serial);
 8010780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010782:	332a      	adds	r3, #42	@ 0x2a
 8010784:	4619      	mov	r1, r3
 8010786:	4812      	ldr	r0, [pc, #72]	@ (80107d0 <LIDAR_get_info+0x2c8>)
 8010788:	f009 fbc4 	bl	8019f14 <iprintf>

	return 0;
 801078c:	2300      	movs	r3, #0
}
 801078e:	4618      	mov	r0, r3
 8010790:	3734      	adds	r7, #52	@ 0x34
 8010792:	46bd      	mov	sp, r7
 8010794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010796:	bf00      	nop
 8010798:	0801e100 	.word	0x0801e100
 801079c:	0801e16c 	.word	0x0801e16c
 80107a0:	0801e1a0 	.word	0x0801e1a0
 80107a4:	0801e1c0 	.word	0x0801e1c0
 80107a8:	0801e1e8 	.word	0x0801e1e8
 80107ac:	0801e204 	.word	0x0801e204
 80107b0:	0801e20c 	.word	0x0801e20c
 80107b4:	0801e250 	.word	0x0801e250
 80107b8:	0801e264 	.word	0x0801e264
 80107bc:	0801e274 	.word	0x0801e274
 80107c0:	0801e280 	.word	0x0801e280
 80107c4:	0801e294 	.word	0x0801e294
 80107c8:	0801e2a4 	.word	0x0801e2a4
 80107cc:	0801e2bc 	.word	0x0801e2bc
 80107d0:	0801e2d4 	.word	0x0801e2d4

080107d4 <LIDAR_get_health_stat>:


int LIDAR_get_health_stat(h_LIDAR_t *h_LIDAR) {
 80107d4:	b580      	push	{r7, lr}
 80107d6:	b084      	sub	sp, #16
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[CMD_BUFF_SIZE] = {CMD_BEGIN, CMD_HEALTH};
 80107dc:	f249 13a5 	movw	r3, #37285	@ 0x91a5
 80107e0:	813b      	strh	r3, [r7, #8]

	// Envoi de la commande pour obtenir l'tat de sant
	if (h_LIDAR->serial_drv.it_transmit(cmd_buff, CMD_BUFF_SIZE) != 0) {
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	68db      	ldr	r3, [r3, #12]
 80107e6:	f107 0208 	add.w	r2, r7, #8
 80107ea:	2102      	movs	r1, #2
 80107ec:	4610      	mov	r0, r2
 80107ee:	4798      	blx	r3
 80107f0:	4603      	mov	r3, r0
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d005      	beq.n	8010802 <LIDAR_get_health_stat+0x2e>
		printf("Erreur lors de l'envoi de la commande.\r\n");
 80107f6:	4861      	ldr	r0, [pc, #388]	@ (801097c <LIDAR_get_health_stat+0x1a8>)
 80107f8:	f009 fbf4 	bl	8019fe4 <puts>
		return -1;
 80107fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010800:	e0b8      	b.n	8010974 <LIDAR_get_health_stat+0x1a0>
	}

	// Prparation  la rception
	h_LIDAR->rx_flag_uart = 0; // Rinitialise le drapeau
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010808:	2200      	movs	r2, #0
 801080a:	f883 27f0 	strb.w	r2, [r3, #2032]	@ 0x7f0
	if (h_LIDAR->serial_drv.it_receive(h_LIDAR->health_buff, HEALTH_BUFF_SIZE) != 0) {
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	689b      	ldr	r3, [r3, #8]
 8010812:	687a      	ldr	r2, [r7, #4]
 8010814:	3267      	adds	r2, #103	@ 0x67
 8010816:	210a      	movs	r1, #10
 8010818:	4610      	mov	r0, r2
 801081a:	4798      	blx	r3
 801081c:	4603      	mov	r3, r0
 801081e:	2b00      	cmp	r3, #0
 8010820:	d005      	beq.n	801082e <LIDAR_get_health_stat+0x5a>
		printf("Erreur lors de la prparation de la rception.\r\n");
 8010822:	4857      	ldr	r0, [pc, #348]	@ (8010980 <LIDAR_get_health_stat+0x1ac>)
 8010824:	f009 fbde 	bl	8019fe4 <puts>
		return -2;
 8010828:	f06f 0301 	mvn.w	r3, #1
 801082c:	e0a2      	b.n	8010974 <LIDAR_get_health_stat+0x1a0>
	}

	// Attente de la rception
	uint32_t start_time = HAL_GetTick();
 801082e:	f7f5 ff9f 	bl	8006770 <HAL_GetTick>
 8010832:	60f8      	str	r0, [r7, #12]
	while (!h_LIDAR->rx_flag_uart) {
 8010834:	e00d      	b.n	8010852 <LIDAR_get_health_stat+0x7e>
		if (HAL_GetTick() - start_time > 1000) { // Timeout de 1000 ms
 8010836:	f7f5 ff9b 	bl	8006770 <HAL_GetTick>
 801083a:	4602      	mov	r2, r0
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	1ad3      	subs	r3, r2, r3
 8010840:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010844:	d905      	bls.n	8010852 <LIDAR_get_health_stat+0x7e>
			printf("Timeout lors de la reception.\r\n");
 8010846:	484f      	ldr	r0, [pc, #316]	@ (8010984 <LIDAR_get_health_stat+0x1b0>)
 8010848:	f009 fbcc 	bl	8019fe4 <puts>
			return -3;
 801084c:	f06f 0302 	mvn.w	r3, #2
 8010850:	e090      	b.n	8010974 <LIDAR_get_health_stat+0x1a0>
	while (!h_LIDAR->rx_flag_uart) {
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010858:	f893 37f0 	ldrb.w	r3, [r3, #2032]	@ 0x7f0
 801085c:	b2db      	uxtb	r3, r3
 801085e:	2b00      	cmp	r3, #0
 8010860:	d0e9      	beq.n	8010836 <LIDAR_get_health_stat+0x62>
		}
	}

	// Analyse des donnes
	h_LIDAR->health_stat.start_sign = (h_LIDAR->health_buff[0] << 8) | h_LIDAR->health_buff[1];
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f893 3067 	ldrb.w	r3, [r3, #103]	@ 0x67
 8010868:	021b      	lsls	r3, r3, #8
 801086a:	b21a      	sxth	r2, r3
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010872:	b21b      	sxth	r3, r3
 8010874:	4313      	orrs	r3, r2
 8010876:	b21b      	sxth	r3, r3
 8010878:	b29a      	uxth	r2, r3
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	879a      	strh	r2, [r3, #60]	@ 0x3c
	h_LIDAR->health_stat.length = (h_LIDAR->health_buff[2]) |
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8010884:	461a      	mov	r2, r3
			(h_LIDAR->health_buff[3] << 8) |
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 801088c:	021b      	lsls	r3, r3, #8
	h_LIDAR->health_stat.length = (h_LIDAR->health_buff[2]) |
 801088e:	431a      	orrs	r2, r3
			(h_LIDAR->health_buff[4] << 16);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8010896:	041b      	lsls	r3, r3, #16
			(h_LIDAR->health_buff[3] << 8) |
 8010898:	4313      	orrs	r3, r2
 801089a:	461a      	mov	r2, r3
	h_LIDAR->health_stat.length = (h_LIDAR->health_buff[2]) |
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	641a      	str	r2, [r3, #64]	@ 0x40
	h_LIDAR->health_stat.mode = h_LIDAR->health_buff[5] >> 6;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80108a6:	099b      	lsrs	r3, r3, #6
 80108a8:	b2da      	uxtb	r2, r3
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	h_LIDAR->health_stat.type_code = h_LIDAR->health_buff[6];
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	f893 206d 	ldrb.w	r2, [r3, #109]	@ 0x6d
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	h_LIDAR->health_stat.status_code = h_LIDAR->health_buff[7];
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	f893 206e 	ldrb.w	r2, [r3, #110]	@ 0x6e
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
	h_LIDAR->health_stat.error_code = h_LIDAR->health_buff[8] | (h_LIDAR->health_buff[9] << 8);
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
 80108ce:	b21a      	sxth	r2, r3
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80108d6:	021b      	lsls	r3, r3, #8
 80108d8:	b21b      	sxth	r3, r3
 80108da:	4313      	orrs	r3, r2
 80108dc:	b21b      	sxth	r3, r3
 80108de:	b29a      	uxth	r2, r3
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

	if (h_LIDAR->health_stat.start_sign != 0xA55A) {
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80108ea:	f24a 525a 	movw	r2, #42330	@ 0xa55a
 80108ee:	4293      	cmp	r3, r2
 80108f0:	d008      	beq.n	8010904 <LIDAR_get_health_stat+0x130>
		printf("Signature de debut invalide : %04X\r\n", h_LIDAR->health_stat.start_sign);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80108f6:	4619      	mov	r1, r3
 80108f8:	4823      	ldr	r0, [pc, #140]	@ (8010988 <LIDAR_get_health_stat+0x1b4>)
 80108fa:	f009 fb0b 	bl	8019f14 <iprintf>
		return -4;
 80108fe:	f06f 0303 	mvn.w	r3, #3
 8010902:	e037      	b.n	8010974 <LIDAR_get_health_stat+0x1a0>
	}

	if (h_LIDAR->health_stat.type_code != 0x06) {
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801090a:	2b06      	cmp	r3, #6
 801090c:	d009      	beq.n	8010922 <LIDAR_get_health_stat+0x14e>
		printf("Type code invalide : %X\r\n", h_LIDAR->health_stat.type_code);
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010914:	4619      	mov	r1, r3
 8010916:	481d      	ldr	r0, [pc, #116]	@ (801098c <LIDAR_get_health_stat+0x1b8>)
 8010918:	f009 fafc 	bl	8019f14 <iprintf>
		return -5;
 801091c:	f06f 0304 	mvn.w	r3, #4
 8010920:	e028      	b.n	8010974 <LIDAR_get_health_stat+0x1a0>
	}

	// Affichage de l'tat de sant
	printf("Start sign : %04X\r\n", h_LIDAR->health_stat.start_sign);
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8010926:	4619      	mov	r1, r3
 8010928:	4819      	ldr	r0, [pc, #100]	@ (8010990 <LIDAR_get_health_stat+0x1bc>)
 801092a:	f009 faf3 	bl	8019f14 <iprintf>
	printf("Length : %lu\r\n", h_LIDAR->health_stat.length);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010932:	4619      	mov	r1, r3
 8010934:	4817      	ldr	r0, [pc, #92]	@ (8010994 <LIDAR_get_health_stat+0x1c0>)
 8010936:	f009 faed 	bl	8019f14 <iprintf>
	printf("Mode : %X\r\n", h_LIDAR->health_stat.mode);
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010940:	4619      	mov	r1, r3
 8010942:	4815      	ldr	r0, [pc, #84]	@ (8010998 <LIDAR_get_health_stat+0x1c4>)
 8010944:	f009 fae6 	bl	8019f14 <iprintf>
	printf("Type code : %X\r\n", h_LIDAR->health_stat.type_code);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801094e:	4619      	mov	r1, r3
 8010950:	4812      	ldr	r0, [pc, #72]	@ (801099c <LIDAR_get_health_stat+0x1c8>)
 8010952:	f009 fadf 	bl	8019f14 <iprintf>
	printf("Status code : %02X\r\n", h_LIDAR->health_stat.status_code);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801095c:	4619      	mov	r1, r3
 801095e:	4810      	ldr	r0, [pc, #64]	@ (80109a0 <LIDAR_get_health_stat+0x1cc>)
 8010960:	f009 fad8 	bl	8019f14 <iprintf>
	printf("Error code : %04X\r\n", h_LIDAR->health_stat.error_code);
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801096a:	4619      	mov	r1, r3
 801096c:	480d      	ldr	r0, [pc, #52]	@ (80109a4 <LIDAR_get_health_stat+0x1d0>)
 801096e:	f009 fad1 	bl	8019f14 <iprintf>

	return 0;
 8010972:	2300      	movs	r3, #0
}
 8010974:	4618      	mov	r0, r3
 8010976:	3710      	adds	r7, #16
 8010978:	46bd      	mov	sp, r7
 801097a:	bd80      	pop	{r7, pc}
 801097c:	0801e100 	.word	0x0801e100
 8010980:	0801e2ec 	.word	0x0801e2ec
 8010984:	0801e1a0 	.word	0x0801e1a0
 8010988:	0801e1c0 	.word	0x0801e1c0
 801098c:	0801e1e8 	.word	0x0801e1e8
 8010990:	0801e250 	.word	0x0801e250
 8010994:	0801e264 	.word	0x0801e264
 8010998:	0801e274 	.word	0x0801e274
 801099c:	0801e280 	.word	0x0801e280
 80109a0:	0801e320 	.word	0x0801e320
 80109a4:	0801e338 	.word	0x0801e338

080109a8 <LIDAR_start_scan_dma>:

int LIDAR_start_scan_dma(h_LIDAR_t *h_LIDAR) {
 80109a8:	b580      	push	{r7, lr}
 80109aa:	b084      	sub	sp, #16
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[CMD_BUFF_SIZE] = {CMD_BEGIN, CMD_START}; // Commande pour dmarrer le scan
 80109b0:	f246 03a5 	movw	r3, #24741	@ 0x60a5
 80109b4:	81bb      	strh	r3, [r7, #12]

	// Envoi de la commande
	if (h_LIDAR->serial_drv.it_transmit(cmd_buff, CMD_BUFF_SIZE) != 0) {
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	68db      	ldr	r3, [r3, #12]
 80109ba:	f107 020c 	add.w	r2, r7, #12
 80109be:	2102      	movs	r1, #2
 80109c0:	4610      	mov	r0, r2
 80109c2:	4798      	blx	r3
 80109c4:	4603      	mov	r3, r0
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d005      	beq.n	80109d6 <LIDAR_start_scan_dma+0x2e>
		printf("Erreur lors de l'envoi de la commande de dmarrage du scan.\r\n");
 80109ca:	4810      	ldr	r0, [pc, #64]	@ (8010a0c <LIDAR_start_scan_dma+0x64>)
 80109cc:	f009 fb0a 	bl	8019fe4 <puts>
		return -1;
 80109d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80109d4:	e015      	b.n	8010a02 <LIDAR_start_scan_dma+0x5a>
	}

	// Configurer la rception DMA en mode circulaire
	if (h_LIDAR->serial_drv.dma_receive(h_LIDAR->processing.receive_buff, DATA_BUFF_SIZE) != 0) {
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	691b      	ldr	r3, [r3, #16]
 80109da:	687a      	ldr	r2, [r7, #4]
 80109dc:	f502 625f 	add.w	r2, r2, #3568	@ 0xdf0
 80109e0:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80109e4:	4610      	mov	r0, r2
 80109e6:	4798      	blx	r3
 80109e8:	4603      	mov	r3, r0
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d005      	beq.n	80109fa <LIDAR_start_scan_dma+0x52>
		printf("Erreur lors de la configuration de la rception DMA.\r\n");
 80109ee:	4808      	ldr	r0, [pc, #32]	@ (8010a10 <LIDAR_start_scan_dma+0x68>)
 80109f0:	f009 faf8 	bl	8019fe4 <puts>
		return -2;
 80109f4:	f06f 0301 	mvn.w	r3, #1
 80109f8:	e003      	b.n	8010a02 <LIDAR_start_scan_dma+0x5a>
	}

	printf("Scan DMA demarre avec succes en mode circulaire.\r\n");
 80109fa:	4806      	ldr	r0, [pc, #24]	@ (8010a14 <LIDAR_start_scan_dma+0x6c>)
 80109fc:	f009 faf2 	bl	8019fe4 <puts>
	return 0;
 8010a00:	2300      	movs	r3, #0
}
 8010a02:	4618      	mov	r0, r3
 8010a04:	3710      	adds	r7, #16
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}
 8010a0a:	bf00      	nop
 8010a0c:	0801e34c 	.word	0x0801e34c
 8010a10:	0801e38c 	.word	0x0801e38c
 8010a14:	0801e3c4 	.word	0x0801e3c4

08010a18 <LIDAR_process_frame>:

void LIDAR_process_frame(h_LIDAR_t *LIDAR, uint8_t *buff) {
 8010a18:	b480      	push	{r7}
 8010a1a:	b08d      	sub	sp, #52	@ 0x34
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
 8010a20:	6039      	str	r1, [r7, #0]
	// uint8_t *buff = LIDAR->processing.frame_buff; // Buffer circulaire DMA
	int buffer_size = FRAME_BUFF_SIZE;              // Taille totale du buffer
 8010a22:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8010a26:	627b      	str	r3, [r7, #36]	@ 0x24
	int start_idx = 0;                             // Indice de dpart pour parcourir le buffer
 8010a28:	2300      	movs	r3, #0
 8010a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (start_idx < buffer_size) {
 8010a2c:	e0ea      	b.n	8010c04 <LIDAR_process_frame+0x1ec>

		if (buff[start_idx] == 0xAA && buff[(start_idx + 1) % buffer_size] == 0x55) {
 8010a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a30:	683a      	ldr	r2, [r7, #0]
 8010a32:	4413      	add	r3, r2
 8010a34:	781b      	ldrb	r3, [r3, #0]
 8010a36:	2baa      	cmp	r3, #170	@ 0xaa
 8010a38:	f040 80e1 	bne.w	8010bfe <LIDAR_process_frame+0x1e6>
 8010a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a3e:	3301      	adds	r3, #1
 8010a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a42:	fb93 f2f2 	sdiv	r2, r3, r2
 8010a46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010a48:	fb01 f202 	mul.w	r2, r1, r2
 8010a4c:	1a9b      	subs	r3, r3, r2
 8010a4e:	461a      	mov	r2, r3
 8010a50:	683b      	ldr	r3, [r7, #0]
 8010a52:	4413      	add	r3, r2
 8010a54:	781b      	ldrb	r3, [r3, #0]
 8010a56:	2b55      	cmp	r3, #85	@ 0x55
 8010a58:	f040 80d1 	bne.w	8010bfe <LIDAR_process_frame+0x1e6>

			//printf("Trame trouve \r\n");

			// L'entte est trouv, extraire les mtadonnes
			int header_idx = start_idx; // Index actuel pour dbut de trame
 8010a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a5e:	623b      	str	r3, [r7, #32]

			// Start Angle
			uint16_t FSA = (buff[(header_idx + 4) % buffer_size] |
 8010a60:	6a3b      	ldr	r3, [r7, #32]
 8010a62:	3304      	adds	r3, #4
 8010a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a66:	fb93 f2f2 	sdiv	r2, r3, r2
 8010a6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010a6c:	fb01 f202 	mul.w	r2, r1, r2
 8010a70:	1a9b      	subs	r3, r3, r2
 8010a72:	461a      	mov	r2, r3
 8010a74:	683b      	ldr	r3, [r7, #0]
 8010a76:	4413      	add	r3, r2
 8010a78:	781b      	ldrb	r3, [r3, #0]
 8010a7a:	4618      	mov	r0, r3
					(buff[(header_idx + 5) % buffer_size] << 8)) >>
 8010a7c:	6a3b      	ldr	r3, [r7, #32]
 8010a7e:	3305      	adds	r3, #5
 8010a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a82:	fb93 f2f2 	sdiv	r2, r3, r2
 8010a86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010a88:	fb01 f202 	mul.w	r2, r1, r2
 8010a8c:	1a9b      	subs	r3, r3, r2
 8010a8e:	461a      	mov	r2, r3
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	4413      	add	r3, r2
 8010a94:	781b      	ldrb	r3, [r3, #0]
 8010a96:	021b      	lsls	r3, r3, #8
			uint16_t FSA = (buff[(header_idx + 4) % buffer_size] |
 8010a98:	4303      	orrs	r3, r0
					(buff[(header_idx + 5) % buffer_size] << 8)) >>
 8010a9a:	11db      	asrs	r3, r3, #7
			uint16_t FSA = (buff[(header_idx + 4) % buffer_size] |
 8010a9c:	83fb      	strh	r3, [r7, #30]
							7; // Shift de 7 pour diviser de 64 + Shift  1 pour avoir l'angle en degr

			// End Angle
			uint16_t LSA = (buff[(header_idx + 6) % buffer_size] |
 8010a9e:	6a3b      	ldr	r3, [r7, #32]
 8010aa0:	3306      	adds	r3, #6
 8010aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010aa4:	fb93 f2f2 	sdiv	r2, r3, r2
 8010aa8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010aaa:	fb01 f202 	mul.w	r2, r1, r2
 8010aae:	1a9b      	subs	r3, r3, r2
 8010ab0:	461a      	mov	r2, r3
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	4413      	add	r3, r2
 8010ab6:	781b      	ldrb	r3, [r3, #0]
 8010ab8:	4618      	mov	r0, r3
					(buff[(header_idx + 7) % buffer_size] << 8)) >>
 8010aba:	6a3b      	ldr	r3, [r7, #32]
 8010abc:	3307      	adds	r3, #7
 8010abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ac0:	fb93 f2f2 	sdiv	r2, r3, r2
 8010ac4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010ac6:	fb01 f202 	mul.w	r2, r1, r2
 8010aca:	1a9b      	subs	r3, r3, r2
 8010acc:	461a      	mov	r2, r3
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	4413      	add	r3, r2
 8010ad2:	781b      	ldrb	r3, [r3, #0]
 8010ad4:	021b      	lsls	r3, r3, #8
			uint16_t LSA = (buff[(header_idx + 6) % buffer_size] |
 8010ad6:	4303      	orrs	r3, r0
					(buff[(header_idx + 7) % buffer_size] << 8)) >>
 8010ad8:	11db      	asrs	r3, r3, #7
			uint16_t LSA = (buff[(header_idx + 6) % buffer_size] |
 8010ada:	83bb      	strh	r3, [r7, #28]
							7; // Shift de 7 pour diviser de 64 + Shift  1 pour avoir l'angle en degr

			// Nombre de points
			uint8_t LSN = buff[(header_idx + 3) % buffer_size];
 8010adc:	6a3b      	ldr	r3, [r7, #32]
 8010ade:	3303      	adds	r3, #3
 8010ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ae2:	fb93 f2f2 	sdiv	r2, r3, r2
 8010ae6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010ae8:	fb01 f202 	mul.w	r2, r1, r2
 8010aec:	1a9b      	subs	r3, r3, r2
 8010aee:	461a      	mov	r2, r3
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	4413      	add	r3, r2
 8010af4:	781b      	ldrb	r3, [r3, #0]
 8010af6:	76fb      	strb	r3, [r7, #27]

			// Calcul de la taille totale attendue de la trame
			int frame_size = 10 + LSN * 2; // 10 octets d'entte + 2 octets par point
 8010af8:	7efb      	ldrb	r3, [r7, #27]
 8010afa:	3305      	adds	r3, #5
 8010afc:	005b      	lsls	r3, r3, #1
 8010afe:	617b      	str	r3, [r7, #20]
			if (frame_size > buffer_size) {
 8010b00:	697a      	ldr	r2, [r7, #20]
 8010b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b04:	429a      	cmp	r2, r3
 8010b06:	f300 8083 	bgt.w	8010c10 <LIDAR_process_frame+0x1f8>
				//                printf("Erreur : Taille de la trame (%d) dpasse la taille du buffer (%d).\r\n", frame_size, buffer_size);
				break;
			}

			// Vrifier si toute la trame est contenue dans le buffer
			if ((start_idx + frame_size) % buffer_size < start_idx) {
 8010b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010b0c:	697b      	ldr	r3, [r7, #20]
 8010b0e:	4413      	add	r3, r2
 8010b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010b12:	fb93 f2f2 	sdiv	r2, r3, r2
 8010b16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b18:	fb01 f202 	mul.w	r2, r1, r2
 8010b1c:	1a9b      	subs	r3, r3, r2
 8010b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010b20:	429a      	cmp	r2, r3
 8010b22:	dc77      	bgt.n	8010c14 <LIDAR_process_frame+0x1fc>
			//                continue;
			//            }

			// Traiter les donnes de la trame

			for (int i = 0; i < LSN; i++) {
 8010b24:	2300      	movs	r3, #0
 8010b26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010b28:	e060      	b.n	8010bec <LIDAR_process_frame+0x1d4>
				// Lecture de la distance brute
				uint16_t Si = buff[(header_idx + 10 + i * 2) % buffer_size] |
 8010b2a:	6a3b      	ldr	r3, [r7, #32]
 8010b2c:	f103 020a 	add.w	r2, r3, #10
 8010b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b32:	005b      	lsls	r3, r3, #1
 8010b34:	4413      	add	r3, r2
 8010b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010b38:	fb93 f2f2 	sdiv	r2, r3, r2
 8010b3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b3e:	fb01 f202 	mul.w	r2, r1, r2
 8010b42:	1a9b      	subs	r3, r3, r2
 8010b44:	461a      	mov	r2, r3
 8010b46:	683b      	ldr	r3, [r7, #0]
 8010b48:	4413      	add	r3, r2
 8010b4a:	781b      	ldrb	r3, [r3, #0]
 8010b4c:	b21a      	sxth	r2, r3
						(buff[(header_idx + 11 + i * 2) % buffer_size] << 8);
 8010b4e:	6a3b      	ldr	r3, [r7, #32]
 8010b50:	f103 010b 	add.w	r1, r3, #11
 8010b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b56:	005b      	lsls	r3, r3, #1
 8010b58:	440b      	add	r3, r1
 8010b5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010b5c:	fb93 f1f1 	sdiv	r1, r3, r1
 8010b60:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010b62:	fb00 f101 	mul.w	r1, r0, r1
 8010b66:	1a5b      	subs	r3, r3, r1
 8010b68:	4619      	mov	r1, r3
 8010b6a:	683b      	ldr	r3, [r7, #0]
 8010b6c:	440b      	add	r3, r1
 8010b6e:	781b      	ldrb	r3, [r3, #0]
 8010b70:	021b      	lsls	r3, r3, #8
				uint16_t Si = buff[(header_idx + 10 + i * 2) % buffer_size] |
 8010b72:	b21b      	sxth	r3, r3
 8010b74:	4313      	orrs	r3, r2
 8010b76:	b21b      	sxth	r3, r3
 8010b78:	827b      	strh	r3, [r7, #18]


				int Di = Si / 4; // Distance relle en mm
 8010b7a:	8a7b      	ldrh	r3, [r7, #18]
 8010b7c:	089b      	lsrs	r3, r3, #2
 8010b7e:	b29b      	uxth	r3, r3
 8010b80:	60fb      	str	r3, [r7, #12]

				// Calcul de l'angle
				int Ai = (i+1)*abs(LSA-FSA)/(LSN-1) + FSA;
 8010b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b84:	3301      	adds	r3, #1
 8010b86:	8bb9      	ldrh	r1, [r7, #28]
 8010b88:	8bfa      	ldrh	r2, [r7, #30]
 8010b8a:	1a8a      	subs	r2, r1, r2
 8010b8c:	2a00      	cmp	r2, #0
 8010b8e:	bfb8      	it	lt
 8010b90:	4252      	neglt	r2, r2
 8010b92:	fb03 f202 	mul.w	r2, r3, r2
 8010b96:	7efb      	ldrb	r3, [r7, #27]
 8010b98:	3b01      	subs	r3, #1
 8010b9a:	fb92 f2f3 	sdiv	r2, r2, r3
 8010b9e:	8bfb      	ldrh	r3, [r7, #30]
 8010ba0:	4413      	add	r3, r2
 8010ba2:	60bb      	str	r3, [r7, #8]

				if (Ai < 0 || Ai >= 360) {
 8010ba4:	68bb      	ldr	r3, [r7, #8]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	db1c      	blt.n	8010be4 <LIDAR_process_frame+0x1cc>
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8010bb0:	da18      	bge.n	8010be4 <LIDAR_process_frame+0x1cc>
					continue;
				}

				// Stockage dans le buffer des points
				if (Di < 50 || Di > 4000) {
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	2b31      	cmp	r3, #49	@ 0x31
 8010bb6:	dd03      	ble.n	8010bc0 <LIDAR_process_frame+0x1a8>
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8010bbe:	dd08      	ble.n	8010bd2 <LIDAR_process_frame+0x1ba>
					LIDAR->processing.point_buff[Ai] = 0; // Distance hors plage
 8010bc0:	687a      	ldr	r2, [r7, #4]
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	f203 2312 	addw	r3, r3, #530	@ 0x212
 8010bc8:	009b      	lsls	r3, r3, #2
 8010bca:	4413      	add	r3, r2
 8010bcc:	2200      	movs	r2, #0
 8010bce:	609a      	str	r2, [r3, #8]
 8010bd0:	e009      	b.n	8010be6 <LIDAR_process_frame+0x1ce>
				} else {
					LIDAR->processing.point_buff[Ai] = Di; // Distance valide
 8010bd2:	687a      	ldr	r2, [r7, #4]
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	f203 2312 	addw	r3, r3, #530	@ 0x212
 8010bda:	009b      	lsls	r3, r3, #2
 8010bdc:	4413      	add	r3, r2
 8010bde:	68fa      	ldr	r2, [r7, #12]
 8010be0:	609a      	str	r2, [r3, #8]
 8010be2:	e000      	b.n	8010be6 <LIDAR_process_frame+0x1ce>
					continue;
 8010be4:	bf00      	nop
			for (int i = 0; i < LSN; i++) {
 8010be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010be8:	3301      	adds	r3, #1
 8010bea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010bec:	7efb      	ldrb	r3, [r7, #27]
 8010bee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010bf0:	429a      	cmp	r2, r3
 8010bf2:	db9a      	blt.n	8010b2a <LIDAR_process_frame+0x112>
			}

			//            printf("Trame traitee : FSA=%d, LSA=%d, Points=%d\r\n", FSA, LSA, LSN);

			// Avancer dans le buffer jusqu' la fin de la trame traite
			start_idx += frame_size;
 8010bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	4413      	add	r3, r2
 8010bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (buff[start_idx] == 0xAA && buff[(start_idx + 1) % buffer_size] == 0x55) {
 8010bfc:	e002      	b.n	8010c04 <LIDAR_process_frame+0x1ec>
		} else {
			// Avancer d'un octet si aucune entte valide n'est trouve
			start_idx++;
 8010bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c00:	3301      	adds	r3, #1
 8010c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (start_idx < buffer_size) {
 8010c04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c08:	429a      	cmp	r2, r3
 8010c0a:	f6ff af10 	blt.w	8010a2e <LIDAR_process_frame+0x16>
		}
	}

}
 8010c0e:	e002      	b.n	8010c16 <LIDAR_process_frame+0x1fe>
				break;
 8010c10:	bf00      	nop
 8010c12:	e000      	b.n	8010c16 <LIDAR_process_frame+0x1fe>
				break;
 8010c14:	bf00      	nop
}
 8010c16:	bf00      	nop
 8010c18:	3734      	adds	r7, #52	@ 0x34
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c20:	4770      	bx	lr

08010c22 <calculer_distance_moyenne>:

// Permet de calculer la distance moyenen sur un tableau entre deux indices
int calculer_distance_moyenne(const int *distances, int debut, int fin) {
 8010c22:	b480      	push	{r7}
 8010c24:	b089      	sub	sp, #36	@ 0x24
 8010c26:	af00      	add	r7, sp, #0
 8010c28:	60f8      	str	r0, [r7, #12]
 8010c2a:	60b9      	str	r1, [r7, #8]
 8010c2c:	607a      	str	r2, [r7, #4]
	int somme = 0;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	61fb      	str	r3, [r7, #28]
	int n = fin - debut + 1;
 8010c32:	687a      	ldr	r2, [r7, #4]
 8010c34:	68bb      	ldr	r3, [r7, #8]
 8010c36:	1ad3      	subs	r3, r2, r3
 8010c38:	3301      	adds	r3, #1
 8010c3a:	617b      	str	r3, [r7, #20]
	for (int i = debut; i <= fin; i++) {
 8010c3c:	68bb      	ldr	r3, [r7, #8]
 8010c3e:	61bb      	str	r3, [r7, #24]
 8010c40:	e00a      	b.n	8010c58 <calculer_distance_moyenne+0x36>
		somme += distances[i];
 8010c42:	69bb      	ldr	r3, [r7, #24]
 8010c44:	009b      	lsls	r3, r3, #2
 8010c46:	68fa      	ldr	r2, [r7, #12]
 8010c48:	4413      	add	r3, r2
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	69fa      	ldr	r2, [r7, #28]
 8010c4e:	4413      	add	r3, r2
 8010c50:	61fb      	str	r3, [r7, #28]
	for (int i = debut; i <= fin; i++) {
 8010c52:	69bb      	ldr	r3, [r7, #24]
 8010c54:	3301      	adds	r3, #1
 8010c56:	61bb      	str	r3, [r7, #24]
 8010c58:	69ba      	ldr	r2, [r7, #24]
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	ddf0      	ble.n	8010c42 <calculer_distance_moyenne+0x20>
	}
	return somme / n;
 8010c60:	69fa      	ldr	r2, [r7, #28]
 8010c62:	697b      	ldr	r3, [r7, #20]
 8010c64:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8010c68:	4618      	mov	r0, r3
 8010c6a:	3724      	adds	r7, #36	@ 0x24
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c72:	4770      	bx	lr

08010c74 <find_clusters>:

/**
 * @brief Trouve les clusters dans les donnes du LIDAR.
 * @param LIDAR Pointeur vers la structure h_LIDAR_t.
 */
void find_clusters(h_LIDAR_t *LIDAR) {
 8010c74:	b5b0      	push	{r4, r5, r7, lr}
 8010c76:	b08c      	sub	sp, #48	@ 0x30
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
	int *distances = LIDAR->processing.filtred_buff;
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	f503 53ec 	add.w	r3, r3, #7552	@ 0x1d80
 8010c82:	3310      	adds	r3, #16
 8010c84:	623b      	str	r3, [r7, #32]
	int cluster_count = 0;
 8010c86:	2300      	movs	r3, #0
 8010c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int debut_cluster = 0;
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
	LIDAR->processing.cluster_DistanceMIN = (Cluster_t){.angle_moyen=0,.distance_moyenne=4000,.count=0};
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010c94:	461a      	mov	r2, r3
 8010c96:	2300      	movs	r3, #0
 8010c98:	f8c2 37e4 	str.w	r3, [r2, #2020]	@ 0x7e4
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8010ca8:	f8c2 37e8 	str.w	r3, [r2, #2024]	@ 0x7e8
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010cb2:	461a      	mov	r2, r3
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	f8c2 37ec 	str.w	r3, [r2, #2028]	@ 0x7ec
	// Parcours des distances pour identifier les clusters
	for (int i = 1; i < NB_DEGRES; i++) {
 8010cba:	2301      	movs	r3, #1
 8010cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8010cbe:	e086      	b.n	8010dce <find_clusters+0x15a>
		// Si la diffrence dpasse le seuil, un cluster est termin
		if (fabs(distances[i] - distances[i - 1]) > CLUSTER_SEUIL) {
 8010cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cc2:	009b      	lsls	r3, r3, #2
 8010cc4:	6a3a      	ldr	r2, [r7, #32]
 8010cc6:	4413      	add	r3, r2
 8010cc8:	681a      	ldr	r2, [r3, #0]
 8010cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ccc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010cd0:	3b01      	subs	r3, #1
 8010cd2:	009b      	lsls	r3, r3, #2
 8010cd4:	6a39      	ldr	r1, [r7, #32]
 8010cd6:	440b      	add	r3, r1
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	1ad3      	subs	r3, r2, r3
 8010cdc:	4618      	mov	r0, r3
 8010cde:	f7f1 fe53 	bl	8002988 <__aeabi_i2d>
 8010ce2:	4602      	mov	r2, r0
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	4614      	mov	r4, r2
 8010ce8:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8010cec:	f04f 0200 	mov.w	r2, #0
 8010cf0:	4b6b      	ldr	r3, [pc, #428]	@ (8010ea0 <find_clusters+0x22c>)
 8010cf2:	4620      	mov	r0, r4
 8010cf4:	4629      	mov	r1, r5
 8010cf6:	f7f2 f941 	bl	8002f7c <__aeabi_dcmpgt>
 8010cfa:	4603      	mov	r3, r0
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d063      	beq.n	8010dc8 <find_clusters+0x154>
			// Calcul et stockage des informations du cluster
			int distance_moyenne= calculer_distance_moyenne(distances, debut_cluster, i - 1);
 8010d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d02:	3b01      	subs	r3, #1
 8010d04:	461a      	mov	r2, r3
 8010d06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d08:	6a38      	ldr	r0, [r7, #32]
 8010d0a:	f7ff ff8a 	bl	8010c22 <calculer_distance_moyenne>
 8010d0e:	61b8      	str	r0, [r7, #24]
			if (cluster_count < MAX_CLUSTERS && distance_moyenne > MIN_DISTANCE) {
 8010d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d12:	2b63      	cmp	r3, #99	@ 0x63
 8010d14:	dc56      	bgt.n	8010dc4 <find_clusters+0x150>
 8010d16:	69bb      	ldr	r3, [r7, #24]
 8010d18:	2b28      	cmp	r3, #40	@ 0x28
 8010d1a:	dd53      	ble.n	8010dc4 <find_clusters+0x150>
				LIDAR->processing.clusters[cluster_count].distance_moyenne = distance_moyenne;
 8010d1c:	6879      	ldr	r1, [r7, #4]
 8010d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d20:	4613      	mov	r3, r2
 8010d22:	005b      	lsls	r3, r3, #1
 8010d24:	4413      	add	r3, r2
 8010d26:	009b      	lsls	r3, r3, #2
 8010d28:	440b      	add	r3, r1
 8010d2a:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010d2e:	3334      	adds	r3, #52	@ 0x34
 8010d30:	69ba      	ldr	r2, [r7, #24]
 8010d32:	601a      	str	r2, [r3, #0]
				LIDAR->processing.clusters[cluster_count].angle_moyen = (debut_cluster + i - 1) / 2;
 8010d34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d38:	4413      	add	r3, r2
 8010d3a:	3b01      	subs	r3, #1
 8010d3c:	0fda      	lsrs	r2, r3, #31
 8010d3e:	4413      	add	r3, r2
 8010d40:	105b      	asrs	r3, r3, #1
 8010d42:	4618      	mov	r0, r3
 8010d44:	6879      	ldr	r1, [r7, #4]
 8010d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d48:	4613      	mov	r3, r2
 8010d4a:	005b      	lsls	r3, r3, #1
 8010d4c:	4413      	add	r3, r2
 8010d4e:	009b      	lsls	r3, r3, #2
 8010d50:	440b      	add	r3, r1
 8010d52:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010d56:	3330      	adds	r3, #48	@ 0x30
 8010d58:	6018      	str	r0, [r3, #0]
				LIDAR->processing.clusters[cluster_count].count = i - debut_cluster;
 8010d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d5e:	1ad1      	subs	r1, r2, r3
 8010d60:	6878      	ldr	r0, [r7, #4]
 8010d62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d64:	4613      	mov	r3, r2
 8010d66:	005b      	lsls	r3, r3, #1
 8010d68:	4413      	add	r3, r2
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	4403      	add	r3, r0
 8010d6e:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010d72:	3338      	adds	r3, #56	@ 0x38
 8010d74:	6019      	str	r1, [r3, #0]
				cluster_count++;
 8010d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d78:	3301      	adds	r3, #1
 8010d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if (distance_moyenne <  LIDAR->processing.cluster_DistanceMIN.distance_moyenne){
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010d82:	f8d3 37e8 	ldr.w	r3, [r3, #2024]	@ 0x7e8
 8010d86:	69ba      	ldr	r2, [r7, #24]
 8010d88:	429a      	cmp	r2, r3
 8010d8a:	da1b      	bge.n	8010dc4 <find_clusters+0x150>
					LIDAR->processing.cluster_DistanceMIN.distance_moyenne = distance_moyenne;
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010d92:	461a      	mov	r2, r3
 8010d94:	69bb      	ldr	r3, [r7, #24]
 8010d96:	f8c2 37e8 	str.w	r3, [r2, #2024]	@ 0x7e8
					LIDAR->processing.cluster_DistanceMIN.angle_moyen = (debut_cluster + i - 1) / 2;
 8010d9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d9e:	4413      	add	r3, r2
 8010da0:	3b01      	subs	r3, #1
 8010da2:	0fda      	lsrs	r2, r3, #31
 8010da4:	4413      	add	r3, r2
 8010da6:	105b      	asrs	r3, r3, #1
 8010da8:	461a      	mov	r2, r3
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010db0:	f8c3 27e4 	str.w	r2, [r3, #2020]	@ 0x7e4
					LIDAR->processing.cluster_DistanceMIN.count = i - debut_cluster;
 8010db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010db8:	1ad3      	subs	r3, r2, r3
 8010dba:	687a      	ldr	r2, [r7, #4]
 8010dbc:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8010dc0:	f8c2 37ec 	str.w	r3, [r2, #2028]	@ 0x7ec
				}
			}
			debut_cluster = i; // Nouveau cluster
 8010dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
	for (int i = 1; i < NB_DEGRES; i++) {
 8010dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dca:	3301      	adds	r3, #1
 8010dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8010dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dd0:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8010dd4:	f6ff af74 	blt.w	8010cc0 <find_clusters+0x4c>
		}
	}

	// Traitement du dernier cluster
	int distance_last = calculer_distance_moyenne(distances, debut_cluster, NB_DEGRES - 1);
 8010dd8:	f240 1267 	movw	r2, #359	@ 0x167
 8010ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010dde:	6a38      	ldr	r0, [r7, #32]
 8010de0:	f7ff ff1f 	bl	8010c22 <calculer_distance_moyenne>
 8010de4:	61f8      	str	r0, [r7, #28]
	if (cluster_count < MAX_CLUSTERS && distance_last > MIN_DISTANCE ) {
 8010de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010de8:	2b63      	cmp	r3, #99	@ 0x63
 8010dea:	dc4e      	bgt.n	8010e8a <find_clusters+0x216>
 8010dec:	69fb      	ldr	r3, [r7, #28]
 8010dee:	2b28      	cmp	r3, #40	@ 0x28
 8010df0:	dd4b      	ble.n	8010e8a <find_clusters+0x216>
		LIDAR->processing.clusters[cluster_count].distance_moyenne = distance_last;
 8010df2:	6879      	ldr	r1, [r7, #4]
 8010df4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010df6:	4613      	mov	r3, r2
 8010df8:	005b      	lsls	r3, r3, #1
 8010dfa:	4413      	add	r3, r2
 8010dfc:	009b      	lsls	r3, r3, #2
 8010dfe:	440b      	add	r3, r1
 8010e00:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010e04:	3334      	adds	r3, #52	@ 0x34
 8010e06:	69fa      	ldr	r2, [r7, #28]
 8010e08:	601a      	str	r2, [r3, #0]
		LIDAR->processing.clusters[cluster_count].angle_moyen = (debut_cluster + NB_DEGRES - 1) / 2;
 8010e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e0c:	f203 1367 	addw	r3, r3, #359	@ 0x167
 8010e10:	0fda      	lsrs	r2, r3, #31
 8010e12:	4413      	add	r3, r2
 8010e14:	105b      	asrs	r3, r3, #1
 8010e16:	4618      	mov	r0, r3
 8010e18:	6879      	ldr	r1, [r7, #4]
 8010e1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e1c:	4613      	mov	r3, r2
 8010e1e:	005b      	lsls	r3, r3, #1
 8010e20:	4413      	add	r3, r2
 8010e22:	009b      	lsls	r3, r3, #2
 8010e24:	440b      	add	r3, r1
 8010e26:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010e2a:	3330      	adds	r3, #48	@ 0x30
 8010e2c:	6018      	str	r0, [r3, #0]
		LIDAR->processing.clusters[cluster_count].count = NB_DEGRES - debut_cluster;
 8010e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e30:	f5c3 71b4 	rsb	r1, r3, #360	@ 0x168
 8010e34:	6878      	ldr	r0, [r7, #4]
 8010e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e38:	4613      	mov	r3, r2
 8010e3a:	005b      	lsls	r3, r3, #1
 8010e3c:	4413      	add	r3, r2
 8010e3e:	009b      	lsls	r3, r3, #2
 8010e40:	4403      	add	r3, r0
 8010e42:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010e46:	3338      	adds	r3, #56	@ 0x38
 8010e48:	6019      	str	r1, [r3, #0]
		cluster_count++;
 8010e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e4c:	3301      	adds	r3, #1
 8010e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (distance_last <  LIDAR->processing.cluster_DistanceMIN.distance_moyenne){
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010e56:	f8d3 37e8 	ldr.w	r3, [r3, #2024]	@ 0x7e8
 8010e5a:	69fa      	ldr	r2, [r7, #28]
 8010e5c:	429a      	cmp	r2, r3
 8010e5e:	da14      	bge.n	8010e8a <find_clusters+0x216>
			LIDAR->processing.cluster_DistanceMIN = LIDAR->processing.clusters[cluster_count];
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010e66:	4618      	mov	r0, r3
 8010e68:	6879      	ldr	r1, [r7, #4]
 8010e6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e6c:	4613      	mov	r3, r2
 8010e6e:	005b      	lsls	r3, r3, #1
 8010e70:	4413      	add	r3, r2
 8010e72:	009b      	lsls	r3, r3, #2
 8010e74:	440b      	add	r3, r1
 8010e76:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8010e7a:	3328      	adds	r3, #40	@ 0x28
 8010e7c:	f200 74e4 	addw	r4, r0, #2020	@ 0x7e4
 8010e80:	3308      	adds	r3, #8
 8010e82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010e86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		}
	}

	// Mise  jour du compteur de clusters
	LIDAR->processing.cluster_cnt = cluster_count;
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010e90:	461a      	mov	r2, r3
 8010e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e94:	f8c2 37e0 	str.w	r3, [r2, #2016]	@ 0x7e0

}
 8010e98:	bf00      	nop
 8010e9a:	3730      	adds	r7, #48	@ 0x30
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8010ea0:	403e0000 	.word	0x403e0000

08010ea4 <medianFilter>:

//Applique un filtre mdian aux donnes du LIDAR.
void medianFilter(h_LIDAR_t *LIDAR) {
 8010ea4:	b480      	push	{r7}
 8010ea6:	b093      	sub	sp, #76	@ 0x4c
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
	int *signal = LIDAR->processing.point_buff;     // Signal brut
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	f503 6305 	add.w	r3, r3, #2128	@ 0x850
 8010eb2:	633b      	str	r3, [r7, #48]	@ 0x30
	int *filtred = LIDAR->processing.filtred_buff; // Signal filtr
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	f503 53ec 	add.w	r3, r3, #7552	@ 0x1d80
 8010eba:	3310      	adds	r3, #16
 8010ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int signal_length = NB_DEGRES;
 8010ebe:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8010ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
	int window[5];
	int middle = 2; // La mdiane est au centre d'une fentre de taille 5
 8010ec4:	2302      	movs	r3, #2
 8010ec6:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int i = 0; i < signal_length; i++) {
 8010ec8:	2300      	movs	r3, #0
 8010eca:	647b      	str	r3, [r7, #68]	@ 0x44
 8010ecc:	e06e      	b.n	8010fac <medianFilter+0x108>
		// Construire la fentre de voisinage
		for (int j = 0; j < 5; j++) {
 8010ece:	2300      	movs	r3, #0
 8010ed0:	643b      	str	r3, [r7, #64]	@ 0x40
 8010ed2:	e01f      	b.n	8010f14 <medianFilter+0x70>
			int index = i - middle + j;
 8010ed4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed8:	1ad3      	subs	r3, r2, r3
 8010eda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010edc:	4413      	add	r3, r2
 8010ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
			// Grer les bords du signal
			if (index < 0) index = 0;
 8010ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	da01      	bge.n	8010eea <medianFilter+0x46>
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (index >= signal_length) index = signal_length - 1;
 8010eea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eee:	429a      	cmp	r2, r3
 8010ef0:	db02      	blt.n	8010ef8 <medianFilter+0x54>
 8010ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef4:	3b01      	subs	r3, #1
 8010ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			window[j] = signal[index];
 8010ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010efa:	009b      	lsls	r3, r3, #2
 8010efc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010efe:	4413      	add	r3, r2
 8010f00:	681a      	ldr	r2, [r3, #0]
 8010f02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f04:	009b      	lsls	r3, r3, #2
 8010f06:	3348      	adds	r3, #72	@ 0x48
 8010f08:	443b      	add	r3, r7
 8010f0a:	f843 2c3c 	str.w	r2, [r3, #-60]
		for (int j = 0; j < 5; j++) {
 8010f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f10:	3301      	adds	r3, #1
 8010f12:	643b      	str	r3, [r7, #64]	@ 0x40
 8010f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f16:	2b04      	cmp	r3, #4
 8010f18:	dddc      	ble.n	8010ed4 <medianFilter+0x30>
		}

		// Trier la fentre pour extraire la mdiane
		for (int j = 0; j < 5; j++) {
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010f1e:	e034      	b.n	8010f8a <medianFilter+0xe6>
			for (int k = j + 1; k < 5; k++) {
 8010f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f22:	3301      	adds	r3, #1
 8010f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f26:	e02a      	b.n	8010f7e <medianFilter+0xda>
				if (window[j] > window[k]) {
 8010f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f2a:	009b      	lsls	r3, r3, #2
 8010f2c:	3348      	adds	r3, #72	@ 0x48
 8010f2e:	443b      	add	r3, r7
 8010f30:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 8010f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f36:	009b      	lsls	r3, r3, #2
 8010f38:	3348      	adds	r3, #72	@ 0x48
 8010f3a:	443b      	add	r3, r7
 8010f3c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8010f40:	429a      	cmp	r2, r3
 8010f42:	dd19      	ble.n	8010f78 <medianFilter+0xd4>
					int temp = window[j];
 8010f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f46:	009b      	lsls	r3, r3, #2
 8010f48:	3348      	adds	r3, #72	@ 0x48
 8010f4a:	443b      	add	r3, r7
 8010f4c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8010f50:	623b      	str	r3, [r7, #32]
					window[j] = window[k];
 8010f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f54:	009b      	lsls	r3, r3, #2
 8010f56:	3348      	adds	r3, #72	@ 0x48
 8010f58:	443b      	add	r3, r7
 8010f5a:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 8010f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f60:	009b      	lsls	r3, r3, #2
 8010f62:	3348      	adds	r3, #72	@ 0x48
 8010f64:	443b      	add	r3, r7
 8010f66:	f843 2c3c 	str.w	r2, [r3, #-60]
					window[k] = temp;
 8010f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f6c:	009b      	lsls	r3, r3, #2
 8010f6e:	3348      	adds	r3, #72	@ 0x48
 8010f70:	443b      	add	r3, r7
 8010f72:	6a3a      	ldr	r2, [r7, #32]
 8010f74:	f843 2c3c 	str.w	r2, [r3, #-60]
			for (int k = j + 1; k < 5; k++) {
 8010f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f7a:	3301      	adds	r3, #1
 8010f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f80:	2b04      	cmp	r3, #4
 8010f82:	ddd1      	ble.n	8010f28 <medianFilter+0x84>
		for (int j = 0; j < 5; j++) {
 8010f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f86:	3301      	adds	r3, #1
 8010f88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f8c:	2b04      	cmp	r3, #4
 8010f8e:	ddc7      	ble.n	8010f20 <medianFilter+0x7c>
				}
			}
		}

		// Stocker la mdiane dans le tableau filtr
		filtred[i] = window[middle];
 8010f90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f92:	009b      	lsls	r3, r3, #2
 8010f94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010f96:	441a      	add	r2, r3
 8010f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f9a:	009b      	lsls	r3, r3, #2
 8010f9c:	3348      	adds	r3, #72	@ 0x48
 8010f9e:	443b      	add	r3, r7
 8010fa0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8010fa4:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < signal_length; i++) {
 8010fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010fa8:	3301      	adds	r3, #1
 8010faa:	647b      	str	r3, [r7, #68]	@ 0x44
 8010fac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fb0:	429a      	cmp	r2, r3
 8010fb2:	db8c      	blt.n	8010ece <medianFilter+0x2a>
	}
}
 8010fb4:	bf00      	nop
 8010fb6:	bf00      	nop
 8010fb8:	374c      	adds	r7, #76	@ 0x4c
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc0:	4770      	bx	lr
	...

08010fc4 <uart_transmit>:



// Dfinir les fonctions UART pour le mode polling
int uart_transmit(uint8_t *p_data, uint16_t size) {
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b082      	sub	sp, #8
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
 8010fcc:	460b      	mov	r3, r1
 8010fce:	807b      	strh	r3, [r7, #2]
	return HAL_UART_Transmit(&huart2, p_data, size, HAL_MAX_DELAY);
 8010fd0:	887a      	ldrh	r2, [r7, #2]
 8010fd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010fd6:	6879      	ldr	r1, [r7, #4]
 8010fd8:	4803      	ldr	r0, [pc, #12]	@ (8010fe8 <uart_transmit+0x24>)
 8010fda:	f7fc f859 	bl	800d090 <HAL_UART_Transmit>
 8010fde:	4603      	mov	r3, r0
}
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	3708      	adds	r7, #8
 8010fe4:	46bd      	mov	sp, r7
 8010fe6:	bd80      	pop	{r7, pc}
 8010fe8:	20000e78 	.word	0x20000e78

08010fec <uart_poll_receive>:

int uart_poll_receive(uint8_t *p_data, uint16_t size) {
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b082      	sub	sp, #8
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	6078      	str	r0, [r7, #4]
 8010ff4:	460b      	mov	r3, r1
 8010ff6:	807b      	strh	r3, [r7, #2]
	return HAL_UART_Receive(&huart2, p_data, size, 100);
 8010ff8:	887a      	ldrh	r2, [r7, #2]
 8010ffa:	2364      	movs	r3, #100	@ 0x64
 8010ffc:	6879      	ldr	r1, [r7, #4]
 8010ffe:	4804      	ldr	r0, [pc, #16]	@ (8011010 <uart_poll_receive+0x24>)
 8011000:	f7fc f8d4 	bl	800d1ac <HAL_UART_Receive>
 8011004:	4603      	mov	r3, r0
}
 8011006:	4618      	mov	r0, r3
 8011008:	3708      	adds	r7, #8
 801100a:	46bd      	mov	sp, r7
 801100c:	bd80      	pop	{r7, pc}
 801100e:	bf00      	nop
 8011010:	20000e78 	.word	0x20000e78

08011014 <uart_it_receive>:

int uart_it_receive(uint8_t *p_data, uint16_t size){
 8011014:	b580      	push	{r7, lr}
 8011016:	b082      	sub	sp, #8
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
 801101c:	460b      	mov	r3, r1
 801101e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive_IT(&huart2, p_data, size);
 8011020:	887b      	ldrh	r3, [r7, #2]
 8011022:	461a      	mov	r2, r3
 8011024:	6879      	ldr	r1, [r7, #4]
 8011026:	4804      	ldr	r0, [pc, #16]	@ (8011038 <uart_it_receive+0x24>)
 8011028:	f7fc fa1c 	bl	800d464 <HAL_UART_Receive_IT>
	return 0;
 801102c:	2300      	movs	r3, #0
}
 801102e:	4618      	mov	r0, r3
 8011030:	3708      	adds	r7, #8
 8011032:	46bd      	mov	sp, r7
 8011034:	bd80      	pop	{r7, pc}
 8011036:	bf00      	nop
 8011038:	20000e78 	.word	0x20000e78

0801103c <uart_it_transmit>:

int uart_it_transmit(uint8_t *p_data, uint16_t size){
 801103c:	b580      	push	{r7, lr}
 801103e:	b082      	sub	sp, #8
 8011040:	af00      	add	r7, sp, #0
 8011042:	6078      	str	r0, [r7, #4]
 8011044:	460b      	mov	r3, r1
 8011046:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_IT(&huart2, p_data, size);
 8011048:	887b      	ldrh	r3, [r7, #2]
 801104a:	461a      	mov	r2, r3
 801104c:	6879      	ldr	r1, [r7, #4]
 801104e:	4804      	ldr	r0, [pc, #16]	@ (8011060 <uart_it_transmit+0x24>)
 8011050:	f7fc f974 	bl	800d33c <HAL_UART_Transmit_IT>
	return 0;
 8011054:	2300      	movs	r3, #0
}
 8011056:	4618      	mov	r0, r3
 8011058:	3708      	adds	r7, #8
 801105a:	46bd      	mov	sp, r7
 801105c:	bd80      	pop	{r7, pc}
 801105e:	bf00      	nop
 8011060:	20000e78 	.word	0x20000e78

08011064 <uart_dma_receive>:

int uart_dma_receive(uint8_t *p_data, uint16_t size){
 8011064:	b580      	push	{r7, lr}
 8011066:	b082      	sub	sp, #8
 8011068:	af00      	add	r7, sp, #0
 801106a:	6078      	str	r0, [r7, #4]
 801106c:	460b      	mov	r3, r1
 801106e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive_DMA(&huart2, p_data, size);
 8011070:	887b      	ldrh	r3, [r7, #2]
 8011072:	461a      	mov	r2, r3
 8011074:	6879      	ldr	r1, [r7, #4]
 8011076:	4804      	ldr	r0, [pc, #16]	@ (8011088 <uart_dma_receive+0x24>)
 8011078:	f7fc fac0 	bl	800d5fc <HAL_UART_Receive_DMA>
	return 0;
 801107c:	2300      	movs	r3, #0
}
 801107e:	4618      	mov	r0, r3
 8011080:	3708      	adds	r7, #8
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}
 8011086:	bf00      	nop
 8011088:	20000e78 	.word	0x20000e78

0801108c <uart_dma_transmit>:

int uart_dma_transmit(uint8_t *p_data, uint16_t size){
 801108c:	b580      	push	{r7, lr}
 801108e:	b082      	sub	sp, #8
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
 8011094:	460b      	mov	r3, r1
 8011096:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8011098:	887b      	ldrh	r3, [r7, #2]
 801109a:	461a      	mov	r2, r3
 801109c:	6879      	ldr	r1, [r7, #4]
 801109e:	4804      	ldr	r0, [pc, #16]	@ (80110b0 <uart_dma_transmit+0x24>)
 80110a0:	f7fc fa2c 	bl	800d4fc <HAL_UART_Transmit_DMA>
	return 0;
 80110a4:	2300      	movs	r3, #0
}
 80110a6:	4618      	mov	r0, r3
 80110a8:	3708      	adds	r7, #8
 80110aa:	46bd      	mov	sp, r7
 80110ac:	bd80      	pop	{r7, pc}
 80110ae:	bf00      	nop
 80110b0:	20000e78 	.word	0x20000e78

080110b4 <lidar_init>:
extern SemaphoreHandle_t semb_halfCllbck;
extern SemaphoreHandle_t semb_cpltCllbck;
extern int lidarDebugShell;

SemaphoreHandle_t semb_process_authorized;
void lidar_init(void){
 80110b4:	b580      	push	{r7, lr}
 80110b6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOA,LIDAR_M_CTR_Pin , SET);
 80110b8:	2201      	movs	r2, #1
 80110ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80110be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80110c2:	f7f8 fb2b 	bl	800971c <HAL_GPIO_WritePin>

	lidar.serial_drv.transmit = uart_transmit;
 80110c6:	4b0e      	ldr	r3, [pc, #56]	@ (8011100 <lidar_init+0x4c>)
 80110c8:	4a0e      	ldr	r2, [pc, #56]	@ (8011104 <lidar_init+0x50>)
 80110ca:	601a      	str	r2, [r3, #0]
	lidar.serial_drv.poll_receive = uart_poll_receive;
 80110cc:	4b0c      	ldr	r3, [pc, #48]	@ (8011100 <lidar_init+0x4c>)
 80110ce:	4a0e      	ldr	r2, [pc, #56]	@ (8011108 <lidar_init+0x54>)
 80110d0:	605a      	str	r2, [r3, #4]

	lidar.serial_drv.it_receive=uart_it_receive;
 80110d2:	4b0b      	ldr	r3, [pc, #44]	@ (8011100 <lidar_init+0x4c>)
 80110d4:	4a0d      	ldr	r2, [pc, #52]	@ (801110c <lidar_init+0x58>)
 80110d6:	609a      	str	r2, [r3, #8]
	lidar.serial_drv.it_transmit=uart_it_transmit;
 80110d8:	4b09      	ldr	r3, [pc, #36]	@ (8011100 <lidar_init+0x4c>)
 80110da:	4a0d      	ldr	r2, [pc, #52]	@ (8011110 <lidar_init+0x5c>)
 80110dc:	60da      	str	r2, [r3, #12]

	lidar.serial_drv.dma_receive=uart_dma_receive;
 80110de:	4b08      	ldr	r3, [pc, #32]	@ (8011100 <lidar_init+0x4c>)
 80110e0:	4a0c      	ldr	r2, [pc, #48]	@ (8011114 <lidar_init+0x60>)
 80110e2:	611a      	str	r2, [r3, #16]
	lidar.serial_drv.dma_transmit=uart_dma_transmit;
 80110e4:	4b06      	ldr	r3, [pc, #24]	@ (8011100 <lidar_init+0x4c>)
 80110e6:	4a0c      	ldr	r2, [pc, #48]	@ (8011118 <lidar_init+0x64>)
 80110e8:	615a      	str	r2, [r3, #20]

	semb_process_authorized = xSemaphoreCreateBinary();
 80110ea:	2203      	movs	r2, #3
 80110ec:	2100      	movs	r1, #0
 80110ee:	2001      	movs	r0, #1
 80110f0:	f002 ff36 	bl	8013f60 <xQueueGenericCreate>
 80110f4:	4603      	mov	r3, r0
 80110f6:	4a09      	ldr	r2, [pc, #36]	@ (801111c <lidar_init+0x68>)
 80110f8:	6013      	str	r3, [r2, #0]
}
 80110fa:	bf00      	nop
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	bf00      	nop
 8011100:	20000fec 	.word	0x20000fec
 8011104:	08010fc5 	.word	0x08010fc5
 8011108:	08010fed 	.word	0x08010fed
 801110c:	08011015 	.word	0x08011015
 8011110:	0801103d 	.word	0x0801103d
 8011114:	08011065 	.word	0x08011065
 8011118:	0801108d 	.word	0x0801108d
 801111c:	200037e0 	.word	0x200037e0

08011120 <lidarTake>:

void lidarTake (void * pvParameters){
 8011120:	b580      	push	{r7, lr}
 8011122:	b084      	sub	sp, #16
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
	uint8_t* buff;
	//Remove in the shell
	//LIDAR_start_scan_dma(&lidar) == 0 ? debug(START,"LIDAR") : debug(D_ERROR,"LIDAR");
	SemaphoreHandle_t semMutex_Process=xSemaphoreCreateMutex();
 8011128:	2001      	movs	r0, #1
 801112a:	f002 ff8d 	bl	8014048 <xQueueCreateMutex>
 801112e:	60f8      	str	r0, [r7, #12]
	for(;;){
		// Attente du Semahore de half buffer
		xSemaphoreTake(semb_halfCllbck, portMAX_DELAY);
 8011130:	4b1f      	ldr	r3, [pc, #124]	@ (80111b0 <lidarTake+0x90>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011138:	4618      	mov	r0, r3
 801113a:	f003 faaf 	bl	801469c <xQueueSemaphoreTake>
		// Pointeur sur le dbut des donnes
		buff = lidar.processing.receive_buff;
 801113e:	4b1d      	ldr	r3, [pc, #116]	@ (80111b4 <lidarTake+0x94>)
 8011140:	60bb      	str	r3, [r7, #8]
		xSemaphoreTake(semMutex_Process,portMAX_DELAY);
 8011142:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011146:	68f8      	ldr	r0, [r7, #12]
 8011148:	f003 faa8 	bl	801469c <xQueueSemaphoreTake>
		LIDAR_process_frame(&lidar, buff); //Peut provoquer des HardFault sans les mutexs
 801114c:	68b9      	ldr	r1, [r7, #8]
 801114e:	481a      	ldr	r0, [pc, #104]	@ (80111b8 <lidarTake+0x98>)
 8011150:	f7ff fc62 	bl	8010a18 <LIDAR_process_frame>
		xSemaphoreGive(semMutex_Process);
 8011154:	2300      	movs	r3, #0
 8011156:	2200      	movs	r2, #0
 8011158:	2100      	movs	r1, #0
 801115a:	68f8      	ldr	r0, [r7, #12]
 801115c:	f002 ff8c 	bl	8014078 <xQueueGenericSend>

		xSemaphoreGive(semb_process_authorized);
 8011160:	4b16      	ldr	r3, [pc, #88]	@ (80111bc <lidarTake+0x9c>)
 8011162:	6818      	ldr	r0, [r3, #0]
 8011164:	2300      	movs	r3, #0
 8011166:	2200      	movs	r2, #0
 8011168:	2100      	movs	r1, #0
 801116a:	f002 ff85 	bl	8014078 <xQueueGenericSend>
		// Attente du semaphore du complete buffer
		xSemaphoreTake(semb_cpltCllbck, portMAX_DELAY);
 801116e:	4b14      	ldr	r3, [pc, #80]	@ (80111c0 <lidarTake+0xa0>)
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011176:	4618      	mov	r0, r3
 8011178:	f003 fa90 	bl	801469c <xQueueSemaphoreTake>
		// Pointeur sur la moiti des donnes
		buff = &lidar.processing.receive_buff[FRAME_BUFF_SIZE];
 801117c:	4b11      	ldr	r3, [pc, #68]	@ (80111c4 <lidarTake+0xa4>)
 801117e:	60bb      	str	r3, [r7, #8]

		xSemaphoreTake(semMutex_Process,portMAX_DELAY);
 8011180:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011184:	68f8      	ldr	r0, [r7, #12]
 8011186:	f003 fa89 	bl	801469c <xQueueSemaphoreTake>
		LIDAR_process_frame(&lidar, buff);
 801118a:	68b9      	ldr	r1, [r7, #8]
 801118c:	480a      	ldr	r0, [pc, #40]	@ (80111b8 <lidarTake+0x98>)
 801118e:	f7ff fc43 	bl	8010a18 <LIDAR_process_frame>
		xSemaphoreGive(semMutex_Process);
 8011192:	2300      	movs	r3, #0
 8011194:	2200      	movs	r2, #0
 8011196:	2100      	movs	r1, #0
 8011198:	68f8      	ldr	r0, [r7, #12]
 801119a:	f002 ff6d 	bl	8014078 <xQueueGenericSend>

		xSemaphoreGive(semb_process_authorized);
 801119e:	4b07      	ldr	r3, [pc, #28]	@ (80111bc <lidarTake+0x9c>)
 80111a0:	6818      	ldr	r0, [r3, #0]
 80111a2:	2300      	movs	r3, #0
 80111a4:	2200      	movs	r2, #0
 80111a6:	2100      	movs	r1, #0
 80111a8:	f002 ff66 	bl	8014078 <xQueueGenericSend>
		xSemaphoreTake(semb_halfCllbck, portMAX_DELAY);
 80111ac:	bf00      	nop
 80111ae:	e7bf      	b.n	8011130 <lidarTake+0x10>
 80111b0:	20000778 	.word	0x20000778
 80111b4:	20001ddc 	.word	0x20001ddc
 80111b8:	20000fec 	.word	0x20000fec
 80111bc:	200037e0 	.word	0x200037e0
 80111c0:	2000077c 	.word	0x2000077c
 80111c4:	200025ac 	.word	0x200025ac

080111c8 <lidarprocess>:
	}
}

void lidarprocess (void * pvParameters){
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b082      	sub	sp, #8
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
	for(;;){
		medianFilter(&lidar);
 80111d0:	481a      	ldr	r0, [pc, #104]	@ (801123c <lidarprocess+0x74>)
 80111d2:	f7ff fe67 	bl	8010ea4 <medianFilter>
		find_clusters(&lidar);
 80111d6:	4819      	ldr	r0, [pc, #100]	@ (801123c <lidarprocess+0x74>)
 80111d8:	f7ff fd4c 	bl	8010c74 <find_clusters>
		// Changer la distance minimale si workMode idee tab_distance[distance_souris, distance_chat]
		if (lidar.processing.cluster_DistanceMIN.distance_moyenne < 4000){
 80111dc:	4b17      	ldr	r3, [pc, #92]	@ (801123c <lidarprocess+0x74>)
 80111de:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80111e2:	f8d3 37e8 	ldr.w	r3, [r3, #2024]	@ 0x7e8
 80111e6:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80111ea:	da07      	bge.n	80111fc <lidarprocess+0x34>
			ZXB5210_angle(lidar.processing.cluster_DistanceMIN.angle_moyen);
 80111ec:	4b13      	ldr	r3, [pc, #76]	@ (801123c <lidarprocess+0x74>)
 80111ee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80111f2:	f8d3 37e4 	ldr.w	r3, [r3, #2020]	@ 0x7e4
 80111f6:	4618      	mov	r0, r3
 80111f8:	f7f5 f8fa 	bl	80063f0 <ZXB5210_angle>
		}

		if(lidarDebugShell){
 80111fc:	4b10      	ldr	r3, [pc, #64]	@ (8011240 <lidarprocess+0x78>)
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	2b00      	cmp	r3, #0
 8011202:	d016      	beq.n	8011232 <lidarprocess+0x6a>
			printf("Clusters Maison trouvees : %d \r\n", lidar.processing.cluster_cnt);
 8011204:	4b0d      	ldr	r3, [pc, #52]	@ (801123c <lidarprocess+0x74>)
 8011206:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801120a:	f8d3 37e0 	ldr.w	r3, [r3, #2016]	@ 0x7e0
 801120e:	4619      	mov	r1, r3
 8011210:	480c      	ldr	r0, [pc, #48]	@ (8011244 <lidarprocess+0x7c>)
 8011212:	f008 fe7f 	bl	8019f14 <iprintf>
			printf("Clusters Distance Minimum : %i | %i \r\n", lidar.processing.cluster_DistanceMIN.distance_moyenne,lidar.processing.cluster_DistanceMIN.angle_moyen);
 8011216:	4b09      	ldr	r3, [pc, #36]	@ (801123c <lidarprocess+0x74>)
 8011218:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801121c:	f8d3 37e8 	ldr.w	r3, [r3, #2024]	@ 0x7e8
 8011220:	4a06      	ldr	r2, [pc, #24]	@ (801123c <lidarprocess+0x74>)
 8011222:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8011226:	f8d2 27e4 	ldr.w	r2, [r2, #2020]	@ 0x7e4
 801122a:	4619      	mov	r1, r3
 801122c:	4806      	ldr	r0, [pc, #24]	@ (8011248 <lidarprocess+0x80>)
 801122e:	f008 fe71 	bl	8019f14 <iprintf>

		}
		vTaskDelay(DUREE);
 8011232:	200a      	movs	r0, #10
 8011234:	f003 fed6 	bl	8014fe4 <vTaskDelay>
		medianFilter(&lidar);
 8011238:	e7ca      	b.n	80111d0 <lidarprocess+0x8>
 801123a:	bf00      	nop
 801123c:	20000fec 	.word	0x20000fec
 8011240:	200079e8 	.word	0x200079e8
 8011244:	0801e3f8 	.word	0x0801e3f8
 8011248:	0801e41c 	.word	0x0801e41c

0801124c <__NVIC_EnableIRQ>:
{
 801124c:	b480      	push	{r7}
 801124e:	b083      	sub	sp, #12
 8011250:	af00      	add	r7, sp, #0
 8011252:	4603      	mov	r3, r0
 8011254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801125a:	2b00      	cmp	r3, #0
 801125c:	db0b      	blt.n	8011276 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801125e:	79fb      	ldrb	r3, [r7, #7]
 8011260:	f003 021f 	and.w	r2, r3, #31
 8011264:	4907      	ldr	r1, [pc, #28]	@ (8011284 <__NVIC_EnableIRQ+0x38>)
 8011266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801126a:	095b      	lsrs	r3, r3, #5
 801126c:	2001      	movs	r0, #1
 801126e:	fa00 f202 	lsl.w	r2, r0, r2
 8011272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8011276:	bf00      	nop
 8011278:	370c      	adds	r7, #12
 801127a:	46bd      	mov	sp, r7
 801127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011280:	4770      	bx	lr
 8011282:	bf00      	nop
 8011284:	e000e100 	.word	0xe000e100

08011288 <__NVIC_SetPriority>:
{
 8011288:	b480      	push	{r7}
 801128a:	b083      	sub	sp, #12
 801128c:	af00      	add	r7, sp, #0
 801128e:	4603      	mov	r3, r0
 8011290:	6039      	str	r1, [r7, #0]
 8011292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011298:	2b00      	cmp	r3, #0
 801129a:	db0a      	blt.n	80112b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801129c:	683b      	ldr	r3, [r7, #0]
 801129e:	b2da      	uxtb	r2, r3
 80112a0:	490c      	ldr	r1, [pc, #48]	@ (80112d4 <__NVIC_SetPriority+0x4c>)
 80112a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80112a6:	0112      	lsls	r2, r2, #4
 80112a8:	b2d2      	uxtb	r2, r2
 80112aa:	440b      	add	r3, r1
 80112ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80112b0:	e00a      	b.n	80112c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	b2da      	uxtb	r2, r3
 80112b6:	4908      	ldr	r1, [pc, #32]	@ (80112d8 <__NVIC_SetPriority+0x50>)
 80112b8:	79fb      	ldrb	r3, [r7, #7]
 80112ba:	f003 030f 	and.w	r3, r3, #15
 80112be:	3b04      	subs	r3, #4
 80112c0:	0112      	lsls	r2, r2, #4
 80112c2:	b2d2      	uxtb	r2, r2
 80112c4:	440b      	add	r3, r1
 80112c6:	761a      	strb	r2, [r3, #24]
}
 80112c8:	bf00      	nop
 80112ca:	370c      	adds	r7, #12
 80112cc:	46bd      	mov	sp, r7
 80112ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d2:	4770      	bx	lr
 80112d4:	e000e100 	.word	0xe000e100
 80112d8:	e000ed00 	.word	0xe000ed00

080112dc <LL_AHB2_GRP1_EnableClock>:
{
 80112dc:	b480      	push	{r7}
 80112de:	b085      	sub	sp, #20
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80112e4:	4b08      	ldr	r3, [pc, #32]	@ (8011308 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80112e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80112e8:	4907      	ldr	r1, [pc, #28]	@ (8011308 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	4313      	orrs	r3, r2
 80112ee:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80112f0:	4b05      	ldr	r3, [pc, #20]	@ (8011308 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80112f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	4013      	ands	r3, r2
 80112f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80112fa:	68fb      	ldr	r3, [r7, #12]
}
 80112fc:	bf00      	nop
 80112fe:	3714      	adds	r7, #20
 8011300:	46bd      	mov	sp, r7
 8011302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011306:	4770      	bx	lr
 8011308:	40021000 	.word	0x40021000

0801130c <LL_GPIO_SetPinMode>:
{
 801130c:	b480      	push	{r7}
 801130e:	b08b      	sub	sp, #44	@ 0x2c
 8011310:	af00      	add	r7, sp, #0
 8011312:	60f8      	str	r0, [r7, #12]
 8011314:	60b9      	str	r1, [r7, #8]
 8011316:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	681a      	ldr	r2, [r3, #0]
 801131c:	68bb      	ldr	r3, [r7, #8]
 801131e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011320:	697b      	ldr	r3, [r7, #20]
 8011322:	fa93 f3a3 	rbit	r3, r3
 8011326:	613b      	str	r3, [r7, #16]
  return result;
 8011328:	693b      	ldr	r3, [r7, #16]
 801132a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801132c:	69bb      	ldr	r3, [r7, #24]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d101      	bne.n	8011336 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8011332:	2320      	movs	r3, #32
 8011334:	e003      	b.n	801133e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8011336:	69bb      	ldr	r3, [r7, #24]
 8011338:	fab3 f383 	clz	r3, r3
 801133c:	b2db      	uxtb	r3, r3
 801133e:	005b      	lsls	r3, r3, #1
 8011340:	2103      	movs	r1, #3
 8011342:	fa01 f303 	lsl.w	r3, r1, r3
 8011346:	43db      	mvns	r3, r3
 8011348:	401a      	ands	r2, r3
 801134a:	68bb      	ldr	r3, [r7, #8]
 801134c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801134e:	6a3b      	ldr	r3, [r7, #32]
 8011350:	fa93 f3a3 	rbit	r3, r3
 8011354:	61fb      	str	r3, [r7, #28]
  return result;
 8011356:	69fb      	ldr	r3, [r7, #28]
 8011358:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135c:	2b00      	cmp	r3, #0
 801135e:	d101      	bne.n	8011364 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8011360:	2320      	movs	r3, #32
 8011362:	e003      	b.n	801136c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8011364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011366:	fab3 f383 	clz	r3, r3
 801136a:	b2db      	uxtb	r3, r3
 801136c:	005b      	lsls	r3, r3, #1
 801136e:	6879      	ldr	r1, [r7, #4]
 8011370:	fa01 f303 	lsl.w	r3, r1, r3
 8011374:	431a      	orrs	r2, r3
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	601a      	str	r2, [r3, #0]
}
 801137a:	bf00      	nop
 801137c:	372c      	adds	r7, #44	@ 0x2c
 801137e:	46bd      	mov	sp, r7
 8011380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011384:	4770      	bx	lr

08011386 <LL_GPIO_SetPinPull>:
{
 8011386:	b480      	push	{r7}
 8011388:	b08b      	sub	sp, #44	@ 0x2c
 801138a:	af00      	add	r7, sp, #0
 801138c:	60f8      	str	r0, [r7, #12]
 801138e:	60b9      	str	r1, [r7, #8]
 8011390:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	68da      	ldr	r2, [r3, #12]
 8011396:	68bb      	ldr	r3, [r7, #8]
 8011398:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	fa93 f3a3 	rbit	r3, r3
 80113a0:	613b      	str	r3, [r7, #16]
  return result;
 80113a2:	693b      	ldr	r3, [r7, #16]
 80113a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80113a6:	69bb      	ldr	r3, [r7, #24]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d101      	bne.n	80113b0 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80113ac:	2320      	movs	r3, #32
 80113ae:	e003      	b.n	80113b8 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80113b0:	69bb      	ldr	r3, [r7, #24]
 80113b2:	fab3 f383 	clz	r3, r3
 80113b6:	b2db      	uxtb	r3, r3
 80113b8:	005b      	lsls	r3, r3, #1
 80113ba:	2103      	movs	r1, #3
 80113bc:	fa01 f303 	lsl.w	r3, r1, r3
 80113c0:	43db      	mvns	r3, r3
 80113c2:	401a      	ands	r2, r3
 80113c4:	68bb      	ldr	r3, [r7, #8]
 80113c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80113c8:	6a3b      	ldr	r3, [r7, #32]
 80113ca:	fa93 f3a3 	rbit	r3, r3
 80113ce:	61fb      	str	r3, [r7, #28]
  return result;
 80113d0:	69fb      	ldr	r3, [r7, #28]
 80113d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80113d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d101      	bne.n	80113de <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80113da:	2320      	movs	r3, #32
 80113dc:	e003      	b.n	80113e6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80113de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113e0:	fab3 f383 	clz	r3, r3
 80113e4:	b2db      	uxtb	r3, r3
 80113e6:	005b      	lsls	r3, r3, #1
 80113e8:	6879      	ldr	r1, [r7, #4]
 80113ea:	fa01 f303 	lsl.w	r3, r1, r3
 80113ee:	431a      	orrs	r2, r3
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	60da      	str	r2, [r3, #12]
}
 80113f4:	bf00      	nop
 80113f6:	372c      	adds	r7, #44	@ 0x2c
 80113f8:	46bd      	mov	sp, r7
 80113fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113fe:	4770      	bx	lr

08011400 <LL_UCPD_Enable>:
{
 8011400:	b480      	push	{r7}
 8011402:	b083      	sub	sp, #12
 8011404:	af00      	add	r7, sp, #0
 8011406:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	601a      	str	r2, [r3, #0]
}
 8011414:	bf00      	nop
 8011416:	370c      	adds	r7, #12
 8011418:	46bd      	mov	sp, r7
 801141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801141e:	4770      	bx	lr

08011420 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 8011420:	b480      	push	{r7}
 8011422:	b083      	sub	sp, #12
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
 8011428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8011432:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011436:	683a      	ldr	r2, [r7, #0]
 8011438:	431a      	orrs	r2, r3
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	601a      	str	r2, [r3, #0]
}
 801143e:	bf00      	nop
 8011440:	370c      	adds	r7, #12
 8011442:	46bd      	mov	sp, r7
 8011444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011448:	4770      	bx	lr

0801144a <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 801144a:	b480      	push	{r7}
 801144c:	b083      	sub	sp, #12
 801144e:	af00      	add	r7, sp, #0
 8011450:	6078      	str	r0, [r7, #4]
 8011452:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	68db      	ldr	r3, [r3, #12]
 8011458:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	431a      	orrs	r2, r3
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	60da      	str	r2, [r3, #12]
}
 8011464:	bf00      	nop
 8011466:	370c      	adds	r7, #12
 8011468:	46bd      	mov	sp, r7
 801146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146e:	4770      	bx	lr

08011470 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8011470:	b480      	push	{r7}
 8011472:	b083      	sub	sp, #12
 8011474:	af00      	add	r7, sp, #0
 8011476:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	691b      	ldr	r3, [r3, #16]
 801147c:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	611a      	str	r2, [r3, #16]
}
 8011484:	bf00      	nop
 8011486:	370c      	adds	r7, #12
 8011488:	46bd      	mov	sp, r7
 801148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801148e:	4770      	bx	lr

08011490 <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8011490:	b480      	push	{r7}
 8011492:	b083      	sub	sp, #12
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	691b      	ldr	r3, [r3, #16]
 801149c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	611a      	str	r2, [r3, #16]
}
 80114a4:	bf00      	nop
 80114a6:	370c      	adds	r7, #12
 80114a8:	46bd      	mov	sp, r7
 80114aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ae:	4770      	bx	lr

080114b0 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80114b0:	b480      	push	{r7}
 80114b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80114b4:	4b05      	ldr	r3, [pc, #20]	@ (80114cc <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80114b6:	689b      	ldr	r3, [r3, #8]
 80114b8:	4a04      	ldr	r2, [pc, #16]	@ (80114cc <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80114ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80114be:	6093      	str	r3, [r2, #8]
}
 80114c0:	bf00      	nop
 80114c2:	46bd      	mov	sp, r7
 80114c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c8:	4770      	bx	lr
 80114ca:	bf00      	nop
 80114cc:	40007000 	.word	0x40007000

080114d0 <CAD_Init>:
  * @param  pParams       Pointer on PD parameters based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 80114d0:	b590      	push	{r4, r7, lr}
 80114d2:	b08b      	sub	sp, #44	@ 0x2c
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	60b9      	str	r1, [r7, #8]
 80114d8:	607a      	str	r2, [r7, #4]
 80114da:	603b      	str	r3, [r7, #0]
 80114dc:	4603      	mov	r3, r0
 80114de:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80114e0:	7bfa      	ldrb	r2, [r7, #15]
 80114e2:	4613      	mov	r3, r2
 80114e4:	005b      	lsls	r3, r3, #1
 80114e6:	4413      	add	r3, r2
 80114e8:	009b      	lsls	r3, r3, #2
 80114ea:	4a66      	ldr	r2, [pc, #408]	@ (8011684 <CAD_Init+0x1b4>)
 80114ec:	4413      	add	r3, r2
 80114ee:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 80114f0:	7bfa      	ldrb	r2, [r7, #15]
 80114f2:	4965      	ldr	r1, [pc, #404]	@ (8011688 <CAD_Init+0x1b8>)
 80114f4:	4613      	mov	r3, r2
 80114f6:	011b      	lsls	r3, r3, #4
 80114f8:	1a9b      	subs	r3, r3, r2
 80114fa:	009b      	lsls	r3, r3, #2
 80114fc:	440b      	add	r3, r1
 80114fe:	3310      	adds	r3, #16
 8011500:	687a      	ldr	r2, [r7, #4]
 8011502:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 8011504:	7bfa      	ldrb	r2, [r7, #15]
 8011506:	4960      	ldr	r1, [pc, #384]	@ (8011688 <CAD_Init+0x1b8>)
 8011508:	4613      	mov	r3, r2
 801150a:	011b      	lsls	r3, r3, #4
 801150c:	1a9b      	subs	r3, r3, r2
 801150e:	009b      	lsls	r3, r3, #2
 8011510:	440b      	add	r3, r1
 8011512:	330c      	adds	r3, #12
 8011514:	68ba      	ldr	r2, [r7, #8]
 8011516:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 8011518:	7bfa      	ldrb	r2, [r7, #15]
 801151a:	495b      	ldr	r1, [pc, #364]	@ (8011688 <CAD_Init+0x1b8>)
 801151c:	4613      	mov	r3, r2
 801151e:	011b      	lsls	r3, r3, #4
 8011520:	1a9b      	subs	r3, r3, r2
 8011522:	009b      	lsls	r3, r3, #2
 8011524:	440b      	add	r3, r1
 8011526:	330c      	adds	r3, #12
 8011528:	6819      	ldr	r1, [r3, #0]
 801152a:	7bfa      	ldrb	r2, [r7, #15]
 801152c:	4856      	ldr	r0, [pc, #344]	@ (8011688 <CAD_Init+0x1b8>)
 801152e:	4613      	mov	r3, r2
 8011530:	011b      	lsls	r3, r3, #4
 8011532:	1a9b      	subs	r3, r3, r2
 8011534:	009b      	lsls	r3, r3, #2
 8011536:	4403      	add	r3, r0
 8011538:	3310      	adds	r3, #16
 801153a:	681a      	ldr	r2, [r3, #0]
 801153c:	794b      	ldrb	r3, [r1, #5]
 801153e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8011542:	b2d9      	uxtb	r1, r3
 8011544:	7893      	ldrb	r3, [r2, #2]
 8011546:	f361 0301 	bfi	r3, r1, #0, #2
 801154a:	7093      	strb	r3, [r2, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 801154c:	7bfa      	ldrb	r2, [r7, #15]
 801154e:	494e      	ldr	r1, [pc, #312]	@ (8011688 <CAD_Init+0x1b8>)
 8011550:	4613      	mov	r3, r2
 8011552:	011b      	lsls	r3, r3, #4
 8011554:	1a9b      	subs	r3, r3, r2
 8011556:	009b      	lsls	r3, r3, #2
 8011558:	440b      	add	r3, r1
 801155a:	3310      	adds	r3, #16
 801155c:	681a      	ldr	r2, [r3, #0]
 801155e:	7893      	ldrb	r3, [r2, #2]
 8011560:	f36f 0383 	bfc	r3, #2, #2
 8011564:	7093      	strb	r3, [r2, #2]

  /* Reset handle */
  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 8011566:	220c      	movs	r2, #12
 8011568:	2100      	movs	r1, #0
 801156a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801156c:	f008 fdb0 	bl	801a0d0 <memset>

  /* Register CAD wake up callback */
  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 8011570:	7bfa      	ldrb	r2, [r7, #15]
 8011572:	4945      	ldr	r1, [pc, #276]	@ (8011688 <CAD_Init+0x1b8>)
 8011574:	4613      	mov	r3, r2
 8011576:	011b      	lsls	r3, r3, #4
 8011578:	1a9b      	subs	r3, r3, r2
 801157a:	009b      	lsls	r3, r3, #2
 801157c:	440b      	add	r3, r1
 801157e:	332c      	adds	r3, #44	@ 0x2c
 8011580:	683a      	ldr	r2, [r7, #0]
 8011582:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 8011584:	7bfc      	ldrb	r4, [r7, #15]
 8011586:	7bfb      	ldrb	r3, [r7, #15]
 8011588:	4618      	mov	r0, r3
 801158a:	f000 fb6b 	bl	8011c64 <USBPD_HW_GetUSPDInstance>
 801158e:	4602      	mov	r2, r0
 8011590:	493d      	ldr	r1, [pc, #244]	@ (8011688 <CAD_Init+0x1b8>)
 8011592:	4623      	mov	r3, r4
 8011594:	011b      	lsls	r3, r3, #4
 8011596:	1b1b      	subs	r3, r3, r4
 8011598:	009b      	lsls	r3, r3, #2
 801159a:	440b      	add	r3, r1
 801159c:	601a      	str	r2, [r3, #0]

  /* Initialize UCPD */
  LL_UCPD_StructInit(&settings);
 801159e:	f107 0314 	add.w	r3, r7, #20
 80115a2:	4618      	mov	r0, r3
 80115a4:	f7fe ff72 	bl	801048c <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 80115a8:	7bfa      	ldrb	r2, [r7, #15]
 80115aa:	4937      	ldr	r1, [pc, #220]	@ (8011688 <CAD_Init+0x1b8>)
 80115ac:	4613      	mov	r3, r2
 80115ae:	011b      	lsls	r3, r3, #4
 80115b0:	1a9b      	subs	r3, r3, r2
 80115b2:	009b      	lsls	r3, r3, #2
 80115b4:	440b      	add	r3, r1
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	f107 0214 	add.w	r2, r7, #20
 80115bc:	4611      	mov	r1, r2
 80115be:	4618      	mov	r0, r3
 80115c0:	f7fe ff36 	bl	8010430 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 80115c4:	7bfa      	ldrb	r2, [r7, #15]
 80115c6:	4930      	ldr	r1, [pc, #192]	@ (8011688 <CAD_Init+0x1b8>)
 80115c8:	4613      	mov	r3, r2
 80115ca:	011b      	lsls	r3, r3, #4
 80115cc:	1a9b      	subs	r3, r3, r2
 80115ce:	009b      	lsls	r3, r3, #2
 80115d0:	440b      	add	r3, r1
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 80115d8:	4618      	mov	r0, r3
 80115da:	f7ff ff21 	bl	8011420 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80115de:	7bfa      	ldrb	r2, [r7, #15]
 80115e0:	4929      	ldr	r1, [pc, #164]	@ (8011688 <CAD_Init+0x1b8>)
 80115e2:	4613      	mov	r3, r2
 80115e4:	011b      	lsls	r3, r3, #4
 80115e6:	1a9b      	subs	r3, r3, r2
 80115e8:	009b      	lsls	r3, r3, #2
 80115ea:	440b      	add	r3, r1
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80115f2:	4618      	mov	r0, r3
 80115f4:	f7ff ff29 	bl	801144a <LL_UCPD_SetccEnable>
#ifdef _LOW_POWER
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */

  /* Disable dead battery */
  LL_PWR_DisableUCPDDeadBattery(); /* PWR->CR3 |= (1 << 14); */
 80115f8:	f7ff ff5a 	bl	80114b0 <LL_PWR_DisableUCPDDeadBattery>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB); /* GPIOB enable RCC->AHB2ENR |= 2; */
 80115fc:	2002      	movs	r0, #2
 80115fe:	f7ff fe6d 	bl	80112dc <LL_AHB2_GRP1_EnableClock>

  /* Set by default UCPD1_CC1 & UCPD1_CC2 in analog mode */
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_6, LL_GPIO_MODE_ANALOG); /* PB6 mode = GP analog => CC1 */
 8011602:	2203      	movs	r2, #3
 8011604:	2140      	movs	r1, #64	@ 0x40
 8011606:	4821      	ldr	r0, [pc, #132]	@ (801168c <CAD_Init+0x1bc>)
 8011608:	f7ff fe80 	bl	801130c <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_4, LL_GPIO_MODE_ANALOG); /* PB4 mode = GP analog => CC2 */
 801160c:	2203      	movs	r2, #3
 801160e:	2110      	movs	r1, #16
 8011610:	481e      	ldr	r0, [pc, #120]	@ (801168c <CAD_Init+0x1bc>)
 8011612:	f7ff fe7b 	bl	801130c <LL_GPIO_SetPinMode>

  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_NO);
 8011616:	2200      	movs	r2, #0
 8011618:	2140      	movs	r1, #64	@ 0x40
 801161a:	481c      	ldr	r0, [pc, #112]	@ (801168c <CAD_Init+0x1bc>)
 801161c:	f7ff feb3 	bl	8011386 <LL_GPIO_SetPinPull>
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 8011620:	2200      	movs	r2, #0
 8011622:	2110      	movs	r1, #16
 8011624:	4819      	ldr	r0, [pc, #100]	@ (801168c <CAD_Init+0x1bc>)
 8011626:	f7ff feae 	bl	8011386 <LL_GPIO_SetPinPull>

  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 801162a:	7bfb      	ldrb	r3, [r7, #15]
 801162c:	4618      	mov	r0, r3
 801162e:	f005 fccf 	bl	8016fd0 <BSP_USBPD_PWR_Init>
  /* Register VBUS detect callback */
  BSP_USBPD_PWR_RegisterVBUSDetectCallback(PortNum, CAD_HW_IF_VBUSDetectCallback);
#endif /* TCPP0203_SUPPORT */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8011632:	7bfa      	ldrb	r2, [r7, #15]
 8011634:	4914      	ldr	r1, [pc, #80]	@ (8011688 <CAD_Init+0x1b8>)
 8011636:	4613      	mov	r3, r2
 8011638:	011b      	lsls	r3, r3, #4
 801163a:	1a9b      	subs	r3, r3, r2
 801163c:	009b      	lsls	r3, r3, #2
 801163e:	440b      	add	r3, r1
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	4618      	mov	r0, r3
 8011644:	f7ff fedc 	bl	8011400 <LL_UCPD_Enable>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 8011648:	7bfb      	ldrb	r3, [r7, #15]
 801164a:	4618      	mov	r0, r3
 801164c:	f001 fbd2 	bl	8012df4 <USBPDM1_AssertRd>
    else
#endif /* _SRC */
    {
#if defined(_SNK)
      /* Set current state machine to SNK state machine */
      _handle->CAD_PtrStateMachine = CAD_StateMachine_SNK;
 8011650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011652:	4a0f      	ldr	r2, [pc, #60]	@ (8011690 <CAD_Init+0x1c0>)
 8011654:	609a      	str	r2, [r3, #8]
      _handle->CAD_Accessory_SNK = Ports[PortNum].settings->CAD_AccesorySupport;
 8011656:	7bfa      	ldrb	r2, [r7, #15]
 8011658:	490b      	ldr	r1, [pc, #44]	@ (8011688 <CAD_Init+0x1b8>)
 801165a:	4613      	mov	r3, r2
 801165c:	011b      	lsls	r3, r3, #4
 801165e:	1a9b      	subs	r3, r3, r2
 8011660:	009b      	lsls	r3, r3, #2
 8011662:	440b      	add	r3, r1
 8011664:	330c      	adds	r3, #12
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	795b      	ldrb	r3, [r3, #5]
 801166a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801166e:	b2d9      	uxtb	r1, r3
 8011670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011672:	7853      	ldrb	r3, [r2, #1]
 8011674:	f361 13c7 	bfi	r3, r1, #7, #1
 8011678:	7053      	strb	r3, [r2, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 801167a:	bf00      	nop
 801167c:	372c      	adds	r7, #44	@ 0x2c
 801167e:	46bd      	mov	sp, r7
 8011680:	bd90      	pop	{r4, r7, pc}
 8011682:	bf00      	nop
 8011684:	200037e4 	.word	0x200037e4
 8011688:	200037fc 	.word	0x200037fc
 801168c:	48000400 	.word	0x48000400
 8011690:	080116e1 	.word	0x080116e1

08011694 <CAD_Enter_ErrorRecovery>:
  * @brief  Function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b082      	sub	sp, #8
 8011698:	af00      	add	r7, sp, #0
 801169a:	4603      	mov	r3, r0
 801169c:	71fb      	strb	r3, [r7, #7]
  /* Remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 801169e:	79fb      	ldrb	r3, [r7, #7]
 80116a0:	4618      	mov	r0, r3
 80116a2:	f001 fc39 	bl	8012f18 <USBPDM1_EnterErrorRecovery>
  /* Set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 80116a6:	79fa      	ldrb	r2, [r7, #7]
 80116a8:	490b      	ldr	r1, [pc, #44]	@ (80116d8 <CAD_Enter_ErrorRecovery+0x44>)
 80116aa:	4613      	mov	r3, r2
 80116ac:	005b      	lsls	r3, r3, #1
 80116ae:	4413      	add	r3, r2
 80116b0:	009b      	lsls	r3, r3, #2
 80116b2:	18ca      	adds	r2, r1, r3
 80116b4:	7813      	ldrb	r3, [r2, #0]
 80116b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116ba:	7013      	strb	r3, [r2, #0]
  /* Wake up CAD task */
  Ports[PortNum].USBPD_CAD_WakeUp();
 80116bc:	79fa      	ldrb	r2, [r7, #7]
 80116be:	4907      	ldr	r1, [pc, #28]	@ (80116dc <CAD_Enter_ErrorRecovery+0x48>)
 80116c0:	4613      	mov	r3, r2
 80116c2:	011b      	lsls	r3, r3, #4
 80116c4:	1a9b      	subs	r3, r3, r2
 80116c6:	009b      	lsls	r3, r3, #2
 80116c8:	440b      	add	r3, r1
 80116ca:	332c      	adds	r3, #44	@ 0x2c
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	4798      	blx	r3
}
 80116d0:	bf00      	nop
 80116d2:	3708      	adds	r7, #8
 80116d4:	46bd      	mov	sp, r7
 80116d6:	bd80      	pop	{r7, pc}
 80116d8:	200037e4 	.word	0x200037e4
 80116dc:	200037fc 	.word	0x200037fc

080116e0 <CAD_StateMachine_SNK>:
  * @retval Timeout value
  */
#if defined(_SNK)
/* Function to handle SNK and SNK  + ACCESSORY OPTION */
uint32_t CAD_StateMachine_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80116e0:	b580      	push	{r7, lr}
 80116e2:	b086      	sub	sp, #24
 80116e4:	af00      	add	r7, sp, #0
 80116e6:	4603      	mov	r3, r0
 80116e8:	60b9      	str	r1, [r7, #8]
 80116ea:	607a      	str	r2, [r7, #4]
 80116ec:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80116ee:	7bfa      	ldrb	r2, [r7, #15]
 80116f0:	4613      	mov	r3, r2
 80116f2:	005b      	lsls	r3, r3, #1
 80116f4:	4413      	add	r3, r2
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	4a17      	ldr	r2, [pc, #92]	@ (8011758 <CAD_StateMachine_SNK+0x78>)
 80116fa:	4413      	add	r3, r2
 80116fc:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80116fe:	2302      	movs	r3, #2
 8011700:	617b      	str	r3, [r7, #20]
#if defined(USBPDM1_VCC_FEATURE_ENABLED)
  BSP_USBPD_PWR_VCCSetState(PortNum, 1);
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  /* Check CAD STATE */
  switch (_handle->cstate)
 8011702:	693b      	ldr	r3, [r7, #16]
 8011704:	785b      	ldrb	r3, [r3, #1]
 8011706:	f3c3 0344 	ubfx	r3, r3, #1, #5
 801170a:	b2db      	uxtb	r3, r3
 801170c:	2b03      	cmp	r3, #3
 801170e:	d014      	beq.n	801173a <CAD_StateMachine_SNK+0x5a>
 8011710:	2b03      	cmp	r3, #3
 8011712:	dc1a      	bgt.n	801174a <CAD_StateMachine_SNK+0x6a>
 8011714:	2b01      	cmp	r3, #1
 8011716:	d002      	beq.n	801171e <CAD_StateMachine_SNK+0x3e>
 8011718:	2b02      	cmp	r3, #2
 801171a:	d006      	beq.n	801172a <CAD_StateMachine_SNK+0x4a>
#endif /* USBPDCORE_VPD */
#endif /* _ACCESSORY_SNK */

    default:
    {
      break;
 801171c:	e015      	b.n	801174a <CAD_StateMachine_SNK+0x6a>
      _timing = ManageStateDetached_SNK(PortNum);
 801171e:	7bfb      	ldrb	r3, [r7, #15]
 8011720:	4618      	mov	r0, r3
 8011722:	f000 f955 	bl	80119d0 <ManageStateDetached_SNK>
 8011726:	6178      	str	r0, [r7, #20]
      break;
 8011728:	e010      	b.n	801174c <CAD_StateMachine_SNK+0x6c>
      _timing = ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 801172a:	7bfb      	ldrb	r3, [r7, #15]
 801172c:	687a      	ldr	r2, [r7, #4]
 801172e:	68b9      	ldr	r1, [r7, #8]
 8011730:	4618      	mov	r0, r3
 8011732:	f000 f997 	bl	8011a64 <ManageStateAttachedWait_SNK>
 8011736:	6178      	str	r0, [r7, #20]
      break;
 8011738:	e008      	b.n	801174c <CAD_StateMachine_SNK+0x6c>
      _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 801173a:	7bfb      	ldrb	r3, [r7, #15]
 801173c:	687a      	ldr	r2, [r7, #4]
 801173e:	68b9      	ldr	r1, [r7, #8]
 8011740:	4618      	mov	r0, r3
 8011742:	f000 fa11 	bl	8011b68 <ManageStateAttached_SNK>
 8011746:	6178      	str	r0, [r7, #20]
      break;
 8011748:	e000      	b.n	801174c <CAD_StateMachine_SNK+0x6c>
      break;
 801174a:	bf00      	nop
      BSP_USBPD_PWR_VCCSetState(PortNum, 0);
      break;
  }
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 801174c:	697b      	ldr	r3, [r7, #20]
}
 801174e:	4618      	mov	r0, r3
 8011750:	3718      	adds	r7, #24
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}
 8011756:	bf00      	nop
 8011758:	200037e4 	.word	0x200037e4

0801175c <CAD_StateMachine>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b086      	sub	sp, #24
 8011760:	af00      	add	r7, sp, #0
 8011762:	4603      	mov	r3, r0
 8011764:	60b9      	str	r1, [r7, #8]
 8011766:	607a      	str	r2, [r7, #4]
 8011768:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801176a:	7bfa      	ldrb	r2, [r7, #15]
 801176c:	4613      	mov	r3, r2
 801176e:	005b      	lsls	r3, r3, #1
 8011770:	4413      	add	r3, r2
 8011772:	009b      	lsls	r3, r3, #2
 8011774:	4a52      	ldr	r2, [pc, #328]	@ (80118c0 <CAD_StateMachine+0x164>)
 8011776:	4413      	add	r3, r2
 8011778:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 801177a:	2302      	movs	r3, #2
 801177c:	617b      	str	r3, [r7, #20]

  /* Set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	2200      	movs	r2, #0
 8011782:	701a      	strb	r2, [r3, #0]

  /* If a swap is on going, return default timing */
  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 8011784:	7bfa      	ldrb	r2, [r7, #15]
 8011786:	494f      	ldr	r1, [pc, #316]	@ (80118c4 <CAD_StateMachine+0x168>)
 8011788:	4613      	mov	r3, r2
 801178a:	011b      	lsls	r3, r3, #4
 801178c:	1a9b      	subs	r3, r3, r2
 801178e:	009b      	lsls	r3, r3, #2
 8011790:	440b      	add	r3, r1
 8011792:	3310      	adds	r3, #16
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	781b      	ldrb	r3, [r3, #0]
 8011798:	f003 0310 	and.w	r3, r3, #16
 801179c:	b2db      	uxtb	r3, r3
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d001      	beq.n	80117a6 <CAD_StateMachine+0x4a>
  {
    return _timing;
 80117a2:	697b      	ldr	r3, [r7, #20]
 80117a4:	e087      	b.n	80118b6 <CAD_StateMachine+0x15a>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 80117a6:	693b      	ldr	r3, [r7, #16]
 80117a8:	781b      	ldrb	r3, [r3, #0]
 80117aa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80117ae:	b2db      	uxtb	r3, r3
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d00a      	beq.n	80117ca <CAD_StateMachine+0x6e>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 80117b4:	693a      	ldr	r2, [r7, #16]
 80117b6:	7813      	ldrb	r3, [r2, #0]
 80117b8:	f36f 13c7 	bfc	r3, #7, #1
 80117bc:	7013      	strb	r3, [r2, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 80117be:	693a      	ldr	r2, [r7, #16]
 80117c0:	7853      	ldrb	r3, [r2, #1]
 80117c2:	210c      	movs	r1, #12
 80117c4:	f361 0345 	bfi	r3, r1, #1, #5
 80117c8:	7053      	strb	r3, [r2, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 80117ca:	693b      	ldr	r3, [r7, #16]
 80117cc:	785b      	ldrb	r3, [r3, #1]
 80117ce:	f3c3 0344 	ubfx	r3, r3, #1, #5
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	2b0d      	cmp	r3, #13
 80117d6:	d051      	beq.n	801187c <CAD_StateMachine+0x120>
 80117d8:	2b0d      	cmp	r3, #13
 80117da:	dc62      	bgt.n	80118a2 <CAD_StateMachine+0x146>
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d002      	beq.n	80117e6 <CAD_StateMachine+0x8a>
 80117e0:	2b0c      	cmp	r3, #12
 80117e2:	d024      	beq.n	801182e <CAD_StateMachine+0xd2>
 80117e4:	e05d      	b.n	80118a2 <CAD_StateMachine+0x146>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      /* Enable TypeCEvents Interrupts */
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 80117e6:	7bfa      	ldrb	r2, [r7, #15]
 80117e8:	4936      	ldr	r1, [pc, #216]	@ (80118c4 <CAD_StateMachine+0x168>)
 80117ea:	4613      	mov	r3, r2
 80117ec:	011b      	lsls	r3, r3, #4
 80117ee:	1a9b      	subs	r3, r3, r2
 80117f0:	009b      	lsls	r3, r3, #2
 80117f2:	440b      	add	r3, r1
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	4618      	mov	r0, r3
 80117f8:	f7ff fe3a 	bl	8011470 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 80117fc:	7bfa      	ldrb	r2, [r7, #15]
 80117fe:	4931      	ldr	r1, [pc, #196]	@ (80118c4 <CAD_StateMachine+0x168>)
 8011800:	4613      	mov	r3, r2
 8011802:	011b      	lsls	r3, r3, #4
 8011804:	1a9b      	subs	r3, r3, r2
 8011806:	009b      	lsls	r3, r3, #2
 8011808:	440b      	add	r3, r1
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	4618      	mov	r0, r3
 801180e:	f7ff fe3f 	bl	8011490 <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      /* Enable IRQ */
      UCPD_INSTANCE0_ENABLEIRQ;
 8011812:	2104      	movs	r1, #4
 8011814:	203f      	movs	r0, #63	@ 0x3f
 8011816:	f7ff fd37 	bl	8011288 <__NVIC_SetPriority>
 801181a:	203f      	movs	r0, #63	@ 0x3f
 801181c:	f7ff fd16 	bl	801124c <__NVIC_EnableIRQ>
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8011820:	693a      	ldr	r2, [r7, #16]
 8011822:	7853      	ldrb	r3, [r2, #1]
 8011824:	2101      	movs	r1, #1
 8011826:	f361 0345 	bfi	r3, r1, #1, #5
 801182a:	7053      	strb	r3, [r2, #1]
      break;
 801182c:	e042      	b.n	80118b4 <CAD_StateMachine+0x158>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 801182e:	7bfb      	ldrb	r3, [r7, #15]
 8011830:	4618      	mov	r0, r3
 8011832:	f001 fb71 	bl	8012f18 <USBPDM1_EnterErrorRecovery>

      /* Forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 8011836:	7bfa      	ldrb	r2, [r7, #15]
 8011838:	4922      	ldr	r1, [pc, #136]	@ (80118c4 <CAD_StateMachine+0x168>)
 801183a:	4613      	mov	r3, r2
 801183c:	011b      	lsls	r3, r3, #4
 801183e:	1a9b      	subs	r3, r3, r2
 8011840:	009b      	lsls	r3, r3, #2
 8011842:	440b      	add	r3, r1
 8011844:	3334      	adds	r3, #52	@ 0x34
 8011846:	2200      	movs	r2, #0
 8011848:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	2200      	movs	r2, #0
 801184e:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 8011850:	693a      	ldr	r2, [r7, #16]
 8011852:	7813      	ldrb	r3, [r2, #0]
 8011854:	f36f 0301 	bfc	r3, #0, #2
 8011858:	7013      	strb	r3, [r2, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 801185a:	68bb      	ldr	r3, [r7, #8]
 801185c:	2201      	movs	r2, #1
 801185e:	701a      	strb	r2, [r3, #0]

      /* Start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8011860:	f7f4 ff86 	bl	8006770 <HAL_GetTick>
 8011864:	4602      	mov	r2, r0
 8011866:	693b      	ldr	r3, [r7, #16]
 8011868:	605a      	str	r2, [r3, #4]
      _timing = CAD_TERROR_RECOVERY_TIME;
 801186a:	231a      	movs	r3, #26
 801186c:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 801186e:	693a      	ldr	r2, [r7, #16]
 8011870:	7853      	ldrb	r3, [r2, #1]
 8011872:	210d      	movs	r1, #13
 8011874:	f361 0345 	bfi	r3, r1, #1, #5
 8011878:	7053      	strb	r3, [r2, #1]
      break;
 801187a:	e01b      	b.n	80118b4 <CAD_StateMachine+0x158>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 801187c:	f7f4 ff78 	bl	8006770 <HAL_GetTick>
 8011880:	4602      	mov	r2, r0
 8011882:	693b      	ldr	r3, [r7, #16]
 8011884:	685b      	ldr	r3, [r3, #4]
 8011886:	1ad3      	subs	r3, r2, r3
 8011888:	2b1a      	cmp	r3, #26
 801188a:	d912      	bls.n	80118b2 <CAD_StateMachine+0x156>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 801188c:	7bfb      	ldrb	r3, [r7, #15]
 801188e:	4618      	mov	r0, r3
 8011890:	f001 fab0 	bl	8012df4 <USBPDM1_AssertRd>
#endif /* _SNK || _DRP */
        /* Switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8011894:	693a      	ldr	r2, [r7, #16]
 8011896:	7853      	ldrb	r3, [r2, #1]
 8011898:	2101      	movs	r1, #1
 801189a:	f361 0345 	bfi	r3, r1, #1, #5
 801189e:	7053      	strb	r3, [r2, #1]
      }
      break;
 80118a0:	e007      	b.n	80118b2 <CAD_StateMachine+0x156>
    }

    default:
    {
      /* Call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 80118a2:	693b      	ldr	r3, [r7, #16]
 80118a4:	689b      	ldr	r3, [r3, #8]
 80118a6:	7bf8      	ldrb	r0, [r7, #15]
 80118a8:	687a      	ldr	r2, [r7, #4]
 80118aa:	68b9      	ldr	r1, [r7, #8]
 80118ac:	4798      	blx	r3
 80118ae:	6178      	str	r0, [r7, #20]
      break;
 80118b0:	e000      	b.n	80118b4 <CAD_StateMachine+0x158>
      break;
 80118b2:	bf00      	nop
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 80118b4:	697b      	ldr	r3, [r7, #20]
}
 80118b6:	4618      	mov	r0, r3
 80118b8:	3718      	adds	r7, #24
 80118ba:	46bd      	mov	sp, r7
 80118bc:	bd80      	pop	{r7, pc}
 80118be:	bf00      	nop
 80118c0:	200037e4 	.word	0x200037e4
 80118c4:	200037fc 	.word	0x200037fc

080118c8 <CAD_Check_HW_SNK>:
  * @brief  Check CCx HW condition
  * @param  PortNum Port
  * @retval none
  */
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 80118c8:	b480      	push	{r7}
 80118ca:	b087      	sub	sp, #28
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	4603      	mov	r3, r0
 80118d0:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80118d2:	79fa      	ldrb	r2, [r7, #7]
 80118d4:	4613      	mov	r3, r2
 80118d6:	005b      	lsls	r3, r3, #1
 80118d8:	4413      	add	r3, r2
 80118da:	009b      	lsls	r3, r3, #2
 80118dc:	4a3a      	ldr	r2, [pc, #232]	@ (80119c8 <CAD_Check_HW_SNK+0x100>)
 80118de:	4413      	add	r3, r2
 80118e0:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 80118e2:	79fa      	ldrb	r2, [r7, #7]
 80118e4:	4939      	ldr	r1, [pc, #228]	@ (80119cc <CAD_Check_HW_SNK+0x104>)
 80118e6:	4613      	mov	r3, r2
 80118e8:	011b      	lsls	r3, r3, #4
 80118ea:	1a9b      	subs	r3, r3, r2
 80118ec:	009b      	lsls	r3, r3, #2
 80118ee:	440b      	add	r3, r1
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	695b      	ldr	r3, [r3, #20]
 80118f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80118f8:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 80118fa:	79fa      	ldrb	r2, [r7, #7]
 80118fc:	4933      	ldr	r1, [pc, #204]	@ (80119cc <CAD_Check_HW_SNK+0x104>)
 80118fe:	4613      	mov	r3, r2
 8011900:	011b      	lsls	r3, r3, #4
 8011902:	1a9b      	subs	r3, r3, r2
 8011904:	009b      	lsls	r3, r3, #2
 8011906:	440b      	add	r3, r1
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	695b      	ldr	r3, [r3, #20]
 801190c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8011910:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 8011912:	697a      	ldr	r2, [r7, #20]
 8011914:	7813      	ldrb	r3, [r2, #0]
 8011916:	f36f 0301 	bfc	r3, #0, #2
 801191a:	7013      	strb	r3, [r2, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 801191c:	697a      	ldr	r2, [r7, #20]
 801191e:	7813      	ldrb	r3, [r2, #0]
 8011920:	f36f 0384 	bfc	r3, #2, #3
 8011924:	7013      	strb	r3, [r2, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 8011926:	693b      	ldr	r3, [r7, #16]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d021      	beq.n	8011970 <CAD_Check_HW_SNK+0xa8>
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d11e      	bne.n	8011970 <CAD_Check_HW_SNK+0xa8>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8011932:	697a      	ldr	r2, [r7, #20]
 8011934:	7813      	ldrb	r3, [r2, #0]
 8011936:	2101      	movs	r1, #1
 8011938:	f361 0384 	bfi	r3, r1, #2, #3
 801193c:	7013      	strb	r3, [r2, #0]
    _handle->cc = CC1;
 801193e:	697a      	ldr	r2, [r7, #20]
 8011940:	7813      	ldrb	r3, [r2, #0]
 8011942:	2101      	movs	r1, #1
 8011944:	f361 0301 	bfi	r3, r1, #0, #2
 8011948:	7013      	strb	r3, [r2, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 801194a:	693b      	ldr	r3, [r7, #16]
 801194c:	0c18      	lsrs	r0, r3, #16
 801194e:	79fa      	ldrb	r2, [r7, #7]
 8011950:	491e      	ldr	r1, [pc, #120]	@ (80119cc <CAD_Check_HW_SNK+0x104>)
 8011952:	4613      	mov	r3, r2
 8011954:	011b      	lsls	r3, r3, #4
 8011956:	1a9b      	subs	r3, r3, r2
 8011958:	009b      	lsls	r3, r3, #2
 801195a:	440b      	add	r3, r1
 801195c:	3310      	adds	r3, #16
 801195e:	681a      	ldr	r2, [r3, #0]
 8011960:	4603      	mov	r3, r0
 8011962:	f003 0303 	and.w	r3, r3, #3
 8011966:	b2d9      	uxtb	r1, r3
 8011968:	7893      	ldrb	r3, [r2, #2]
 801196a:	f361 0383 	bfi	r3, r1, #2, #2
 801196e:	7093      	strb	r3, [r2, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 8011970:	693b      	ldr	r3, [r7, #16]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d121      	bne.n	80119ba <CAD_Check_HW_SNK+0xf2>
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	2b00      	cmp	r3, #0
 801197a:	d01e      	beq.n	80119ba <CAD_Check_HW_SNK+0xf2>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 801197c:	697a      	ldr	r2, [r7, #20]
 801197e:	7813      	ldrb	r3, [r2, #0]
 8011980:	2101      	movs	r1, #1
 8011982:	f361 0384 	bfi	r3, r1, #2, #3
 8011986:	7013      	strb	r3, [r2, #0]
    _handle->cc = CC2;
 8011988:	697a      	ldr	r2, [r7, #20]
 801198a:	7813      	ldrb	r3, [r2, #0]
 801198c:	2102      	movs	r1, #2
 801198e:	f361 0301 	bfi	r3, r1, #0, #2
 8011992:	7013      	strb	r3, [r2, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	0c98      	lsrs	r0, r3, #18
 8011998:	79fa      	ldrb	r2, [r7, #7]
 801199a:	490c      	ldr	r1, [pc, #48]	@ (80119cc <CAD_Check_HW_SNK+0x104>)
 801199c:	4613      	mov	r3, r2
 801199e:	011b      	lsls	r3, r3, #4
 80119a0:	1a9b      	subs	r3, r3, r2
 80119a2:	009b      	lsls	r3, r3, #2
 80119a4:	440b      	add	r3, r1
 80119a6:	3310      	adds	r3, #16
 80119a8:	681a      	ldr	r2, [r3, #0]
 80119aa:	4603      	mov	r3, r0
 80119ac:	f003 0303 	and.w	r3, r3, #3
 80119b0:	b2d9      	uxtb	r1, r3
 80119b2:	7893      	ldrb	r3, [r2, #2]
 80119b4:	f361 0383 	bfi	r3, r1, #2, #2
 80119b8:	7093      	strb	r3, [r2, #2]
  }
}
 80119ba:	bf00      	nop
 80119bc:	371c      	adds	r7, #28
 80119be:	46bd      	mov	sp, r7
 80119c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c4:	4770      	bx	lr
 80119c6:	bf00      	nop
 80119c8:	200037e4 	.word	0x200037e4
 80119cc:	200037fc 	.word	0x200037fc

080119d0 <ManageStateDetached_SNK>:
  * @brief  Manage the detached state for sink role
  * @param  PortNum Port
  * @retval Timeout value
  */
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	b084      	sub	sp, #16
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	4603      	mov	r3, r0
 80119d8:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80119da:	79fa      	ldrb	r2, [r7, #7]
 80119dc:	4613      	mov	r3, r2
 80119de:	005b      	lsls	r3, r3, #1
 80119e0:	4413      	add	r3, r2
 80119e2:	009b      	lsls	r3, r3, #2
 80119e4:	4a1e      	ldr	r2, [pc, #120]	@ (8011a60 <ManageStateDetached_SNK+0x90>)
 80119e6:	4413      	add	r3, r2
 80119e8:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80119ea:	2302      	movs	r3, #2
 80119ec:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 80119ee:	79fb      	ldrb	r3, [r7, #7]
 80119f0:	4618      	mov	r0, r3
 80119f2:	f7ff ff69 	bl	80118c8 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	781b      	ldrb	r3, [r3, #0]
 80119fa:	f003 031c 	and.w	r3, r3, #28
 80119fe:	b2db      	uxtb	r3, r3
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d103      	bne.n	8011a0c <ManageStateDetached_SNK+0x3c>
    /* Value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 8011a04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011a08:	60fb      	str	r3, [r7, #12]
 8011a0a:	e023      	b.n	8011a54 <ManageStateDetached_SNK+0x84>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 8011a0c:	f7f4 feb0 	bl	8006770 <HAL_GetTick>
 8011a10:	4602      	mov	r2, r0
 8011a12:	68bb      	ldr	r3, [r7, #8]
 8011a14:	605a      	str	r2, [r3, #4]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8011a16:	68ba      	ldr	r2, [r7, #8]
 8011a18:	7853      	ldrb	r3, [r2, #1]
 8011a1a:	2102      	movs	r1, #2
 8011a1c:	f361 0345 	bfi	r3, r1, #1, #5
 8011a20:	7053      	strb	r3, [r2, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 8011a22:	2001      	movs	r0, #1
 8011a24:	f7f4 feb0 	bl	8006788 <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 8011a28:	79fb      	ldrb	r3, [r7, #7]
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	f7ff ff4c 	bl	80118c8 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 8011a30:	68bb      	ldr	r3, [r7, #8]
 8011a32:	781b      	ldrb	r3, [r3, #0]
 8011a34:	f003 031c 	and.w	r3, r3, #28
 8011a38:	b2db      	uxtb	r3, r3
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d106      	bne.n	8011a4c <ManageStateDetached_SNK+0x7c>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8011a3e:	68ba      	ldr	r2, [r7, #8]
 8011a40:	7853      	ldrb	r3, [r2, #1]
 8011a42:	2101      	movs	r1, #1
 8011a44:	f361 0345 	bfi	r3, r1, #1, #5
 8011a48:	7053      	strb	r3, [r2, #1]
 8011a4a:	e003      	b.n	8011a54 <ManageStateDetached_SNK+0x84>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8011a4c:	79fb      	ldrb	r3, [r7, #7]
 8011a4e:	4618      	mov	r0, r3
 8011a50:	f005 fad1 	bl	8016ff6 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 8011a54:	68fb      	ldr	r3, [r7, #12]
}
 8011a56:	4618      	mov	r0, r3
 8011a58:	3710      	adds	r7, #16
 8011a5a:	46bd      	mov	sp, r7
 8011a5c:	bd80      	pop	{r7, pc}
 8011a5e:	bf00      	nop
 8011a60:	200037e4 	.word	0x200037e4

08011a64 <ManageStateAttachedWait_SNK>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b088      	sub	sp, #32
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	60b9      	str	r1, [r7, #8]
 8011a6e:	607a      	str	r2, [r7, #4]
 8011a70:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011a72:	7bfa      	ldrb	r2, [r7, #15]
 8011a74:	4613      	mov	r3, r2
 8011a76:	005b      	lsls	r3, r3, #1
 8011a78:	4413      	add	r3, r2
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	4a39      	ldr	r2, [pc, #228]	@ (8011b64 <ManageStateAttachedWait_SNK+0x100>)
 8011a7e:	4413      	add	r3, r2
 8011a80:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8011a82:	2302      	movs	r3, #2
 8011a84:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8011a86:	f7f4 fe73 	bl	8006770 <HAL_GetTick>
 8011a8a:	4602      	mov	r2, r0
 8011a8c:	69bb      	ldr	r3, [r7, #24]
 8011a8e:	685b      	ldr	r3, [r3, #4]
 8011a90:	1ad3      	subs	r3, r2, r3
 8011a92:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 8011a94:	7bfb      	ldrb	r3, [r7, #15]
 8011a96:	4618      	mov	r0, r3
 8011a98:	f7ff ff16 	bl	80118c8 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 8011a9c:	69bb      	ldr	r3, [r7, #24]
 8011a9e:	781b      	ldrb	r3, [r3, #0]
 8011aa0:	f003 031c 	and.w	r3, r3, #28
 8011aa4:	b2db      	uxtb	r3, r3
 8011aa6:	2b04      	cmp	r3, #4
 8011aa8:	d12c      	bne.n	8011b04 <ManageStateAttachedWait_SNK+0xa0>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUNCE_THRESHOLD)
 8011aaa:	697b      	ldr	r3, [r7, #20]
 8011aac:	2b78      	cmp	r3, #120	@ 0x78
 8011aae:	d923      	bls.n	8011af8 <ManageStateAttachedWait_SNK+0x94>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 8011ab0:	7bfb      	ldrb	r3, [r7, #15]
 8011ab2:	2101      	movs	r1, #1
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	f005 fa4f 	bl	8016f58 <USBPD_PWR_IF_GetVBUSStatus>
 8011aba:	4603      	mov	r3, r0
 8011abc:	2b01      	cmp	r3, #1
 8011abe:	d11b      	bne.n	8011af8 <ManageStateAttachedWait_SNK+0x94>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 8011ac0:	69bb      	ldr	r3, [r7, #24]
 8011ac2:	781b      	ldrb	r3, [r3, #0]
 8011ac4:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8011ac8:	b2db      	uxtb	r3, r3
 8011aca:	461a      	mov	r2, r3
 8011acc:	7bfb      	ldrb	r3, [r7, #15]
 8011ace:	4611      	mov	r1, r2
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	f001 fa95 	bl	8013000 <HW_SignalAttachement>
        /* Go to attached state */
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8011ad6:	69ba      	ldr	r2, [r7, #24]
 8011ad8:	7853      	ldrb	r3, [r2, #1]
 8011ada:	2103      	movs	r1, #3
 8011adc:	f361 0345 	bfi	r3, r1, #1, #5
 8011ae0:	7053      	strb	r3, [r2, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 8011ae2:	68bb      	ldr	r3, [r7, #8]
 8011ae4:	2202      	movs	r2, #2
 8011ae6:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 8011ae8:	69bb      	ldr	r3, [r7, #24]
 8011aea:	781b      	ldrb	r3, [r3, #0]
 8011aec:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8011af0:	b2db      	uxtb	r3, r3
 8011af2:	461a      	mov	r2, r3
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8011af8:	69ba      	ldr	r2, [r7, #24]
 8011afa:	7813      	ldrb	r3, [r2, #0]
 8011afc:	f36f 1345 	bfc	r3, #5, #1
 8011b00:	7013      	strb	r3, [r2, #0]
 8011b02:	e02a      	b.n	8011b5a <ManageStateAttachedWait_SNK+0xf6>
  }
  else
  {
    /* Start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8011b04:	69bb      	ldr	r3, [r7, #24]
 8011b06:	781b      	ldrb	r3, [r3, #0]
 8011b08:	f003 0320 	and.w	r3, r3, #32
 8011b0c:	b2db      	uxtb	r3, r3
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d10c      	bne.n	8011b2c <ManageStateAttachedWait_SNK+0xc8>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8011b12:	f7f4 fe2d 	bl	8006770 <HAL_GetTick>
 8011b16:	4602      	mov	r2, r0
 8011b18:	69bb      	ldr	r3, [r7, #24]
 8011b1a:	605a      	str	r2, [r3, #4]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 8011b1c:	69ba      	ldr	r2, [r7, #24]
 8011b1e:	7813      	ldrb	r3, [r2, #0]
 8011b20:	f043 0320 	orr.w	r3, r3, #32
 8011b24:	7013      	strb	r3, [r2, #0]
      _timing = CAD_TPDDEBOUNCE_THRESHOLD;
 8011b26:	230c      	movs	r3, #12
 8011b28:	61fb      	str	r3, [r7, #28]
 8011b2a:	e016      	b.n	8011b5a <ManageStateAttachedWait_SNK+0xf6>
    }
    else /* CAD_tDebounce already running */
    {
      /* Evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUNCE_THRESHOLD))
 8011b2c:	f7f4 fe20 	bl	8006770 <HAL_GetTick>
 8011b30:	4602      	mov	r2, r0
 8011b32:	69bb      	ldr	r3, [r7, #24]
 8011b34:	685b      	ldr	r3, [r3, #4]
 8011b36:	1ad3      	subs	r3, r2, r3
 8011b38:	2b0c      	cmp	r3, #12
 8011b3a:	d90e      	bls.n	8011b5a <ManageStateAttachedWait_SNK+0xf6>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8011b3c:	69ba      	ldr	r2, [r7, #24]
 8011b3e:	7813      	ldrb	r3, [r2, #0]
 8011b40:	f36f 1345 	bfc	r3, #5, #1
 8011b44:	7013      	strb	r3, [r2, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8011b46:	69ba      	ldr	r2, [r7, #24]
 8011b48:	7853      	ldrb	r3, [r2, #1]
 8011b4a:	2101      	movs	r1, #1
 8011b4c:	f361 0345 	bfi	r3, r1, #1, #5
 8011b50:	7053      	strb	r3, [r2, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8011b52:	7bfb      	ldrb	r3, [r7, #15]
 8011b54:	4618      	mov	r0, r3
 8011b56:	f005 fa61 	bl	801701c <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 8011b5a:	69fb      	ldr	r3, [r7, #28]
}
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	3720      	adds	r7, #32
 8011b60:	46bd      	mov	sp, r7
 8011b62:	bd80      	pop	{r7, pc}
 8011b64:	200037e4 	.word	0x200037e4

08011b68 <ManageStateAttached_SNK>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8011b68:	b580      	push	{r7, lr}
 8011b6a:	b088      	sub	sp, #32
 8011b6c:	af00      	add	r7, sp, #0
 8011b6e:	4603      	mov	r3, r0
 8011b70:	60b9      	str	r1, [r7, #8]
 8011b72:	607a      	str	r2, [r7, #4]
 8011b74:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8011b76:	7bfa      	ldrb	r2, [r7, #15]
 8011b78:	4613      	mov	r3, r2
 8011b7a:	005b      	lsls	r3, r3, #1
 8011b7c:	4413      	add	r3, r2
 8011b7e:	009b      	lsls	r3, r3, #2
 8011b80:	4a2a      	ldr	r2, [pc, #168]	@ (8011c2c <ManageStateAttached_SNK+0xc4>)
 8011b82:	4413      	add	r3, r2
 8011b84:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8011b86:	2302      	movs	r3, #2
 8011b88:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8011b8e:	7bfa      	ldrb	r2, [r7, #15]
 8011b90:	4927      	ldr	r1, [pc, #156]	@ (8011c30 <ManageStateAttached_SNK+0xc8>)
 8011b92:	4613      	mov	r3, r2
 8011b94:	011b      	lsls	r3, r3, #4
 8011b96:	1a9b      	subs	r3, r3, r2
 8011b98:	009b      	lsls	r3, r3, #2
 8011b9a:	440b      	add	r3, r1
 8011b9c:	3334      	adds	r3, #52	@ 0x34
 8011b9e:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8011ba0:	2b01      	cmp	r3, #1
 8011ba2:	d10b      	bne.n	8011bbc <ManageStateAttached_SNK+0x54>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8011ba4:	7bfa      	ldrb	r2, [r7, #15]
 8011ba6:	4922      	ldr	r1, [pc, #136]	@ (8011c30 <ManageStateAttached_SNK+0xc8>)
 8011ba8:	4613      	mov	r3, r2
 8011baa:	011b      	lsls	r3, r3, #4
 8011bac:	1a9b      	subs	r3, r3, r2
 8011bae:	009b      	lsls	r3, r3, #2
 8011bb0:	440b      	add	r3, r1
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	695b      	ldr	r3, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8011bb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011bba:	e00a      	b.n	8011bd2 <ManageStateAttached_SNK+0x6a>
 8011bbc:	7bfa      	ldrb	r2, [r7, #15]
 8011bbe:	491c      	ldr	r1, [pc, #112]	@ (8011c30 <ManageStateAttached_SNK+0xc8>)
 8011bc0:	4613      	mov	r3, r2
 8011bc2:	011b      	lsls	r3, r3, #4
 8011bc4:	1a9b      	subs	r3, r3, r2
 8011bc6:	009b      	lsls	r3, r3, #2
 8011bc8:	440b      	add	r3, r1
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	695b      	ldr	r3, [r3, #20]
 8011bce:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8011bd2:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 8011bd4:	7bfb      	ldrb	r3, [r7, #15]
 8011bd6:	2102      	movs	r1, #2
 8011bd8:	4618      	mov	r0, r3
 8011bda:	f005 f9bd 	bl	8016f58 <USBPD_PWR_IF_GetVBUSStatus>
 8011bde:	4603      	mov	r3, r0
 8011be0:	2b01      	cmp	r3, #1
 8011be2:	d11b      	bne.n	8011c1c <ManageStateAttached_SNK+0xb4>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 8011be4:	697a      	ldr	r2, [r7, #20]
 8011be6:	693b      	ldr	r3, [r7, #16]
 8011be8:	429a      	cmp	r2, r3
 8011bea:	d117      	bne.n	8011c1c <ManageStateAttached_SNK+0xb4>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 8011bec:	7bfb      	ldrb	r3, [r7, #15]
 8011bee:	4618      	mov	r0, r3
 8011bf0:	f001 fb52 	bl	8013298 <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 8011bf4:	69ba      	ldr	r2, [r7, #24]
 8011bf6:	7813      	ldrb	r3, [r2, #0]
 8011bf8:	f36f 0384 	bfc	r3, #2, #3
 8011bfc:	7013      	strb	r3, [r2, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8011bfe:	69ba      	ldr	r2, [r7, #24]
 8011c00:	7853      	ldrb	r3, [r2, #1]
 8011c02:	2101      	movs	r1, #1
 8011c04:	f361 0345 	bfi	r3, r1, #1, #5
 8011c08:	7053      	strb	r3, [r2, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	2201      	movs	r2, #1
 8011c0e:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	2200      	movs	r2, #0
 8011c14:	601a      	str	r2, [r3, #0]
    _timing = 0;
 8011c16:	2300      	movs	r3, #0
 8011c18:	61fb      	str	r3, [r7, #28]
 8011c1a:	e001      	b.n	8011c20 <ManageStateAttached_SNK+0xb8>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 8011c1c:	230a      	movs	r3, #10
 8011c1e:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8011c20:	69fb      	ldr	r3, [r7, #28]
}
 8011c22:	4618      	mov	r0, r3
 8011c24:	3720      	adds	r7, #32
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}
 8011c2a:	bf00      	nop
 8011c2c:	200037e4 	.word	0x200037e4
 8011c30:	200037fc 	.word	0x200037fc

08011c34 <LL_AHB1_GRP1_EnableClock>:
{
 8011c34:	b480      	push	{r7}
 8011c36:	b085      	sub	sp, #20
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8011c3c:	4b08      	ldr	r3, [pc, #32]	@ (8011c60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8011c3e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011c40:	4907      	ldr	r1, [pc, #28]	@ (8011c60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	4313      	orrs	r3, r2
 8011c46:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8011c48:	4b05      	ldr	r3, [pc, #20]	@ (8011c60 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8011c4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	4013      	ands	r3, r2
 8011c50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011c52:	68fb      	ldr	r3, [r7, #12]
}
 8011c54:	bf00      	nop
 8011c56:	3714      	adds	r7, #20
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5e:	4770      	bx	lr
 8011c60:	40021000 	.word	0x40021000

08011c64 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 8011c64:	b480      	push	{r7}
 8011c66:	b083      	sub	sp, #12
 8011c68:	af00      	add	r7, sp, #0
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	71fb      	strb	r3, [r7, #7]
  return UCPD_INSTANCE0;
 8011c6e:	4b03      	ldr	r3, [pc, #12]	@ (8011c7c <USBPD_HW_GetUSPDInstance+0x18>)
}
 8011c70:	4618      	mov	r0, r3
 8011c72:	370c      	adds	r7, #12
 8011c74:	46bd      	mov	sp, r7
 8011c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c7a:	4770      	bx	lr
 8011c7c:	4000a000 	.word	0x4000a000

08011c80 <USBPD_HW_Init_DMARxInstance>:

#if !defined(USBPDCORE_LIB_NO_PD)
DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 8011c80:	b580      	push	{r7, lr}
 8011c82:	b08e      	sub	sp, #56	@ 0x38
 8011c84:	af00      	add	r7, sp, #0
 8011c86:	4603      	mov	r3, r0
 8011c88:	71fb      	strb	r3, [r7, #7]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8011c8a:	f107 030c 	add.w	r3, r7, #12
 8011c8e:	4618      	mov	r0, r3
 8011c90:	f7fe f9c2 	bl	8010018 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8011c94:	2300      	movs	r3, #0
 8011c96:	617b      	str	r3, [r7, #20]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8011c98:	2300      	movs	r3, #0
 8011c9a:	61bb      	str	r3, [r7, #24]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	61fb      	str	r3, [r7, #28]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8011ca0:	2380      	movs	r3, #128	@ 0x80
 8011ca2:	623b      	str	r3, [r7, #32]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8011ca8:	2300      	movs	r3, #0
 8011caa:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStruct.NbData = 0;
 8011cac:	2300      	movs	r3, #0
 8011cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	613b      	str	r3, [r7, #16]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	60fb      	str	r3, [r7, #12]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 8011cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011cbc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Enable the clock */
  UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 8011cbe:	2001      	movs	r0, #1
 8011cc0:	f7ff ffb8 	bl	8011c34 <LL_AHB1_GRP1_EnableClock>

  /* Initialise the DMA */
  DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 8011cc4:	2372      	movs	r3, #114	@ 0x72
 8011cc6:	633b      	str	r3, [r7, #48]	@ 0x30

  (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 8011cc8:	f107 030c 	add.w	r3, r7, #12
 8011ccc:	461a      	mov	r2, r3
 8011cce:	2100      	movs	r1, #0
 8011cd0:	4803      	ldr	r0, [pc, #12]	@ (8011ce0 <USBPD_HW_Init_DMARxInstance+0x60>)
 8011cd2:	f7fe f961 	bl	800ff98 <LL_DMA_Init>
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 8011cd6:	4b03      	ldr	r3, [pc, #12]	@ (8011ce4 <USBPD_HW_Init_DMARxInstance+0x64>)
}
 8011cd8:	4618      	mov	r0, r3
 8011cda:	3738      	adds	r7, #56	@ 0x38
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	bd80      	pop	{r7, pc}
 8011ce0:	40020000 	.word	0x40020000
 8011ce4:	40020008 	.word	0x40020008

08011ce8 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 8011ce8:	b480      	push	{r7}
 8011cea:	b083      	sub	sp, #12
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	4603      	mov	r3, r0
 8011cf0:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
}
 8011cf2:	bf00      	nop
 8011cf4:	370c      	adds	r7, #12
 8011cf6:	46bd      	mov	sp, r7
 8011cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfc:	4770      	bx	lr
	...

08011d00 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b08e      	sub	sp, #56	@ 0x38
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	4603      	mov	r3, r0
 8011d08:	71fb      	strb	r3, [r7, #7]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8011d0a:	f107 030c 	add.w	r3, r7, #12
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f7fe f982 	bl	8010018 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8011d14:	2310      	movs	r3, #16
 8011d16:	617b      	str	r3, [r7, #20]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8011d18:	2300      	movs	r3, #0
 8011d1a:	61bb      	str	r3, [r7, #24]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	61fb      	str	r3, [r7, #28]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8011d20:	2380      	movs	r3, #128	@ 0x80
 8011d22:	623b      	str	r3, [r7, #32]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8011d24:	2300      	movs	r3, #0
 8011d26:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8011d28:	2300      	movs	r3, #0
 8011d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStruct.NbData = 0;
 8011d2c:	2300      	movs	r3, #0
 8011d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8011d30:	2300      	movs	r3, #0
 8011d32:	613b      	str	r3, [r7, #16]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8011d34:	2300      	movs	r3, #0
 8011d36:	60fb      	str	r3, [r7, #12]

  /* Enable the clock */
  UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 8011d38:	2001      	movs	r0, #1
 8011d3a:	f7ff ff7b 	bl	8011c34 <LL_AHB1_GRP1_EnableClock>

  DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 8011d3e:	2373      	movs	r3, #115	@ 0x73
 8011d40:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 8011d42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011d46:	637b      	str	r3, [r7, #52]	@ 0x34
  (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 8011d48:	f107 030c 	add.w	r3, r7, #12
 8011d4c:	461a      	mov	r2, r3
 8011d4e:	2101      	movs	r1, #1
 8011d50:	4803      	ldr	r0, [pc, #12]	@ (8011d60 <USBPD_HW_Init_DMATxInstance+0x60>)
 8011d52:	f7fe f921 	bl	800ff98 <LL_DMA_Init>
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 8011d56:	4b03      	ldr	r3, [pc, #12]	@ (8011d64 <USBPD_HW_Init_DMATxInstance+0x64>)
}
 8011d58:	4618      	mov	r0, r3
 8011d5a:	3738      	adds	r7, #56	@ 0x38
 8011d5c:	46bd      	mov	sp, r7
 8011d5e:	bd80      	pop	{r7, pc}
 8011d60:	40020000 	.word	0x40020000
 8011d64:	4002001c 	.word	0x4002001c

08011d68 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 8011d68:	b480      	push	{r7}
 8011d6a:	b083      	sub	sp, #12
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	4603      	mov	r3, r0
 8011d70:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
}
 8011d72:	bf00      	nop
 8011d74:	370c      	adds	r7, #12
 8011d76:	46bd      	mov	sp, r7
 8011d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d7c:	4770      	bx	lr

08011d7e <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 8011d7e:	b480      	push	{r7}
 8011d80:	b083      	sub	sp, #12
 8011d82:	af00      	add	r7, sp, #0
 8011d84:	4603      	mov	r3, r0
 8011d86:	460a      	mov	r2, r1
 8011d88:	71fb      	strb	r3, [r7, #7]
 8011d8a:	4613      	mov	r3, r2
 8011d8c:	71bb      	strb	r3, [r7, #6]
  else
  {
    /* FRS_TX common */
    UCPDFRS_INSTANCE0_FRSCC2;
  }
}
 8011d8e:	bf00      	nop
 8011d90:	370c      	adds	r7, #12
 8011d92:	46bd      	mov	sp, r7
 8011d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d98:	4770      	bx	lr

08011d9a <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8011d9a:	b480      	push	{r7}
 8011d9c:	b083      	sub	sp, #12
 8011d9e:	af00      	add	r7, sp, #0
 8011da0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	699b      	ldr	r3, [r3, #24]
 8011da6:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	619a      	str	r2, [r3, #24]
}
 8011dae:	bf00      	nop
 8011db0:	370c      	adds	r7, #12
 8011db2:	46bd      	mov	sp, r7
 8011db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db8:	4770      	bx	lr

08011dba <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8011dba:	b480      	push	{r7}
 8011dbc:	b083      	sub	sp, #12
 8011dbe:	af00      	add	r7, sp, #0
 8011dc0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	699b      	ldr	r3, [r3, #24]
 8011dc6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	619a      	str	r2, [r3, #24]
}
 8011dce:	bf00      	nop
 8011dd0:	370c      	adds	r7, #12
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dd8:	4770      	bx	lr

08011dda <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8011dda:	b480      	push	{r7}
 8011ddc:	b083      	sub	sp, #12
 8011dde:	af00      	add	r7, sp, #0
 8011de0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	699b      	ldr	r3, [r3, #24]
 8011de6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	619a      	str	r2, [r3, #24]
}
 8011dee:	bf00      	nop
 8011df0:	370c      	adds	r7, #12
 8011df2:	46bd      	mov	sp, r7
 8011df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df8:	4770      	bx	lr

08011dfa <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8011dfa:	b480      	push	{r7}
 8011dfc:	b083      	sub	sp, #12
 8011dfe:	af00      	add	r7, sp, #0
 8011e00:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	699b      	ldr	r3, [r3, #24]
 8011e06:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	619a      	str	r2, [r3, #24]
}
 8011e0e:	bf00      	nop
 8011e10:	370c      	adds	r7, #12
 8011e12:	46bd      	mov	sp, r7
 8011e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e18:	4770      	bx	lr

08011e1a <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 8011e1a:	b480      	push	{r7}
 8011e1c:	b083      	sub	sp, #12
 8011e1e:	af00      	add	r7, sp, #0
 8011e20:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	699b      	ldr	r3, [r3, #24]
 8011e26:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	619a      	str	r2, [r3, #24]
}
 8011e2e:	bf00      	nop
 8011e30:	370c      	adds	r7, #12
 8011e32:	46bd      	mov	sp, r7
 8011e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e38:	4770      	bx	lr

08011e3a <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 8011e3a:	b480      	push	{r7}
 8011e3c:	b083      	sub	sp, #12
 8011e3e:	af00      	add	r7, sp, #0
 8011e40:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	699b      	ldr	r3, [r3, #24]
 8011e46:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	619a      	str	r2, [r3, #24]
}
 8011e4e:	bf00      	nop
 8011e50:	370c      	adds	r7, #12
 8011e52:	46bd      	mov	sp, r7
 8011e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e58:	4770      	bx	lr

08011e5a <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 8011e5a:	b480      	push	{r7}
 8011e5c:	b083      	sub	sp, #12
 8011e5e:	af00      	add	r7, sp, #0
 8011e60:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	699b      	ldr	r3, [r3, #24]
 8011e66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	619a      	str	r2, [r3, #24]
}
 8011e6e:	bf00      	nop
 8011e70:	370c      	adds	r7, #12
 8011e72:	46bd      	mov	sp, r7
 8011e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e78:	4770      	bx	lr

08011e7a <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8011e7a:	b480      	push	{r7}
 8011e7c:	b083      	sub	sp, #12
 8011e7e:	af00      	add	r7, sp, #0
 8011e80:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	699b      	ldr	r3, [r3, #24]
 8011e86:	f043 0220 	orr.w	r2, r3, #32
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	619a      	str	r2, [r3, #24]
}
 8011e8e:	bf00      	nop
 8011e90:	370c      	adds	r7, #12
 8011e92:	46bd      	mov	sp, r7
 8011e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e98:	4770      	bx	lr

08011e9a <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 8011e9a:	b480      	push	{r7}
 8011e9c:	b083      	sub	sp, #12
 8011e9e:	af00      	add	r7, sp, #0
 8011ea0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	699b      	ldr	r3, [r3, #24]
 8011ea6:	f043 0210 	orr.w	r2, r3, #16
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	619a      	str	r2, [r3, #24]
}
 8011eae:	bf00      	nop
 8011eb0:	370c      	adds	r7, #12
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr

08011eba <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 8011eba:	b480      	push	{r7}
 8011ebc:	b083      	sub	sp, #12
 8011ebe:	af00      	add	r7, sp, #0
 8011ec0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	699b      	ldr	r3, [r3, #24]
 8011ec6:	f043 0208 	orr.w	r2, r3, #8
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	619a      	str	r2, [r3, #24]
}
 8011ece:	bf00      	nop
 8011ed0:	370c      	adds	r7, #12
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed8:	4770      	bx	lr

08011eda <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 8011eda:	b480      	push	{r7}
 8011edc:	b083      	sub	sp, #12
 8011ede:	af00      	add	r7, sp, #0
 8011ee0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	699b      	ldr	r3, [r3, #24]
 8011ee6:	f043 0204 	orr.w	r2, r3, #4
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	619a      	str	r2, [r3, #24]
}
 8011eee:	bf00      	nop
 8011ef0:	370c      	adds	r7, #12
 8011ef2:	46bd      	mov	sp, r7
 8011ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef8:	4770      	bx	lr

08011efa <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8011efa:	b480      	push	{r7}
 8011efc:	b083      	sub	sp, #12
 8011efe:	af00      	add	r7, sp, #0
 8011f00:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	699b      	ldr	r3, [r3, #24]
 8011f06:	f043 0202 	orr.w	r2, r3, #2
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	619a      	str	r2, [r3, #24]
}
 8011f0e:	bf00      	nop
 8011f10:	370c      	adds	r7, #12
 8011f12:	46bd      	mov	sp, r7
 8011f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f18:	4770      	bx	lr

08011f1a <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8011f1a:	b580      	push	{r7, lr}
 8011f1c:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 8011f1e:	2000      	movs	r0, #0
 8011f20:	f000 f802 	bl	8011f28 <PORTx_IRQHandler>
}
 8011f24:	bf00      	nop
 8011f26:	bd80      	pop	{r7, pc}

08011f28 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	b084      	sub	sp, #16
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	4603      	mov	r3, r0
 8011f30:	71fb      	strb	r3, [r7, #7]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 8011f32:	79fa      	ldrb	r2, [r7, #7]
 8011f34:	4998      	ldr	r1, [pc, #608]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011f36:	4613      	mov	r3, r2
 8011f38:	011b      	lsls	r3, r3, #4
 8011f3a:	1a9b      	subs	r3, r3, r2
 8011f3c:	009b      	lsls	r3, r3, #2
 8011f3e:	440b      	add	r3, r1
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	695b      	ldr	r3, [r3, #20]
 8011f48:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag = 0;

  if ((hucpd->IMR & _interrupt) != 0u)
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	691a      	ldr	r2, [r3, #16]
 8011f4e:	68bb      	ldr	r3, [r7, #8]
 8011f50:	4013      	ands	r3, r2
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	f000 81ca 	beq.w	80122ec <PORTx_IRQHandler+0x3c4>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8011f58:	68bb      	ldr	r3, [r7, #8]
 8011f5a:	f003 0302 	and.w	r3, r3, #2
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d035      	beq.n	8011fce <PORTx_IRQHandler+0xa6>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 8011f62:	68f8      	ldr	r0, [r7, #12]
 8011f64:	f7ff ffc9 	bl	8011efa <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8011f68:	79fa      	ldrb	r2, [r7, #7]
 8011f6a:	498b      	ldr	r1, [pc, #556]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011f6c:	4613      	mov	r3, r2
 8011f6e:	011b      	lsls	r3, r3, #4
 8011f70:	1a9b      	subs	r3, r3, r2
 8011f72:	009b      	lsls	r3, r3, #2
 8011f74:	440b      	add	r3, r1
 8011f76:	3304      	adds	r3, #4
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	6819      	ldr	r1, [r3, #0]
 8011f7c:	79fa      	ldrb	r2, [r7, #7]
 8011f7e:	4886      	ldr	r0, [pc, #536]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011f80:	4613      	mov	r3, r2
 8011f82:	011b      	lsls	r3, r3, #4
 8011f84:	1a9b      	subs	r3, r3, r2
 8011f86:	009b      	lsls	r3, r3, #2
 8011f88:	4403      	add	r3, r0
 8011f8a:	3304      	adds	r3, #4
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	f021 0201 	bic.w	r2, r1, #1
 8011f92:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8011f94:	bf00      	nop
 8011f96:	79fa      	ldrb	r2, [r7, #7]
 8011f98:	497f      	ldr	r1, [pc, #508]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011f9a:	4613      	mov	r3, r2
 8011f9c:	011b      	lsls	r3, r3, #4
 8011f9e:	1a9b      	subs	r3, r3, r2
 8011fa0:	009b      	lsls	r3, r3, #2
 8011fa2:	440b      	add	r3, r1
 8011fa4:	3304      	adds	r3, #4
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	f003 0301 	and.w	r3, r3, #1
 8011fae:	2b01      	cmp	r3, #1
 8011fb0:	d0f1      	beq.n	8011f96 <PORTx_IRQHandler+0x6e>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 8011fb2:	79fa      	ldrb	r2, [r7, #7]
 8011fb4:	4978      	ldr	r1, [pc, #480]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011fb6:	4613      	mov	r3, r2
 8011fb8:	011b      	lsls	r3, r3, #4
 8011fba:	1a9b      	subs	r3, r3, r2
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	440b      	add	r3, r1
 8011fc0:	3314      	adds	r3, #20
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	79fa      	ldrb	r2, [r7, #7]
 8011fc6:	2101      	movs	r1, #1
 8011fc8:	4610      	mov	r0, r2
 8011fca:	4798      	blx	r3
      return;
 8011fcc:	e18e      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 8011fce:	68bb      	ldr	r3, [r7, #8]
 8011fd0:	f003 0304 	and.w	r3, r3, #4
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d035      	beq.n	8012044 <PORTx_IRQHandler+0x11c>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 8011fd8:	68f8      	ldr	r0, [r7, #12]
 8011fda:	f7ff ff7e 	bl	8011eda <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8011fde:	79fa      	ldrb	r2, [r7, #7]
 8011fe0:	496d      	ldr	r1, [pc, #436]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011fe2:	4613      	mov	r3, r2
 8011fe4:	011b      	lsls	r3, r3, #4
 8011fe6:	1a9b      	subs	r3, r3, r2
 8011fe8:	009b      	lsls	r3, r3, #2
 8011fea:	440b      	add	r3, r1
 8011fec:	3304      	adds	r3, #4
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	6819      	ldr	r1, [r3, #0]
 8011ff2:	79fa      	ldrb	r2, [r7, #7]
 8011ff4:	4868      	ldr	r0, [pc, #416]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8011ff6:	4613      	mov	r3, r2
 8011ff8:	011b      	lsls	r3, r3, #4
 8011ffa:	1a9b      	subs	r3, r3, r2
 8011ffc:	009b      	lsls	r3, r3, #2
 8011ffe:	4403      	add	r3, r0
 8012000:	3304      	adds	r3, #4
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	f021 0201 	bic.w	r2, r1, #1
 8012008:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 801200a:	bf00      	nop
 801200c:	79fa      	ldrb	r2, [r7, #7]
 801200e:	4962      	ldr	r1, [pc, #392]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8012010:	4613      	mov	r3, r2
 8012012:	011b      	lsls	r3, r3, #4
 8012014:	1a9b      	subs	r3, r3, r2
 8012016:	009b      	lsls	r3, r3, #2
 8012018:	440b      	add	r3, r1
 801201a:	3304      	adds	r3, #4
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	f003 0301 	and.w	r3, r3, #1
 8012024:	2b01      	cmp	r3, #1
 8012026:	d0f1      	beq.n	801200c <PORTx_IRQHandler+0xe4>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8012028:	79fa      	ldrb	r2, [r7, #7]
 801202a:	495b      	ldr	r1, [pc, #364]	@ (8012198 <PORTx_IRQHandler+0x270>)
 801202c:	4613      	mov	r3, r2
 801202e:	011b      	lsls	r3, r3, #4
 8012030:	1a9b      	subs	r3, r3, r2
 8012032:	009b      	lsls	r3, r3, #2
 8012034:	440b      	add	r3, r1
 8012036:	3314      	adds	r3, #20
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	79fa      	ldrb	r2, [r7, #7]
 801203c:	2100      	movs	r1, #0
 801203e:	4610      	mov	r0, r2
 8012040:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 8012042:	e153      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8012044:	68bb      	ldr	r3, [r7, #8]
 8012046:	f003 0308 	and.w	r3, r3, #8
 801204a:	2b00      	cmp	r3, #0
 801204c:	d035      	beq.n	80120ba <PORTx_IRQHandler+0x192>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 801204e:	68f8      	ldr	r0, [r7, #12]
 8012050:	f7ff ff33 	bl	8011eba <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8012054:	79fa      	ldrb	r2, [r7, #7]
 8012056:	4950      	ldr	r1, [pc, #320]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8012058:	4613      	mov	r3, r2
 801205a:	011b      	lsls	r3, r3, #4
 801205c:	1a9b      	subs	r3, r3, r2
 801205e:	009b      	lsls	r3, r3, #2
 8012060:	440b      	add	r3, r1
 8012062:	3304      	adds	r3, #4
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	6819      	ldr	r1, [r3, #0]
 8012068:	79fa      	ldrb	r2, [r7, #7]
 801206a:	484b      	ldr	r0, [pc, #300]	@ (8012198 <PORTx_IRQHandler+0x270>)
 801206c:	4613      	mov	r3, r2
 801206e:	011b      	lsls	r3, r3, #4
 8012070:	1a9b      	subs	r3, r3, r2
 8012072:	009b      	lsls	r3, r3, #2
 8012074:	4403      	add	r3, r0
 8012076:	3304      	adds	r3, #4
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	f021 0201 	bic.w	r2, r1, #1
 801207e:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8012080:	bf00      	nop
 8012082:	79fa      	ldrb	r2, [r7, #7]
 8012084:	4944      	ldr	r1, [pc, #272]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8012086:	4613      	mov	r3, r2
 8012088:	011b      	lsls	r3, r3, #4
 801208a:	1a9b      	subs	r3, r3, r2
 801208c:	009b      	lsls	r3, r3, #2
 801208e:	440b      	add	r3, r1
 8012090:	3304      	adds	r3, #4
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	f003 0301 	and.w	r3, r3, #1
 801209a:	2b01      	cmp	r3, #1
 801209c:	d0f1      	beq.n	8012082 <PORTx_IRQHandler+0x15a>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 801209e:	79fa      	ldrb	r2, [r7, #7]
 80120a0:	493d      	ldr	r1, [pc, #244]	@ (8012198 <PORTx_IRQHandler+0x270>)
 80120a2:	4613      	mov	r3, r2
 80120a4:	011b      	lsls	r3, r3, #4
 80120a6:	1a9b      	subs	r3, r3, r2
 80120a8:	009b      	lsls	r3, r3, #2
 80120aa:	440b      	add	r3, r1
 80120ac:	3314      	adds	r3, #20
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	79fa      	ldrb	r2, [r7, #7]
 80120b2:	2102      	movs	r1, #2
 80120b4:	4610      	mov	r0, r2
 80120b6:	4798      	blx	r3
      return;
 80120b8:	e118      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 80120ba:	68bb      	ldr	r3, [r7, #8]
 80120bc:	f003 0310 	and.w	r3, r3, #16
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d003      	beq.n	80120cc <PORTx_IRQHandler+0x1a4>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 80120c4:	68f8      	ldr	r0, [r7, #12]
 80120c6:	f7ff fee8 	bl	8011e9a <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 80120ca:	e10f      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 80120cc:	68bb      	ldr	r3, [r7, #8]
 80120ce:	f003 0320 	and.w	r3, r3, #32
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d010      	beq.n	80120f8 <PORTx_IRQHandler+0x1d0>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 80120d6:	68f8      	ldr	r0, [r7, #12]
 80120d8:	f7ff fecf 	bl	8011e7a <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 80120dc:	79fa      	ldrb	r2, [r7, #7]
 80120de:	492e      	ldr	r1, [pc, #184]	@ (8012198 <PORTx_IRQHandler+0x270>)
 80120e0:	4613      	mov	r3, r2
 80120e2:	011b      	lsls	r3, r3, #4
 80120e4:	1a9b      	subs	r3, r3, r2
 80120e6:	009b      	lsls	r3, r3, #2
 80120e8:	440b      	add	r3, r1
 80120ea:	3324      	adds	r3, #36	@ 0x24
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	79fa      	ldrb	r2, [r7, #7]
 80120f0:	2105      	movs	r1, #5
 80120f2:	4610      	mov	r0, r2
 80120f4:	4798      	blx	r3
      return;
 80120f6:	e0f9      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 80120f8:	68bb      	ldr	r3, [r7, #8]
 80120fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d003      	beq.n	801210a <PORTx_IRQHandler+0x1e2>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 8012102:	68f8      	ldr	r0, [r7, #12]
 8012104:	f7ff fea9 	bl	8011e5a <LL_UCPD_ClearFlag_TxUND>
      return;
 8012108:	e0f0      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 801210a:	68bb      	ldr	r3, [r7, #8]
 801210c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012110:	2b00      	cmp	r3, #0
 8012112:	d01e      	beq.n	8012152 <PORTx_IRQHandler+0x22a>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012118:	2b05      	cmp	r3, #5
 801211a:	d10c      	bne.n	8012136 <PORTx_IRQHandler+0x20e>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 801211c:	79fa      	ldrb	r2, [r7, #7]
 801211e:	491e      	ldr	r1, [pc, #120]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8012120:	4613      	mov	r3, r2
 8012122:	011b      	lsls	r3, r3, #4
 8012124:	1a9b      	subs	r3, r3, r2
 8012126:	009b      	lsls	r3, r3, #2
 8012128:	440b      	add	r3, r1
 801212a:	331c      	adds	r3, #28
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	79fa      	ldrb	r2, [r7, #7]
 8012130:	2106      	movs	r1, #6
 8012132:	4610      	mov	r0, r2
 8012134:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 8012136:	68f8      	ldr	r0, [r7, #12]
 8012138:	f7ff fe7f 	bl	8011e3a <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 801213c:	79fa      	ldrb	r2, [r7, #7]
 801213e:	4916      	ldr	r1, [pc, #88]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8012140:	4613      	mov	r3, r2
 8012142:	011b      	lsls	r3, r3, #4
 8012144:	1a9b      	subs	r3, r3, r2
 8012146:	009b      	lsls	r3, r3, #2
 8012148:	440b      	add	r3, r1
 801214a:	3338      	adds	r3, #56	@ 0x38
 801214c:	2201      	movs	r2, #1
 801214e:	701a      	strb	r2, [r3, #0]
      return;
 8012150:	e0cc      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 8012152:	68bb      	ldr	r3, [r7, #8]
 8012154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012158:	2b00      	cmp	r3, #0
 801215a:	d010      	beq.n	801217e <PORTx_IRQHandler+0x256>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 801215c:	79fa      	ldrb	r2, [r7, #7]
 801215e:	490e      	ldr	r1, [pc, #56]	@ (8012198 <PORTx_IRQHandler+0x270>)
 8012160:	4613      	mov	r3, r2
 8012162:	011b      	lsls	r3, r3, #4
 8012164:	1a9b      	subs	r3, r3, r2
 8012166:	009b      	lsls	r3, r3, #2
 8012168:	440b      	add	r3, r1
 801216a:	331c      	adds	r3, #28
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	79fa      	ldrb	r2, [r7, #7]
 8012170:	2105      	movs	r1, #5
 8012172:	4610      	mov	r0, r2
 8012174:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8012176:	68f8      	ldr	r0, [r7, #12]
 8012178:	f7ff fe4f 	bl	8011e1a <LL_UCPD_ClearFlag_RxHRST>
      return;
 801217c:	e0b6      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 801217e:	68bb      	ldr	r3, [r7, #8]
 8012180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012184:	2b00      	cmp	r3, #0
 8012186:	d00b      	beq.n	80121a0 <PORTx_IRQHandler+0x278>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag = 1;
 8012188:	4b04      	ldr	r3, [pc, #16]	@ (801219c <PORTx_IRQHandler+0x274>)
 801218a:	2201      	movs	r2, #1
 801218c:	701a      	strb	r2, [r3, #0]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 801218e:	68f8      	ldr	r0, [r7, #12]
 8012190:	f7ff fe33 	bl	8011dfa <LL_UCPD_ClearFlag_RxOvr>
      return;
 8012194:	e0aa      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
 8012196:	bf00      	nop
 8012198:	200037fc 	.word	0x200037fc
 801219c:	200037f0 	.word	0x200037f0
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 80121a0:	68bb      	ldr	r3, [r7, #8]
 80121a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	f000 8085 	beq.w	80122b6 <PORTx_IRQHandler+0x38e>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 80121ac:	79fa      	ldrb	r2, [r7, #7]
 80121ae:	4951      	ldr	r1, [pc, #324]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 80121b0:	4613      	mov	r3, r2
 80121b2:	011b      	lsls	r3, r3, #4
 80121b4:	1a9b      	subs	r3, r3, r2
 80121b6:	009b      	lsls	r3, r3, #2
 80121b8:	440b      	add	r3, r1
 80121ba:	3338      	adds	r3, #56	@ 0x38
 80121bc:	2200      	movs	r2, #0
 80121be:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 80121c0:	68f8      	ldr	r0, [r7, #12]
 80121c2:	f7ff fe0a 	bl	8011dda <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 80121c6:	79fa      	ldrb	r2, [r7, #7]
 80121c8:	494a      	ldr	r1, [pc, #296]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 80121ca:	4613      	mov	r3, r2
 80121cc:	011b      	lsls	r3, r3, #4
 80121ce:	1a9b      	subs	r3, r3, r2
 80121d0:	009b      	lsls	r3, r3, #2
 80121d2:	440b      	add	r3, r1
 80121d4:	3308      	adds	r3, #8
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	6819      	ldr	r1, [r3, #0]
 80121da:	79fa      	ldrb	r2, [r7, #7]
 80121dc:	4845      	ldr	r0, [pc, #276]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 80121de:	4613      	mov	r3, r2
 80121e0:	011b      	lsls	r3, r3, #4
 80121e2:	1a9b      	subs	r3, r3, r2
 80121e4:	009b      	lsls	r3, r3, #2
 80121e6:	4403      	add	r3, r0
 80121e8:	3308      	adds	r3, #8
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	f021 0201 	bic.w	r2, r1, #1
 80121f0:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80121f2:	bf00      	nop
 80121f4:	79fa      	ldrb	r2, [r7, #7]
 80121f6:	493f      	ldr	r1, [pc, #252]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 80121f8:	4613      	mov	r3, r2
 80121fa:	011b      	lsls	r3, r3, #4
 80121fc:	1a9b      	subs	r3, r3, r2
 80121fe:	009b      	lsls	r3, r3, #2
 8012200:	440b      	add	r3, r1
 8012202:	3308      	adds	r3, #8
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	f003 0301 	and.w	r3, r3, #1
 801220c:	2b01      	cmp	r3, #1
 801220e:	d0f1      	beq.n	80121f4 <PORTx_IRQHandler+0x2cc>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8012210:	79fa      	ldrb	r2, [r7, #7]
 8012212:	4938      	ldr	r1, [pc, #224]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 8012214:	4613      	mov	r3, r2
 8012216:	011b      	lsls	r3, r3, #4
 8012218:	1a9b      	subs	r3, r3, r2
 801221a:	009b      	lsls	r3, r3, #2
 801221c:	440b      	add	r3, r1
 801221e:	3330      	adds	r3, #48	@ 0x30
 8012220:	6818      	ldr	r0, [r3, #0]
 8012222:	79fa      	ldrb	r2, [r7, #7]
 8012224:	4933      	ldr	r1, [pc, #204]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 8012226:	4613      	mov	r3, r2
 8012228:	011b      	lsls	r3, r3, #4
 801222a:	1a9b      	subs	r3, r3, r2
 801222c:	009b      	lsls	r3, r3, #2
 801222e:	440b      	add	r3, r1
 8012230:	3308      	adds	r3, #8
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	4602      	mov	r2, r0
 8012236:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8012238:	79fa      	ldrb	r2, [r7, #7]
 801223a:	492e      	ldr	r1, [pc, #184]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 801223c:	4613      	mov	r3, r2
 801223e:	011b      	lsls	r3, r3, #4
 8012240:	1a9b      	subs	r3, r3, r2
 8012242:	009b      	lsls	r3, r3, #2
 8012244:	440b      	add	r3, r1
 8012246:	3308      	adds	r3, #8
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	f44f 7284 	mov.w	r2, #264	@ 0x108
 801224e:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8012250:	79fa      	ldrb	r2, [r7, #7]
 8012252:	4928      	ldr	r1, [pc, #160]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 8012254:	4613      	mov	r3, r2
 8012256:	011b      	lsls	r3, r3, #4
 8012258:	1a9b      	subs	r3, r3, r2
 801225a:	009b      	lsls	r3, r3, #2
 801225c:	440b      	add	r3, r1
 801225e:	3308      	adds	r3, #8
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	6819      	ldr	r1, [r3, #0]
 8012264:	79fa      	ldrb	r2, [r7, #7]
 8012266:	4823      	ldr	r0, [pc, #140]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 8012268:	4613      	mov	r3, r2
 801226a:	011b      	lsls	r3, r3, #4
 801226c:	1a9b      	subs	r3, r3, r2
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	4403      	add	r3, r0
 8012272:	3308      	adds	r3, #8
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	f041 0201 	orr.w	r2, r1, #1
 801227a:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag == 0u))
 801227c:	68bb      	ldr	r3, [r7, #8]
 801227e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012282:	2b00      	cmp	r3, #0
 8012284:	d113      	bne.n	80122ae <PORTx_IRQHandler+0x386>
 8012286:	4b1c      	ldr	r3, [pc, #112]	@ (80122f8 <PORTx_IRQHandler+0x3d0>)
 8012288:	781b      	ldrb	r3, [r3, #0]
 801228a:	2b00      	cmp	r3, #0
 801228c:	d10f      	bne.n	80122ae <PORTx_IRQHandler+0x386>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 801228e:	79fa      	ldrb	r2, [r7, #7]
 8012290:	4918      	ldr	r1, [pc, #96]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 8012292:	4613      	mov	r3, r2
 8012294:	011b      	lsls	r3, r3, #4
 8012296:	1a9b      	subs	r3, r3, r2
 8012298:	009b      	lsls	r3, r3, #2
 801229a:	440b      	add	r3, r1
 801229c:	3320      	adds	r3, #32
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	68fa      	ldr	r2, [r7, #12]
 80122a2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80122a4:	f002 0107 	and.w	r1, r2, #7
 80122a8:	79fa      	ldrb	r2, [r7, #7]
 80122aa:	4610      	mov	r0, r2
 80122ac:	4798      	blx	r3
      }
      ovrflag = 0;
 80122ae:	4b12      	ldr	r3, [pc, #72]	@ (80122f8 <PORTx_IRQHandler+0x3d0>)
 80122b0:	2200      	movs	r2, #0
 80122b2:	701a      	strb	r2, [r3, #0]
      return;
 80122b4:	e01a      	b.n	80122ec <PORTx_IRQHandler+0x3c4>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 80122b6:	68bb      	ldr	r3, [r7, #8]
 80122b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d104      	bne.n	80122ca <PORTx_IRQHandler+0x3a2>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d010      	beq.n	80122ec <PORTx_IRQHandler+0x3c4>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 80122ca:	68f8      	ldr	r0, [r7, #12]
 80122cc:	f7ff fd75 	bl	8011dba <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80122d0:	68f8      	ldr	r0, [r7, #12]
 80122d2:	f7ff fd62 	bl	8011d9a <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 80122d6:	79fa      	ldrb	r2, [r7, #7]
 80122d8:	4906      	ldr	r1, [pc, #24]	@ (80122f4 <PORTx_IRQHandler+0x3cc>)
 80122da:	4613      	mov	r3, r2
 80122dc:	011b      	lsls	r3, r3, #4
 80122de:	1a9b      	subs	r3, r3, r2
 80122e0:	009b      	lsls	r3, r3, #2
 80122e2:	440b      	add	r3, r1
 80122e4:	332c      	adds	r3, #44	@ 0x2c
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 80122ea:	bf00      	nop
        }
      }
    }
#endif /* _FRS */
  }
}
 80122ec:	3710      	adds	r7, #16
 80122ee:	46bd      	mov	sp, r7
 80122f0:	bd80      	pop	{r7, pc}
 80122f2:	bf00      	nop
 80122f4:	200037fc 	.word	0x200037fc
 80122f8:	200037f0 	.word	0x200037f0

080122fc <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 80122fc:	b480      	push	{r7}
 80122fe:	b085      	sub	sp, #20
 8012300:	af00      	add	r7, sp, #0
 8012302:	60b9      	str	r1, [r7, #8]
 8012304:	607a      	str	r2, [r7, #4]
 8012306:	603b      	str	r3, [r7, #0]
 8012308:	4603      	mov	r3, r0
 801230a:	73fb      	strb	r3, [r7, #15]
  (void)PowerRole;

  /* Set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 801230c:	7bfa      	ldrb	r2, [r7, #15]
 801230e:	68bb      	ldr	r3, [r7, #8]
 8012310:	6919      	ldr	r1, [r3, #16]
 8012312:	482d      	ldr	r0, [pc, #180]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 8012314:	4613      	mov	r3, r2
 8012316:	011b      	lsls	r3, r3, #4
 8012318:	1a9b      	subs	r3, r3, r2
 801231a:	009b      	lsls	r3, r3, #2
 801231c:	4403      	add	r3, r0
 801231e:	3314      	adds	r3, #20
 8012320:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 8012322:	7bfa      	ldrb	r2, [r7, #15]
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	68d9      	ldr	r1, [r3, #12]
 8012328:	4827      	ldr	r0, [pc, #156]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 801232a:	4613      	mov	r3, r2
 801232c:	011b      	lsls	r3, r3, #4
 801232e:	1a9b      	subs	r3, r3, r2
 8012330:	009b      	lsls	r3, r3, #2
 8012332:	4403      	add	r3, r0
 8012334:	3318      	adds	r3, #24
 8012336:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8012338:	7bfa      	ldrb	r2, [r7, #15]
 801233a:	68bb      	ldr	r3, [r7, #8]
 801233c:	6859      	ldr	r1, [r3, #4]
 801233e:	4822      	ldr	r0, [pc, #136]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 8012340:	4613      	mov	r3, r2
 8012342:	011b      	lsls	r3, r3, #4
 8012344:	1a9b      	subs	r3, r3, r2
 8012346:	009b      	lsls	r3, r3, #2
 8012348:	4403      	add	r3, r0
 801234a:	331c      	adds	r3, #28
 801234c:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 801234e:	7bfa      	ldrb	r2, [r7, #15]
 8012350:	491d      	ldr	r1, [pc, #116]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 8012352:	4613      	mov	r3, r2
 8012354:	011b      	lsls	r3, r3, #4
 8012356:	1a9b      	subs	r3, r3, r2
 8012358:	009b      	lsls	r3, r3, #2
 801235a:	440b      	add	r3, r1
 801235c:	3320      	adds	r3, #32
 801235e:	4a1b      	ldr	r2, [pc, #108]	@ (80123cc <USBPD_PHY_Init+0xd0>)
 8012360:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 8012362:	7bfa      	ldrb	r2, [r7, #15]
 8012364:	68bb      	ldr	r3, [r7, #8]
 8012366:	6899      	ldr	r1, [r3, #8]
 8012368:	4817      	ldr	r0, [pc, #92]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 801236a:	4613      	mov	r3, r2
 801236c:	011b      	lsls	r3, r3, #4
 801236e:	1a9b      	subs	r3, r3, r2
 8012370:	009b      	lsls	r3, r3, #2
 8012372:	4403      	add	r3, r0
 8012374:	3324      	adds	r3, #36	@ 0x24
 8012376:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8012378:	7bfa      	ldrb	r2, [r7, #15]
 801237a:	68bb      	ldr	r3, [r7, #8]
 801237c:	6959      	ldr	r1, [r3, #20]
 801237e:	4812      	ldr	r0, [pc, #72]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 8012380:	4613      	mov	r3, r2
 8012382:	011b      	lsls	r3, r3, #4
 8012384:	1a9b      	subs	r3, r3, r2
 8012386:	009b      	lsls	r3, r3, #2
 8012388:	4403      	add	r3, r0
 801238a:	3328      	adds	r3, #40	@ 0x28
 801238c:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 801238e:	7bfa      	ldrb	r2, [r7, #15]
 8012390:	490d      	ldr	r1, [pc, #52]	@ (80123c8 <USBPD_PHY_Init+0xcc>)
 8012392:	4613      	mov	r3, r2
 8012394:	011b      	lsls	r3, r3, #4
 8012396:	1a9b      	subs	r3, r3, r2
 8012398:	009b      	lsls	r3, r3, #2
 801239a:	440b      	add	r3, r1
 801239c:	3330      	adds	r3, #48	@ 0x30
 801239e:	687a      	ldr	r2, [r7, #4]
 80123a0:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 80123a2:	7bfb      	ldrb	r3, [r7, #15]
 80123a4:	4a0a      	ldr	r2, [pc, #40]	@ (80123d0 <USBPD_PHY_Init+0xd4>)
 80123a6:	00db      	lsls	r3, r3, #3
 80123a8:	4413      	add	r3, r2
 80123aa:	69ba      	ldr	r2, [r7, #24]
 80123ac:	605a      	str	r2, [r3, #4]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 80123ae:	7bfb      	ldrb	r3, [r7, #15]
 80123b0:	68ba      	ldr	r2, [r7, #8]
 80123b2:	6812      	ldr	r2, [r2, #0]
 80123b4:	4906      	ldr	r1, [pc, #24]	@ (80123d0 <USBPD_PHY_Init+0xd4>)
 80123b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

  return USBPD_OK;
 80123ba:	2300      	movs	r3, #0
}
 80123bc:	4618      	mov	r0, r3
 80123be:	3714      	adds	r7, #20
 80123c0:	46bd      	mov	sp, r7
 80123c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c6:	4770      	bx	lr
 80123c8:	200037fc 	.word	0x200037fc
 80123cc:	08012505 	.word	0x08012505
 80123d0:	200037f4 	.word	0x200037f4

080123d4 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 80123d4:	b480      	push	{r7}
 80123d6:	b083      	sub	sp, #12
 80123d8:	af00      	add	r7, sp, #0
 80123da:	4603      	mov	r3, r0
 80123dc:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
  return 905u;
 80123de:	f240 3389 	movw	r3, #905	@ 0x389
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	370c      	adds	r7, #12
 80123e6:	46bd      	mov	sp, r7
 80123e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ec:	4770      	bx	lr

080123ee <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 80123ee:	b480      	push	{r7}
 80123f0:	b083      	sub	sp, #12
 80123f2:	af00      	add	r7, sp, #0
 80123f4:	4603      	mov	r3, r0
 80123f6:	71fb      	strb	r3, [r7, #7]
  return 30u;
 80123f8:	231e      	movs	r3, #30
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	370c      	adds	r7, #12
 80123fe:	46bd      	mov	sp, r7
 8012400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012404:	4770      	bx	lr

08012406 <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 8012406:	b480      	push	{r7}
 8012408:	b083      	sub	sp, #12
 801240a:	af00      	add	r7, sp, #0
 801240c:	4603      	mov	r3, r0
 801240e:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
  /* Reset PHY layer   */
  /* Reset HW_IF layer */
}
 8012410:	bf00      	nop
 8012412:	370c      	adds	r7, #12
 8012414:	46bd      	mov	sp, r7
 8012416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241a:	4770      	bx	lr

0801241c <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b082      	sub	sp, #8
 8012420:	af00      	add	r7, sp, #0
 8012422:	4603      	mov	r3, r0
 8012424:	460a      	mov	r2, r1
 8012426:	71fb      	strb	r3, [r7, #7]
 8012428:	4613      	mov	r3, r2
 801242a:	71bb      	strb	r3, [r7, #6]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 801242c:	79b9      	ldrb	r1, [r7, #6]
 801242e:	79f8      	ldrb	r0, [r7, #7]
 8012430:	2300      	movs	r3, #0
 8012432:	2200      	movs	r2, #0
 8012434:	f000 f805 	bl	8012442 <USBPD_PHY_SendMessage>
 8012438:	4603      	mov	r3, r0
}
 801243a:	4618      	mov	r0, r3
 801243c:	3708      	adds	r7, #8
 801243e:	46bd      	mov	sp, r7
 8012440:	bd80      	pop	{r7, pc}

08012442 <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 8012442:	b580      	push	{r7, lr}
 8012444:	b082      	sub	sp, #8
 8012446:	af00      	add	r7, sp, #0
 8012448:	603a      	str	r2, [r7, #0]
 801244a:	461a      	mov	r2, r3
 801244c:	4603      	mov	r3, r0
 801244e:	71fb      	strb	r3, [r7, #7]
 8012450:	460b      	mov	r3, r1
 8012452:	71bb      	strb	r3, [r7, #6]
 8012454:	4613      	mov	r3, r2
 8012456:	80bb      	strh	r3, [r7, #4]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 8012458:	88bb      	ldrh	r3, [r7, #4]
 801245a:	79b9      	ldrb	r1, [r7, #6]
 801245c:	79f8      	ldrb	r0, [r7, #7]
 801245e:	683a      	ldr	r2, [r7, #0]
 8012460:	f000 fabe 	bl	80129e0 <USBPD_HW_IF_SendBuffer>
 8012464:	4603      	mov	r3, r0
}
 8012466:	4618      	mov	r0, r3
 8012468:	3708      	adds	r7, #8
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}

0801246e <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 801246e:	b580      	push	{r7, lr}
 8012470:	b082      	sub	sp, #8
 8012472:	af00      	add	r7, sp, #0
 8012474:	4603      	mov	r3, r0
 8012476:	71fb      	strb	r3, [r7, #7]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 8012478:	79fb      	ldrb	r3, [r7, #7]
 801247a:	4618      	mov	r0, r3
 801247c:	f000 fbf6 	bl	8012c6c <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 8012480:	2300      	movs	r3, #0
}
 8012482:	4618      	mov	r0, r3
 8012484:	3708      	adds	r7, #8
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}

0801248a <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 801248a:	b580      	push	{r7, lr}
 801248c:	b082      	sub	sp, #8
 801248e:	af00      	add	r7, sp, #0
 8012490:	4603      	mov	r3, r0
 8012492:	460a      	mov	r2, r1
 8012494:	71fb      	strb	r3, [r7, #7]
 8012496:	4613      	mov	r3, r2
 8012498:	71bb      	strb	r3, [r7, #6]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 801249a:	79bb      	ldrb	r3, [r7, #6]
 801249c:	2b07      	cmp	r3, #7
 801249e:	d103      	bne.n	80124a8 <USBPD_PHY_ExitTransmit+0x1e>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80124a0:	79fb      	ldrb	r3, [r7, #7]
 80124a2:	4618      	mov	r0, r3
 80124a4:	f000 fa64 	bl	8012970 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 80124a8:	2300      	movs	r3, #0
}
 80124aa:	4618      	mov	r0, r3
 80124ac:	3708      	adds	r7, #8
 80124ae:	46bd      	mov	sp, r7
 80124b0:	bd80      	pop	{r7, pc}

080124b2 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 80124b2:	b580      	push	{r7, lr}
 80124b4:	b082      	sub	sp, #8
 80124b6:	af00      	add	r7, sp, #0
 80124b8:	4603      	mov	r3, r0
 80124ba:	71fb      	strb	r3, [r7, #7]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 80124bc:	79fb      	ldrb	r3, [r7, #7]
 80124be:	4618      	mov	r0, r3
 80124c0:	f000 ff70 	bl	80133a4 <USBPD_HW_IF_IsResistor_SinkTxOk>
 80124c4:	4603      	mov	r3, r0
}
 80124c6:	4618      	mov	r0, r3
 80124c8:	3708      	adds	r7, #8
 80124ca:	46bd      	mov	sp, r7
 80124cc:	bd80      	pop	{r7, pc}

080124ce <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 80124ce:	b580      	push	{r7, lr}
 80124d0:	b082      	sub	sp, #8
 80124d2:	af00      	add	r7, sp, #0
 80124d4:	4603      	mov	r3, r0
 80124d6:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_EnableRX(PortNum);
 80124d8:	79fb      	ldrb	r3, [r7, #7]
 80124da:	4618      	mov	r0, r3
 80124dc:	f000 fd64 	bl	8012fa8 <USBPD_HW_IF_EnableRX>
}
 80124e0:	bf00      	nop
 80124e2:	3708      	adds	r7, #8
 80124e4:	46bd      	mov	sp, r7
 80124e6:	bd80      	pop	{r7, pc}

080124e8 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 80124e8:	b580      	push	{r7, lr}
 80124ea:	b082      	sub	sp, #8
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	4603      	mov	r3, r0
 80124f0:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_DisableRX(PortNum);
 80124f2:	79fb      	ldrb	r3, [r7, #7]
 80124f4:	4618      	mov	r0, r3
 80124f6:	f000 fd6d 	bl	8012fd4 <USBPD_HW_IF_DisableRX>
}
 80124fa:	bf00      	nop
 80124fc:	3708      	adds	r7, #8
 80124fe:	46bd      	mov	sp, r7
 8012500:	bd80      	pop	{r7, pc}
	...

08012504 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b084      	sub	sp, #16
 8012508:	af00      	add	r7, sp, #0
 801250a:	4603      	mov	r3, r0
 801250c:	6039      	str	r1, [r7, #0]
 801250e:	71fb      	strb	r3, [r7, #7]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 8012510:	4a28      	ldr	r2, [pc, #160]	@ (80125b4 <PHY_Rx_Completed+0xb0>)
 8012512:	f107 0308 	add.w	r3, r7, #8
 8012516:	e892 0003 	ldmia.w	r2, {r0, r1}
 801251a:	6018      	str	r0, [r3, #0]
 801251c:	3304      	adds	r3, #4
 801251e:	8019      	strh	r1, [r3, #0]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 8012520:	f107 0208 	add.w	r2, r7, #8
 8012524:	683b      	ldr	r3, [r7, #0]
 8012526:	4413      	add	r3, r2
 8012528:	781b      	ldrb	r3, [r3, #0]
 801252a:	73fb      	strb	r3, [r7, #15]

  /* Check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 801252c:	7bfb      	ldrb	r3, [r7, #15]
 801252e:	2b04      	cmp	r3, #4
 8012530:	dc02      	bgt.n	8012538 <PHY_Rx_Completed+0x34>
 8012532:	2b00      	cmp	r3, #0
 8012534:	da19      	bge.n	801256a <PHY_Rx_Completed+0x66>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 8012536:	e034      	b.n	80125a2 <PHY_Rx_Completed+0x9e>
  switch (_msgtype)
 8012538:	2b06      	cmp	r3, #6
 801253a:	d132      	bne.n	80125a2 <PHY_Rx_Completed+0x9e>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 801253c:	79fb      	ldrb	r3, [r7, #7]
 801253e:	4a1e      	ldr	r2, [pc, #120]	@ (80125b8 <PHY_Rx_Completed+0xb4>)
 8012540:	00db      	lsls	r3, r3, #3
 8012542:	4413      	add	r3, r2
 8012544:	685b      	ldr	r3, [r3, #4]
 8012546:	f003 031e 	and.w	r3, r3, #30
 801254a:	2b1e      	cmp	r3, #30
 801254c:	d12b      	bne.n	80125a6 <PHY_Rx_Completed+0xa2>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 801254e:	79fa      	ldrb	r2, [r7, #7]
 8012550:	491a      	ldr	r1, [pc, #104]	@ (80125bc <PHY_Rx_Completed+0xb8>)
 8012552:	4613      	mov	r3, r2
 8012554:	011b      	lsls	r3, r3, #4
 8012556:	1a9b      	subs	r3, r3, r2
 8012558:	009b      	lsls	r3, r3, #2
 801255a:	440b      	add	r3, r1
 801255c:	331c      	adds	r3, #28
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	79fa      	ldrb	r2, [r7, #7]
 8012562:	2106      	movs	r1, #6
 8012564:	4610      	mov	r0, r2
 8012566:	4798      	blx	r3
      break;
 8012568:	e01d      	b.n	80125a6 <PHY_Rx_Completed+0xa2>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 801256a:	7bfb      	ldrb	r3, [r7, #15]
 801256c:	2201      	movs	r2, #1
 801256e:	fa02 f303 	lsl.w	r3, r2, r3
 8012572:	b2db      	uxtb	r3, r3
 8012574:	4618      	mov	r0, r3
 8012576:	79fb      	ldrb	r3, [r7, #7]
 8012578:	4a0f      	ldr	r2, [pc, #60]	@ (80125b8 <PHY_Rx_Completed+0xb4>)
 801257a:	00db      	lsls	r3, r3, #3
 801257c:	4413      	add	r3, r2
 801257e:	685b      	ldr	r3, [r3, #4]
 8012580:	7bfa      	ldrb	r2, [r7, #15]
 8012582:	2101      	movs	r1, #1
 8012584:	fa01 f202 	lsl.w	r2, r1, r2
 8012588:	b2d2      	uxtb	r2, r2
 801258a:	4013      	ands	r3, r2
 801258c:	4298      	cmp	r0, r3
 801258e:	d10c      	bne.n	80125aa <PHY_Rx_Completed+0xa6>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8012590:	79fb      	ldrb	r3, [r7, #7]
 8012592:	4a09      	ldr	r2, [pc, #36]	@ (80125b8 <PHY_Rx_Completed+0xb4>)
 8012594:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012598:	7bf9      	ldrb	r1, [r7, #15]
 801259a:	79fa      	ldrb	r2, [r7, #7]
 801259c:	4610      	mov	r0, r2
 801259e:	4798      	blx	r3
      break;
 80125a0:	e003      	b.n	80125aa <PHY_Rx_Completed+0xa6>
      break;
 80125a2:	bf00      	nop
 80125a4:	e002      	b.n	80125ac <PHY_Rx_Completed+0xa8>
      break;
 80125a6:	bf00      	nop
 80125a8:	e000      	b.n	80125ac <PHY_Rx_Completed+0xa8>
      break;
 80125aa:	bf00      	nop
  }
}
 80125ac:	bf00      	nop
 80125ae:	3710      	adds	r7, #16
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}
 80125b4:	0801e448 	.word	0x0801e448
 80125b8:	200037f4 	.word	0x200037f4
 80125bc:	200037fc 	.word	0x200037fc

080125c0 <LL_AHB1_GRP1_EnableClock>:
{
 80125c0:	b480      	push	{r7}
 80125c2:	b085      	sub	sp, #20
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80125c8:	4b08      	ldr	r3, [pc, #32]	@ (80125ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80125ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80125cc:	4907      	ldr	r1, [pc, #28]	@ (80125ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	4313      	orrs	r3, r2
 80125d2:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80125d4:	4b05      	ldr	r3, [pc, #20]	@ (80125ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80125d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	4013      	ands	r3, r2
 80125dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80125de:	68fb      	ldr	r3, [r7, #12]
}
 80125e0:	bf00      	nop
 80125e2:	3714      	adds	r7, #20
 80125e4:	46bd      	mov	sp, r7
 80125e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ea:	4770      	bx	lr
 80125ec:	40021000 	.word	0x40021000

080125f0 <LL_APB1_GRP1_EnableClock>:
{
 80125f0:	b480      	push	{r7}
 80125f2:	b085      	sub	sp, #20
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80125f8:	4b08      	ldr	r3, [pc, #32]	@ (801261c <LL_APB1_GRP1_EnableClock+0x2c>)
 80125fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80125fc:	4907      	ldr	r1, [pc, #28]	@ (801261c <LL_APB1_GRP1_EnableClock+0x2c>)
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	4313      	orrs	r3, r2
 8012602:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8012604:	4b05      	ldr	r3, [pc, #20]	@ (801261c <LL_APB1_GRP1_EnableClock+0x2c>)
 8012606:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	4013      	ands	r3, r2
 801260c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801260e:	68fb      	ldr	r3, [r7, #12]
}
 8012610:	bf00      	nop
 8012612:	3714      	adds	r7, #20
 8012614:	46bd      	mov	sp, r7
 8012616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261a:	4770      	bx	lr
 801261c:	40021000 	.word	0x40021000

08012620 <LL_UCPD_Enable>:
{
 8012620:	b480      	push	{r7}
 8012622:	b083      	sub	sp, #12
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	601a      	str	r2, [r3, #0]
}
 8012634:	bf00      	nop
 8012636:	370c      	adds	r7, #12
 8012638:	46bd      	mov	sp, r7
 801263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801263e:	4770      	bx	lr

08012640 <LL_UCPD_Disable>:
{
 8012640:	b480      	push	{r7}
 8012642:	b083      	sub	sp, #12
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	601a      	str	r2, [r3, #0]
}
 8012654:	bf00      	nop
 8012656:	370c      	adds	r7, #12
 8012658:	46bd      	mov	sp, r7
 801265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801265e:	4770      	bx	lr

08012660 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8012660:	b480      	push	{r7}
 8012662:	b083      	sub	sp, #12
 8012664:	af00      	add	r7, sp, #0
 8012666:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	68db      	ldr	r3, [r3, #12]
 801266c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	60da      	str	r2, [r3, #12]
}
 8012674:	bf00      	nop
 8012676:	370c      	adds	r7, #12
 8012678:	46bd      	mov	sp, r7
 801267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801267e:	4770      	bx	lr

08012680 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8012680:	b480      	push	{r7}
 8012682:	b083      	sub	sp, #12
 8012684:	af00      	add	r7, sp, #0
 8012686:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	68db      	ldr	r3, [r3, #12]
 801268c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	60da      	str	r2, [r3, #12]
}
 8012694:	bf00      	nop
 8012696:	370c      	adds	r7, #12
 8012698:	46bd      	mov	sp, r7
 801269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269e:	4770      	bx	lr

080126a0 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 80126a0:	b480      	push	{r7}
 80126a2:	b083      	sub	sp, #12
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	68db      	ldr	r3, [r3, #12]
 80126ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	60da      	str	r2, [r3, #12]
}
 80126b4:	bf00      	nop
 80126b6:	370c      	adds	r7, #12
 80126b8:	46bd      	mov	sp, r7
 80126ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126be:	4770      	bx	lr

080126c0 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 80126c0:	b480      	push	{r7}
 80126c2:	b083      	sub	sp, #12
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	68db      	ldr	r3, [r3, #12]
 80126cc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	60da      	str	r2, [r3, #12]
}
 80126d4:	bf00      	nop
 80126d6:	370c      	adds	r7, #12
 80126d8:	46bd      	mov	sp, r7
 80126da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126de:	4770      	bx	lr

080126e0 <LL_UCPD_FRSDetectionEnable>:
{
 80126e0:	b480      	push	{r7}
 80126e2:	b083      	sub	sp, #12
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	68db      	ldr	r3, [r3, #12]
 80126ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	60da      	str	r2, [r3, #12]
}
 80126f4:	bf00      	nop
 80126f6:	370c      	adds	r7, #12
 80126f8:	46bd      	mov	sp, r7
 80126fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126fe:	4770      	bx	lr

08012700 <LL_UCPD_FRSDetectionDisable>:
{
 8012700:	b480      	push	{r7}
 8012702:	b083      	sub	sp, #12
 8012704:	af00      	add	r7, sp, #0
 8012706:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	68db      	ldr	r3, [r3, #12]
 801270c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	60da      	str	r2, [r3, #12]
}
 8012714:	bf00      	nop
 8012716:	370c      	adds	r7, #12
 8012718:	46bd      	mov	sp, r7
 801271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801271e:	4770      	bx	lr

08012720 <LL_UCPD_SetccEnable>:
{
 8012720:	b480      	push	{r7}
 8012722:	b083      	sub	sp, #12
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
 8012728:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	68db      	ldr	r3, [r3, #12]
 801272e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8012732:	683b      	ldr	r3, [r7, #0]
 8012734:	431a      	orrs	r2, r3
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	60da      	str	r2, [r3, #12]
}
 801273a:	bf00      	nop
 801273c:	370c      	adds	r7, #12
 801273e:	46bd      	mov	sp, r7
 8012740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012744:	4770      	bx	lr

08012746 <LL_UCPD_SetSNKRole>:
{
 8012746:	b480      	push	{r7}
 8012748:	b083      	sub	sp, #12
 801274a:	af00      	add	r7, sp, #0
 801274c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	68db      	ldr	r3, [r3, #12]
 8012752:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	60da      	str	r2, [r3, #12]
}
 801275a:	bf00      	nop
 801275c:	370c      	adds	r7, #12
 801275e:	46bd      	mov	sp, r7
 8012760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012764:	4770      	bx	lr

08012766 <LL_UCPD_SetSRCRole>:
{
 8012766:	b480      	push	{r7}
 8012768:	b083      	sub	sp, #12
 801276a:	af00      	add	r7, sp, #0
 801276c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	68db      	ldr	r3, [r3, #12]
 8012772:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	60da      	str	r2, [r3, #12]
}
 801277a:	bf00      	nop
 801277c:	370c      	adds	r7, #12
 801277e:	46bd      	mov	sp, r7
 8012780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012784:	4770      	bx	lr

08012786 <LL_UCPD_SetRpResistor>:
{
 8012786:	b480      	push	{r7}
 8012788:	b083      	sub	sp, #12
 801278a:	af00      	add	r7, sp, #0
 801278c:	6078      	str	r0, [r7, #4]
 801278e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	68db      	ldr	r3, [r3, #12]
 8012794:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
 8012798:	683b      	ldr	r3, [r7, #0]
 801279a:	431a      	orrs	r2, r3
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	60da      	str	r2, [r3, #12]
}
 80127a0:	bf00      	nop
 80127a2:	370c      	adds	r7, #12
 80127a4:	46bd      	mov	sp, r7
 80127a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127aa:	4770      	bx	lr

080127ac <LL_UCPD_SetCCPin>:
{
 80127ac:	b480      	push	{r7}
 80127ae:	b083      	sub	sp, #12
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
 80127b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	68db      	ldr	r3, [r3, #12]
 80127ba:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80127be:	683b      	ldr	r3, [r7, #0]
 80127c0:	431a      	orrs	r2, r3
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	60da      	str	r2, [r3, #12]
}
 80127c6:	bf00      	nop
 80127c8:	370c      	adds	r7, #12
 80127ca:	46bd      	mov	sp, r7
 80127cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127d0:	4770      	bx	lr

080127d2 <LL_UCPD_RxEnable>:
{
 80127d2:	b480      	push	{r7}
 80127d4:	b083      	sub	sp, #12
 80127d6:	af00      	add	r7, sp, #0
 80127d8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	68db      	ldr	r3, [r3, #12]
 80127de:	f043 0220 	orr.w	r2, r3, #32
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	60da      	str	r2, [r3, #12]
}
 80127e6:	bf00      	nop
 80127e8:	370c      	adds	r7, #12
 80127ea:	46bd      	mov	sp, r7
 80127ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f0:	4770      	bx	lr

080127f2 <LL_UCPD_RxDisable>:
{
 80127f2:	b480      	push	{r7}
 80127f4:	b083      	sub	sp, #12
 80127f6:	af00      	add	r7, sp, #0
 80127f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	68db      	ldr	r3, [r3, #12]
 80127fe:	f023 0220 	bic.w	r2, r3, #32
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	60da      	str	r2, [r3, #12]
}
 8012806:	bf00      	nop
 8012808:	370c      	adds	r7, #12
 801280a:	46bd      	mov	sp, r7
 801280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012810:	4770      	bx	lr

08012812 <LL_UCPD_SetRxMode>:
{
 8012812:	b480      	push	{r7}
 8012814:	b083      	sub	sp, #12
 8012816:	af00      	add	r7, sp, #0
 8012818:	6078      	str	r0, [r7, #4]
 801281a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	68db      	ldr	r3, [r3, #12]
 8012820:	f023 0210 	bic.w	r2, r3, #16
 8012824:	683b      	ldr	r3, [r7, #0]
 8012826:	431a      	orrs	r2, r3
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	60da      	str	r2, [r3, #12]
}
 801282c:	bf00      	nop
 801282e:	370c      	adds	r7, #12
 8012830:	46bd      	mov	sp, r7
 8012832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012836:	4770      	bx	lr

08012838 <LL_UCPD_SendHardReset>:
{
 8012838:	b480      	push	{r7}
 801283a:	b083      	sub	sp, #12
 801283c:	af00      	add	r7, sp, #0
 801283e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	68db      	ldr	r3, [r3, #12]
 8012844:	f043 0208 	orr.w	r2, r3, #8
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	60da      	str	r2, [r3, #12]
}
 801284c:	bf00      	nop
 801284e:	370c      	adds	r7, #12
 8012850:	46bd      	mov	sp, r7
 8012852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012856:	4770      	bx	lr

08012858 <LL_UCPD_SendMessage>:
{
 8012858:	b480      	push	{r7}
 801285a:	b083      	sub	sp, #12
 801285c:	af00      	add	r7, sp, #0
 801285e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	68db      	ldr	r3, [r3, #12]
 8012864:	f043 0204 	orr.w	r2, r3, #4
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	60da      	str	r2, [r3, #12]
}
 801286c:	bf00      	nop
 801286e:	370c      	adds	r7, #12
 8012870:	46bd      	mov	sp, r7
 8012872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012876:	4770      	bx	lr

08012878 <LL_UCPD_SetTxMode>:
{
 8012878:	b480      	push	{r7}
 801287a:	b083      	sub	sp, #12
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
 8012880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	68db      	ldr	r3, [r3, #12]
 8012886:	f023 0203 	bic.w	r2, r3, #3
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	431a      	orrs	r2, r3
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	60da      	str	r2, [r3, #12]
}
 8012892:	bf00      	nop
 8012894:	370c      	adds	r7, #12
 8012896:	46bd      	mov	sp, r7
 8012898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801289c:	4770      	bx	lr

0801289e <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 801289e:	b480      	push	{r7}
 80128a0:	b083      	sub	sp, #12
 80128a2:	af00      	add	r7, sp, #0
 80128a4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	601a      	str	r2, [r3, #0]
}
 80128b2:	bf00      	nop
 80128b4:	370c      	adds	r7, #12
 80128b6:	46bd      	mov	sp, r7
 80128b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128bc:	4770      	bx	lr

080128be <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 80128be:	b480      	push	{r7}
 80128c0:	b083      	sub	sp, #12
 80128c2:	af00      	add	r7, sp, #0
 80128c4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	601a      	str	r2, [r3, #0]
}
 80128d2:	bf00      	nop
 80128d4:	370c      	adds	r7, #12
 80128d6:	46bd      	mov	sp, r7
 80128d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128dc:	4770      	bx	lr

080128de <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80128de:	b480      	push	{r7}
 80128e0:	b083      	sub	sp, #12
 80128e2:	af00      	add	r7, sp, #0
 80128e4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	601a      	str	r2, [r3, #0]
}
 80128f2:	bf00      	nop
 80128f4:	370c      	adds	r7, #12
 80128f6:	46bd      	mov	sp, r7
 80128f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128fc:	4770      	bx	lr

080128fe <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 80128fe:	b480      	push	{r7}
 8012900:	b083      	sub	sp, #12
 8012902:	af00      	add	r7, sp, #0
 8012904:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	601a      	str	r2, [r3, #0]
}
 8012912:	bf00      	nop
 8012914:	370c      	adds	r7, #12
 8012916:	46bd      	mov	sp, r7
 8012918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801291c:	4770      	bx	lr

0801291e <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 801291e:	b480      	push	{r7}
 8012920:	b083      	sub	sp, #12
 8012922:	af00      	add	r7, sp, #0
 8012924:	6078      	str	r0, [r7, #4]
 8012926:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	683a      	ldr	r2, [r7, #0]
 801292c:	61da      	str	r2, [r3, #28]
}
 801292e:	bf00      	nop
 8012930:	370c      	adds	r7, #12
 8012932:	46bd      	mov	sp, r7
 8012934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012938:	4770      	bx	lr

0801293a <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 801293a:	b480      	push	{r7}
 801293c:	b083      	sub	sp, #12
 801293e:	af00      	add	r7, sp, #0
 8012940:	6078      	str	r0, [r7, #4]
 8012942:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	683a      	ldr	r2, [r7, #0]
 8012948:	621a      	str	r2, [r3, #32]
}
 801294a:	bf00      	nop
 801294c:	370c      	adds	r7, #12
 801294e:	46bd      	mov	sp, r7
 8012950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012954:	4770      	bx	lr

08012956 <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8012956:	b580      	push	{r7, lr}
 8012958:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 801295a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 801295e:	f7ff fe47 	bl	80125f0 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8012962:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8012966:	f7ff fe2b 	bl	80125c0 <LL_AHB1_GRP1_EnableClock>

}
 801296a:	bf00      	nop
 801296c:	bd80      	pop	{r7, pc}
	...

08012970 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8012970:	b580      	push	{r7, lr}
 8012972:	b084      	sub	sp, #16
 8012974:	af00      	add	r7, sp, #0
 8012976:	4603      	mov	r3, r0
 8012978:	71fb      	strb	r3, [r7, #7]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 801297a:	79fa      	ldrb	r2, [r7, #7]
 801297c:	4917      	ldr	r1, [pc, #92]	@ (80129dc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801297e:	4613      	mov	r3, r2
 8012980:	011b      	lsls	r3, r3, #4
 8012982:	1a9b      	subs	r3, r3, r2
 8012984:	009b      	lsls	r3, r3, #2
 8012986:	440b      	add	r3, r1
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	f023 0307 	bic.w	r3, r3, #7
 8012990:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8012992:	79fa      	ldrb	r2, [r7, #7]
 8012994:	4911      	ldr	r1, [pc, #68]	@ (80129dc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8012996:	4613      	mov	r3, r2
 8012998:	011b      	lsls	r3, r3, #4
 801299a:	1a9b      	subs	r3, r3, r2
 801299c:	009b      	lsls	r3, r3, #2
 801299e:	440b      	add	r3, r1
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	4618      	mov	r0, r3
 80129a4:	f7ff fe4c 	bl	8012640 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 80129a8:	79fa      	ldrb	r2, [r7, #7]
 80129aa:	490c      	ldr	r1, [pc, #48]	@ (80129dc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80129ac:	4613      	mov	r3, r2
 80129ae:	011b      	lsls	r3, r3, #4
 80129b0:	1a9b      	subs	r3, r3, r2
 80129b2:	009b      	lsls	r3, r3, #2
 80129b4:	440b      	add	r3, r1
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	4618      	mov	r0, r3
 80129ba:	f7ff fe31 	bl	8012620 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 80129be:	79fa      	ldrb	r2, [r7, #7]
 80129c0:	4906      	ldr	r1, [pc, #24]	@ (80129dc <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80129c2:	4613      	mov	r3, r2
 80129c4:	011b      	lsls	r3, r3, #4
 80129c6:	1a9b      	subs	r3, r3, r2
 80129c8:	009b      	lsls	r3, r3, #2
 80129ca:	440b      	add	r3, r1
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	68fa      	ldr	r2, [r7, #12]
 80129d0:	60da      	str	r2, [r3, #12]
}
 80129d2:	bf00      	nop
 80129d4:	3710      	adds	r7, #16
 80129d6:	46bd      	mov	sp, r7
 80129d8:	bd80      	pop	{r7, pc}
 80129da:	bf00      	nop
 80129dc:	200037fc 	.word	0x200037fc

080129e0 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b08a      	sub	sp, #40	@ 0x28
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	60ba      	str	r2, [r7, #8]
 80129e8:	607b      	str	r3, [r7, #4]
 80129ea:	4603      	mov	r3, r0
 80129ec:	73fb      	strb	r3, [r7, #15]
 80129ee:	460b      	mov	r3, r1
 80129f0:	73bb      	strb	r3, [r7, #14]
  USBPD_StatusTypeDef _status = USBPD_OK;
 80129f2:	2300      	movs	r3, #0
 80129f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 80129f8:	7bbb      	ldrb	r3, [r7, #14]
 80129fa:	2b05      	cmp	r3, #5
 80129fc:	d10b      	bne.n	8012a16 <USBPD_HW_IF_SendBuffer+0x36>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 80129fe:	7bfa      	ldrb	r2, [r7, #15]
 8012a00:	4996      	ldr	r1, [pc, #600]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012a02:	4613      	mov	r3, r2
 8012a04:	011b      	lsls	r3, r3, #4
 8012a06:	1a9b      	subs	r3, r3, r2
 8012a08:	009b      	lsls	r3, r3, #2
 8012a0a:	440b      	add	r3, r1
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	4618      	mov	r0, r3
 8012a10:	f7ff ff12 	bl	8012838 <LL_UCPD_SendHardReset>
 8012a14:	e11b      	b.n	8012c4e <USBPD_HW_IF_SendBuffer+0x26e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012a16:	f3ef 8310 	mrs	r3, PRIMASK
 8012a1a:	61fb      	str	r3, [r7, #28]
  return(result);
 8012a1c:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 8012a1e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8012a20:	b672      	cpsid	i
}
 8012a22:	bf00      	nop

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 8012a24:	7bfa      	ldrb	r2, [r7, #15]
 8012a26:	498d      	ldr	r1, [pc, #564]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012a28:	4613      	mov	r3, r2
 8012a2a:	011b      	lsls	r3, r3, #4
 8012a2c:	1a9b      	subs	r3, r3, r2
 8012a2e:	009b      	lsls	r3, r3, #2
 8012a30:	440b      	add	r3, r1
 8012a32:	3338      	adds	r3, #56	@ 0x38
 8012a34:	781b      	ldrb	r3, [r3, #0]
 8012a36:	b2db      	uxtb	r3, r3
 8012a38:	2b01      	cmp	r3, #1
 8012a3a:	d00d      	beq.n	8012a58 <USBPD_HW_IF_SendBuffer+0x78>
 8012a3c:	7bfa      	ldrb	r2, [r7, #15]
 8012a3e:	4987      	ldr	r1, [pc, #540]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012a40:	4613      	mov	r3, r2
 8012a42:	011b      	lsls	r3, r3, #4
 8012a44:	1a9b      	subs	r3, r3, r2
 8012a46:	009b      	lsls	r3, r3, #2
 8012a48:	440b      	add	r3, r1
 8012a4a:	3304      	adds	r3, #4
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	f003 0301 	and.w	r3, r3, #1
 8012a54:	2b01      	cmp	r3, #1
 8012a56:	d109      	bne.n	8012a6c <USBPD_HW_IF_SendBuffer+0x8c>
 8012a58:	6a3b      	ldr	r3, [r7, #32]
 8012a5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012a5c:	69bb      	ldr	r3, [r7, #24]
 8012a5e:	f383 8810 	msr	PRIMASK, r3
}
 8012a62:	bf00      	nop
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8012a64:	2302      	movs	r3, #2
 8012a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012a6a:	e0f0      	b.n	8012c4e <USBPD_HW_IF_SendBuffer+0x26e>
 8012a6c:	6a3b      	ldr	r3, [r7, #32]
 8012a6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012a70:	697b      	ldr	r3, [r7, #20]
 8012a72:	f383 8810 	msr	PRIMASK, r3
}
 8012a76:	bf00      	nop
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 8012a78:	7bbb      	ldrb	r3, [r7, #14]
 8012a7a:	2b07      	cmp	r3, #7
 8012a7c:	d877      	bhi.n	8012b6e <USBPD_HW_IF_SendBuffer+0x18e>
 8012a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8012a84 <USBPD_HW_IF_SendBuffer+0xa4>)
 8012a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a84:	08012aa5 	.word	0x08012aa5
 8012a88:	08012ad7 	.word	0x08012ad7
 8012a8c:	08012b09 	.word	0x08012b09
 8012a90:	08012b6f 	.word	0x08012b6f
 8012a94:	08012b6f 	.word	0x08012b6f
 8012a98:	08012b6f 	.word	0x08012b6f
 8012a9c:	08012b3b 	.word	0x08012b3b
 8012aa0:	08012b55 	.word	0x08012b55
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 8012aa4:	7bfa      	ldrb	r2, [r7, #15]
 8012aa6:	496d      	ldr	r1, [pc, #436]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012aa8:	4613      	mov	r3, r2
 8012aaa:	011b      	lsls	r3, r3, #4
 8012aac:	1a9b      	subs	r3, r3, r2
 8012aae:	009b      	lsls	r3, r3, #2
 8012ab0:	440b      	add	r3, r1
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	496a      	ldr	r1, [pc, #424]	@ (8012c60 <USBPD_HW_IF_SendBuffer+0x280>)
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7ff ff31 	bl	801291e <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8012abc:	7bfa      	ldrb	r2, [r7, #15]
 8012abe:	4967      	ldr	r1, [pc, #412]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012ac0:	4613      	mov	r3, r2
 8012ac2:	011b      	lsls	r3, r3, #4
 8012ac4:	1a9b      	subs	r3, r3, r2
 8012ac6:	009b      	lsls	r3, r3, #2
 8012ac8:	440b      	add	r3, r1
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	2100      	movs	r1, #0
 8012ace:	4618      	mov	r0, r3
 8012ad0:	f7ff fed2 	bl	8012878 <LL_UCPD_SetTxMode>
          break;
 8012ad4:	e04f      	b.n	8012b76 <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 8012ad6:	7bfa      	ldrb	r2, [r7, #15]
 8012ad8:	4960      	ldr	r1, [pc, #384]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012ada:	4613      	mov	r3, r2
 8012adc:	011b      	lsls	r3, r3, #4
 8012ade:	1a9b      	subs	r3, r3, r2
 8012ae0:	009b      	lsls	r3, r3, #2
 8012ae2:	440b      	add	r3, r1
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	495f      	ldr	r1, [pc, #380]	@ (8012c64 <USBPD_HW_IF_SendBuffer+0x284>)
 8012ae8:	4618      	mov	r0, r3
 8012aea:	f7ff ff18 	bl	801291e <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8012aee:	7bfa      	ldrb	r2, [r7, #15]
 8012af0:	495a      	ldr	r1, [pc, #360]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012af2:	4613      	mov	r3, r2
 8012af4:	011b      	lsls	r3, r3, #4
 8012af6:	1a9b      	subs	r3, r3, r2
 8012af8:	009b      	lsls	r3, r3, #2
 8012afa:	440b      	add	r3, r1
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	2100      	movs	r1, #0
 8012b00:	4618      	mov	r0, r3
 8012b02:	f7ff feb9 	bl	8012878 <LL_UCPD_SetTxMode>
          break;
 8012b06:	e036      	b.n	8012b76 <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 8012b08:	7bfa      	ldrb	r2, [r7, #15]
 8012b0a:	4954      	ldr	r1, [pc, #336]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012b0c:	4613      	mov	r3, r2
 8012b0e:	011b      	lsls	r3, r3, #4
 8012b10:	1a9b      	subs	r3, r3, r2
 8012b12:	009b      	lsls	r3, r3, #2
 8012b14:	440b      	add	r3, r1
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	4953      	ldr	r1, [pc, #332]	@ (8012c68 <USBPD_HW_IF_SendBuffer+0x288>)
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	f7ff feff 	bl	801291e <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8012b20:	7bfa      	ldrb	r2, [r7, #15]
 8012b22:	494e      	ldr	r1, [pc, #312]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012b24:	4613      	mov	r3, r2
 8012b26:	011b      	lsls	r3, r3, #4
 8012b28:	1a9b      	subs	r3, r3, r2
 8012b2a:	009b      	lsls	r3, r3, #2
 8012b2c:	440b      	add	r3, r1
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	2100      	movs	r1, #0
 8012b32:	4618      	mov	r0, r3
 8012b34:	f7ff fea0 	bl	8012878 <LL_UCPD_SetTxMode>
          break;
 8012b38:	e01d      	b.n	8012b76 <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8012b3a:	7bfa      	ldrb	r2, [r7, #15]
 8012b3c:	4947      	ldr	r1, [pc, #284]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012b3e:	4613      	mov	r3, r2
 8012b40:	011b      	lsls	r3, r3, #4
 8012b42:	1a9b      	subs	r3, r3, r2
 8012b44:	009b      	lsls	r3, r3, #2
 8012b46:	440b      	add	r3, r1
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	2101      	movs	r1, #1
 8012b4c:	4618      	mov	r0, r3
 8012b4e:	f7ff fe93 	bl	8012878 <LL_UCPD_SetTxMode>
          break;
 8012b52:	e010      	b.n	8012b76 <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8012b54:	7bfa      	ldrb	r2, [r7, #15]
 8012b56:	4941      	ldr	r1, [pc, #260]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012b58:	4613      	mov	r3, r2
 8012b5a:	011b      	lsls	r3, r3, #4
 8012b5c:	1a9b      	subs	r3, r3, r2
 8012b5e:	009b      	lsls	r3, r3, #2
 8012b60:	440b      	add	r3, r1
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	2102      	movs	r1, #2
 8012b66:	4618      	mov	r0, r3
 8012b68:	f7ff fe86 	bl	8012878 <LL_UCPD_SetTxMode>
          break;
 8012b6c:	e003      	b.n	8012b76 <USBPD_HW_IF_SendBuffer+0x196>
        }
        default :
          _status = USBPD_ERROR;
 8012b6e:	2302      	movs	r3, #2
 8012b70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 8012b74:	bf00      	nop
      }

      if (USBPD_OK == _status)
 8012b76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d167      	bne.n	8012c4e <USBPD_HW_IF_SendBuffer+0x26e>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8012b7e:	7bfa      	ldrb	r2, [r7, #15]
 8012b80:	4936      	ldr	r1, [pc, #216]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012b82:	4613      	mov	r3, r2
 8012b84:	011b      	lsls	r3, r3, #4
 8012b86:	1a9b      	subs	r3, r3, r2
 8012b88:	009b      	lsls	r3, r3, #2
 8012b8a:	440b      	add	r3, r1
 8012b8c:	3304      	adds	r3, #4
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	6819      	ldr	r1, [r3, #0]
 8012b92:	7bfa      	ldrb	r2, [r7, #15]
 8012b94:	4831      	ldr	r0, [pc, #196]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012b96:	4613      	mov	r3, r2
 8012b98:	011b      	lsls	r3, r3, #4
 8012b9a:	1a9b      	subs	r3, r3, r2
 8012b9c:	009b      	lsls	r3, r3, #2
 8012b9e:	4403      	add	r3, r0
 8012ba0:	3304      	adds	r3, #4
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	f021 0201 	bic.w	r2, r1, #1
 8012ba8:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8012baa:	bf00      	nop
 8012bac:	7bfa      	ldrb	r2, [r7, #15]
 8012bae:	492b      	ldr	r1, [pc, #172]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012bb0:	4613      	mov	r3, r2
 8012bb2:	011b      	lsls	r3, r3, #4
 8012bb4:	1a9b      	subs	r3, r3, r2
 8012bb6:	009b      	lsls	r3, r3, #2
 8012bb8:	440b      	add	r3, r1
 8012bba:	3304      	adds	r3, #4
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	f003 0301 	and.w	r3, r3, #1
 8012bc4:	2b01      	cmp	r3, #1
 8012bc6:	d0f1      	beq.n	8012bac <USBPD_HW_IF_SendBuffer+0x1cc>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8012bc8:	7bfa      	ldrb	r2, [r7, #15]
 8012bca:	4924      	ldr	r1, [pc, #144]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012bcc:	4613      	mov	r3, r2
 8012bce:	011b      	lsls	r3, r3, #4
 8012bd0:	1a9b      	subs	r3, r3, r2
 8012bd2:	009b      	lsls	r3, r3, #2
 8012bd4:	440b      	add	r3, r1
 8012bd6:	3304      	adds	r3, #4
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	68ba      	ldr	r2, [r7, #8]
 8012bdc:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8012bde:	7bfa      	ldrb	r2, [r7, #15]
 8012be0:	491e      	ldr	r1, [pc, #120]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012be2:	4613      	mov	r3, r2
 8012be4:	011b      	lsls	r3, r3, #4
 8012be6:	1a9b      	subs	r3, r3, r2
 8012be8:	009b      	lsls	r3, r3, #2
 8012bea:	440b      	add	r3, r1
 8012bec:	3304      	adds	r3, #4
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	687a      	ldr	r2, [r7, #4]
 8012bf2:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8012bf4:	7bfa      	ldrb	r2, [r7, #15]
 8012bf6:	4919      	ldr	r1, [pc, #100]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012bf8:	4613      	mov	r3, r2
 8012bfa:	011b      	lsls	r3, r3, #4
 8012bfc:	1a9b      	subs	r3, r3, r2
 8012bfe:	009b      	lsls	r3, r3, #2
 8012c00:	440b      	add	r3, r1
 8012c02:	3304      	adds	r3, #4
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	6819      	ldr	r1, [r3, #0]
 8012c08:	7bfa      	ldrb	r2, [r7, #15]
 8012c0a:	4814      	ldr	r0, [pc, #80]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012c0c:	4613      	mov	r3, r2
 8012c0e:	011b      	lsls	r3, r3, #4
 8012c10:	1a9b      	subs	r3, r3, r2
 8012c12:	009b      	lsls	r3, r3, #2
 8012c14:	4403      	add	r3, r0
 8012c16:	3304      	adds	r3, #4
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	f041 0201 	orr.w	r2, r1, #1
 8012c1e:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8012c20:	7bfa      	ldrb	r2, [r7, #15]
 8012c22:	490e      	ldr	r1, [pc, #56]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012c24:	4613      	mov	r3, r2
 8012c26:	011b      	lsls	r3, r3, #4
 8012c28:	1a9b      	subs	r3, r3, r2
 8012c2a:	009b      	lsls	r3, r3, #2
 8012c2c:	440b      	add	r3, r1
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	6879      	ldr	r1, [r7, #4]
 8012c32:	4618      	mov	r0, r3
 8012c34:	f7ff fe81 	bl	801293a <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8012c38:	7bfa      	ldrb	r2, [r7, #15]
 8012c3a:	4908      	ldr	r1, [pc, #32]	@ (8012c5c <USBPD_HW_IF_SendBuffer+0x27c>)
 8012c3c:	4613      	mov	r3, r2
 8012c3e:	011b      	lsls	r3, r3, #4
 8012c40:	1a9b      	subs	r3, r3, r2
 8012c42:	009b      	lsls	r3, r3, #2
 8012c44:	440b      	add	r3, r1
 8012c46:	681b      	ldr	r3, [r3, #0]
 8012c48:	4618      	mov	r0, r3
 8012c4a:	f7ff fe05 	bl	8012858 <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8012c4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012c52:	4618      	mov	r0, r3
 8012c54:	3728      	adds	r7, #40	@ 0x28
 8012c56:	46bd      	mov	sp, r7
 8012c58:	bd80      	pop	{r7, pc}
 8012c5a:	bf00      	nop
 8012c5c:	200037fc 	.word	0x200037fc
 8012c60:	0008e318 	.word	0x0008e318
 8012c64:	00031b18 	.word	0x00031b18
 8012c68:	000360d8 	.word	0x000360d8

08012c6c <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b082      	sub	sp, #8
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	4603      	mov	r3, r0
 8012c74:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8012c76:	79fa      	ldrb	r2, [r7, #7]
 8012c78:	490c      	ldr	r1, [pc, #48]	@ (8012cac <USBPD_HW_IF_Send_BIST_Pattern+0x40>)
 8012c7a:	4613      	mov	r3, r2
 8012c7c:	011b      	lsls	r3, r3, #4
 8012c7e:	1a9b      	subs	r3, r3, r2
 8012c80:	009b      	lsls	r3, r3, #2
 8012c82:	440b      	add	r3, r1
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	2102      	movs	r1, #2
 8012c88:	4618      	mov	r0, r3
 8012c8a:	f7ff fdf5 	bl	8012878 <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8012c8e:	79fa      	ldrb	r2, [r7, #7]
 8012c90:	4906      	ldr	r1, [pc, #24]	@ (8012cac <USBPD_HW_IF_Send_BIST_Pattern+0x40>)
 8012c92:	4613      	mov	r3, r2
 8012c94:	011b      	lsls	r3, r3, #4
 8012c96:	1a9b      	subs	r3, r3, r2
 8012c98:	009b      	lsls	r3, r3, #2
 8012c9a:	440b      	add	r3, r1
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	4618      	mov	r0, r3
 8012ca0:	f7ff fdda 	bl	8012858 <LL_UCPD_SendMessage>
}
 8012ca4:	bf00      	nop
 8012ca6:	3708      	adds	r7, #8
 8012ca8:	46bd      	mov	sp, r7
 8012caa:	bd80      	pop	{r7, pc}
 8012cac:	200037fc 	.word	0x200037fc

08012cb0 <USBPDM1_AssertRp>:
  * @brief  Assert Rp resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_AssertRp(uint8_t PortNum)
{
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	b082      	sub	sp, #8
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	4603      	mov	r3, r0
 8012cb8:	71fb      	strb	r3, [r7, #7]
  switch (Ports[PortNum].params->RpResistor)
 8012cba:	79fa      	ldrb	r2, [r7, #7]
 8012cbc:	4946      	ldr	r1, [pc, #280]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012cbe:	4613      	mov	r3, r2
 8012cc0:	011b      	lsls	r3, r3, #4
 8012cc2:	1a9b      	subs	r3, r3, r2
 8012cc4:	009b      	lsls	r3, r3, #2
 8012cc6:	440b      	add	r3, r1
 8012cc8:	3310      	adds	r3, #16
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	789b      	ldrb	r3, [r3, #2]
 8012cce:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8012cd2:	b2db      	uxtb	r3, r3
 8012cd4:	2b02      	cmp	r3, #2
 8012cd6:	d021      	beq.n	8012d1c <USBPDM1_AssertRp+0x6c>
 8012cd8:	2b02      	cmp	r3, #2
 8012cda:	dc2d      	bgt.n	8012d38 <USBPDM1_AssertRp+0x88>
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d002      	beq.n	8012ce6 <USBPDM1_AssertRp+0x36>
 8012ce0:	2b01      	cmp	r3, #1
 8012ce2:	d00d      	beq.n	8012d00 <USBPDM1_AssertRp+0x50>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8012ce4:	e028      	b.n	8012d38 <USBPDM1_AssertRp+0x88>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 8012ce6:	79fa      	ldrb	r2, [r7, #7]
 8012ce8:	493b      	ldr	r1, [pc, #236]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012cea:	4613      	mov	r3, r2
 8012cec:	011b      	lsls	r3, r3, #4
 8012cee:	1a9b      	subs	r3, r3, r2
 8012cf0:	009b      	lsls	r3, r3, #2
 8012cf2:	440b      	add	r3, r1
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	2180      	movs	r1, #128	@ 0x80
 8012cf8:	4618      	mov	r0, r3
 8012cfa:	f7ff fd44 	bl	8012786 <LL_UCPD_SetRpResistor>
      break;
 8012cfe:	e01c      	b.n	8012d3a <USBPDM1_AssertRp+0x8a>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8012d00:	79fa      	ldrb	r2, [r7, #7]
 8012d02:	4935      	ldr	r1, [pc, #212]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d04:	4613      	mov	r3, r2
 8012d06:	011b      	lsls	r3, r3, #4
 8012d08:	1a9b      	subs	r3, r3, r2
 8012d0a:	009b      	lsls	r3, r3, #2
 8012d0c:	440b      	add	r3, r1
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012d14:	4618      	mov	r0, r3
 8012d16:	f7ff fd36 	bl	8012786 <LL_UCPD_SetRpResistor>
      break;
 8012d1a:	e00e      	b.n	8012d3a <USBPDM1_AssertRp+0x8a>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8012d1c:	79fa      	ldrb	r2, [r7, #7]
 8012d1e:	492e      	ldr	r1, [pc, #184]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d20:	4613      	mov	r3, r2
 8012d22:	011b      	lsls	r3, r3, #4
 8012d24:	1a9b      	subs	r3, r3, r2
 8012d26:	009b      	lsls	r3, r3, #2
 8012d28:	440b      	add	r3, r1
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8012d30:	4618      	mov	r0, r3
 8012d32:	f7ff fd28 	bl	8012786 <LL_UCPD_SetRpResistor>
      break;
 8012d36:	e000      	b.n	8012d3a <USBPDM1_AssertRp+0x8a>
      break;
 8012d38:	bf00      	nop
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8012d3a:	79fa      	ldrb	r2, [r7, #7]
 8012d3c:	4926      	ldr	r1, [pc, #152]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d3e:	4613      	mov	r3, r2
 8012d40:	011b      	lsls	r3, r3, #4
 8012d42:	1a9b      	subs	r3, r3, r2
 8012d44:	009b      	lsls	r3, r3, #2
 8012d46:	440b      	add	r3, r1
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	2100      	movs	r1, #0
 8012d4c:	4618      	mov	r0, r3
 8012d4e:	f7ff fce7 	bl	8012720 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8012d52:	79fa      	ldrb	r2, [r7, #7]
 8012d54:	4920      	ldr	r1, [pc, #128]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d56:	4613      	mov	r3, r2
 8012d58:	011b      	lsls	r3, r3, #4
 8012d5a:	1a9b      	subs	r3, r3, r2
 8012d5c:	009b      	lsls	r3, r3, #2
 8012d5e:	440b      	add	r3, r1
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	4618      	mov	r0, r3
 8012d64:	f7ff fcff 	bl	8012766 <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8012d68:	79fa      	ldrb	r2, [r7, #7]
 8012d6a:	491b      	ldr	r1, [pc, #108]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d6c:	4613      	mov	r3, r2
 8012d6e:	011b      	lsls	r3, r3, #4
 8012d70:	1a9b      	subs	r3, r3, r2
 8012d72:	009b      	lsls	r3, r3, #2
 8012d74:	440b      	add	r3, r1
 8012d76:	3334      	adds	r3, #52	@ 0x34
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d10d      	bne.n	8012d9a <USBPDM1_AssertRp+0xea>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8012d7e:	79fa      	ldrb	r2, [r7, #7]
 8012d80:	4915      	ldr	r1, [pc, #84]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d82:	4613      	mov	r3, r2
 8012d84:	011b      	lsls	r3, r3, #4
 8012d86:	1a9b      	subs	r3, r3, r2
 8012d88:	009b      	lsls	r3, r3, #2
 8012d8a:	440b      	add	r3, r1
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8012d92:	4618      	mov	r0, r3
 8012d94:	f7ff fcc4 	bl	8012720 <LL_UCPD_SetccEnable>
  }

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8012d98:	e01a      	b.n	8012dd0 <USBPDM1_AssertRp+0x120>
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8012d9a:	79fa      	ldrb	r2, [r7, #7]
 8012d9c:	490e      	ldr	r1, [pc, #56]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012d9e:	4613      	mov	r3, r2
 8012da0:	011b      	lsls	r3, r3, #4
 8012da2:	1a9b      	subs	r3, r3, r2
 8012da4:	009b      	lsls	r3, r3, #2
 8012da6:	440b      	add	r3, r1
 8012da8:	6818      	ldr	r0, [r3, #0]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8012daa:	79fa      	ldrb	r2, [r7, #7]
 8012dac:	490a      	ldr	r1, [pc, #40]	@ (8012dd8 <USBPDM1_AssertRp+0x128>)
 8012dae:	4613      	mov	r3, r2
 8012db0:	011b      	lsls	r3, r3, #4
 8012db2:	1a9b      	subs	r3, r3, r2
 8012db4:	009b      	lsls	r3, r3, #2
 8012db6:	440b      	add	r3, r1
 8012db8:	3334      	adds	r3, #52	@ 0x34
 8012dba:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8012dbc:	2b01      	cmp	r3, #1
 8012dbe:	d102      	bne.n	8012dc6 <USBPDM1_AssertRp+0x116>
 8012dc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012dc4:	e001      	b.n	8012dca <USBPDM1_AssertRp+0x11a>
 8012dc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012dca:	4619      	mov	r1, r3
 8012dcc:	f7ff fca8 	bl	8012720 <LL_UCPD_SetccEnable>
}
 8012dd0:	bf00      	nop
 8012dd2:	3708      	adds	r7, #8
 8012dd4:	46bd      	mov	sp, r7
 8012dd6:	bd80      	pop	{r7, pc}
 8012dd8:	200037fc 	.word	0x200037fc

08012ddc <USBPDM1_DeAssertRp>:
  * @brief  De-assert Rp resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8012ddc:	b480      	push	{r7}
 8012dde:	b083      	sub	sp, #12
 8012de0:	af00      	add	r7, sp, #0
 8012de2:	4603      	mov	r3, r0
 8012de4:	71fb      	strb	r3, [r7, #7]
  /* Not needed on STM32G4xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8012de6:	bf00      	nop
 8012de8:	370c      	adds	r7, #12
 8012dea:	46bd      	mov	sp, r7
 8012dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df0:	4770      	bx	lr
	...

08012df4 <USBPDM1_AssertRd>:
  * @brief  Assert Rd resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_AssertRd(uint8_t PortNum)
{
 8012df4:	b580      	push	{r7, lr}
 8012df6:	b082      	sub	sp, #8
 8012df8:	af00      	add	r7, sp, #0
 8012dfa:	4603      	mov	r3, r0
 8012dfc:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8012dfe:	79fa      	ldrb	r2, [r7, #7]
 8012e00:	493e      	ldr	r1, [pc, #248]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e02:	4613      	mov	r3, r2
 8012e04:	011b      	lsls	r3, r3, #4
 8012e06:	1a9b      	subs	r3, r3, r2
 8012e08:	009b      	lsls	r3, r3, #2
 8012e0a:	440b      	add	r3, r1
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	4618      	mov	r0, r3
 8012e10:	f7ff fc36 	bl	8012680 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8012e14:	79fa      	ldrb	r2, [r7, #7]
 8012e16:	4939      	ldr	r1, [pc, #228]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e18:	4613      	mov	r3, r2
 8012e1a:	011b      	lsls	r3, r3, #4
 8012e1c:	1a9b      	subs	r3, r3, r2
 8012e1e:	009b      	lsls	r3, r3, #2
 8012e20:	440b      	add	r3, r1
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	4618      	mov	r0, r3
 8012e26:	f7ff fc4b 	bl	80126c0 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8012e2a:	79fa      	ldrb	r2, [r7, #7]
 8012e2c:	4933      	ldr	r1, [pc, #204]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e2e:	4613      	mov	r3, r2
 8012e30:	011b      	lsls	r3, r3, #4
 8012e32:	1a9b      	subs	r3, r3, r2
 8012e34:	009b      	lsls	r3, r3, #2
 8012e36:	440b      	add	r3, r1
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	2100      	movs	r1, #0
 8012e3c:	4618      	mov	r0, r3
 8012e3e:	f7ff fc6f 	bl	8012720 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 8012e42:	79fa      	ldrb	r2, [r7, #7]
 8012e44:	492d      	ldr	r1, [pc, #180]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e46:	4613      	mov	r3, r2
 8012e48:	011b      	lsls	r3, r3, #4
 8012e4a:	1a9b      	subs	r3, r3, r2
 8012e4c:	009b      	lsls	r3, r3, #2
 8012e4e:	440b      	add	r3, r1
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	4618      	mov	r0, r3
 8012e54:	f7ff fc77 	bl	8012746 <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8012e58:	79fa      	ldrb	r2, [r7, #7]
 8012e5a:	4928      	ldr	r1, [pc, #160]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e5c:	4613      	mov	r3, r2
 8012e5e:	011b      	lsls	r3, r3, #4
 8012e60:	1a9b      	subs	r3, r3, r2
 8012e62:	009b      	lsls	r3, r3, #2
 8012e64:	440b      	add	r3, r1
 8012e66:	3334      	adds	r3, #52	@ 0x34
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d10d      	bne.n	8012e8a <USBPDM1_AssertRd+0x96>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8012e6e:	79fa      	ldrb	r2, [r7, #7]
 8012e70:	4922      	ldr	r1, [pc, #136]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e72:	4613      	mov	r3, r2
 8012e74:	011b      	lsls	r3, r3, #4
 8012e76:	1a9b      	subs	r3, r3, r2
 8012e78:	009b      	lsls	r3, r3, #2
 8012e7a:	440b      	add	r3, r1
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8012e82:	4618      	mov	r0, r3
 8012e84:	f7ff fc4c 	bl	8012720 <LL_UCPD_SetccEnable>
 8012e88:	e01a      	b.n	8012ec0 <USBPDM1_AssertRd+0xcc>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8012e8a:	79fa      	ldrb	r2, [r7, #7]
 8012e8c:	491b      	ldr	r1, [pc, #108]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e8e:	4613      	mov	r3, r2
 8012e90:	011b      	lsls	r3, r3, #4
 8012e92:	1a9b      	subs	r3, r3, r2
 8012e94:	009b      	lsls	r3, r3, #2
 8012e96:	440b      	add	r3, r1
 8012e98:	6818      	ldr	r0, [r3, #0]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8012e9a:	79fa      	ldrb	r2, [r7, #7]
 8012e9c:	4917      	ldr	r1, [pc, #92]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012e9e:	4613      	mov	r3, r2
 8012ea0:	011b      	lsls	r3, r3, #4
 8012ea2:	1a9b      	subs	r3, r3, r2
 8012ea4:	009b      	lsls	r3, r3, #2
 8012ea6:	440b      	add	r3, r1
 8012ea8:	3334      	adds	r3, #52	@ 0x34
 8012eaa:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8012eac:	2b01      	cmp	r3, #1
 8012eae:	d102      	bne.n	8012eb6 <USBPDM1_AssertRd+0xc2>
 8012eb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012eb4:	e001      	b.n	8012eba <USBPDM1_AssertRd+0xc6>
 8012eb6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012eba:	4619      	mov	r1, r3
 8012ebc:	f7ff fc30 	bl	8012720 <LL_UCPD_SetccEnable>
  }

  HAL_Delay(1);
 8012ec0:	2001      	movs	r0, #1
 8012ec2:	f7f3 fc61 	bl	8006788 <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8012ec6:	79fa      	ldrb	r2, [r7, #7]
 8012ec8:	490c      	ldr	r1, [pc, #48]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012eca:	4613      	mov	r3, r2
 8012ecc:	011b      	lsls	r3, r3, #4
 8012ece:	1a9b      	subs	r3, r3, r2
 8012ed0:	009b      	lsls	r3, r3, #2
 8012ed2:	440b      	add	r3, r1
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	f7ff fbc2 	bl	8012660 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8012edc:	79fa      	ldrb	r2, [r7, #7]
 8012ede:	4907      	ldr	r1, [pc, #28]	@ (8012efc <USBPDM1_AssertRd+0x108>)
 8012ee0:	4613      	mov	r3, r2
 8012ee2:	011b      	lsls	r3, r3, #4
 8012ee4:	1a9b      	subs	r3, r3, r2
 8012ee6:	009b      	lsls	r3, r3, #2
 8012ee8:	440b      	add	r3, r1
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	4618      	mov	r0, r3
 8012eee:	f7ff fbd7 	bl	80126a0 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8012ef2:	bf00      	nop
 8012ef4:	3708      	adds	r7, #8
 8012ef6:	46bd      	mov	sp, r7
 8012ef8:	bd80      	pop	{r7, pc}
 8012efa:	bf00      	nop
 8012efc:	200037fc 	.word	0x200037fc

08012f00 <USBPDM1_DeAssertRd>:
  * @brief  Assert Rd resistors
  * @param  PortNum Port
  * @retval none
  */
void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8012f00:	b480      	push	{r7}
 8012f02:	b083      	sub	sp, #12
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	4603      	mov	r3, r0
 8012f08:	71fb      	strb	r3, [r7, #7]
  /* Not needed on STM32G4xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8012f0a:	bf00      	nop
 8012f0c:	370c      	adds	r7, #12
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f14:	4770      	bx	lr
	...

08012f18 <USBPDM1_EnterErrorRecovery>:
  * @brief  Enter error recovery
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8012f18:	b580      	push	{r7, lr}
 8012f1a:	b082      	sub	sp, #8
 8012f1c:	af00      	add	r7, sp, #0
 8012f1e:	4603      	mov	r3, r0
 8012f20:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8012f22:	79fa      	ldrb	r2, [r7, #7]
 8012f24:	491f      	ldr	r1, [pc, #124]	@ (8012fa4 <USBPDM1_EnterErrorRecovery+0x8c>)
 8012f26:	4613      	mov	r3, r2
 8012f28:	011b      	lsls	r3, r3, #4
 8012f2a:	1a9b      	subs	r3, r3, r2
 8012f2c:	009b      	lsls	r3, r3, #2
 8012f2e:	440b      	add	r3, r1
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	4618      	mov	r0, r3
 8012f34:	f7ff fc17 	bl	8012766 <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 8012f38:	79fa      	ldrb	r2, [r7, #7]
 8012f3a:	491a      	ldr	r1, [pc, #104]	@ (8012fa4 <USBPDM1_EnterErrorRecovery+0x8c>)
 8012f3c:	4613      	mov	r3, r2
 8012f3e:	011b      	lsls	r3, r3, #4
 8012f40:	1a9b      	subs	r3, r3, r2
 8012f42:	009b      	lsls	r3, r3, #2
 8012f44:	440b      	add	r3, r1
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	2100      	movs	r1, #0
 8012f4a:	4618      	mov	r0, r3
 8012f4c:	f7ff fc1b 	bl	8012786 <LL_UCPD_SetRpResistor>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8012f50:	79fa      	ldrb	r2, [r7, #7]
 8012f52:	4914      	ldr	r1, [pc, #80]	@ (8012fa4 <USBPDM1_EnterErrorRecovery+0x8c>)
 8012f54:	4613      	mov	r3, r2
 8012f56:	011b      	lsls	r3, r3, #4
 8012f58:	1a9b      	subs	r3, r3, r2
 8012f5a:	009b      	lsls	r3, r3, #2
 8012f5c:	440b      	add	r3, r1
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	4618      	mov	r0, r3
 8012f62:	f7ff fc46 	bl	80127f2 <LL_UCPD_RxDisable>

#if !defined(USBPDCORE_LIB_NO_PD)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8012f66:	79fa      	ldrb	r2, [r7, #7]
 8012f68:	490e      	ldr	r1, [pc, #56]	@ (8012fa4 <USBPDM1_EnterErrorRecovery+0x8c>)
 8012f6a:	4613      	mov	r3, r2
 8012f6c:	011b      	lsls	r3, r3, #4
 8012f6e:	1a9b      	subs	r3, r3, r2
 8012f70:	009b      	lsls	r3, r3, #2
 8012f72:	440b      	add	r3, r1
 8012f74:	330c      	adds	r3, #12
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	7a1b      	ldrb	r3, [r3, #8]
 8012f7a:	f003 0302 	and.w	r3, r3, #2
 8012f7e:	b2db      	uxtb	r3, r3
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d00a      	beq.n	8012f9a <USBPDM1_EnterErrorRecovery+0x82>
  {
    /* Set GPIO to disallow the FRS RX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8012f84:	79fa      	ldrb	r2, [r7, #7]
 8012f86:	4907      	ldr	r1, [pc, #28]	@ (8012fa4 <USBPDM1_EnterErrorRecovery+0x8c>)
 8012f88:	4613      	mov	r3, r2
 8012f8a:	011b      	lsls	r3, r3, #4
 8012f8c:	1a9b      	subs	r3, r3, r2
 8012f8e:	009b      	lsls	r3, r3, #2
 8012f90:	440b      	add	r3, r1
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	4618      	mov	r0, r3
 8012f96:	f7ff fbb3 	bl	8012700 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPDCORE_LIB_NO_PD */
}
 8012f9a:	bf00      	nop
 8012f9c:	3708      	adds	r7, #8
 8012f9e:	46bd      	mov	sp, r7
 8012fa0:	bd80      	pop	{r7, pc}
 8012fa2:	bf00      	nop
 8012fa4:	200037fc 	.word	0x200037fc

08012fa8 <USBPD_HW_IF_EnableRX>:
  * @brief  Enable RX
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8012fa8:	b580      	push	{r7, lr}
 8012faa:	b082      	sub	sp, #8
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	4603      	mov	r3, r0
 8012fb0:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8012fb2:	79fa      	ldrb	r2, [r7, #7]
 8012fb4:	4906      	ldr	r1, [pc, #24]	@ (8012fd0 <USBPD_HW_IF_EnableRX+0x28>)
 8012fb6:	4613      	mov	r3, r2
 8012fb8:	011b      	lsls	r3, r3, #4
 8012fba:	1a9b      	subs	r3, r3, r2
 8012fbc:	009b      	lsls	r3, r3, #2
 8012fbe:	440b      	add	r3, r1
 8012fc0:	681b      	ldr	r3, [r3, #0]
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	f7ff fc05 	bl	80127d2 <LL_UCPD_RxEnable>
}
 8012fc8:	bf00      	nop
 8012fca:	3708      	adds	r7, #8
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	bd80      	pop	{r7, pc}
 8012fd0:	200037fc 	.word	0x200037fc

08012fd4 <USBPD_HW_IF_DisableRX>:
  * @brief  Disable RX
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b082      	sub	sp, #8
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	4603      	mov	r3, r0
 8012fdc:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8012fde:	79fa      	ldrb	r2, [r7, #7]
 8012fe0:	4906      	ldr	r1, [pc, #24]	@ (8012ffc <USBPD_HW_IF_DisableRX+0x28>)
 8012fe2:	4613      	mov	r3, r2
 8012fe4:	011b      	lsls	r3, r3, #4
 8012fe6:	1a9b      	subs	r3, r3, r2
 8012fe8:	009b      	lsls	r3, r3, #2
 8012fea:	440b      	add	r3, r1
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	4618      	mov	r0, r3
 8012ff0:	f7ff fbff 	bl	80127f2 <LL_UCPD_RxDisable>
}
 8012ff4:	bf00      	nop
 8012ff6:	3708      	adds	r7, #8
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	bd80      	pop	{r7, pc}
 8012ffc:	200037fc 	.word	0x200037fc

08013000 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8013000:	b590      	push	{r4, r7, lr}
 8013002:	b085      	sub	sp, #20
 8013004:	af00      	add	r7, sp, #0
 8013006:	4603      	mov	r3, r0
 8013008:	6039      	str	r1, [r7, #0]
 801300a:	71fb      	strb	r3, [r7, #7]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 801300c:	f000 fc08 	bl	8013820 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8013010:	79fc      	ldrb	r4, [r7, #7]
 8013012:	79fb      	ldrb	r3, [r7, #7]
 8013014:	4618      	mov	r0, r3
 8013016:	f7fe fe73 	bl	8011d00 <USBPD_HW_Init_DMATxInstance>
 801301a:	4602      	mov	r2, r0
 801301c:	499d      	ldr	r1, [pc, #628]	@ (8013294 <HW_SignalAttachement+0x294>)
 801301e:	4623      	mov	r3, r4
 8013020:	011b      	lsls	r3, r3, #4
 8013022:	1b1b      	subs	r3, r3, r4
 8013024:	009b      	lsls	r3, r3, #2
 8013026:	440b      	add	r3, r1
 8013028:	3304      	adds	r3, #4
 801302a:	601a      	str	r2, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 801302c:	79fc      	ldrb	r4, [r7, #7]
 801302e:	79fb      	ldrb	r3, [r7, #7]
 8013030:	4618      	mov	r0, r3
 8013032:	f7fe fe25 	bl	8011c80 <USBPD_HW_Init_DMARxInstance>
 8013036:	4602      	mov	r2, r0
 8013038:	4996      	ldr	r1, [pc, #600]	@ (8013294 <HW_SignalAttachement+0x294>)
 801303a:	4623      	mov	r3, r4
 801303c:	011b      	lsls	r3, r3, #4
 801303e:	1b1b      	subs	r3, r3, r4
 8013040:	009b      	lsls	r3, r3, #2
 8013042:	440b      	add	r3, r1
 8013044:	3308      	adds	r3, #8
 8013046:	601a      	str	r2, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8013048:	79fa      	ldrb	r2, [r7, #7]
 801304a:	4992      	ldr	r1, [pc, #584]	@ (8013294 <HW_SignalAttachement+0x294>)
 801304c:	4613      	mov	r3, r2
 801304e:	011b      	lsls	r3, r3, #4
 8013050:	1a9b      	subs	r3, r3, r2
 8013052:	009b      	lsls	r3, r3, #2
 8013054:	440b      	add	r3, r1
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	3330      	adds	r3, #48	@ 0x30
 801305a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 801305c:	79fa      	ldrb	r2, [r7, #7]
 801305e:	498d      	ldr	r1, [pc, #564]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013060:	4613      	mov	r3, r2
 8013062:	011b      	lsls	r3, r3, #4
 8013064:	1a9b      	subs	r3, r3, r2
 8013066:	009b      	lsls	r3, r3, #2
 8013068:	440b      	add	r3, r1
 801306a:	3308      	adds	r3, #8
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	68fa      	ldr	r2, [r7, #12]
 8013070:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8013072:	79fa      	ldrb	r2, [r7, #7]
 8013074:	4987      	ldr	r1, [pc, #540]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013076:	4613      	mov	r3, r2
 8013078:	011b      	lsls	r3, r3, #4
 801307a:	1a9b      	subs	r3, r3, r2
 801307c:	009b      	lsls	r3, r3, #2
 801307e:	440b      	add	r3, r1
 8013080:	3330      	adds	r3, #48	@ 0x30
 8013082:	6818      	ldr	r0, [r3, #0]
 8013084:	79fa      	ldrb	r2, [r7, #7]
 8013086:	4983      	ldr	r1, [pc, #524]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013088:	4613      	mov	r3, r2
 801308a:	011b      	lsls	r3, r3, #4
 801308c:	1a9b      	subs	r3, r3, r2
 801308e:	009b      	lsls	r3, r3, #2
 8013090:	440b      	add	r3, r1
 8013092:	3308      	adds	r3, #8
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	4602      	mov	r2, r0
 8013098:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 801309a:	79fa      	ldrb	r2, [r7, #7]
 801309c:	497d      	ldr	r1, [pc, #500]	@ (8013294 <HW_SignalAttachement+0x294>)
 801309e:	4613      	mov	r3, r2
 80130a0:	011b      	lsls	r3, r3, #4
 80130a2:	1a9b      	subs	r3, r3, r2
 80130a4:	009b      	lsls	r3, r3, #2
 80130a6:	440b      	add	r3, r1
 80130a8:	3308      	adds	r3, #8
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80130b0:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 80130b2:	79fa      	ldrb	r2, [r7, #7]
 80130b4:	4977      	ldr	r1, [pc, #476]	@ (8013294 <HW_SignalAttachement+0x294>)
 80130b6:	4613      	mov	r3, r2
 80130b8:	011b      	lsls	r3, r3, #4
 80130ba:	1a9b      	subs	r3, r3, r2
 80130bc:	009b      	lsls	r3, r3, #2
 80130be:	440b      	add	r3, r1
 80130c0:	3308      	adds	r3, #8
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	6819      	ldr	r1, [r3, #0]
 80130c6:	79fa      	ldrb	r2, [r7, #7]
 80130c8:	4872      	ldr	r0, [pc, #456]	@ (8013294 <HW_SignalAttachement+0x294>)
 80130ca:	4613      	mov	r3, r2
 80130cc:	011b      	lsls	r3, r3, #4
 80130ce:	1a9b      	subs	r3, r3, r2
 80130d0:	009b      	lsls	r3, r3, #2
 80130d2:	4403      	add	r3, r0
 80130d4:	3308      	adds	r3, #8
 80130d6:	681b      	ldr	r3, [r3, #0]
 80130d8:	f041 0201 	orr.w	r2, r1, #1
 80130dc:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 80130de:	79fa      	ldrb	r2, [r7, #7]
 80130e0:	496c      	ldr	r1, [pc, #432]	@ (8013294 <HW_SignalAttachement+0x294>)
 80130e2:	4613      	mov	r3, r2
 80130e4:	011b      	lsls	r3, r3, #4
 80130e6:	1a9b      	subs	r3, r3, r2
 80130e8:	009b      	lsls	r3, r3, #2
 80130ea:	440b      	add	r3, r1
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	3324      	adds	r3, #36	@ 0x24
 80130f0:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 80130f2:	79fa      	ldrb	r2, [r7, #7]
 80130f4:	4967      	ldr	r1, [pc, #412]	@ (8013294 <HW_SignalAttachement+0x294>)
 80130f6:	4613      	mov	r3, r2
 80130f8:	011b      	lsls	r3, r3, #4
 80130fa:	1a9b      	subs	r3, r3, r2
 80130fc:	009b      	lsls	r3, r3, #2
 80130fe:	440b      	add	r3, r1
 8013100:	3304      	adds	r3, #4
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	68fa      	ldr	r2, [r7, #12]
 8013106:	609a      	str	r2, [r3, #8]
  /* Disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8013108:	79fa      	ldrb	r2, [r7, #7]
 801310a:	4962      	ldr	r1, [pc, #392]	@ (8013294 <HW_SignalAttachement+0x294>)
 801310c:	4613      	mov	r3, r2
 801310e:	011b      	lsls	r3, r3, #4
 8013110:	1a9b      	subs	r3, r3, r2
 8013112:	009b      	lsls	r3, r3, #2
 8013114:	440b      	add	r3, r1
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	6919      	ldr	r1, [r3, #16]
 801311a:	79fa      	ldrb	r2, [r7, #7]
 801311c:	485d      	ldr	r0, [pc, #372]	@ (8013294 <HW_SignalAttachement+0x294>)
 801311e:	4613      	mov	r3, r2
 8013120:	011b      	lsls	r3, r3, #4
 8013122:	1a9b      	subs	r3, r3, r2
 8013124:	009b      	lsls	r3, r3, #2
 8013126:	4403      	add	r3, r0
 8013128:	681a      	ldr	r2, [r3, #0]
 801312a:	f441 53f3 	orr.w	r3, r1, #7776	@ 0x1e60
 801312e:	f043 031e 	orr.w	r3, r3, #30
 8013132:	6113      	str	r3, [r2, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8013134:	79fa      	ldrb	r2, [r7, #7]
 8013136:	4957      	ldr	r1, [pc, #348]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013138:	4613      	mov	r3, r2
 801313a:	011b      	lsls	r3, r3, #4
 801313c:	1a9b      	subs	r3, r3, r2
 801313e:	009b      	lsls	r3, r3, #2
 8013140:	440b      	add	r3, r1
 8013142:	3334      	adds	r3, #52	@ 0x34
 8013144:	683a      	ldr	r2, [r7, #0]
 8013146:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8013148:	79fa      	ldrb	r2, [r7, #7]
 801314a:	4952      	ldr	r1, [pc, #328]	@ (8013294 <HW_SignalAttachement+0x294>)
 801314c:	4613      	mov	r3, r2
 801314e:	011b      	lsls	r3, r3, #4
 8013150:	1a9b      	subs	r3, r3, r2
 8013152:	009b      	lsls	r3, r3, #2
 8013154:	440b      	add	r3, r1
 8013156:	6818      	ldr	r0, [r3, #0]
 8013158:	79fa      	ldrb	r2, [r7, #7]
 801315a:	494e      	ldr	r1, [pc, #312]	@ (8013294 <HW_SignalAttachement+0x294>)
 801315c:	4613      	mov	r3, r2
 801315e:	011b      	lsls	r3, r3, #4
 8013160:	1a9b      	subs	r3, r3, r2
 8013162:	009b      	lsls	r3, r3, #2
 8013164:	440b      	add	r3, r1
 8013166:	3334      	adds	r3, #52	@ 0x34
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	2b01      	cmp	r3, #1
 801316c:	d101      	bne.n	8013172 <HW_SignalAttachement+0x172>
 801316e:	2300      	movs	r3, #0
 8013170:	e000      	b.n	8013174 <HW_SignalAttachement+0x174>
 8013172:	2340      	movs	r3, #64	@ 0x40
 8013174:	4619      	mov	r1, r3
 8013176:	f7ff fb19 	bl	80127ac <LL_UCPD_SetCCPin>
#if defined(_VCONN_SUPPORT)
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801317a:	79fa      	ldrb	r2, [r7, #7]
 801317c:	4945      	ldr	r1, [pc, #276]	@ (8013294 <HW_SignalAttachement+0x294>)
 801317e:	4613      	mov	r3, r2
 8013180:	011b      	lsls	r3, r3, #4
 8013182:	1a9b      	subs	r3, r3, r2
 8013184:	009b      	lsls	r3, r3, #2
 8013186:	440b      	add	r3, r1
 8013188:	330c      	adds	r3, #12
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	7a1b      	ldrb	r3, [r3, #8]
 801318e:	f003 0302 	and.w	r3, r3, #2
 8013192:	b2db      	uxtb	r3, r3
 8013194:	2b00      	cmp	r3, #0
 8013196:	d031      	beq.n	80131fc <HW_SignalAttachement+0x1fc>
  {
    /* Set GPIO to allow the FRS TX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 8013198:	79fa      	ldrb	r2, [r7, #7]
 801319a:	493e      	ldr	r1, [pc, #248]	@ (8013294 <HW_SignalAttachement+0x294>)
 801319c:	4613      	mov	r3, r2
 801319e:	011b      	lsls	r3, r3, #4
 80131a0:	1a9b      	subs	r3, r3, r2
 80131a2:	009b      	lsls	r3, r3, #2
 80131a4:	440b      	add	r3, r1
 80131a6:	3334      	adds	r3, #52	@ 0x34
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	2b01      	cmp	r3, #1
 80131ac:	d101      	bne.n	80131b2 <HW_SignalAttachement+0x1b2>
 80131ae:	2201      	movs	r2, #1
 80131b0:	e000      	b.n	80131b4 <HW_SignalAttachement+0x1b4>
 80131b2:	2202      	movs	r2, #2
 80131b4:	79fb      	ldrb	r3, [r7, #7]
 80131b6:	4611      	mov	r1, r2
 80131b8:	4618      	mov	r0, r3
 80131ba:	f7fe fde0 	bl	8011d7e <USBPD_HW_SetFRSSignalling>
    /* Enable FRS RX */
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 80131be:	79fa      	ldrb	r2, [r7, #7]
 80131c0:	4934      	ldr	r1, [pc, #208]	@ (8013294 <HW_SignalAttachement+0x294>)
 80131c2:	4613      	mov	r3, r2
 80131c4:	011b      	lsls	r3, r3, #4
 80131c6:	1a9b      	subs	r3, r3, r2
 80131c8:	009b      	lsls	r3, r3, #2
 80131ca:	440b      	add	r3, r1
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	4618      	mov	r0, r3
 80131d0:	f7ff fa86 	bl	80126e0 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 80131d4:	79fa      	ldrb	r2, [r7, #7]
 80131d6:	492f      	ldr	r1, [pc, #188]	@ (8013294 <HW_SignalAttachement+0x294>)
 80131d8:	4613      	mov	r3, r2
 80131da:	011b      	lsls	r3, r3, #4
 80131dc:	1a9b      	subs	r3, r3, r2
 80131de:	009b      	lsls	r3, r3, #2
 80131e0:	440b      	add	r3, r1
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	6919      	ldr	r1, [r3, #16]
 80131e6:	79fa      	ldrb	r2, [r7, #7]
 80131e8:	482a      	ldr	r0, [pc, #168]	@ (8013294 <HW_SignalAttachement+0x294>)
 80131ea:	4613      	mov	r3, r2
 80131ec:	011b      	lsls	r3, r3, #4
 80131ee:	1a9b      	subs	r3, r3, r2
 80131f0:	009b      	lsls	r3, r3, #2
 80131f2:	4403      	add	r3, r0
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	f441 1280 	orr.w	r2, r1, #1048576	@ 0x100000
 80131fa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 80131fc:	79fa      	ldrb	r2, [r7, #7]
 80131fe:	4925      	ldr	r1, [pc, #148]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013200:	4613      	mov	r3, r2
 8013202:	011b      	lsls	r3, r3, #4
 8013204:	1a9b      	subs	r3, r3, r2
 8013206:	009b      	lsls	r3, r3, #2
 8013208:	440b      	add	r3, r1
 801320a:	3334      	adds	r3, #52	@ 0x34
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	2b01      	cmp	r3, #1
 8013210:	d10d      	bne.n	801322e <HW_SignalAttachement+0x22e>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 8013212:	79fa      	ldrb	r2, [r7, #7]
 8013214:	491f      	ldr	r1, [pc, #124]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013216:	4613      	mov	r3, r2
 8013218:	011b      	lsls	r3, r3, #4
 801321a:	1a9b      	subs	r3, r3, r2
 801321c:	009b      	lsls	r3, r3, #2
 801321e:	440b      	add	r3, r1
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8013226:	4618      	mov	r0, r3
 8013228:	f7ff fa7a 	bl	8012720 <LL_UCPD_SetccEnable>
 801322c:	e00c      	b.n	8013248 <HW_SignalAttachement+0x248>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 801322e:	79fa      	ldrb	r2, [r7, #7]
 8013230:	4918      	ldr	r1, [pc, #96]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013232:	4613      	mov	r3, r2
 8013234:	011b      	lsls	r3, r3, #4
 8013236:	1a9b      	subs	r3, r3, r2
 8013238:	009b      	lsls	r3, r3, #2
 801323a:	440b      	add	r3, r1
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8013242:	4618      	mov	r0, r3
 8013244:	f7ff fa6c 	bl	8012720 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 8013248:	79fa      	ldrb	r2, [r7, #7]
 801324a:	4912      	ldr	r1, [pc, #72]	@ (8013294 <HW_SignalAttachement+0x294>)
 801324c:	4613      	mov	r3, r2
 801324e:	011b      	lsls	r3, r3, #4
 8013250:	1a9b      	subs	r3, r3, r2
 8013252:	009b      	lsls	r3, r3, #2
 8013254:	440b      	add	r3, r1
 8013256:	681b      	ldr	r3, [r3, #0]
 8013258:	2100      	movs	r1, #0
 801325a:	4618      	mov	r0, r3
 801325c:	f7ff fad9 	bl	8012812 <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 8013260:	79fa      	ldrb	r2, [r7, #7]
 8013262:	490c      	ldr	r1, [pc, #48]	@ (8013294 <HW_SignalAttachement+0x294>)
 8013264:	4613      	mov	r3, r2
 8013266:	011b      	lsls	r3, r3, #4
 8013268:	1a9b      	subs	r3, r3, r2
 801326a:	009b      	lsls	r3, r3, #2
 801326c:	440b      	add	r3, r1
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	4618      	mov	r0, r3
 8013272:	f7ff fb14 	bl	801289e <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 8013276:	79fa      	ldrb	r2, [r7, #7]
 8013278:	4906      	ldr	r1, [pc, #24]	@ (8013294 <HW_SignalAttachement+0x294>)
 801327a:	4613      	mov	r3, r2
 801327c:	011b      	lsls	r3, r3, #4
 801327e:	1a9b      	subs	r3, r3, r2
 8013280:	009b      	lsls	r3, r3, #2
 8013282:	440b      	add	r3, r1
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	4618      	mov	r0, r3
 8013288:	f7ff fb29 	bl	80128de <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 801328c:	bf00      	nop
 801328e:	3714      	adds	r7, #20
 8013290:	46bd      	mov	sp, r7
 8013292:	bd90      	pop	{r4, r7, pc}
 8013294:	200037fc 	.word	0x200037fc

08013298 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 8013298:	b580      	push	{r7, lr}
 801329a:	b082      	sub	sp, #8
 801329c:	af00      	add	r7, sp, #0
 801329e:	4603      	mov	r3, r0
 80132a0:	71fb      	strb	r3, [r7, #7]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* Stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 80132a2:	79fa      	ldrb	r2, [r7, #7]
 80132a4:	493e      	ldr	r1, [pc, #248]	@ (80133a0 <HW_SignalDetachment+0x108>)
 80132a6:	4613      	mov	r3, r2
 80132a8:	011b      	lsls	r3, r3, #4
 80132aa:	1a9b      	subs	r3, r3, r2
 80132ac:	009b      	lsls	r3, r3, #2
 80132ae:	440b      	add	r3, r1
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	4618      	mov	r0, r3
 80132b4:	f7ff fb03 	bl	80128be <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 80132b8:	79fa      	ldrb	r2, [r7, #7]
 80132ba:	4939      	ldr	r1, [pc, #228]	@ (80133a0 <HW_SignalDetachment+0x108>)
 80132bc:	4613      	mov	r3, r2
 80132be:	011b      	lsls	r3, r3, #4
 80132c0:	1a9b      	subs	r3, r3, r2
 80132c2:	009b      	lsls	r3, r3, #2
 80132c4:	440b      	add	r3, r1
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	4618      	mov	r0, r3
 80132ca:	f7ff fb18 	bl	80128fe <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80132ce:	79fa      	ldrb	r2, [r7, #7]
 80132d0:	4933      	ldr	r1, [pc, #204]	@ (80133a0 <HW_SignalDetachment+0x108>)
 80132d2:	4613      	mov	r3, r2
 80132d4:	011b      	lsls	r3, r3, #4
 80132d6:	1a9b      	subs	r3, r3, r2
 80132d8:	009b      	lsls	r3, r3, #2
 80132da:	440b      	add	r3, r1
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	4618      	mov	r0, r3
 80132e0:	f7ff fa87 	bl	80127f2 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 80132e4:	79fa      	ldrb	r2, [r7, #7]
 80132e6:	492e      	ldr	r1, [pc, #184]	@ (80133a0 <HW_SignalDetachment+0x108>)
 80132e8:	4613      	mov	r3, r2
 80132ea:	011b      	lsls	r3, r3, #4
 80132ec:	1a9b      	subs	r3, r3, r2
 80132ee:	009b      	lsls	r3, r3, #2
 80132f0:	440b      	add	r3, r1
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80132f8:	611a      	str	r2, [r3, #16]
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_DRP */
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 80132fa:	79fb      	ldrb	r3, [r7, #7]
 80132fc:	4618      	mov	r0, r3
 80132fe:	f7fe fd33 	bl	8011d68 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 8013302:	79fb      	ldrb	r3, [r7, #7]
 8013304:	4618      	mov	r0, r3
 8013306:	f7fe fcef 	bl	8011ce8 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 801330a:	79fa      	ldrb	r2, [r7, #7]
 801330c:	4924      	ldr	r1, [pc, #144]	@ (80133a0 <HW_SignalDetachment+0x108>)
 801330e:	4613      	mov	r3, r2
 8013310:	011b      	lsls	r3, r3, #4
 8013312:	1a9b      	subs	r3, r3, r2
 8013314:	009b      	lsls	r3, r3, #2
 8013316:	440b      	add	r3, r1
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 801331e:	4618      	mov	r0, r3
 8013320:	f7ff f9fe 	bl	8012720 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8013324:	79fa      	ldrb	r2, [r7, #7]
 8013326:	491e      	ldr	r1, [pc, #120]	@ (80133a0 <HW_SignalDetachment+0x108>)
 8013328:	4613      	mov	r3, r2
 801332a:	011b      	lsls	r3, r3, #4
 801332c:	1a9b      	subs	r3, r3, r2
 801332e:	009b      	lsls	r3, r3, #2
 8013330:	440b      	add	r3, r1
 8013332:	3310      	adds	r3, #16
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	781b      	ldrb	r3, [r3, #0]
 8013338:	f003 0304 	and.w	r3, r3, #4
 801333c:	b2db      	uxtb	r3, r3
 801333e:	2b00      	cmp	r3, #0
 8013340:	d103      	bne.n	801334a <HW_SignalDetachment+0xb2>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8013342:	79fb      	ldrb	r3, [r7, #7]
 8013344:	4618      	mov	r0, r3
 8013346:	f003 fe69 	bl	801701c <BSP_USBPD_PWR_VBUSDeInit>
  }

  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801334a:	79fa      	ldrb	r2, [r7, #7]
 801334c:	4914      	ldr	r1, [pc, #80]	@ (80133a0 <HW_SignalDetachment+0x108>)
 801334e:	4613      	mov	r3, r2
 8013350:	011b      	lsls	r3, r3, #4
 8013352:	1a9b      	subs	r3, r3, r2
 8013354:	009b      	lsls	r3, r3, #2
 8013356:	440b      	add	r3, r1
 8013358:	330c      	adds	r3, #12
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	7a1b      	ldrb	r3, [r3, #8]
 801335e:	f003 0302 	and.w	r3, r3, #2
 8013362:	b2db      	uxtb	r3, r3
 8013364:	2b00      	cmp	r3, #0
 8013366:	d00a      	beq.n	801337e <HW_SignalDetachment+0xe6>
  {
    /* Set GPIO to disallow the FRS RX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8013368:	79fa      	ldrb	r2, [r7, #7]
 801336a:	490d      	ldr	r1, [pc, #52]	@ (80133a0 <HW_SignalDetachment+0x108>)
 801336c:	4613      	mov	r3, r2
 801336e:	011b      	lsls	r3, r3, #4
 8013370:	1a9b      	subs	r3, r3, r2
 8013372:	009b      	lsls	r3, r3, #2
 8013374:	440b      	add	r3, r1
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	4618      	mov	r0, r3
 801337a:	f7ff f9c1 	bl	8012700 <LL_UCPD_FRSDetectionDisable>
  }

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 801337e:	79fa      	ldrb	r2, [r7, #7]
 8013380:	4907      	ldr	r1, [pc, #28]	@ (80133a0 <HW_SignalDetachment+0x108>)
 8013382:	4613      	mov	r3, r2
 8013384:	011b      	lsls	r3, r3, #4
 8013386:	1a9b      	subs	r3, r3, r2
 8013388:	009b      	lsls	r3, r3, #2
 801338a:	440b      	add	r3, r1
 801338c:	3334      	adds	r3, #52	@ 0x34
 801338e:	2200      	movs	r2, #0
 8013390:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 8013392:	f000 facd 	bl	8013930 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8013396:	bf00      	nop
 8013398:	3708      	adds	r7, #8
 801339a:	46bd      	mov	sp, r7
 801339c:	bd80      	pop	{r7, pc}
 801339e:	bf00      	nop
 80133a0:	200037fc 	.word	0x200037fc

080133a4 <USBPD_HW_IF_IsResistor_SinkTxOk>:
  * @brief  Check if resistors are set to SinkTxOk
  * @param  PortNum Port
  * @retval USBPD_TRUE if resistor is set to SinkTxOk, else USBPD_FALSE
  */
uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 80133a4:	b480      	push	{r7}
 80133a6:	b083      	sub	sp, #12
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	4603      	mov	r3, r0
 80133ac:	71fb      	strb	r3, [r7, #7]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 80133ae:	79fa      	ldrb	r2, [r7, #7]
 80133b0:	491b      	ldr	r1, [pc, #108]	@ (8013420 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7c>)
 80133b2:	4613      	mov	r3, r2
 80133b4:	011b      	lsls	r3, r3, #4
 80133b6:	1a9b      	subs	r3, r3, r2
 80133b8:	009b      	lsls	r3, r3, #2
 80133ba:	440b      	add	r3, r1
 80133bc:	3334      	adds	r3, #52	@ 0x34
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	2b01      	cmp	r3, #1
 80133c2:	d002      	beq.n	80133ca <USBPD_HW_IF_IsResistor_SinkTxOk+0x26>
 80133c4:	2b02      	cmp	r3, #2
 80133c6:	d010      	beq.n	80133ea <USBPD_HW_IF_IsResistor_SinkTxOk+0x46>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 80133c8:	e022      	b.n	8013410 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6c>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 80133ca:	79fa      	ldrb	r2, [r7, #7]
 80133cc:	4914      	ldr	r1, [pc, #80]	@ (8013420 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7c>)
 80133ce:	4613      	mov	r3, r2
 80133d0:	011b      	lsls	r3, r3, #4
 80133d2:	1a9b      	subs	r3, r3, r2
 80133d4:	009b      	lsls	r3, r3, #2
 80133d6:	440b      	add	r3, r1
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	695b      	ldr	r3, [r3, #20]
 80133dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80133e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80133e4:	d111      	bne.n	801340a <USBPD_HW_IF_IsResistor_SinkTxOk+0x66>
        return USBPD_TRUE;
 80133e6:	2301      	movs	r3, #1
 80133e8:	e013      	b.n	8013412 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6e>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 80133ea:	79fa      	ldrb	r2, [r7, #7]
 80133ec:	490c      	ldr	r1, [pc, #48]	@ (8013420 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7c>)
 80133ee:	4613      	mov	r3, r2
 80133f0:	011b      	lsls	r3, r3, #4
 80133f2:	1a9b      	subs	r3, r3, r2
 80133f4:	009b      	lsls	r3, r3, #2
 80133f6:	440b      	add	r3, r1
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	695b      	ldr	r3, [r3, #20]
 80133fc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8013400:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8013404:	d103      	bne.n	801340e <USBPD_HW_IF_IsResistor_SinkTxOk+0x6a>
        return USBPD_TRUE;
 8013406:	2301      	movs	r3, #1
 8013408:	e003      	b.n	8013412 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6e>
      break;
 801340a:	bf00      	nop
 801340c:	e000      	b.n	8013410 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6c>
      break;
 801340e:	bf00      	nop
  }

  return USBPD_FALSE;
 8013410:	2300      	movs	r3, #0
}
 8013412:	4618      	mov	r0, r3
 8013414:	370c      	adds	r7, #12
 8013416:	46bd      	mov	sp, r7
 8013418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801341c:	4770      	bx	lr
 801341e:	bf00      	nop
 8013420:	200037fc 	.word	0x200037fc

08013424 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b084      	sub	sp, #16
 8013428:	af00      	add	r7, sp, #0
 801342a:	4603      	mov	r3, r0
 801342c:	71fb      	strb	r3, [r7, #7]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 801342e:	79fb      	ldrb	r3, [r7, #7]
 8013430:	f107 020c 	add.w	r2, r7, #12
 8013434:	4611      	mov	r1, r2
 8013436:	4618      	mov	r0, r3
 8013438:	f003 fe04 	bl	8017044 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	b29b      	uxth	r3, r3
}
 8013440:	4618      	mov	r0, r3
 8013442:	3710      	adds	r7, #16
 8013444:	46bd      	mov	sp, r7
 8013446:	bd80      	pop	{r7, pc}

08013448 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8013448:	b480      	push	{r7}
 801344a:	b085      	sub	sp, #20
 801344c:	af00      	add	r7, sp, #0
 801344e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8013450:	4b08      	ldr	r3, [pc, #32]	@ (8013474 <LL_APB2_GRP1_EnableClock+0x2c>)
 8013452:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8013454:	4907      	ldr	r1, [pc, #28]	@ (8013474 <LL_APB2_GRP1_EnableClock+0x2c>)
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	4313      	orrs	r3, r2
 801345a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 801345c:	4b05      	ldr	r3, [pc, #20]	@ (8013474 <LL_APB2_GRP1_EnableClock+0x2c>)
 801345e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	4013      	ands	r3, r2
 8013464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8013466:	68fb      	ldr	r3, [r7, #12]
}
 8013468:	bf00      	nop
 801346a:	3714      	adds	r7, #20
 801346c:	46bd      	mov	sp, r7
 801346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013472:	4770      	bx	lr
 8013474:	40021000 	.word	0x40021000

08013478 <LL_APB2_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8013478:	b480      	push	{r7}
 801347a:	b083      	sub	sp, #12
 801347c:	af00      	add	r7, sp, #0
 801347e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8013480:	4b06      	ldr	r3, [pc, #24]	@ (801349c <LL_APB2_GRP1_DisableClock+0x24>)
 8013482:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	43db      	mvns	r3, r3
 8013488:	4904      	ldr	r1, [pc, #16]	@ (801349c <LL_APB2_GRP1_DisableClock+0x24>)
 801348a:	4013      	ands	r3, r2
 801348c:	660b      	str	r3, [r1, #96]	@ 0x60
}
 801348e:	bf00      	nop
 8013490:	370c      	adds	r7, #12
 8013492:	46bd      	mov	sp, r7
 8013494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013498:	4770      	bx	lr
 801349a:	bf00      	nop
 801349c:	40021000 	.word	0x40021000

080134a0 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80134a0:	b480      	push	{r7}
 80134a2:	b083      	sub	sp, #12
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	f043 0201 	orr.w	r2, r3, #1
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	601a      	str	r2, [r3, #0]
}
 80134b4:	bf00      	nop
 80134b6:	370c      	adds	r7, #12
 80134b8:	46bd      	mov	sp, r7
 80134ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134be:	4770      	bx	lr

080134c0 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 80134c0:	b480      	push	{r7}
 80134c2:	b083      	sub	sp, #12
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	6078      	str	r0, [r7, #4]
 80134c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	431a      	orrs	r2, r3
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	601a      	str	r2, [r3, #0]
}
 80134da:	bf00      	nop
 80134dc:	370c      	adds	r7, #12
 80134de:	46bd      	mov	sp, r7
 80134e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134e4:	4770      	bx	lr

080134e6 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80134e6:	b480      	push	{r7}
 80134e8:	b083      	sub	sp, #12
 80134ea:	af00      	add	r7, sp, #0
 80134ec:	6078      	str	r0, [r7, #4]
 80134ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	683a      	ldr	r2, [r7, #0]
 80134f4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80134f6:	bf00      	nop
 80134f8:	370c      	adds	r7, #12
 80134fa:	46bd      	mov	sp, r7
 80134fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013500:	4770      	bx	lr

08013502 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 8013502:	b480      	push	{r7}
 8013504:	b083      	sub	sp, #12
 8013506:	af00      	add	r7, sp, #0
 8013508:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 801350e:	4618      	mov	r0, r3
 8013510:	370c      	adds	r7, #12
 8013512:	46bd      	mov	sp, r7
 8013514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013518:	4770      	bx	lr

0801351a <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 801351a:	b480      	push	{r7}
 801351c:	b083      	sub	sp, #12
 801351e:	af00      	add	r7, sp, #0
 8013520:	6078      	str	r0, [r7, #4]
 8013522:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	683a      	ldr	r2, [r7, #0]
 8013528:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 801352a:	bf00      	nop
 801352c:	370c      	adds	r7, #12
 801352e:	46bd      	mov	sp, r7
 8013530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013534:	4770      	bx	lr
	...

08013538 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
  *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8013538:	b480      	push	{r7}
 801353a:	b087      	sub	sp, #28
 801353c:	af00      	add	r7, sp, #0
 801353e:	60f8      	str	r0, [r7, #12]
 8013540:	60b9      	str	r1, [r7, #8]
 8013542:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8013544:	68bb      	ldr	r3, [r7, #8]
 8013546:	2b01      	cmp	r3, #1
 8013548:	d02e      	beq.n	80135a8 <LL_TIM_OC_SetMode+0x70>
 801354a:	68bb      	ldr	r3, [r7, #8]
 801354c:	2b04      	cmp	r3, #4
 801354e:	d029      	beq.n	80135a4 <LL_TIM_OC_SetMode+0x6c>
 8013550:	68bb      	ldr	r3, [r7, #8]
 8013552:	2b10      	cmp	r3, #16
 8013554:	d024      	beq.n	80135a0 <LL_TIM_OC_SetMode+0x68>
 8013556:	68bb      	ldr	r3, [r7, #8]
 8013558:	2b40      	cmp	r3, #64	@ 0x40
 801355a:	d01f      	beq.n	801359c <LL_TIM_OC_SetMode+0x64>
 801355c:	68bb      	ldr	r3, [r7, #8]
 801355e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013562:	d019      	beq.n	8013598 <LL_TIM_OC_SetMode+0x60>
 8013564:	68bb      	ldr	r3, [r7, #8]
 8013566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801356a:	d013      	beq.n	8013594 <LL_TIM_OC_SetMode+0x5c>
 801356c:	68bb      	ldr	r3, [r7, #8]
 801356e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013572:	d00d      	beq.n	8013590 <LL_TIM_OC_SetMode+0x58>
 8013574:	68bb      	ldr	r3, [r7, #8]
 8013576:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801357a:	d007      	beq.n	801358c <LL_TIM_OC_SetMode+0x54>
 801357c:	68bb      	ldr	r3, [r7, #8]
 801357e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013582:	d101      	bne.n	8013588 <LL_TIM_OC_SetMode+0x50>
 8013584:	2308      	movs	r3, #8
 8013586:	e010      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 8013588:	2309      	movs	r3, #9
 801358a:	e00e      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 801358c:	2307      	movs	r3, #7
 801358e:	e00c      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 8013590:	2306      	movs	r3, #6
 8013592:	e00a      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 8013594:	2305      	movs	r3, #5
 8013596:	e008      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 8013598:	2304      	movs	r3, #4
 801359a:	e006      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 801359c:	2303      	movs	r3, #3
 801359e:	e004      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 80135a0:	2302      	movs	r3, #2
 80135a2:	e002      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 80135a4:	2301      	movs	r3, #1
 80135a6:	e000      	b.n	80135aa <LL_TIM_OC_SetMode+0x72>
 80135a8:	2300      	movs	r3, #0
 80135aa:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	3318      	adds	r3, #24
 80135b0:	4619      	mov	r1, r3
 80135b2:	7dfb      	ldrb	r3, [r7, #23]
 80135b4:	4a0e      	ldr	r2, [pc, #56]	@ (80135f0 <LL_TIM_OC_SetMode+0xb8>)
 80135b6:	5cd3      	ldrb	r3, [r2, r3]
 80135b8:	440b      	add	r3, r1
 80135ba:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80135bc:	693b      	ldr	r3, [r7, #16]
 80135be:	681a      	ldr	r2, [r3, #0]
 80135c0:	7dfb      	ldrb	r3, [r7, #23]
 80135c2:	490c      	ldr	r1, [pc, #48]	@ (80135f4 <LL_TIM_OC_SetMode+0xbc>)
 80135c4:	5ccb      	ldrb	r3, [r1, r3]
 80135c6:	4619      	mov	r1, r3
 80135c8:	4b0b      	ldr	r3, [pc, #44]	@ (80135f8 <LL_TIM_OC_SetMode+0xc0>)
 80135ca:	408b      	lsls	r3, r1
 80135cc:	43db      	mvns	r3, r3
 80135ce:	401a      	ands	r2, r3
 80135d0:	7dfb      	ldrb	r3, [r7, #23]
 80135d2:	4908      	ldr	r1, [pc, #32]	@ (80135f4 <LL_TIM_OC_SetMode+0xbc>)
 80135d4:	5ccb      	ldrb	r3, [r1, r3]
 80135d6:	4619      	mov	r1, r3
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	408b      	lsls	r3, r1
 80135dc:	431a      	orrs	r2, r3
 80135de:	693b      	ldr	r3, [r7, #16]
 80135e0:	601a      	str	r2, [r3, #0]
}
 80135e2:	bf00      	nop
 80135e4:	371c      	adds	r7, #28
 80135e6:	46bd      	mov	sp, r7
 80135e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ec:	4770      	bx	lr
 80135ee:	bf00      	nop
 80135f0:	0801eb68 	.word	0x0801eb68
 80135f4:	0801eb74 	.word	0x0801eb74
 80135f8:	00010073 	.word	0x00010073

080135fc <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 80135fc:	b480      	push	{r7}
 80135fe:	b087      	sub	sp, #28
 8013600:	af00      	add	r7, sp, #0
 8013602:	60f8      	str	r0, [r7, #12]
 8013604:	60b9      	str	r1, [r7, #8]
 8013606:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8013608:	68bb      	ldr	r3, [r7, #8]
 801360a:	2b01      	cmp	r3, #1
 801360c:	d02e      	beq.n	801366c <LL_TIM_OC_SetPolarity+0x70>
 801360e:	68bb      	ldr	r3, [r7, #8]
 8013610:	2b04      	cmp	r3, #4
 8013612:	d029      	beq.n	8013668 <LL_TIM_OC_SetPolarity+0x6c>
 8013614:	68bb      	ldr	r3, [r7, #8]
 8013616:	2b10      	cmp	r3, #16
 8013618:	d024      	beq.n	8013664 <LL_TIM_OC_SetPolarity+0x68>
 801361a:	68bb      	ldr	r3, [r7, #8]
 801361c:	2b40      	cmp	r3, #64	@ 0x40
 801361e:	d01f      	beq.n	8013660 <LL_TIM_OC_SetPolarity+0x64>
 8013620:	68bb      	ldr	r3, [r7, #8]
 8013622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013626:	d019      	beq.n	801365c <LL_TIM_OC_SetPolarity+0x60>
 8013628:	68bb      	ldr	r3, [r7, #8]
 801362a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801362e:	d013      	beq.n	8013658 <LL_TIM_OC_SetPolarity+0x5c>
 8013630:	68bb      	ldr	r3, [r7, #8]
 8013632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013636:	d00d      	beq.n	8013654 <LL_TIM_OC_SetPolarity+0x58>
 8013638:	68bb      	ldr	r3, [r7, #8]
 801363a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801363e:	d007      	beq.n	8013650 <LL_TIM_OC_SetPolarity+0x54>
 8013640:	68bb      	ldr	r3, [r7, #8]
 8013642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013646:	d101      	bne.n	801364c <LL_TIM_OC_SetPolarity+0x50>
 8013648:	2308      	movs	r3, #8
 801364a:	e010      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 801364c:	2309      	movs	r3, #9
 801364e:	e00e      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 8013650:	2307      	movs	r3, #7
 8013652:	e00c      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 8013654:	2306      	movs	r3, #6
 8013656:	e00a      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 8013658:	2305      	movs	r3, #5
 801365a:	e008      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 801365c:	2304      	movs	r3, #4
 801365e:	e006      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 8013660:	2303      	movs	r3, #3
 8013662:	e004      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 8013664:	2302      	movs	r3, #2
 8013666:	e002      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 8013668:	2301      	movs	r3, #1
 801366a:	e000      	b.n	801366e <LL_TIM_OC_SetPolarity+0x72>
 801366c:	2300      	movs	r3, #0
 801366e:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	6a1a      	ldr	r2, [r3, #32]
 8013674:	7dfb      	ldrb	r3, [r7, #23]
 8013676:	490b      	ldr	r1, [pc, #44]	@ (80136a4 <LL_TIM_OC_SetPolarity+0xa8>)
 8013678:	5ccb      	ldrb	r3, [r1, r3]
 801367a:	4619      	mov	r1, r3
 801367c:	2302      	movs	r3, #2
 801367e:	408b      	lsls	r3, r1
 8013680:	43db      	mvns	r3, r3
 8013682:	401a      	ands	r2, r3
 8013684:	7dfb      	ldrb	r3, [r7, #23]
 8013686:	4907      	ldr	r1, [pc, #28]	@ (80136a4 <LL_TIM_OC_SetPolarity+0xa8>)
 8013688:	5ccb      	ldrb	r3, [r1, r3]
 801368a:	4619      	mov	r1, r3
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	408b      	lsls	r3, r1
 8013690:	431a      	orrs	r2, r3
 8013692:	68fb      	ldr	r3, [r7, #12]
 8013694:	621a      	str	r2, [r3, #32]
}
 8013696:	bf00      	nop
 8013698:	371c      	adds	r7, #28
 801369a:	46bd      	mov	sp, r7
 801369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136a0:	4770      	bx	lr
 80136a2:	bf00      	nop
 80136a4:	0801eb80 	.word	0x0801eb80

080136a8 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80136a8:	b480      	push	{r7}
 80136aa:	b083      	sub	sp, #12
 80136ac:	af00      	add	r7, sp, #0
 80136ae:	6078      	str	r0, [r7, #4]
 80136b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	683a      	ldr	r2, [r7, #0]
 80136b6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80136b8:	bf00      	nop
 80136ba:	370c      	adds	r7, #12
 80136bc:	46bd      	mov	sp, r7
 80136be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c2:	4770      	bx	lr

080136c4 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80136c4:	b480      	push	{r7}
 80136c6:	b083      	sub	sp, #12
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	6078      	str	r0, [r7, #4]
 80136cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	683a      	ldr	r2, [r7, #0]
 80136d2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80136d4:	bf00      	nop
 80136d6:	370c      	adds	r7, #12
 80136d8:	46bd      	mov	sp, r7
 80136da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136de:	4770      	bx	lr

080136e0 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80136e0:	b480      	push	{r7}
 80136e2:	b083      	sub	sp, #12
 80136e4:	af00      	add	r7, sp, #0
 80136e6:	6078      	str	r0, [r7, #4]
 80136e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	683a      	ldr	r2, [r7, #0]
 80136ee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80136f0:	bf00      	nop
 80136f2:	370c      	adds	r7, #12
 80136f4:	46bd      	mov	sp, r7
 80136f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fa:	4770      	bx	lr

080136fc <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80136fc:	b480      	push	{r7}
 80136fe:	b083      	sub	sp, #12
 8013700:	af00      	add	r7, sp, #0
 8013702:	6078      	str	r0, [r7, #4]
 8013704:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	683a      	ldr	r2, [r7, #0]
 801370a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 801370c:	bf00      	nop
 801370e:	370c      	adds	r7, #12
 8013710:	46bd      	mov	sp, r7
 8013712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013716:	4770      	bx	lr

08013718 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8013718:	b480      	push	{r7}
 801371a:	b083      	sub	sp, #12
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	f06f 0202 	mvn.w	r2, #2
 8013726:	611a      	str	r2, [r3, #16]
}
 8013728:	bf00      	nop
 801372a:	370c      	adds	r7, #12
 801372c:	46bd      	mov	sp, r7
 801372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013732:	4770      	bx	lr

08013734 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8013734:	b480      	push	{r7}
 8013736:	b083      	sub	sp, #12
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	691b      	ldr	r3, [r3, #16]
 8013740:	f003 0302 	and.w	r3, r3, #2
 8013744:	2b02      	cmp	r3, #2
 8013746:	d101      	bne.n	801374c <LL_TIM_IsActiveFlag_CC1+0x18>
 8013748:	2301      	movs	r3, #1
 801374a:	e000      	b.n	801374e <LL_TIM_IsActiveFlag_CC1+0x1a>
 801374c:	2300      	movs	r3, #0
}
 801374e:	4618      	mov	r0, r3
 8013750:	370c      	adds	r7, #12
 8013752:	46bd      	mov	sp, r7
 8013754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013758:	4770      	bx	lr

0801375a <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 801375a:	b480      	push	{r7}
 801375c:	b083      	sub	sp, #12
 801375e:	af00      	add	r7, sp, #0
 8013760:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	f06f 0204 	mvn.w	r2, #4
 8013768:	611a      	str	r2, [r3, #16]
}
 801376a:	bf00      	nop
 801376c:	370c      	adds	r7, #12
 801376e:	46bd      	mov	sp, r7
 8013770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013774:	4770      	bx	lr

08013776 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8013776:	b480      	push	{r7}
 8013778:	b083      	sub	sp, #12
 801377a:	af00      	add	r7, sp, #0
 801377c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	691b      	ldr	r3, [r3, #16]
 8013782:	f003 0304 	and.w	r3, r3, #4
 8013786:	2b04      	cmp	r3, #4
 8013788:	d101      	bne.n	801378e <LL_TIM_IsActiveFlag_CC2+0x18>
 801378a:	2301      	movs	r3, #1
 801378c:	e000      	b.n	8013790 <LL_TIM_IsActiveFlag_CC2+0x1a>
 801378e:	2300      	movs	r3, #0
}
 8013790:	4618      	mov	r0, r3
 8013792:	370c      	adds	r7, #12
 8013794:	46bd      	mov	sp, r7
 8013796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379a:	4770      	bx	lr

0801379c <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 801379c:	b480      	push	{r7}
 801379e:	b083      	sub	sp, #12
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f06f 0208 	mvn.w	r2, #8
 80137aa:	611a      	str	r2, [r3, #16]
}
 80137ac:	bf00      	nop
 80137ae:	370c      	adds	r7, #12
 80137b0:	46bd      	mov	sp, r7
 80137b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b6:	4770      	bx	lr

080137b8 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 80137b8:	b480      	push	{r7}
 80137ba:	b083      	sub	sp, #12
 80137bc:	af00      	add	r7, sp, #0
 80137be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	691b      	ldr	r3, [r3, #16]
 80137c4:	f003 0308 	and.w	r3, r3, #8
 80137c8:	2b08      	cmp	r3, #8
 80137ca:	d101      	bne.n	80137d0 <LL_TIM_IsActiveFlag_CC3+0x18>
 80137cc:	2301      	movs	r3, #1
 80137ce:	e000      	b.n	80137d2 <LL_TIM_IsActiveFlag_CC3+0x1a>
 80137d0:	2300      	movs	r3, #0
}
 80137d2:	4618      	mov	r0, r3
 80137d4:	370c      	adds	r7, #12
 80137d6:	46bd      	mov	sp, r7
 80137d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137dc:	4770      	bx	lr

080137de <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 80137de:	b480      	push	{r7}
 80137e0:	b083      	sub	sp, #12
 80137e2:	af00      	add	r7, sp, #0
 80137e4:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	f06f 0210 	mvn.w	r2, #16
 80137ec:	611a      	str	r2, [r3, #16]
}
 80137ee:	bf00      	nop
 80137f0:	370c      	adds	r7, #12
 80137f2:	46bd      	mov	sp, r7
 80137f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137f8:	4770      	bx	lr

080137fa <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 80137fa:	b480      	push	{r7}
 80137fc:	b083      	sub	sp, #12
 80137fe:	af00      	add	r7, sp, #0
 8013800:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	691b      	ldr	r3, [r3, #16]
 8013806:	f003 0310 	and.w	r3, r3, #16
 801380a:	2b10      	cmp	r3, #16
 801380c:	d101      	bne.n	8013812 <LL_TIM_IsActiveFlag_CC4+0x18>
 801380e:	2301      	movs	r3, #1
 8013810:	e000      	b.n	8013814 <LL_TIM_IsActiveFlag_CC4+0x1a>
 8013812:	2300      	movs	r3, #0
}
 8013814:	4618      	mov	r0, r3
 8013816:	370c      	adds	r7, #12
 8013818:	46bd      	mov	sp, r7
 801381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801381e:	4770      	bx	lr

08013820 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 8013820:	b598      	push	{r3, r4, r7, lr}
 8013822:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 8013824:	4b3d      	ldr	r3, [pc, #244]	@ (801391c <USBPD_TIM_Init+0xfc>)
 8013826:	f993 3000 	ldrsb.w	r3, [r3]
 801382a:	2b00      	cmp	r3, #0
 801382c:	d16a      	bne.n	8013904 <USBPD_TIM_Init+0xe4>
  {
    TIMX_CLK_ENABLE;
 801382e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8013832:	f7ff fe09 	bl	8013448 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 8013836:	2100      	movs	r1, #0
 8013838:	4839      	ldr	r0, [pc, #228]	@ (8013920 <USBPD_TIM_Init+0x100>)
 801383a:	f7ff fe41 	bl	80134c0 <LL_TIM_SetCounterMode>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(TIMX_CLK_FREQ, LL_TIM_GetPrescaler(TIMX), 100u));
#else
    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 801383e:	4b39      	ldr	r3, [pc, #228]	@ (8013924 <USBPD_TIM_Init+0x104>)
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	4a39      	ldr	r2, [pc, #228]	@ (8013928 <USBPD_TIM_Init+0x108>)
 8013844:	4293      	cmp	r3, r2
 8013846:	d90b      	bls.n	8013860 <USBPD_TIM_Init+0x40>
 8013848:	4b36      	ldr	r3, [pc, #216]	@ (8013924 <USBPD_TIM_Init+0x104>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	f503 23f4 	add.w	r3, r3, #499712	@ 0x7a000
 8013850:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8013854:	4a35      	ldr	r2, [pc, #212]	@ (801392c <USBPD_TIM_Init+0x10c>)
 8013856:	fba2 2303 	umull	r2, r3, r2, r3
 801385a:	0c9b      	lsrs	r3, r3, #18
 801385c:	3b01      	subs	r3, #1
 801385e:	e000      	b.n	8013862 <USBPD_TIM_Init+0x42>
 8013860:	2300      	movs	r3, #0
 8013862:	4619      	mov	r1, r3
 8013864:	482e      	ldr	r0, [pc, #184]	@ (8013920 <USBPD_TIM_Init+0x100>)
 8013866:	f7ff fe3e 	bl	80134e6 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 801386a:	4b2e      	ldr	r3, [pc, #184]	@ (8013924 <USBPD_TIM_Init+0x104>)
 801386c:	681c      	ldr	r4, [r3, #0]
 801386e:	482c      	ldr	r0, [pc, #176]	@ (8013920 <USBPD_TIM_Init+0x100>)
 8013870:	f7ff fe47 	bl	8013502 <LL_TIM_GetPrescaler>
 8013874:	4603      	mov	r3, r0
 8013876:	3301      	adds	r3, #1
 8013878:	fbb4 f3f3 	udiv	r3, r4, r3
 801387c:	2b63      	cmp	r3, #99	@ 0x63
 801387e:	d90d      	bls.n	801389c <USBPD_TIM_Init+0x7c>
 8013880:	4b28      	ldr	r3, [pc, #160]	@ (8013924 <USBPD_TIM_Init+0x104>)
 8013882:	681c      	ldr	r4, [r3, #0]
 8013884:	4826      	ldr	r0, [pc, #152]	@ (8013920 <USBPD_TIM_Init+0x100>)
 8013886:	f7ff fe3c 	bl	8013502 <LL_TIM_GetPrescaler>
 801388a:	4603      	mov	r3, r0
 801388c:	3301      	adds	r3, #1
 801388e:	2264      	movs	r2, #100	@ 0x64
 8013890:	fb02 f303 	mul.w	r3, r2, r3
 8013894:	fbb4 f3f3 	udiv	r3, r4, r3
 8013898:	3b01      	subs	r3, #1
 801389a:	e000      	b.n	801389e <USBPD_TIM_Init+0x7e>
 801389c:	2300      	movs	r3, #0
 801389e:	4619      	mov	r1, r3
 80138a0:	481f      	ldr	r0, [pc, #124]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138a2:	f7ff fe3a 	bl	801351a <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 80138a6:	2230      	movs	r2, #48	@ 0x30
 80138a8:	2101      	movs	r1, #1
 80138aa:	481d      	ldr	r0, [pc, #116]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138ac:	f7ff fe44 	bl	8013538 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 80138b0:	2230      	movs	r2, #48	@ 0x30
 80138b2:	2110      	movs	r1, #16
 80138b4:	481a      	ldr	r0, [pc, #104]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138b6:	f7ff fe3f 	bl	8013538 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 80138ba:	2230      	movs	r2, #48	@ 0x30
 80138bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80138c0:	4817      	ldr	r0, [pc, #92]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138c2:	f7ff fe39 	bl	8013538 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 80138c6:	2230      	movs	r2, #48	@ 0x30
 80138c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80138cc:	4814      	ldr	r0, [pc, #80]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138ce:	f7ff fe33 	bl	8013538 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 80138d2:	2200      	movs	r2, #0
 80138d4:	2101      	movs	r1, #1
 80138d6:	4812      	ldr	r0, [pc, #72]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138d8:	f7ff fe90 	bl	80135fc <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 80138dc:	2200      	movs	r2, #0
 80138de:	2110      	movs	r1, #16
 80138e0:	480f      	ldr	r0, [pc, #60]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138e2:	f7ff fe8b 	bl	80135fc <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 80138e6:	2200      	movs	r2, #0
 80138e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80138ec:	480c      	ldr	r0, [pc, #48]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138ee:	f7ff fe85 	bl	80135fc <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 80138f2:	2200      	movs	r2, #0
 80138f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80138f8:	4809      	ldr	r0, [pc, #36]	@ (8013920 <USBPD_TIM_Init+0x100>)
 80138fa:	f7ff fe7f 	bl	80135fc <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 80138fe:	4808      	ldr	r0, [pc, #32]	@ (8013920 <USBPD_TIM_Init+0x100>)
 8013900:	f7ff fdce 	bl	80134a0 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 8013904:	4b05      	ldr	r3, [pc, #20]	@ (801391c <USBPD_TIM_Init+0xfc>)
 8013906:	f993 3000 	ldrsb.w	r3, [r3]
 801390a:	b2db      	uxtb	r3, r3
 801390c:	3301      	adds	r3, #1
 801390e:	b2db      	uxtb	r3, r3
 8013910:	b25a      	sxtb	r2, r3
 8013912:	4b02      	ldr	r3, [pc, #8]	@ (801391c <USBPD_TIM_Init+0xfc>)
 8013914:	701a      	strb	r2, [r3, #0]
}
 8013916:	bf00      	nop
 8013918:	bd98      	pop	{r3, r4, r7, pc}
 801391a:	bf00      	nop
 801391c:	20003838 	.word	0x20003838
 8013920:	40012c00 	.word	0x40012c00
 8013924:	20000004 	.word	0x20000004
 8013928:	000f423f 	.word	0x000f423f
 801392c:	431bde83 	.word	0x431bde83

08013930 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8013930:	b580      	push	{r7, lr}
 8013932:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8013934:	4b09      	ldr	r3, [pc, #36]	@ (801395c <USBPD_TIM_DeInit+0x2c>)
 8013936:	f993 3000 	ldrsb.w	r3, [r3]
 801393a:	b2db      	uxtb	r3, r3
 801393c:	3b01      	subs	r3, #1
 801393e:	b2db      	uxtb	r3, r3
 8013940:	b25a      	sxtb	r2, r3
 8013942:	4b06      	ldr	r3, [pc, #24]	@ (801395c <USBPD_TIM_DeInit+0x2c>)
 8013944:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 8013946:	4b05      	ldr	r3, [pc, #20]	@ (801395c <USBPD_TIM_DeInit+0x2c>)
 8013948:	f993 3000 	ldrsb.w	r3, [r3]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d103      	bne.n	8013958 <USBPD_TIM_DeInit+0x28>
  {
    TIMX_CLK_DISABLE;
 8013950:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8013954:	f7ff fd90 	bl	8013478 <LL_APB2_GRP1_DisableClock>
  }
}
 8013958:	bf00      	nop
 801395a:	bd80      	pop	{r7, pc}
 801395c:	20003838 	.word	0x20003838

08013960 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b082      	sub	sp, #8
 8013964:	af00      	add	r7, sp, #0
 8013966:	4603      	mov	r3, r0
 8013968:	6039      	str	r1, [r7, #0]
 801396a:	71fb      	strb	r3, [r7, #7]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 801396c:	79fb      	ldrb	r3, [r7, #7]
 801396e:	2b03      	cmp	r3, #3
 8013970:	d85e      	bhi.n	8013a30 <USBPD_TIM_Start+0xd0>
 8013972:	a201      	add	r2, pc, #4	@ (adr r2, 8013978 <USBPD_TIM_Start+0x18>)
 8013974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013978:	08013989 	.word	0x08013989
 801397c:	080139b3 	.word	0x080139b3
 8013980:	080139dd 	.word	0x080139dd
 8013984:	08013a07 	.word	0x08013a07
  {
    case TIM_PORT0_CRC:
      TIMX_CHANNEL1_SETEVENT;
 8013988:	4b2c      	ldr	r3, [pc, #176]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 801398a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801398c:	683b      	ldr	r3, [r7, #0]
 801398e:	441a      	add	r2, r3
 8013990:	4b2b      	ldr	r3, [pc, #172]	@ (8013a40 <USBPD_TIM_Start+0xe0>)
 8013992:	fba3 1302 	umull	r1, r3, r3, r2
 8013996:	0b5b      	lsrs	r3, r3, #13
 8013998:	f242 7110 	movw	r1, #10000	@ 0x2710
 801399c:	fb01 f303 	mul.w	r3, r1, r3
 80139a0:	1ad3      	subs	r3, r2, r3
 80139a2:	4619      	mov	r1, r3
 80139a4:	4825      	ldr	r0, [pc, #148]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139a6:	f7ff fe7f 	bl	80136a8 <LL_TIM_OC_SetCompareCH1>
 80139aa:	4824      	ldr	r0, [pc, #144]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139ac:	f7ff feb4 	bl	8013718 <LL_TIM_ClearFlag_CC1>
      break;
 80139b0:	e03f      	b.n	8013a32 <USBPD_TIM_Start+0xd2>
    case TIM_PORT0_RETRY:
      TIMX_CHANNEL2_SETEVENT;
 80139b2:	4b22      	ldr	r3, [pc, #136]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80139b6:	683b      	ldr	r3, [r7, #0]
 80139b8:	441a      	add	r2, r3
 80139ba:	4b21      	ldr	r3, [pc, #132]	@ (8013a40 <USBPD_TIM_Start+0xe0>)
 80139bc:	fba3 1302 	umull	r1, r3, r3, r2
 80139c0:	0b5b      	lsrs	r3, r3, #13
 80139c2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80139c6:	fb01 f303 	mul.w	r3, r1, r3
 80139ca:	1ad3      	subs	r3, r2, r3
 80139cc:	4619      	mov	r1, r3
 80139ce:	481b      	ldr	r0, [pc, #108]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139d0:	f7ff fe78 	bl	80136c4 <LL_TIM_OC_SetCompareCH2>
 80139d4:	4819      	ldr	r0, [pc, #100]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139d6:	f7ff fec0 	bl	801375a <LL_TIM_ClearFlag_CC2>
      break;
 80139da:	e02a      	b.n	8013a32 <USBPD_TIM_Start+0xd2>
    case TIM_PORT1_CRC:
      TIMX_CHANNEL3_SETEVENT;
 80139dc:	4b17      	ldr	r3, [pc, #92]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80139e0:	683b      	ldr	r3, [r7, #0]
 80139e2:	441a      	add	r2, r3
 80139e4:	4b16      	ldr	r3, [pc, #88]	@ (8013a40 <USBPD_TIM_Start+0xe0>)
 80139e6:	fba3 1302 	umull	r1, r3, r3, r2
 80139ea:	0b5b      	lsrs	r3, r3, #13
 80139ec:	f242 7110 	movw	r1, #10000	@ 0x2710
 80139f0:	fb01 f303 	mul.w	r3, r1, r3
 80139f4:	1ad3      	subs	r3, r2, r3
 80139f6:	4619      	mov	r1, r3
 80139f8:	4810      	ldr	r0, [pc, #64]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 80139fa:	f7ff fe71 	bl	80136e0 <LL_TIM_OC_SetCompareCH3>
 80139fe:	480f      	ldr	r0, [pc, #60]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 8013a00:	f7ff fecc 	bl	801379c <LL_TIM_ClearFlag_CC3>
      break;
 8013a04:	e015      	b.n	8013a32 <USBPD_TIM_Start+0xd2>
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
 8013a06:	4b0d      	ldr	r3, [pc, #52]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 8013a08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013a0a:	683b      	ldr	r3, [r7, #0]
 8013a0c:	441a      	add	r2, r3
 8013a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8013a40 <USBPD_TIM_Start+0xe0>)
 8013a10:	fba3 1302 	umull	r1, r3, r3, r2
 8013a14:	0b5b      	lsrs	r3, r3, #13
 8013a16:	f242 7110 	movw	r1, #10000	@ 0x2710
 8013a1a:	fb01 f303 	mul.w	r3, r1, r3
 8013a1e:	1ad3      	subs	r3, r2, r3
 8013a20:	4619      	mov	r1, r3
 8013a22:	4806      	ldr	r0, [pc, #24]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 8013a24:	f7ff fe6a 	bl	80136fc <LL_TIM_OC_SetCompareCH4>
 8013a28:	4804      	ldr	r0, [pc, #16]	@ (8013a3c <USBPD_TIM_Start+0xdc>)
 8013a2a:	f7ff fed8 	bl	80137de <LL_TIM_ClearFlag_CC4>
      break;
 8013a2e:	e000      	b.n	8013a32 <USBPD_TIM_Start+0xd2>
    default:
      break;
 8013a30:	bf00      	nop
  }
}
 8013a32:	bf00      	nop
 8013a34:	3708      	adds	r7, #8
 8013a36:	46bd      	mov	sp, r7
 8013a38:	bd80      	pop	{r7, pc}
 8013a3a:	bf00      	nop
 8013a3c:	40012c00 	.word	0x40012c00
 8013a40:	d1b71759 	.word	0xd1b71759

08013a44 <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b084      	sub	sp, #16
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	71fb      	strb	r3, [r7, #7]
  uint32_t _expired = 1u;
 8013a4e:	2301      	movs	r3, #1
 8013a50:	60fb      	str	r3, [r7, #12]
  switch (Id)
 8013a52:	79fb      	ldrb	r3, [r7, #7]
 8013a54:	2b03      	cmp	r3, #3
 8013a56:	d81f      	bhi.n	8013a98 <USBPD_TIM_IsExpired+0x54>
 8013a58:	a201      	add	r2, pc, #4	@ (adr r2, 8013a60 <USBPD_TIM_IsExpired+0x1c>)
 8013a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a5e:	bf00      	nop
 8013a60:	08013a71 	.word	0x08013a71
 8013a64:	08013a7b 	.word	0x08013a7b
 8013a68:	08013a85 	.word	0x08013a85
 8013a6c:	08013a8f 	.word	0x08013a8f
  {
    case TIM_PORT0_CRC:
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8013a70:	480c      	ldr	r0, [pc, #48]	@ (8013aa4 <USBPD_TIM_IsExpired+0x60>)
 8013a72:	f7ff fe5f 	bl	8013734 <LL_TIM_IsActiveFlag_CC1>
 8013a76:	60f8      	str	r0, [r7, #12]
      break;
 8013a78:	e00f      	b.n	8013a9a <USBPD_TIM_IsExpired+0x56>
    case TIM_PORT0_RETRY:
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8013a7a:	480a      	ldr	r0, [pc, #40]	@ (8013aa4 <USBPD_TIM_IsExpired+0x60>)
 8013a7c:	f7ff fe7b 	bl	8013776 <LL_TIM_IsActiveFlag_CC2>
 8013a80:	60f8      	str	r0, [r7, #12]
      break;
 8013a82:	e00a      	b.n	8013a9a <USBPD_TIM_IsExpired+0x56>
    case TIM_PORT1_CRC:
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 8013a84:	4807      	ldr	r0, [pc, #28]	@ (8013aa4 <USBPD_TIM_IsExpired+0x60>)
 8013a86:	f7ff fe97 	bl	80137b8 <LL_TIM_IsActiveFlag_CC3>
 8013a8a:	60f8      	str	r0, [r7, #12]
      break;
 8013a8c:	e005      	b.n	8013a9a <USBPD_TIM_IsExpired+0x56>
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 8013a8e:	4805      	ldr	r0, [pc, #20]	@ (8013aa4 <USBPD_TIM_IsExpired+0x60>)
 8013a90:	f7ff feb3 	bl	80137fa <LL_TIM_IsActiveFlag_CC4>
 8013a94:	60f8      	str	r0, [r7, #12]
      break;
 8013a96:	e000      	b.n	8013a9a <USBPD_TIM_IsExpired+0x56>
    default:
      break;
 8013a98:	bf00      	nop
  }
  return _expired;
 8013a9a:	68fb      	ldr	r3, [r7, #12]
}
 8013a9c:	4618      	mov	r0, r3
 8013a9e:	3710      	adds	r7, #16
 8013aa0:	46bd      	mov	sp, r7
 8013aa2:	bd80      	pop	{r7, pc}
 8013aa4:	40012c00 	.word	0x40012c00

08013aa8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8013aa8:	b480      	push	{r7}
 8013aaa:	b085      	sub	sp, #20
 8013aac:	af00      	add	r7, sp, #0
 8013aae:	4603      	mov	r3, r0
 8013ab0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013ab2:	2300      	movs	r3, #0
 8013ab4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8013ab6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013aba:	2b84      	cmp	r3, #132	@ 0x84
 8013abc:	d005      	beq.n	8013aca <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013abe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	4413      	add	r3, r2
 8013ac6:	3303      	adds	r3, #3
 8013ac8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8013aca:	68fb      	ldr	r3, [r7, #12]
}
 8013acc:	4618      	mov	r0, r3
 8013ace:	3714      	adds	r7, #20
 8013ad0:	46bd      	mov	sp, r7
 8013ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ad6:	4770      	bx	lr

08013ad8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8013ad8:	b480      	push	{r7}
 8013ada:	b083      	sub	sp, #12
 8013adc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013ade:	f3ef 8305 	mrs	r3, IPSR
 8013ae2:	607b      	str	r3, [r7, #4]
  return(result);
 8013ae4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	bf14      	ite	ne
 8013aea:	2301      	movne	r3, #1
 8013aec:	2300      	moveq	r3, #0
 8013aee:	b2db      	uxtb	r3, r3
}
 8013af0:	4618      	mov	r0, r3
 8013af2:	370c      	adds	r7, #12
 8013af4:	46bd      	mov	sp, r7
 8013af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013afa:	4770      	bx	lr

08013afc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8013b00:	f001 fb0e 	bl	8015120 <vTaskStartScheduler>
  
  return osOK;
 8013b04:	2300      	movs	r3, #0
}
 8013b06:	4618      	mov	r0, r3
 8013b08:	bd80      	pop	{r7, pc}

08013b0a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8013b0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013b0c:	b087      	sub	sp, #28
 8013b0e:	af02      	add	r7, sp, #8
 8013b10:	6078      	str	r0, [r7, #4]
 8013b12:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	685c      	ldr	r4, [r3, #4]
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013b20:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013b28:	4618      	mov	r0, r3
 8013b2a:	f7ff ffbd 	bl	8013aa8 <makeFreeRtosPriority>
 8013b2e:	4602      	mov	r2, r0
 8013b30:	f107 030c 	add.w	r3, r7, #12
 8013b34:	9301      	str	r3, [sp, #4]
 8013b36:	9200      	str	r2, [sp, #0]
 8013b38:	683b      	ldr	r3, [r7, #0]
 8013b3a:	4632      	mov	r2, r6
 8013b3c:	4629      	mov	r1, r5
 8013b3e:	4620      	mov	r0, r4
 8013b40:	f001 f866 	bl	8014c10 <xTaskCreate>
 8013b44:	4603      	mov	r3, r0
 8013b46:	2b01      	cmp	r3, #1
 8013b48:	d001      	beq.n	8013b4e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	e000      	b.n	8013b50 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8013b4e:	68fb      	ldr	r3, [r7, #12]
}
 8013b50:	4618      	mov	r0, r3
 8013b52:	3714      	adds	r7, #20
 8013b54:	46bd      	mov	sp, r7
 8013b56:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013b58 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8013b58:	b580      	push	{r7, lr}
 8013b5a:	b082      	sub	sp, #8
 8013b5c:	af00      	add	r7, sp, #0
 8013b5e:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8013b60:	6878      	ldr	r0, [r7, #4]
 8013b62:	f001 f9af 	bl	8014ec4 <vTaskDelete>
  return osOK;
 8013b66:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8013b68:	4618      	mov	r0, r3
 8013b6a:	3708      	adds	r7, #8
 8013b6c:	46bd      	mov	sp, r7
 8013b6e:	bd80      	pop	{r7, pc}

08013b70 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	b084      	sub	sp, #16
 8013b74:	af00      	add	r7, sp, #0
 8013b76:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d001      	beq.n	8013b86 <osDelay+0x16>
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	e000      	b.n	8013b88 <osDelay+0x18>
 8013b86:	2301      	movs	r3, #1
 8013b88:	4618      	mov	r0, r3
 8013b8a:	f001 fa2b 	bl	8014fe4 <vTaskDelay>
  
  return osOK;
 8013b8e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8013b90:	4618      	mov	r0, r3
 8013b92:	3710      	adds	r7, #16
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bd80      	pop	{r7, pc}

08013b98 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	b082      	sub	sp, #8
 8013b9c:	af00      	add	r7, sp, #0
 8013b9e:	6078      	str	r0, [r7, #4]
 8013ba0:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8013ba2:	687b      	ldr	r3, [r7, #4]
 8013ba4:	6818      	ldr	r0, [r3, #0]
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	685b      	ldr	r3, [r3, #4]
 8013baa:	2200      	movs	r2, #0
 8013bac:	4619      	mov	r1, r3
 8013bae:	f000 f9d7 	bl	8013f60 <xQueueGenericCreate>
 8013bb2:	4603      	mov	r3, r0
#endif
}
 8013bb4:	4618      	mov	r0, r3
 8013bb6:	3708      	adds	r7, #8
 8013bb8:	46bd      	mov	sp, r7
 8013bba:	bd80      	pop	{r7, pc}

08013bbc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8013bbc:	b580      	push	{r7, lr}
 8013bbe:	b086      	sub	sp, #24
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	60f8      	str	r0, [r7, #12]
 8013bc4:	60b9      	str	r1, [r7, #8]
 8013bc6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8013bc8:	2300      	movs	r3, #0
 8013bca:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8013bd0:	697b      	ldr	r3, [r7, #20]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d101      	bne.n	8013bda <osMessagePut+0x1e>
    ticks = 1;
 8013bd6:	2301      	movs	r3, #1
 8013bd8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8013bda:	f7ff ff7d 	bl	8013ad8 <inHandlerMode>
 8013bde:	4603      	mov	r3, r0
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d018      	beq.n	8013c16 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8013be4:	f107 0210 	add.w	r2, r7, #16
 8013be8:	f107 0108 	add.w	r1, r7, #8
 8013bec:	2300      	movs	r3, #0
 8013bee:	68f8      	ldr	r0, [r7, #12]
 8013bf0:	f000 fb44 	bl	801427c <xQueueGenericSendFromISR>
 8013bf4:	4603      	mov	r3, r0
 8013bf6:	2b01      	cmp	r3, #1
 8013bf8:	d001      	beq.n	8013bfe <osMessagePut+0x42>
      return osErrorOS;
 8013bfa:	23ff      	movs	r3, #255	@ 0xff
 8013bfc:	e018      	b.n	8013c30 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8013bfe:	693b      	ldr	r3, [r7, #16]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d014      	beq.n	8013c2e <osMessagePut+0x72>
 8013c04:	4b0c      	ldr	r3, [pc, #48]	@ (8013c38 <osMessagePut+0x7c>)
 8013c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013c0a:	601a      	str	r2, [r3, #0]
 8013c0c:	f3bf 8f4f 	dsb	sy
 8013c10:	f3bf 8f6f 	isb	sy
 8013c14:	e00b      	b.n	8013c2e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8013c16:	f107 0108 	add.w	r1, r7, #8
 8013c1a:	2300      	movs	r3, #0
 8013c1c:	697a      	ldr	r2, [r7, #20]
 8013c1e:	68f8      	ldr	r0, [r7, #12]
 8013c20:	f000 fa2a 	bl	8014078 <xQueueGenericSend>
 8013c24:	4603      	mov	r3, r0
 8013c26:	2b01      	cmp	r3, #1
 8013c28:	d001      	beq.n	8013c2e <osMessagePut+0x72>
      return osErrorOS;
 8013c2a:	23ff      	movs	r3, #255	@ 0xff
 8013c2c:	e000      	b.n	8013c30 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8013c2e:	2300      	movs	r3, #0
}
 8013c30:	4618      	mov	r0, r3
 8013c32:	3718      	adds	r7, #24
 8013c34:	46bd      	mov	sp, r7
 8013c36:	bd80      	pop	{r7, pc}
 8013c38:	e000ed04 	.word	0xe000ed04

08013c3c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8013c3c:	b590      	push	{r4, r7, lr}
 8013c3e:	b08b      	sub	sp, #44	@ 0x2c
 8013c40:	af00      	add	r7, sp, #0
 8013c42:	60f8      	str	r0, [r7, #12]
 8013c44:	60b9      	str	r1, [r7, #8]
 8013c46:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8013c48:	68bb      	ldr	r3, [r7, #8]
 8013c4a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8013c4c:	2300      	movs	r3, #0
 8013c4e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8013c50:	68bb      	ldr	r3, [r7, #8]
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d10a      	bne.n	8013c6c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8013c56:	2380      	movs	r3, #128	@ 0x80
 8013c58:	617b      	str	r3, [r7, #20]
    return event;
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	461c      	mov	r4, r3
 8013c5e:	f107 0314 	add.w	r3, r7, #20
 8013c62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013c66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013c6a:	e054      	b.n	8013d16 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8013c6c:	2300      	movs	r3, #0
 8013c6e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8013c70:	2300      	movs	r3, #0
 8013c72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013c7a:	d103      	bne.n	8013c84 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8013c7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8013c82:	e009      	b.n	8013c98 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d006      	beq.n	8013c98 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8013c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d101      	bne.n	8013c98 <osMessageGet+0x5c>
      ticks = 1;
 8013c94:	2301      	movs	r3, #1
 8013c96:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8013c98:	f7ff ff1e 	bl	8013ad8 <inHandlerMode>
 8013c9c:	4603      	mov	r3, r0
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d01c      	beq.n	8013cdc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8013ca2:	f107 0220 	add.w	r2, r7, #32
 8013ca6:	f107 0314 	add.w	r3, r7, #20
 8013caa:	3304      	adds	r3, #4
 8013cac:	4619      	mov	r1, r3
 8013cae:	68b8      	ldr	r0, [r7, #8]
 8013cb0:	f000 fe04 	bl	80148bc <xQueueReceiveFromISR>
 8013cb4:	4603      	mov	r3, r0
 8013cb6:	2b01      	cmp	r3, #1
 8013cb8:	d102      	bne.n	8013cc0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8013cba:	2310      	movs	r3, #16
 8013cbc:	617b      	str	r3, [r7, #20]
 8013cbe:	e001      	b.n	8013cc4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8013cc4:	6a3b      	ldr	r3, [r7, #32]
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d01d      	beq.n	8013d06 <osMessageGet+0xca>
 8013cca:	4b15      	ldr	r3, [pc, #84]	@ (8013d20 <osMessageGet+0xe4>)
 8013ccc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013cd0:	601a      	str	r2, [r3, #0]
 8013cd2:	f3bf 8f4f 	dsb	sy
 8013cd6:	f3bf 8f6f 	isb	sy
 8013cda:	e014      	b.n	8013d06 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8013cdc:	f107 0314 	add.w	r3, r7, #20
 8013ce0:	3304      	adds	r3, #4
 8013ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013ce4:	4619      	mov	r1, r3
 8013ce6:	68b8      	ldr	r0, [r7, #8]
 8013ce8:	f000 fbf6 	bl	80144d8 <xQueueReceive>
 8013cec:	4603      	mov	r3, r0
 8013cee:	2b01      	cmp	r3, #1
 8013cf0:	d102      	bne.n	8013cf8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8013cf2:	2310      	movs	r3, #16
 8013cf4:	617b      	str	r3, [r7, #20]
 8013cf6:	e006      	b.n	8013d06 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8013cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d101      	bne.n	8013d02 <osMessageGet+0xc6>
 8013cfe:	2300      	movs	r3, #0
 8013d00:	e000      	b.n	8013d04 <osMessageGet+0xc8>
 8013d02:	2340      	movs	r3, #64	@ 0x40
 8013d04:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	461c      	mov	r4, r3
 8013d0a:	f107 0314 	add.w	r3, r7, #20
 8013d0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013d12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8013d16:	68f8      	ldr	r0, [r7, #12]
 8013d18:	372c      	adds	r7, #44	@ 0x2c
 8013d1a:	46bd      	mov	sp, r7
 8013d1c:	bd90      	pop	{r4, r7, pc}
 8013d1e:	bf00      	nop
 8013d20:	e000ed04 	.word	0xe000ed04

08013d24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013d24:	b480      	push	{r7}
 8013d26:	b083      	sub	sp, #12
 8013d28:	af00      	add	r7, sp, #0
 8013d2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013d2c:	687b      	ldr	r3, [r7, #4]
 8013d2e:	f103 0208 	add.w	r2, r3, #8
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013d3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	f103 0208 	add.w	r2, r3, #8
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	f103 0208 	add.w	r2, r3, #8
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	2200      	movs	r2, #0
 8013d56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013d58:	bf00      	nop
 8013d5a:	370c      	adds	r7, #12
 8013d5c:	46bd      	mov	sp, r7
 8013d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d62:	4770      	bx	lr

08013d64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013d64:	b480      	push	{r7}
 8013d66:	b083      	sub	sp, #12
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	2200      	movs	r2, #0
 8013d70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013d72:	bf00      	nop
 8013d74:	370c      	adds	r7, #12
 8013d76:	46bd      	mov	sp, r7
 8013d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d7c:	4770      	bx	lr

08013d7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013d7e:	b480      	push	{r7}
 8013d80:	b085      	sub	sp, #20
 8013d82:	af00      	add	r7, sp, #0
 8013d84:	6078      	str	r0, [r7, #4]
 8013d86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	685b      	ldr	r3, [r3, #4]
 8013d8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013d8e:	683b      	ldr	r3, [r7, #0]
 8013d90:	68fa      	ldr	r2, [r7, #12]
 8013d92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	689a      	ldr	r2, [r3, #8]
 8013d98:	683b      	ldr	r3, [r7, #0]
 8013d9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	689b      	ldr	r3, [r3, #8]
 8013da0:	683a      	ldr	r2, [r7, #0]
 8013da2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	683a      	ldr	r2, [r7, #0]
 8013da8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013daa:	683b      	ldr	r3, [r7, #0]
 8013dac:	687a      	ldr	r2, [r7, #4]
 8013dae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	1c5a      	adds	r2, r3, #1
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	601a      	str	r2, [r3, #0]
}
 8013dba:	bf00      	nop
 8013dbc:	3714      	adds	r7, #20
 8013dbe:	46bd      	mov	sp, r7
 8013dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc4:	4770      	bx	lr

08013dc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013dc6:	b480      	push	{r7}
 8013dc8:	b085      	sub	sp, #20
 8013dca:	af00      	add	r7, sp, #0
 8013dcc:	6078      	str	r0, [r7, #4]
 8013dce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013dd0:	683b      	ldr	r3, [r7, #0]
 8013dd2:	681b      	ldr	r3, [r3, #0]
 8013dd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013dd6:	68bb      	ldr	r3, [r7, #8]
 8013dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013ddc:	d103      	bne.n	8013de6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	691b      	ldr	r3, [r3, #16]
 8013de2:	60fb      	str	r3, [r7, #12]
 8013de4:	e00c      	b.n	8013e00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	3308      	adds	r3, #8
 8013dea:	60fb      	str	r3, [r7, #12]
 8013dec:	e002      	b.n	8013df4 <vListInsert+0x2e>
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	685b      	ldr	r3, [r3, #4]
 8013df2:	60fb      	str	r3, [r7, #12]
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	685b      	ldr	r3, [r3, #4]
 8013df8:	681b      	ldr	r3, [r3, #0]
 8013dfa:	68ba      	ldr	r2, [r7, #8]
 8013dfc:	429a      	cmp	r2, r3
 8013dfe:	d2f6      	bcs.n	8013dee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	685a      	ldr	r2, [r3, #4]
 8013e04:	683b      	ldr	r3, [r7, #0]
 8013e06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013e08:	683b      	ldr	r3, [r7, #0]
 8013e0a:	685b      	ldr	r3, [r3, #4]
 8013e0c:	683a      	ldr	r2, [r7, #0]
 8013e0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	68fa      	ldr	r2, [r7, #12]
 8013e14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	683a      	ldr	r2, [r7, #0]
 8013e1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013e1c:	683b      	ldr	r3, [r7, #0]
 8013e1e:	687a      	ldr	r2, [r7, #4]
 8013e20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	1c5a      	adds	r2, r3, #1
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	601a      	str	r2, [r3, #0]
}
 8013e2c:	bf00      	nop
 8013e2e:	3714      	adds	r7, #20
 8013e30:	46bd      	mov	sp, r7
 8013e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e36:	4770      	bx	lr

08013e38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013e38:	b480      	push	{r7}
 8013e3a:	b085      	sub	sp, #20
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	691b      	ldr	r3, [r3, #16]
 8013e44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	685b      	ldr	r3, [r3, #4]
 8013e4a:	687a      	ldr	r2, [r7, #4]
 8013e4c:	6892      	ldr	r2, [r2, #8]
 8013e4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	689b      	ldr	r3, [r3, #8]
 8013e54:	687a      	ldr	r2, [r7, #4]
 8013e56:	6852      	ldr	r2, [r2, #4]
 8013e58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013e5a:	68fb      	ldr	r3, [r7, #12]
 8013e5c:	685b      	ldr	r3, [r3, #4]
 8013e5e:	687a      	ldr	r2, [r7, #4]
 8013e60:	429a      	cmp	r2, r3
 8013e62:	d103      	bne.n	8013e6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	689a      	ldr	r2, [r3, #8]
 8013e68:	68fb      	ldr	r3, [r7, #12]
 8013e6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	2200      	movs	r2, #0
 8013e70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	1e5a      	subs	r2, r3, #1
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	681b      	ldr	r3, [r3, #0]
}
 8013e80:	4618      	mov	r0, r3
 8013e82:	3714      	adds	r7, #20
 8013e84:	46bd      	mov	sp, r7
 8013e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8a:	4770      	bx	lr

08013e8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013e8c:	b580      	push	{r7, lr}
 8013e8e:	b084      	sub	sp, #16
 8013e90:	af00      	add	r7, sp, #0
 8013e92:	6078      	str	r0, [r7, #4]
 8013e94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d10b      	bne.n	8013eb8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ea4:	f383 8811 	msr	BASEPRI, r3
 8013ea8:	f3bf 8f6f 	isb	sy
 8013eac:	f3bf 8f4f 	dsb	sy
 8013eb0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013eb2:	bf00      	nop
 8013eb4:	bf00      	nop
 8013eb6:	e7fd      	b.n	8013eb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8013eb8:	f002 f9ce 	bl	8016258 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	681a      	ldr	r2, [r3, #0]
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013ec4:	68f9      	ldr	r1, [r7, #12]
 8013ec6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013ec8:	fb01 f303 	mul.w	r3, r1, r3
 8013ecc:	441a      	add	r2, r3
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	2200      	movs	r2, #0
 8013ed6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	681a      	ldr	r2, [r3, #0]
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013ee0:	68fb      	ldr	r3, [r7, #12]
 8013ee2:	681a      	ldr	r2, [r3, #0]
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013ee8:	3b01      	subs	r3, #1
 8013eea:	68f9      	ldr	r1, [r7, #12]
 8013eec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013eee:	fb01 f303 	mul.w	r3, r1, r3
 8013ef2:	441a      	add	r2, r3
 8013ef4:	68fb      	ldr	r3, [r7, #12]
 8013ef6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	22ff      	movs	r2, #255	@ 0xff
 8013efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	22ff      	movs	r2, #255	@ 0xff
 8013f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8013f08:	683b      	ldr	r3, [r7, #0]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d114      	bne.n	8013f38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	691b      	ldr	r3, [r3, #16]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d01a      	beq.n	8013f4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	3310      	adds	r3, #16
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	f001 fb6e 	bl	80155fc <xTaskRemoveFromEventList>
 8013f20:	4603      	mov	r3, r0
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d012      	beq.n	8013f4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013f26:	4b0d      	ldr	r3, [pc, #52]	@ (8013f5c <xQueueGenericReset+0xd0>)
 8013f28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f2c:	601a      	str	r2, [r3, #0]
 8013f2e:	f3bf 8f4f 	dsb	sy
 8013f32:	f3bf 8f6f 	isb	sy
 8013f36:	e009      	b.n	8013f4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	3310      	adds	r3, #16
 8013f3c:	4618      	mov	r0, r3
 8013f3e:	f7ff fef1 	bl	8013d24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013f42:	68fb      	ldr	r3, [r7, #12]
 8013f44:	3324      	adds	r3, #36	@ 0x24
 8013f46:	4618      	mov	r0, r3
 8013f48:	f7ff feec 	bl	8013d24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013f4c:	f002 f9b6 	bl	80162bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013f50:	2301      	movs	r3, #1
}
 8013f52:	4618      	mov	r0, r3
 8013f54:	3710      	adds	r7, #16
 8013f56:	46bd      	mov	sp, r7
 8013f58:	bd80      	pop	{r7, pc}
 8013f5a:	bf00      	nop
 8013f5c:	e000ed04 	.word	0xe000ed04

08013f60 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b08a      	sub	sp, #40	@ 0x28
 8013f64:	af02      	add	r7, sp, #8
 8013f66:	60f8      	str	r0, [r7, #12]
 8013f68:	60b9      	str	r1, [r7, #8]
 8013f6a:	4613      	mov	r3, r2
 8013f6c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d10b      	bne.n	8013f8c <xQueueGenericCreate+0x2c>
	__asm volatile
 8013f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f78:	f383 8811 	msr	BASEPRI, r3
 8013f7c:	f3bf 8f6f 	isb	sy
 8013f80:	f3bf 8f4f 	dsb	sy
 8013f84:	613b      	str	r3, [r7, #16]
}
 8013f86:	bf00      	nop
 8013f88:	bf00      	nop
 8013f8a:	e7fd      	b.n	8013f88 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	68ba      	ldr	r2, [r7, #8]
 8013f90:	fb02 f303 	mul.w	r3, r2, r3
 8013f94:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013f96:	69fb      	ldr	r3, [r7, #28]
 8013f98:	3350      	adds	r3, #80	@ 0x50
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	f002 fa7e 	bl	801649c <pvPortMalloc>
 8013fa0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8013fa2:	69bb      	ldr	r3, [r7, #24]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d00d      	beq.n	8013fc4 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8013fa8:	69bb      	ldr	r3, [r7, #24]
 8013faa:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013fac:	697b      	ldr	r3, [r7, #20]
 8013fae:	3350      	adds	r3, #80	@ 0x50
 8013fb0:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013fb2:	79fa      	ldrb	r2, [r7, #7]
 8013fb4:	69bb      	ldr	r3, [r7, #24]
 8013fb6:	9300      	str	r3, [sp, #0]
 8013fb8:	4613      	mov	r3, r2
 8013fba:	697a      	ldr	r2, [r7, #20]
 8013fbc:	68b9      	ldr	r1, [r7, #8]
 8013fbe:	68f8      	ldr	r0, [r7, #12]
 8013fc0:	f000 f805 	bl	8013fce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013fc4:	69bb      	ldr	r3, [r7, #24]
	}
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	3720      	adds	r7, #32
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	bd80      	pop	{r7, pc}

08013fce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013fce:	b580      	push	{r7, lr}
 8013fd0:	b084      	sub	sp, #16
 8013fd2:	af00      	add	r7, sp, #0
 8013fd4:	60f8      	str	r0, [r7, #12]
 8013fd6:	60b9      	str	r1, [r7, #8]
 8013fd8:	607a      	str	r2, [r7, #4]
 8013fda:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013fdc:	68bb      	ldr	r3, [r7, #8]
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d103      	bne.n	8013fea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013fe2:	69bb      	ldr	r3, [r7, #24]
 8013fe4:	69ba      	ldr	r2, [r7, #24]
 8013fe6:	601a      	str	r2, [r3, #0]
 8013fe8:	e002      	b.n	8013ff0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013fea:	69bb      	ldr	r3, [r7, #24]
 8013fec:	687a      	ldr	r2, [r7, #4]
 8013fee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8013ff0:	69bb      	ldr	r3, [r7, #24]
 8013ff2:	68fa      	ldr	r2, [r7, #12]
 8013ff4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013ff6:	69bb      	ldr	r3, [r7, #24]
 8013ff8:	68ba      	ldr	r2, [r7, #8]
 8013ffa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013ffc:	2101      	movs	r1, #1
 8013ffe:	69b8      	ldr	r0, [r7, #24]
 8014000:	f7ff ff44 	bl	8013e8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8014004:	69bb      	ldr	r3, [r7, #24]
 8014006:	78fa      	ldrb	r2, [r7, #3]
 8014008:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801400c:	bf00      	nop
 801400e:	3710      	adds	r7, #16
 8014010:	46bd      	mov	sp, r7
 8014012:	bd80      	pop	{r7, pc}

08014014 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8014014:	b580      	push	{r7, lr}
 8014016:	b082      	sub	sp, #8
 8014018:	af00      	add	r7, sp, #0
 801401a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	2b00      	cmp	r3, #0
 8014020:	d00e      	beq.n	8014040 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	2200      	movs	r2, #0
 8014026:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	2200      	movs	r2, #0
 801402c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	2200      	movs	r2, #0
 8014032:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8014034:	2300      	movs	r3, #0
 8014036:	2200      	movs	r2, #0
 8014038:	2100      	movs	r1, #0
 801403a:	6878      	ldr	r0, [r7, #4]
 801403c:	f000 f81c 	bl	8014078 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8014040:	bf00      	nop
 8014042:	3708      	adds	r7, #8
 8014044:	46bd      	mov	sp, r7
 8014046:	bd80      	pop	{r7, pc}

08014048 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8014048:	b580      	push	{r7, lr}
 801404a:	b086      	sub	sp, #24
 801404c:	af00      	add	r7, sp, #0
 801404e:	4603      	mov	r3, r0
 8014050:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8014052:	2301      	movs	r3, #1
 8014054:	617b      	str	r3, [r7, #20]
 8014056:	2300      	movs	r3, #0
 8014058:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801405a:	79fb      	ldrb	r3, [r7, #7]
 801405c:	461a      	mov	r2, r3
 801405e:	6939      	ldr	r1, [r7, #16]
 8014060:	6978      	ldr	r0, [r7, #20]
 8014062:	f7ff ff7d 	bl	8013f60 <xQueueGenericCreate>
 8014066:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8014068:	68f8      	ldr	r0, [r7, #12]
 801406a:	f7ff ffd3 	bl	8014014 <prvInitialiseMutex>

		return xNewQueue;
 801406e:	68fb      	ldr	r3, [r7, #12]
	}
 8014070:	4618      	mov	r0, r3
 8014072:	3718      	adds	r7, #24
 8014074:	46bd      	mov	sp, r7
 8014076:	bd80      	pop	{r7, pc}

08014078 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b08e      	sub	sp, #56	@ 0x38
 801407c:	af00      	add	r7, sp, #0
 801407e:	60f8      	str	r0, [r7, #12]
 8014080:	60b9      	str	r1, [r7, #8]
 8014082:	607a      	str	r2, [r7, #4]
 8014084:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014086:	2300      	movs	r3, #0
 8014088:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801408e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014090:	2b00      	cmp	r3, #0
 8014092:	d10b      	bne.n	80140ac <xQueueGenericSend+0x34>
	__asm volatile
 8014094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014098:	f383 8811 	msr	BASEPRI, r3
 801409c:	f3bf 8f6f 	isb	sy
 80140a0:	f3bf 8f4f 	dsb	sy
 80140a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80140a6:	bf00      	nop
 80140a8:	bf00      	nop
 80140aa:	e7fd      	b.n	80140a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80140ac:	68bb      	ldr	r3, [r7, #8]
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d103      	bne.n	80140ba <xQueueGenericSend+0x42>
 80140b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d101      	bne.n	80140be <xQueueGenericSend+0x46>
 80140ba:	2301      	movs	r3, #1
 80140bc:	e000      	b.n	80140c0 <xQueueGenericSend+0x48>
 80140be:	2300      	movs	r3, #0
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d10b      	bne.n	80140dc <xQueueGenericSend+0x64>
	__asm volatile
 80140c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140c8:	f383 8811 	msr	BASEPRI, r3
 80140cc:	f3bf 8f6f 	isb	sy
 80140d0:	f3bf 8f4f 	dsb	sy
 80140d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80140d6:	bf00      	nop
 80140d8:	bf00      	nop
 80140da:	e7fd      	b.n	80140d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	2b02      	cmp	r3, #2
 80140e0:	d103      	bne.n	80140ea <xQueueGenericSend+0x72>
 80140e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80140e6:	2b01      	cmp	r3, #1
 80140e8:	d101      	bne.n	80140ee <xQueueGenericSend+0x76>
 80140ea:	2301      	movs	r3, #1
 80140ec:	e000      	b.n	80140f0 <xQueueGenericSend+0x78>
 80140ee:	2300      	movs	r3, #0
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d10b      	bne.n	801410c <xQueueGenericSend+0x94>
	__asm volatile
 80140f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140f8:	f383 8811 	msr	BASEPRI, r3
 80140fc:	f3bf 8f6f 	isb	sy
 8014100:	f3bf 8f4f 	dsb	sy
 8014104:	623b      	str	r3, [r7, #32]
}
 8014106:	bf00      	nop
 8014108:	bf00      	nop
 801410a:	e7fd      	b.n	8014108 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801410c:	f001 fc1c 	bl	8015948 <xTaskGetSchedulerState>
 8014110:	4603      	mov	r3, r0
 8014112:	2b00      	cmp	r3, #0
 8014114:	d102      	bne.n	801411c <xQueueGenericSend+0xa4>
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	2b00      	cmp	r3, #0
 801411a:	d101      	bne.n	8014120 <xQueueGenericSend+0xa8>
 801411c:	2301      	movs	r3, #1
 801411e:	e000      	b.n	8014122 <xQueueGenericSend+0xaa>
 8014120:	2300      	movs	r3, #0
 8014122:	2b00      	cmp	r3, #0
 8014124:	d10b      	bne.n	801413e <xQueueGenericSend+0xc6>
	__asm volatile
 8014126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801412a:	f383 8811 	msr	BASEPRI, r3
 801412e:	f3bf 8f6f 	isb	sy
 8014132:	f3bf 8f4f 	dsb	sy
 8014136:	61fb      	str	r3, [r7, #28]
}
 8014138:	bf00      	nop
 801413a:	bf00      	nop
 801413c:	e7fd      	b.n	801413a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801413e:	f002 f88b 	bl	8016258 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014144:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801414a:	429a      	cmp	r2, r3
 801414c:	d302      	bcc.n	8014154 <xQueueGenericSend+0xdc>
 801414e:	683b      	ldr	r3, [r7, #0]
 8014150:	2b02      	cmp	r3, #2
 8014152:	d129      	bne.n	80141a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014154:	683a      	ldr	r2, [r7, #0]
 8014156:	68b9      	ldr	r1, [r7, #8]
 8014158:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801415a:	f000 fc49 	bl	80149f0 <prvCopyDataToQueue>
 801415e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014164:	2b00      	cmp	r3, #0
 8014166:	d010      	beq.n	801418a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801416a:	3324      	adds	r3, #36	@ 0x24
 801416c:	4618      	mov	r0, r3
 801416e:	f001 fa45 	bl	80155fc <xTaskRemoveFromEventList>
 8014172:	4603      	mov	r3, r0
 8014174:	2b00      	cmp	r3, #0
 8014176:	d013      	beq.n	80141a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014178:	4b3f      	ldr	r3, [pc, #252]	@ (8014278 <xQueueGenericSend+0x200>)
 801417a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801417e:	601a      	str	r2, [r3, #0]
 8014180:	f3bf 8f4f 	dsb	sy
 8014184:	f3bf 8f6f 	isb	sy
 8014188:	e00a      	b.n	80141a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801418a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801418c:	2b00      	cmp	r3, #0
 801418e:	d007      	beq.n	80141a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014190:	4b39      	ldr	r3, [pc, #228]	@ (8014278 <xQueueGenericSend+0x200>)
 8014192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014196:	601a      	str	r2, [r3, #0]
 8014198:	f3bf 8f4f 	dsb	sy
 801419c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80141a0:	f002 f88c 	bl	80162bc <vPortExitCritical>
				return pdPASS;
 80141a4:	2301      	movs	r3, #1
 80141a6:	e063      	b.n	8014270 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d103      	bne.n	80141b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80141ae:	f002 f885 	bl	80162bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80141b2:	2300      	movs	r3, #0
 80141b4:	e05c      	b.n	8014270 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80141b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d106      	bne.n	80141ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80141bc:	f107 0314 	add.w	r3, r7, #20
 80141c0:	4618      	mov	r0, r3
 80141c2:	f001 fa7f 	bl	80156c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80141c6:	2301      	movs	r3, #1
 80141c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80141ca:	f002 f877 	bl	80162bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80141ce:	f000 fffb 	bl	80151c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80141d2:	f002 f841 	bl	8016258 <vPortEnterCritical>
 80141d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80141dc:	b25b      	sxtb	r3, r3
 80141de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80141e2:	d103      	bne.n	80141ec <xQueueGenericSend+0x174>
 80141e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141e6:	2200      	movs	r2, #0
 80141e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80141ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80141f2:	b25b      	sxtb	r3, r3
 80141f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80141f8:	d103      	bne.n	8014202 <xQueueGenericSend+0x18a>
 80141fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141fc:	2200      	movs	r2, #0
 80141fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014202:	f002 f85b 	bl	80162bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014206:	1d3a      	adds	r2, r7, #4
 8014208:	f107 0314 	add.w	r3, r7, #20
 801420c:	4611      	mov	r1, r2
 801420e:	4618      	mov	r0, r3
 8014210:	f001 fa6e 	bl	80156f0 <xTaskCheckForTimeOut>
 8014214:	4603      	mov	r3, r0
 8014216:	2b00      	cmp	r3, #0
 8014218:	d124      	bne.n	8014264 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801421a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801421c:	f000 fce0 	bl	8014be0 <prvIsQueueFull>
 8014220:	4603      	mov	r3, r0
 8014222:	2b00      	cmp	r3, #0
 8014224:	d018      	beq.n	8014258 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014228:	3310      	adds	r3, #16
 801422a:	687a      	ldr	r2, [r7, #4]
 801422c:	4611      	mov	r1, r2
 801422e:	4618      	mov	r0, r3
 8014230:	f001 f9be 	bl	80155b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014234:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014236:	f000 fc6b 	bl	8014b10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801423a:	f000 ffd3 	bl	80151e4 <xTaskResumeAll>
 801423e:	4603      	mov	r3, r0
 8014240:	2b00      	cmp	r3, #0
 8014242:	f47f af7c 	bne.w	801413e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8014246:	4b0c      	ldr	r3, [pc, #48]	@ (8014278 <xQueueGenericSend+0x200>)
 8014248:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801424c:	601a      	str	r2, [r3, #0]
 801424e:	f3bf 8f4f 	dsb	sy
 8014252:	f3bf 8f6f 	isb	sy
 8014256:	e772      	b.n	801413e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014258:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801425a:	f000 fc59 	bl	8014b10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801425e:	f000 ffc1 	bl	80151e4 <xTaskResumeAll>
 8014262:	e76c      	b.n	801413e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014264:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014266:	f000 fc53 	bl	8014b10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801426a:	f000 ffbb 	bl	80151e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801426e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014270:	4618      	mov	r0, r3
 8014272:	3738      	adds	r7, #56	@ 0x38
 8014274:	46bd      	mov	sp, r7
 8014276:	bd80      	pop	{r7, pc}
 8014278:	e000ed04 	.word	0xe000ed04

0801427c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b090      	sub	sp, #64	@ 0x40
 8014280:	af00      	add	r7, sp, #0
 8014282:	60f8      	str	r0, [r7, #12]
 8014284:	60b9      	str	r1, [r7, #8]
 8014286:	607a      	str	r2, [r7, #4]
 8014288:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801428e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014290:	2b00      	cmp	r3, #0
 8014292:	d10b      	bne.n	80142ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8014294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014298:	f383 8811 	msr	BASEPRI, r3
 801429c:	f3bf 8f6f 	isb	sy
 80142a0:	f3bf 8f4f 	dsb	sy
 80142a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80142a6:	bf00      	nop
 80142a8:	bf00      	nop
 80142aa:	e7fd      	b.n	80142a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80142ac:	68bb      	ldr	r3, [r7, #8]
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d103      	bne.n	80142ba <xQueueGenericSendFromISR+0x3e>
 80142b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d101      	bne.n	80142be <xQueueGenericSendFromISR+0x42>
 80142ba:	2301      	movs	r3, #1
 80142bc:	e000      	b.n	80142c0 <xQueueGenericSendFromISR+0x44>
 80142be:	2300      	movs	r3, #0
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d10b      	bne.n	80142dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80142c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142c8:	f383 8811 	msr	BASEPRI, r3
 80142cc:	f3bf 8f6f 	isb	sy
 80142d0:	f3bf 8f4f 	dsb	sy
 80142d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80142d6:	bf00      	nop
 80142d8:	bf00      	nop
 80142da:	e7fd      	b.n	80142d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80142dc:	683b      	ldr	r3, [r7, #0]
 80142de:	2b02      	cmp	r3, #2
 80142e0:	d103      	bne.n	80142ea <xQueueGenericSendFromISR+0x6e>
 80142e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80142e6:	2b01      	cmp	r3, #1
 80142e8:	d101      	bne.n	80142ee <xQueueGenericSendFromISR+0x72>
 80142ea:	2301      	movs	r3, #1
 80142ec:	e000      	b.n	80142f0 <xQueueGenericSendFromISR+0x74>
 80142ee:	2300      	movs	r3, #0
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d10b      	bne.n	801430c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80142f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142f8:	f383 8811 	msr	BASEPRI, r3
 80142fc:	f3bf 8f6f 	isb	sy
 8014300:	f3bf 8f4f 	dsb	sy
 8014304:	623b      	str	r3, [r7, #32]
}
 8014306:	bf00      	nop
 8014308:	bf00      	nop
 801430a:	e7fd      	b.n	8014308 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801430c:	f002 f884 	bl	8016418 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014310:	f3ef 8211 	mrs	r2, BASEPRI
 8014314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014318:	f383 8811 	msr	BASEPRI, r3
 801431c:	f3bf 8f6f 	isb	sy
 8014320:	f3bf 8f4f 	dsb	sy
 8014324:	61fa      	str	r2, [r7, #28]
 8014326:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014328:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801432a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801432c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801432e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014334:	429a      	cmp	r2, r3
 8014336:	d302      	bcc.n	801433e <xQueueGenericSendFromISR+0xc2>
 8014338:	683b      	ldr	r3, [r7, #0]
 801433a:	2b02      	cmp	r3, #2
 801433c:	d12f      	bne.n	801439e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801433e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014340:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014344:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801434a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801434c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801434e:	683a      	ldr	r2, [r7, #0]
 8014350:	68b9      	ldr	r1, [r7, #8]
 8014352:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014354:	f000 fb4c 	bl	80149f0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014358:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 801435c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014360:	d112      	bne.n	8014388 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014366:	2b00      	cmp	r3, #0
 8014368:	d016      	beq.n	8014398 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801436a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801436c:	3324      	adds	r3, #36	@ 0x24
 801436e:	4618      	mov	r0, r3
 8014370:	f001 f944 	bl	80155fc <xTaskRemoveFromEventList>
 8014374:	4603      	mov	r3, r0
 8014376:	2b00      	cmp	r3, #0
 8014378:	d00e      	beq.n	8014398 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d00b      	beq.n	8014398 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	2201      	movs	r2, #1
 8014384:	601a      	str	r2, [r3, #0]
 8014386:	e007      	b.n	8014398 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014388:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801438c:	3301      	adds	r3, #1
 801438e:	b2db      	uxtb	r3, r3
 8014390:	b25a      	sxtb	r2, r3
 8014392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8014398:	2301      	movs	r3, #1
 801439a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 801439c:	e001      	b.n	80143a2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801439e:	2300      	movs	r3, #0
 80143a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80143a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143a4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80143a6:	697b      	ldr	r3, [r7, #20]
 80143a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80143ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80143ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80143b0:	4618      	mov	r0, r3
 80143b2:	3740      	adds	r7, #64	@ 0x40
 80143b4:	46bd      	mov	sp, r7
 80143b6:	bd80      	pop	{r7, pc}

080143b8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80143b8:	b580      	push	{r7, lr}
 80143ba:	b08e      	sub	sp, #56	@ 0x38
 80143bc:	af00      	add	r7, sp, #0
 80143be:	6078      	str	r0, [r7, #4]
 80143c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80143c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d10b      	bne.n	80143e4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80143cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143d0:	f383 8811 	msr	BASEPRI, r3
 80143d4:	f3bf 8f6f 	isb	sy
 80143d8:	f3bf 8f4f 	dsb	sy
 80143dc:	623b      	str	r3, [r7, #32]
}
 80143de:	bf00      	nop
 80143e0:	bf00      	nop
 80143e2:	e7fd      	b.n	80143e0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80143e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d00b      	beq.n	8014404 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80143ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143f0:	f383 8811 	msr	BASEPRI, r3
 80143f4:	f3bf 8f6f 	isb	sy
 80143f8:	f3bf 8f4f 	dsb	sy
 80143fc:	61fb      	str	r3, [r7, #28]
}
 80143fe:	bf00      	nop
 8014400:	bf00      	nop
 8014402:	e7fd      	b.n	8014400 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d103      	bne.n	8014414 <xQueueGiveFromISR+0x5c>
 801440c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801440e:	689b      	ldr	r3, [r3, #8]
 8014410:	2b00      	cmp	r3, #0
 8014412:	d101      	bne.n	8014418 <xQueueGiveFromISR+0x60>
 8014414:	2301      	movs	r3, #1
 8014416:	e000      	b.n	801441a <xQueueGiveFromISR+0x62>
 8014418:	2300      	movs	r3, #0
 801441a:	2b00      	cmp	r3, #0
 801441c:	d10b      	bne.n	8014436 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801441e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014422:	f383 8811 	msr	BASEPRI, r3
 8014426:	f3bf 8f6f 	isb	sy
 801442a:	f3bf 8f4f 	dsb	sy
 801442e:	61bb      	str	r3, [r7, #24]
}
 8014430:	bf00      	nop
 8014432:	bf00      	nop
 8014434:	e7fd      	b.n	8014432 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014436:	f001 ffef 	bl	8016418 <vPortValidateInterruptPriority>
	__asm volatile
 801443a:	f3ef 8211 	mrs	r2, BASEPRI
 801443e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014442:	f383 8811 	msr	BASEPRI, r3
 8014446:	f3bf 8f6f 	isb	sy
 801444a:	f3bf 8f4f 	dsb	sy
 801444e:	617a      	str	r2, [r7, #20]
 8014450:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8014452:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014454:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801445a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801445c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801445e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014462:	429a      	cmp	r2, r3
 8014464:	d22b      	bcs.n	80144be <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014468:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801446c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014472:	1c5a      	adds	r2, r3, #1
 8014474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014476:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014478:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801447c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014480:	d112      	bne.n	80144a8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014486:	2b00      	cmp	r3, #0
 8014488:	d016      	beq.n	80144b8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801448a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801448c:	3324      	adds	r3, #36	@ 0x24
 801448e:	4618      	mov	r0, r3
 8014490:	f001 f8b4 	bl	80155fc <xTaskRemoveFromEventList>
 8014494:	4603      	mov	r3, r0
 8014496:	2b00      	cmp	r3, #0
 8014498:	d00e      	beq.n	80144b8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801449a:	683b      	ldr	r3, [r7, #0]
 801449c:	2b00      	cmp	r3, #0
 801449e:	d00b      	beq.n	80144b8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80144a0:	683b      	ldr	r3, [r7, #0]
 80144a2:	2201      	movs	r2, #1
 80144a4:	601a      	str	r2, [r3, #0]
 80144a6:	e007      	b.n	80144b8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80144a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80144ac:	3301      	adds	r3, #1
 80144ae:	b2db      	uxtb	r3, r3
 80144b0:	b25a      	sxtb	r2, r3
 80144b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80144b8:	2301      	movs	r3, #1
 80144ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80144bc:	e001      	b.n	80144c2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80144be:	2300      	movs	r3, #0
 80144c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80144c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144c4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	f383 8811 	msr	BASEPRI, r3
}
 80144cc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80144ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80144d0:	4618      	mov	r0, r3
 80144d2:	3738      	adds	r7, #56	@ 0x38
 80144d4:	46bd      	mov	sp, r7
 80144d6:	bd80      	pop	{r7, pc}

080144d8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80144d8:	b580      	push	{r7, lr}
 80144da:	b08c      	sub	sp, #48	@ 0x30
 80144dc:	af00      	add	r7, sp, #0
 80144de:	60f8      	str	r0, [r7, #12]
 80144e0:	60b9      	str	r1, [r7, #8]
 80144e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80144e4:	2300      	movs	r3, #0
 80144e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80144e8:	68fb      	ldr	r3, [r7, #12]
 80144ea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80144ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d10b      	bne.n	801450a <xQueueReceive+0x32>
	__asm volatile
 80144f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144f6:	f383 8811 	msr	BASEPRI, r3
 80144fa:	f3bf 8f6f 	isb	sy
 80144fe:	f3bf 8f4f 	dsb	sy
 8014502:	623b      	str	r3, [r7, #32]
}
 8014504:	bf00      	nop
 8014506:	bf00      	nop
 8014508:	e7fd      	b.n	8014506 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801450a:	68bb      	ldr	r3, [r7, #8]
 801450c:	2b00      	cmp	r3, #0
 801450e:	d103      	bne.n	8014518 <xQueueReceive+0x40>
 8014510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014514:	2b00      	cmp	r3, #0
 8014516:	d101      	bne.n	801451c <xQueueReceive+0x44>
 8014518:	2301      	movs	r3, #1
 801451a:	e000      	b.n	801451e <xQueueReceive+0x46>
 801451c:	2300      	movs	r3, #0
 801451e:	2b00      	cmp	r3, #0
 8014520:	d10b      	bne.n	801453a <xQueueReceive+0x62>
	__asm volatile
 8014522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014526:	f383 8811 	msr	BASEPRI, r3
 801452a:	f3bf 8f6f 	isb	sy
 801452e:	f3bf 8f4f 	dsb	sy
 8014532:	61fb      	str	r3, [r7, #28]
}
 8014534:	bf00      	nop
 8014536:	bf00      	nop
 8014538:	e7fd      	b.n	8014536 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801453a:	f001 fa05 	bl	8015948 <xTaskGetSchedulerState>
 801453e:	4603      	mov	r3, r0
 8014540:	2b00      	cmp	r3, #0
 8014542:	d102      	bne.n	801454a <xQueueReceive+0x72>
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	2b00      	cmp	r3, #0
 8014548:	d101      	bne.n	801454e <xQueueReceive+0x76>
 801454a:	2301      	movs	r3, #1
 801454c:	e000      	b.n	8014550 <xQueueReceive+0x78>
 801454e:	2300      	movs	r3, #0
 8014550:	2b00      	cmp	r3, #0
 8014552:	d10b      	bne.n	801456c <xQueueReceive+0x94>
	__asm volatile
 8014554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014558:	f383 8811 	msr	BASEPRI, r3
 801455c:	f3bf 8f6f 	isb	sy
 8014560:	f3bf 8f4f 	dsb	sy
 8014564:	61bb      	str	r3, [r7, #24]
}
 8014566:	bf00      	nop
 8014568:	bf00      	nop
 801456a:	e7fd      	b.n	8014568 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801456c:	f001 fe74 	bl	8016258 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014574:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014578:	2b00      	cmp	r3, #0
 801457a:	d01f      	beq.n	80145bc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801457c:	68b9      	ldr	r1, [r7, #8]
 801457e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014580:	f000 faa0 	bl	8014ac4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014586:	1e5a      	subs	r2, r3, #1
 8014588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801458a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801458c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801458e:	691b      	ldr	r3, [r3, #16]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d00f      	beq.n	80145b4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014596:	3310      	adds	r3, #16
 8014598:	4618      	mov	r0, r3
 801459a:	f001 f82f 	bl	80155fc <xTaskRemoveFromEventList>
 801459e:	4603      	mov	r3, r0
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d007      	beq.n	80145b4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80145a4:	4b3c      	ldr	r3, [pc, #240]	@ (8014698 <xQueueReceive+0x1c0>)
 80145a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80145aa:	601a      	str	r2, [r3, #0]
 80145ac:	f3bf 8f4f 	dsb	sy
 80145b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80145b4:	f001 fe82 	bl	80162bc <vPortExitCritical>
				return pdPASS;
 80145b8:	2301      	movs	r3, #1
 80145ba:	e069      	b.n	8014690 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d103      	bne.n	80145ca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80145c2:	f001 fe7b 	bl	80162bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80145c6:	2300      	movs	r3, #0
 80145c8:	e062      	b.n	8014690 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80145ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d106      	bne.n	80145de <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80145d0:	f107 0310 	add.w	r3, r7, #16
 80145d4:	4618      	mov	r0, r3
 80145d6:	f001 f875 	bl	80156c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80145da:	2301      	movs	r3, #1
 80145dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80145de:	f001 fe6d 	bl	80162bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80145e2:	f000 fdf1 	bl	80151c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80145e6:	f001 fe37 	bl	8016258 <vPortEnterCritical>
 80145ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80145f0:	b25b      	sxtb	r3, r3
 80145f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80145f6:	d103      	bne.n	8014600 <xQueueReceive+0x128>
 80145f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145fa:	2200      	movs	r2, #0
 80145fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014602:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014606:	b25b      	sxtb	r3, r3
 8014608:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801460c:	d103      	bne.n	8014616 <xQueueReceive+0x13e>
 801460e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014610:	2200      	movs	r2, #0
 8014612:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014616:	f001 fe51 	bl	80162bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801461a:	1d3a      	adds	r2, r7, #4
 801461c:	f107 0310 	add.w	r3, r7, #16
 8014620:	4611      	mov	r1, r2
 8014622:	4618      	mov	r0, r3
 8014624:	f001 f864 	bl	80156f0 <xTaskCheckForTimeOut>
 8014628:	4603      	mov	r3, r0
 801462a:	2b00      	cmp	r3, #0
 801462c:	d123      	bne.n	8014676 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801462e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014630:	f000 fac0 	bl	8014bb4 <prvIsQueueEmpty>
 8014634:	4603      	mov	r3, r0
 8014636:	2b00      	cmp	r3, #0
 8014638:	d017      	beq.n	801466a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801463a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801463c:	3324      	adds	r3, #36	@ 0x24
 801463e:	687a      	ldr	r2, [r7, #4]
 8014640:	4611      	mov	r1, r2
 8014642:	4618      	mov	r0, r3
 8014644:	f000 ffb4 	bl	80155b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014648:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801464a:	f000 fa61 	bl	8014b10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801464e:	f000 fdc9 	bl	80151e4 <xTaskResumeAll>
 8014652:	4603      	mov	r3, r0
 8014654:	2b00      	cmp	r3, #0
 8014656:	d189      	bne.n	801456c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8014658:	4b0f      	ldr	r3, [pc, #60]	@ (8014698 <xQueueReceive+0x1c0>)
 801465a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801465e:	601a      	str	r2, [r3, #0]
 8014660:	f3bf 8f4f 	dsb	sy
 8014664:	f3bf 8f6f 	isb	sy
 8014668:	e780      	b.n	801456c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801466a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801466c:	f000 fa50 	bl	8014b10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014670:	f000 fdb8 	bl	80151e4 <xTaskResumeAll>
 8014674:	e77a      	b.n	801456c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8014676:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014678:	f000 fa4a 	bl	8014b10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801467c:	f000 fdb2 	bl	80151e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014680:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014682:	f000 fa97 	bl	8014bb4 <prvIsQueueEmpty>
 8014686:	4603      	mov	r3, r0
 8014688:	2b00      	cmp	r3, #0
 801468a:	f43f af6f 	beq.w	801456c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801468e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8014690:	4618      	mov	r0, r3
 8014692:	3730      	adds	r7, #48	@ 0x30
 8014694:	46bd      	mov	sp, r7
 8014696:	bd80      	pop	{r7, pc}
 8014698:	e000ed04 	.word	0xe000ed04

0801469c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801469c:	b580      	push	{r7, lr}
 801469e:	b08e      	sub	sp, #56	@ 0x38
 80146a0:	af00      	add	r7, sp, #0
 80146a2:	6078      	str	r0, [r7, #4]
 80146a4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80146a6:	2300      	movs	r3, #0
 80146a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80146ae:	2300      	movs	r3, #0
 80146b0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80146b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d10b      	bne.n	80146d0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80146b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146bc:	f383 8811 	msr	BASEPRI, r3
 80146c0:	f3bf 8f6f 	isb	sy
 80146c4:	f3bf 8f4f 	dsb	sy
 80146c8:	623b      	str	r3, [r7, #32]
}
 80146ca:	bf00      	nop
 80146cc:	bf00      	nop
 80146ce:	e7fd      	b.n	80146cc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80146d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	d00b      	beq.n	80146f0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80146d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146dc:	f383 8811 	msr	BASEPRI, r3
 80146e0:	f3bf 8f6f 	isb	sy
 80146e4:	f3bf 8f4f 	dsb	sy
 80146e8:	61fb      	str	r3, [r7, #28]
}
 80146ea:	bf00      	nop
 80146ec:	bf00      	nop
 80146ee:	e7fd      	b.n	80146ec <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80146f0:	f001 f92a 	bl	8015948 <xTaskGetSchedulerState>
 80146f4:	4603      	mov	r3, r0
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d102      	bne.n	8014700 <xQueueSemaphoreTake+0x64>
 80146fa:	683b      	ldr	r3, [r7, #0]
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d101      	bne.n	8014704 <xQueueSemaphoreTake+0x68>
 8014700:	2301      	movs	r3, #1
 8014702:	e000      	b.n	8014706 <xQueueSemaphoreTake+0x6a>
 8014704:	2300      	movs	r3, #0
 8014706:	2b00      	cmp	r3, #0
 8014708:	d10b      	bne.n	8014722 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801470a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801470e:	f383 8811 	msr	BASEPRI, r3
 8014712:	f3bf 8f6f 	isb	sy
 8014716:	f3bf 8f4f 	dsb	sy
 801471a:	61bb      	str	r3, [r7, #24]
}
 801471c:	bf00      	nop
 801471e:	bf00      	nop
 8014720:	e7fd      	b.n	801471e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014722:	f001 fd99 	bl	8016258 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8014726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801472a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801472c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801472e:	2b00      	cmp	r3, #0
 8014730:	d024      	beq.n	801477c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8014732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014734:	1e5a      	subs	r2, r3, #1
 8014736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014738:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801473a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	2b00      	cmp	r3, #0
 8014740:	d104      	bne.n	801474c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8014742:	f001 faad 	bl	8015ca0 <pvTaskIncrementMutexHeldCount>
 8014746:	4602      	mov	r2, r0
 8014748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801474a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801474c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801474e:	691b      	ldr	r3, [r3, #16]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d00f      	beq.n	8014774 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014756:	3310      	adds	r3, #16
 8014758:	4618      	mov	r0, r3
 801475a:	f000 ff4f 	bl	80155fc <xTaskRemoveFromEventList>
 801475e:	4603      	mov	r3, r0
 8014760:	2b00      	cmp	r3, #0
 8014762:	d007      	beq.n	8014774 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014764:	4b54      	ldr	r3, [pc, #336]	@ (80148b8 <xQueueSemaphoreTake+0x21c>)
 8014766:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801476a:	601a      	str	r2, [r3, #0]
 801476c:	f3bf 8f4f 	dsb	sy
 8014770:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014774:	f001 fda2 	bl	80162bc <vPortExitCritical>
				return pdPASS;
 8014778:	2301      	movs	r3, #1
 801477a:	e098      	b.n	80148ae <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801477c:	683b      	ldr	r3, [r7, #0]
 801477e:	2b00      	cmp	r3, #0
 8014780:	d112      	bne.n	80147a8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8014782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014784:	2b00      	cmp	r3, #0
 8014786:	d00b      	beq.n	80147a0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8014788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801478c:	f383 8811 	msr	BASEPRI, r3
 8014790:	f3bf 8f6f 	isb	sy
 8014794:	f3bf 8f4f 	dsb	sy
 8014798:	617b      	str	r3, [r7, #20]
}
 801479a:	bf00      	nop
 801479c:	bf00      	nop
 801479e:	e7fd      	b.n	801479c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80147a0:	f001 fd8c 	bl	80162bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80147a4:	2300      	movs	r3, #0
 80147a6:	e082      	b.n	80148ae <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80147a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d106      	bne.n	80147bc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80147ae:	f107 030c 	add.w	r3, r7, #12
 80147b2:	4618      	mov	r0, r3
 80147b4:	f000 ff86 	bl	80156c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80147b8:	2301      	movs	r3, #1
 80147ba:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80147bc:	f001 fd7e 	bl	80162bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80147c0:	f000 fd02 	bl	80151c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80147c4:	f001 fd48 	bl	8016258 <vPortEnterCritical>
 80147c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80147ce:	b25b      	sxtb	r3, r3
 80147d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80147d4:	d103      	bne.n	80147de <xQueueSemaphoreTake+0x142>
 80147d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147d8:	2200      	movs	r2, #0
 80147da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80147de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80147e4:	b25b      	sxtb	r3, r3
 80147e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80147ea:	d103      	bne.n	80147f4 <xQueueSemaphoreTake+0x158>
 80147ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ee:	2200      	movs	r2, #0
 80147f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80147f4:	f001 fd62 	bl	80162bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80147f8:	463a      	mov	r2, r7
 80147fa:	f107 030c 	add.w	r3, r7, #12
 80147fe:	4611      	mov	r1, r2
 8014800:	4618      	mov	r0, r3
 8014802:	f000 ff75 	bl	80156f0 <xTaskCheckForTimeOut>
 8014806:	4603      	mov	r3, r0
 8014808:	2b00      	cmp	r3, #0
 801480a:	d132      	bne.n	8014872 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801480c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801480e:	f000 f9d1 	bl	8014bb4 <prvIsQueueEmpty>
 8014812:	4603      	mov	r3, r0
 8014814:	2b00      	cmp	r3, #0
 8014816:	d026      	beq.n	8014866 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801481a:	681b      	ldr	r3, [r3, #0]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d109      	bne.n	8014834 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8014820:	f001 fd1a 	bl	8016258 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014826:	689b      	ldr	r3, [r3, #8]
 8014828:	4618      	mov	r0, r3
 801482a:	f001 f8ab 	bl	8015984 <xTaskPriorityInherit>
 801482e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8014830:	f001 fd44 	bl	80162bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014836:	3324      	adds	r3, #36	@ 0x24
 8014838:	683a      	ldr	r2, [r7, #0]
 801483a:	4611      	mov	r1, r2
 801483c:	4618      	mov	r0, r3
 801483e:	f000 feb7 	bl	80155b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014842:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014844:	f000 f964 	bl	8014b10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014848:	f000 fccc 	bl	80151e4 <xTaskResumeAll>
 801484c:	4603      	mov	r3, r0
 801484e:	2b00      	cmp	r3, #0
 8014850:	f47f af67 	bne.w	8014722 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8014854:	4b18      	ldr	r3, [pc, #96]	@ (80148b8 <xQueueSemaphoreTake+0x21c>)
 8014856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801485a:	601a      	str	r2, [r3, #0]
 801485c:	f3bf 8f4f 	dsb	sy
 8014860:	f3bf 8f6f 	isb	sy
 8014864:	e75d      	b.n	8014722 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8014866:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014868:	f000 f952 	bl	8014b10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801486c:	f000 fcba 	bl	80151e4 <xTaskResumeAll>
 8014870:	e757      	b.n	8014722 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8014872:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014874:	f000 f94c 	bl	8014b10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014878:	f000 fcb4 	bl	80151e4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801487c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801487e:	f000 f999 	bl	8014bb4 <prvIsQueueEmpty>
 8014882:	4603      	mov	r3, r0
 8014884:	2b00      	cmp	r3, #0
 8014886:	f43f af4c 	beq.w	8014722 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801488a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801488c:	2b00      	cmp	r3, #0
 801488e:	d00d      	beq.n	80148ac <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8014890:	f001 fce2 	bl	8016258 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8014894:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014896:	f000 f893 	bl	80149c0 <prvGetDisinheritPriorityAfterTimeout>
 801489a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801489c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801489e:	689b      	ldr	r3, [r3, #8]
 80148a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80148a2:	4618      	mov	r0, r3
 80148a4:	f001 f96c 	bl	8015b80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80148a8:	f001 fd08 	bl	80162bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80148ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80148ae:	4618      	mov	r0, r3
 80148b0:	3738      	adds	r7, #56	@ 0x38
 80148b2:	46bd      	mov	sp, r7
 80148b4:	bd80      	pop	{r7, pc}
 80148b6:	bf00      	nop
 80148b8:	e000ed04 	.word	0xe000ed04

080148bc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80148bc:	b580      	push	{r7, lr}
 80148be:	b08e      	sub	sp, #56	@ 0x38
 80148c0:	af00      	add	r7, sp, #0
 80148c2:	60f8      	str	r0, [r7, #12]
 80148c4:	60b9      	str	r1, [r7, #8]
 80148c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80148cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d10b      	bne.n	80148ea <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80148d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148d6:	f383 8811 	msr	BASEPRI, r3
 80148da:	f3bf 8f6f 	isb	sy
 80148de:	f3bf 8f4f 	dsb	sy
 80148e2:	623b      	str	r3, [r7, #32]
}
 80148e4:	bf00      	nop
 80148e6:	bf00      	nop
 80148e8:	e7fd      	b.n	80148e6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80148ea:	68bb      	ldr	r3, [r7, #8]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d103      	bne.n	80148f8 <xQueueReceiveFromISR+0x3c>
 80148f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d101      	bne.n	80148fc <xQueueReceiveFromISR+0x40>
 80148f8:	2301      	movs	r3, #1
 80148fa:	e000      	b.n	80148fe <xQueueReceiveFromISR+0x42>
 80148fc:	2300      	movs	r3, #0
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d10b      	bne.n	801491a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8014902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014906:	f383 8811 	msr	BASEPRI, r3
 801490a:	f3bf 8f6f 	isb	sy
 801490e:	f3bf 8f4f 	dsb	sy
 8014912:	61fb      	str	r3, [r7, #28]
}
 8014914:	bf00      	nop
 8014916:	bf00      	nop
 8014918:	e7fd      	b.n	8014916 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801491a:	f001 fd7d 	bl	8016418 <vPortValidateInterruptPriority>
	__asm volatile
 801491e:	f3ef 8211 	mrs	r2, BASEPRI
 8014922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014926:	f383 8811 	msr	BASEPRI, r3
 801492a:	f3bf 8f6f 	isb	sy
 801492e:	f3bf 8f4f 	dsb	sy
 8014932:	61ba      	str	r2, [r7, #24]
 8014934:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8014936:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014938:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801493a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801493c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801493e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014942:	2b00      	cmp	r3, #0
 8014944:	d02f      	beq.n	80149a6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8014946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014948:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801494c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014950:	68b9      	ldr	r1, [r7, #8]
 8014952:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014954:	f000 f8b6 	bl	8014ac4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801495a:	1e5a      	subs	r2, r3, #1
 801495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801495e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8014960:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8014964:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014968:	d112      	bne.n	8014990 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801496a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801496c:	691b      	ldr	r3, [r3, #16]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d016      	beq.n	80149a0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014974:	3310      	adds	r3, #16
 8014976:	4618      	mov	r0, r3
 8014978:	f000 fe40 	bl	80155fc <xTaskRemoveFromEventList>
 801497c:	4603      	mov	r3, r0
 801497e:	2b00      	cmp	r3, #0
 8014980:	d00e      	beq.n	80149a0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	2b00      	cmp	r3, #0
 8014986:	d00b      	beq.n	80149a0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	2201      	movs	r2, #1
 801498c:	601a      	str	r2, [r3, #0]
 801498e:	e007      	b.n	80149a0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8014990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014994:	3301      	adds	r3, #1
 8014996:	b2db      	uxtb	r3, r3
 8014998:	b25a      	sxtb	r2, r3
 801499a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801499c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80149a0:	2301      	movs	r3, #1
 80149a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80149a4:	e001      	b.n	80149aa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80149a6:	2300      	movs	r3, #0
 80149a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80149aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 80149ae:	693b      	ldr	r3, [r7, #16]
 80149b0:	f383 8811 	msr	BASEPRI, r3
}
 80149b4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80149b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80149b8:	4618      	mov	r0, r3
 80149ba:	3738      	adds	r7, #56	@ 0x38
 80149bc:	46bd      	mov	sp, r7
 80149be:	bd80      	pop	{r7, pc}

080149c0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80149c0:	b480      	push	{r7}
 80149c2:	b085      	sub	sp, #20
 80149c4:	af00      	add	r7, sp, #0
 80149c6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d006      	beq.n	80149de <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	f1c3 0307 	rsb	r3, r3, #7
 80149da:	60fb      	str	r3, [r7, #12]
 80149dc:	e001      	b.n	80149e2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80149de:	2300      	movs	r3, #0
 80149e0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80149e2:	68fb      	ldr	r3, [r7, #12]
	}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3714      	adds	r7, #20
 80149e8:	46bd      	mov	sp, r7
 80149ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ee:	4770      	bx	lr

080149f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	b086      	sub	sp, #24
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	60f8      	str	r0, [r7, #12]
 80149f8:	60b9      	str	r1, [r7, #8]
 80149fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80149fc:	2300      	movs	r3, #0
 80149fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014a00:	68fb      	ldr	r3, [r7, #12]
 8014a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d10d      	bne.n	8014a2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014a0e:	68fb      	ldr	r3, [r7, #12]
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d14d      	bne.n	8014ab2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014a16:	68fb      	ldr	r3, [r7, #12]
 8014a18:	689b      	ldr	r3, [r3, #8]
 8014a1a:	4618      	mov	r0, r3
 8014a1c:	f001 f828 	bl	8015a70 <xTaskPriorityDisinherit>
 8014a20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	2200      	movs	r2, #0
 8014a26:	609a      	str	r2, [r3, #8]
 8014a28:	e043      	b.n	8014ab2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d119      	bne.n	8014a64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	6858      	ldr	r0, [r3, #4]
 8014a34:	68fb      	ldr	r3, [r7, #12]
 8014a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a38:	461a      	mov	r2, r3
 8014a3a:	68b9      	ldr	r1, [r7, #8]
 8014a3c:	f005 fbea 	bl	801a214 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	685a      	ldr	r2, [r3, #4]
 8014a44:	68fb      	ldr	r3, [r7, #12]
 8014a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a48:	441a      	add	r2, r3
 8014a4a:	68fb      	ldr	r3, [r7, #12]
 8014a4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	685a      	ldr	r2, [r3, #4]
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	689b      	ldr	r3, [r3, #8]
 8014a56:	429a      	cmp	r2, r3
 8014a58:	d32b      	bcc.n	8014ab2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014a5a:	68fb      	ldr	r3, [r7, #12]
 8014a5c:	681a      	ldr	r2, [r3, #0]
 8014a5e:	68fb      	ldr	r3, [r7, #12]
 8014a60:	605a      	str	r2, [r3, #4]
 8014a62:	e026      	b.n	8014ab2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8014a64:	68fb      	ldr	r3, [r7, #12]
 8014a66:	68d8      	ldr	r0, [r3, #12]
 8014a68:	68fb      	ldr	r3, [r7, #12]
 8014a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	68b9      	ldr	r1, [r7, #8]
 8014a70:	f005 fbd0 	bl	801a214 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	68da      	ldr	r2, [r3, #12]
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a7c:	425b      	negs	r3, r3
 8014a7e:	441a      	add	r2, r3
 8014a80:	68fb      	ldr	r3, [r7, #12]
 8014a82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	68da      	ldr	r2, [r3, #12]
 8014a88:	68fb      	ldr	r3, [r7, #12]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	429a      	cmp	r2, r3
 8014a8e:	d207      	bcs.n	8014aa0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8014a90:	68fb      	ldr	r3, [r7, #12]
 8014a92:	689a      	ldr	r2, [r3, #8]
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a98:	425b      	negs	r3, r3
 8014a9a:	441a      	add	r2, r3
 8014a9c:	68fb      	ldr	r3, [r7, #12]
 8014a9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	2b02      	cmp	r3, #2
 8014aa4:	d105      	bne.n	8014ab2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014aa6:	693b      	ldr	r3, [r7, #16]
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d002      	beq.n	8014ab2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8014aac:	693b      	ldr	r3, [r7, #16]
 8014aae:	3b01      	subs	r3, #1
 8014ab0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014ab2:	693b      	ldr	r3, [r7, #16]
 8014ab4:	1c5a      	adds	r2, r3, #1
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8014aba:	697b      	ldr	r3, [r7, #20]
}
 8014abc:	4618      	mov	r0, r3
 8014abe:	3718      	adds	r7, #24
 8014ac0:	46bd      	mov	sp, r7
 8014ac2:	bd80      	pop	{r7, pc}

08014ac4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8014ac4:	b580      	push	{r7, lr}
 8014ac6:	b082      	sub	sp, #8
 8014ac8:	af00      	add	r7, sp, #0
 8014aca:	6078      	str	r0, [r7, #4]
 8014acc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d018      	beq.n	8014b08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	68da      	ldr	r2, [r3, #12]
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014ade:	441a      	add	r2, r3
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	68da      	ldr	r2, [r3, #12]
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	689b      	ldr	r3, [r3, #8]
 8014aec:	429a      	cmp	r2, r3
 8014aee:	d303      	bcc.n	8014af8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	681a      	ldr	r2, [r3, #0]
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	68d9      	ldr	r1, [r3, #12]
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014b00:	461a      	mov	r2, r3
 8014b02:	6838      	ldr	r0, [r7, #0]
 8014b04:	f005 fb86 	bl	801a214 <memcpy>
	}
}
 8014b08:	bf00      	nop
 8014b0a:	3708      	adds	r7, #8
 8014b0c:	46bd      	mov	sp, r7
 8014b0e:	bd80      	pop	{r7, pc}

08014b10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b084      	sub	sp, #16
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014b18:	f001 fb9e 	bl	8016258 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014b22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014b24:	e011      	b.n	8014b4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d012      	beq.n	8014b54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	3324      	adds	r3, #36	@ 0x24
 8014b32:	4618      	mov	r0, r3
 8014b34:	f000 fd62 	bl	80155fc <xTaskRemoveFromEventList>
 8014b38:	4603      	mov	r3, r0
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d001      	beq.n	8014b42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014b3e:	f000 fe3b 	bl	80157b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014b42:	7bfb      	ldrb	r3, [r7, #15]
 8014b44:	3b01      	subs	r3, #1
 8014b46:	b2db      	uxtb	r3, r3
 8014b48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	dce9      	bgt.n	8014b26 <prvUnlockQueue+0x16>
 8014b52:	e000      	b.n	8014b56 <prvUnlockQueue+0x46>
					break;
 8014b54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	22ff      	movs	r2, #255	@ 0xff
 8014b5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8014b5e:	f001 fbad 	bl	80162bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014b62:	f001 fb79 	bl	8016258 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014b6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014b6e:	e011      	b.n	8014b94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	691b      	ldr	r3, [r3, #16]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d012      	beq.n	8014b9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	3310      	adds	r3, #16
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	f000 fd3d 	bl	80155fc <xTaskRemoveFromEventList>
 8014b82:	4603      	mov	r3, r0
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d001      	beq.n	8014b8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8014b88:	f000 fe16 	bl	80157b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8014b8c:	7bbb      	ldrb	r3, [r7, #14]
 8014b8e:	3b01      	subs	r3, #1
 8014b90:	b2db      	uxtb	r3, r3
 8014b92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014b94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	dce9      	bgt.n	8014b70 <prvUnlockQueue+0x60>
 8014b9c:	e000      	b.n	8014ba0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014b9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	22ff      	movs	r2, #255	@ 0xff
 8014ba4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8014ba8:	f001 fb88 	bl	80162bc <vPortExitCritical>
}
 8014bac:	bf00      	nop
 8014bae:	3710      	adds	r7, #16
 8014bb0:	46bd      	mov	sp, r7
 8014bb2:	bd80      	pop	{r7, pc}

08014bb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014bb4:	b580      	push	{r7, lr}
 8014bb6:	b084      	sub	sp, #16
 8014bb8:	af00      	add	r7, sp, #0
 8014bba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014bbc:	f001 fb4c 	bl	8016258 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d102      	bne.n	8014bce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014bc8:	2301      	movs	r3, #1
 8014bca:	60fb      	str	r3, [r7, #12]
 8014bcc:	e001      	b.n	8014bd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014bce:	2300      	movs	r3, #0
 8014bd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014bd2:	f001 fb73 	bl	80162bc <vPortExitCritical>

	return xReturn;
 8014bd6:	68fb      	ldr	r3, [r7, #12]
}
 8014bd8:	4618      	mov	r0, r3
 8014bda:	3710      	adds	r7, #16
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	bd80      	pop	{r7, pc}

08014be0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014be0:	b580      	push	{r7, lr}
 8014be2:	b084      	sub	sp, #16
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014be8:	f001 fb36 	bl	8016258 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bf4:	429a      	cmp	r2, r3
 8014bf6:	d102      	bne.n	8014bfe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014bf8:	2301      	movs	r3, #1
 8014bfa:	60fb      	str	r3, [r7, #12]
 8014bfc:	e001      	b.n	8014c02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014bfe:	2300      	movs	r3, #0
 8014c00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014c02:	f001 fb5b 	bl	80162bc <vPortExitCritical>

	return xReturn;
 8014c06:	68fb      	ldr	r3, [r7, #12]
}
 8014c08:	4618      	mov	r0, r3
 8014c0a:	3710      	adds	r7, #16
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	bd80      	pop	{r7, pc}

08014c10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014c10:	b580      	push	{r7, lr}
 8014c12:	b08c      	sub	sp, #48	@ 0x30
 8014c14:	af04      	add	r7, sp, #16
 8014c16:	60f8      	str	r0, [r7, #12]
 8014c18:	60b9      	str	r1, [r7, #8]
 8014c1a:	603b      	str	r3, [r7, #0]
 8014c1c:	4613      	mov	r3, r2
 8014c1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014c20:	88fb      	ldrh	r3, [r7, #6]
 8014c22:	009b      	lsls	r3, r3, #2
 8014c24:	4618      	mov	r0, r3
 8014c26:	f001 fc39 	bl	801649c <pvPortMalloc>
 8014c2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014c2c:	697b      	ldr	r3, [r7, #20]
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d00e      	beq.n	8014c50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014c32:	20ac      	movs	r0, #172	@ 0xac
 8014c34:	f001 fc32 	bl	801649c <pvPortMalloc>
 8014c38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014c3a:	69fb      	ldr	r3, [r7, #28]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d003      	beq.n	8014c48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014c40:	69fb      	ldr	r3, [r7, #28]
 8014c42:	697a      	ldr	r2, [r7, #20]
 8014c44:	631a      	str	r2, [r3, #48]	@ 0x30
 8014c46:	e005      	b.n	8014c54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014c48:	6978      	ldr	r0, [r7, #20]
 8014c4a:	f001 fcf5 	bl	8016638 <vPortFree>
 8014c4e:	e001      	b.n	8014c54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014c50:	2300      	movs	r3, #0
 8014c52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014c54:	69fb      	ldr	r3, [r7, #28]
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d013      	beq.n	8014c82 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014c5a:	88fa      	ldrh	r2, [r7, #6]
 8014c5c:	2300      	movs	r3, #0
 8014c5e:	9303      	str	r3, [sp, #12]
 8014c60:	69fb      	ldr	r3, [r7, #28]
 8014c62:	9302      	str	r3, [sp, #8]
 8014c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c66:	9301      	str	r3, [sp, #4]
 8014c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c6a:	9300      	str	r3, [sp, #0]
 8014c6c:	683b      	ldr	r3, [r7, #0]
 8014c6e:	68b9      	ldr	r1, [r7, #8]
 8014c70:	68f8      	ldr	r0, [r7, #12]
 8014c72:	f000 f80f 	bl	8014c94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014c76:	69f8      	ldr	r0, [r7, #28]
 8014c78:	f000 f8b6 	bl	8014de8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014c7c:	2301      	movs	r3, #1
 8014c7e:	61bb      	str	r3, [r7, #24]
 8014c80:	e002      	b.n	8014c88 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014c82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014c86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014c88:	69bb      	ldr	r3, [r7, #24]
	}
 8014c8a:	4618      	mov	r0, r3
 8014c8c:	3720      	adds	r7, #32
 8014c8e:	46bd      	mov	sp, r7
 8014c90:	bd80      	pop	{r7, pc}
	...

08014c94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014c94:	b580      	push	{r7, lr}
 8014c96:	b088      	sub	sp, #32
 8014c98:	af00      	add	r7, sp, #0
 8014c9a:	60f8      	str	r0, [r7, #12]
 8014c9c:	60b9      	str	r1, [r7, #8]
 8014c9e:	607a      	str	r2, [r7, #4]
 8014ca0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ca4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	009b      	lsls	r3, r3, #2
 8014caa:	461a      	mov	r2, r3
 8014cac:	21a5      	movs	r1, #165	@ 0xa5
 8014cae:	f005 fa0f 	bl	801a0d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014cb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8014cbc:	3b01      	subs	r3, #1
 8014cbe:	009b      	lsls	r3, r3, #2
 8014cc0:	4413      	add	r3, r2
 8014cc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014cc4:	69bb      	ldr	r3, [r7, #24]
 8014cc6:	f023 0307 	bic.w	r3, r3, #7
 8014cca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014ccc:	69bb      	ldr	r3, [r7, #24]
 8014cce:	f003 0307 	and.w	r3, r3, #7
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d00b      	beq.n	8014cee <prvInitialiseNewTask+0x5a>
	__asm volatile
 8014cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cda:	f383 8811 	msr	BASEPRI, r3
 8014cde:	f3bf 8f6f 	isb	sy
 8014ce2:	f3bf 8f4f 	dsb	sy
 8014ce6:	617b      	str	r3, [r7, #20]
}
 8014ce8:	bf00      	nop
 8014cea:	bf00      	nop
 8014cec:	e7fd      	b.n	8014cea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014cee:	68bb      	ldr	r3, [r7, #8]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d01f      	beq.n	8014d34 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	61fb      	str	r3, [r7, #28]
 8014cf8:	e012      	b.n	8014d20 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014cfa:	68ba      	ldr	r2, [r7, #8]
 8014cfc:	69fb      	ldr	r3, [r7, #28]
 8014cfe:	4413      	add	r3, r2
 8014d00:	7819      	ldrb	r1, [r3, #0]
 8014d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d04:	69fb      	ldr	r3, [r7, #28]
 8014d06:	4413      	add	r3, r2
 8014d08:	3334      	adds	r3, #52	@ 0x34
 8014d0a:	460a      	mov	r2, r1
 8014d0c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014d0e:	68ba      	ldr	r2, [r7, #8]
 8014d10:	69fb      	ldr	r3, [r7, #28]
 8014d12:	4413      	add	r3, r2
 8014d14:	781b      	ldrb	r3, [r3, #0]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d006      	beq.n	8014d28 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014d1a:	69fb      	ldr	r3, [r7, #28]
 8014d1c:	3301      	adds	r3, #1
 8014d1e:	61fb      	str	r3, [r7, #28]
 8014d20:	69fb      	ldr	r3, [r7, #28]
 8014d22:	2b0f      	cmp	r3, #15
 8014d24:	d9e9      	bls.n	8014cfa <prvInitialiseNewTask+0x66>
 8014d26:	e000      	b.n	8014d2a <prvInitialiseNewTask+0x96>
			{
				break;
 8014d28:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d2c:	2200      	movs	r2, #0
 8014d2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014d32:	e003      	b.n	8014d3c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d36:	2200      	movs	r2, #0
 8014d38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d3e:	2b06      	cmp	r3, #6
 8014d40:	d901      	bls.n	8014d46 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014d42:	2306      	movs	r3, #6
 8014d44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014d50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d54:	2200      	movs	r2, #0
 8014d56:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d5a:	3304      	adds	r3, #4
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	f7ff f801 	bl	8013d64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d64:	3318      	adds	r3, #24
 8014d66:	4618      	mov	r0, r3
 8014d68:	f7fe fffc 	bl	8013d64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d74:	f1c3 0207 	rsb	r2, r3, #7
 8014d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8014d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d84:	2200      	movs	r2, #0
 8014d86:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d8a:	2200      	movs	r2, #0
 8014d8c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d92:	2200      	movs	r2, #0
 8014d94:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d9a:	3358      	adds	r3, #88	@ 0x58
 8014d9c:	224c      	movs	r2, #76	@ 0x4c
 8014d9e:	2100      	movs	r1, #0
 8014da0:	4618      	mov	r0, r3
 8014da2:	f005 f995 	bl	801a0d0 <memset>
 8014da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da8:	4a0c      	ldr	r2, [pc, #48]	@ (8014ddc <prvInitialiseNewTask+0x148>)
 8014daa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dae:	4a0c      	ldr	r2, [pc, #48]	@ (8014de0 <prvInitialiseNewTask+0x14c>)
 8014db0:	661a      	str	r2, [r3, #96]	@ 0x60
 8014db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014db4:	4a0b      	ldr	r2, [pc, #44]	@ (8014de4 <prvInitialiseNewTask+0x150>)
 8014db6:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014db8:	683a      	ldr	r2, [r7, #0]
 8014dba:	68f9      	ldr	r1, [r7, #12]
 8014dbc:	69b8      	ldr	r0, [r7, #24]
 8014dbe:	f001 f91b 	bl	8015ff8 <pxPortInitialiseStack>
 8014dc2:	4602      	mov	r2, r0
 8014dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dc6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dca:	2b00      	cmp	r3, #0
 8014dcc:	d002      	beq.n	8014dd4 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dd2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014dd4:	bf00      	nop
 8014dd6:	3720      	adds	r7, #32
 8014dd8:	46bd      	mov	sp, r7
 8014dda:	bd80      	pop	{r7, pc}
 8014ddc:	200079f4 	.word	0x200079f4
 8014de0:	20007a5c 	.word	0x20007a5c
 8014de4:	20007ac4 	.word	0x20007ac4

08014de8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014de8:	b580      	push	{r7, lr}
 8014dea:	b082      	sub	sp, #8
 8014dec:	af00      	add	r7, sp, #0
 8014dee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014df0:	f001 fa32 	bl	8016258 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014df4:	4b2c      	ldr	r3, [pc, #176]	@ (8014ea8 <prvAddNewTaskToReadyList+0xc0>)
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	3301      	adds	r3, #1
 8014dfa:	4a2b      	ldr	r2, [pc, #172]	@ (8014ea8 <prvAddNewTaskToReadyList+0xc0>)
 8014dfc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014dfe:	4b2b      	ldr	r3, [pc, #172]	@ (8014eac <prvAddNewTaskToReadyList+0xc4>)
 8014e00:	681b      	ldr	r3, [r3, #0]
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	d109      	bne.n	8014e1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014e06:	4a29      	ldr	r2, [pc, #164]	@ (8014eac <prvAddNewTaskToReadyList+0xc4>)
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014e0c:	4b26      	ldr	r3, [pc, #152]	@ (8014ea8 <prvAddNewTaskToReadyList+0xc0>)
 8014e0e:	681b      	ldr	r3, [r3, #0]
 8014e10:	2b01      	cmp	r3, #1
 8014e12:	d110      	bne.n	8014e36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014e14:	f000 fcf4 	bl	8015800 <prvInitialiseTaskLists>
 8014e18:	e00d      	b.n	8014e36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014e1a:	4b25      	ldr	r3, [pc, #148]	@ (8014eb0 <prvAddNewTaskToReadyList+0xc8>)
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d109      	bne.n	8014e36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014e22:	4b22      	ldr	r3, [pc, #136]	@ (8014eac <prvAddNewTaskToReadyList+0xc4>)
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e2c:	429a      	cmp	r2, r3
 8014e2e:	d802      	bhi.n	8014e36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014e30:	4a1e      	ldr	r2, [pc, #120]	@ (8014eac <prvAddNewTaskToReadyList+0xc4>)
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014e36:	4b1f      	ldr	r3, [pc, #124]	@ (8014eb4 <prvAddNewTaskToReadyList+0xcc>)
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	3301      	adds	r3, #1
 8014e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8014eb4 <prvAddNewTaskToReadyList+0xcc>)
 8014e3e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014e40:	4b1c      	ldr	r3, [pc, #112]	@ (8014eb4 <prvAddNewTaskToReadyList+0xcc>)
 8014e42:	681a      	ldr	r2, [r3, #0]
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e4c:	2201      	movs	r2, #1
 8014e4e:	409a      	lsls	r2, r3
 8014e50:	4b19      	ldr	r3, [pc, #100]	@ (8014eb8 <prvAddNewTaskToReadyList+0xd0>)
 8014e52:	681b      	ldr	r3, [r3, #0]
 8014e54:	4313      	orrs	r3, r2
 8014e56:	4a18      	ldr	r2, [pc, #96]	@ (8014eb8 <prvAddNewTaskToReadyList+0xd0>)
 8014e58:	6013      	str	r3, [r2, #0]
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e5e:	4613      	mov	r3, r2
 8014e60:	009b      	lsls	r3, r3, #2
 8014e62:	4413      	add	r3, r2
 8014e64:	009b      	lsls	r3, r3, #2
 8014e66:	4a15      	ldr	r2, [pc, #84]	@ (8014ebc <prvAddNewTaskToReadyList+0xd4>)
 8014e68:	441a      	add	r2, r3
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	3304      	adds	r3, #4
 8014e6e:	4619      	mov	r1, r3
 8014e70:	4610      	mov	r0, r2
 8014e72:	f7fe ff84 	bl	8013d7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014e76:	f001 fa21 	bl	80162bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8014eb0 <prvAddNewTaskToReadyList+0xc8>)
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d00e      	beq.n	8014ea0 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014e82:	4b0a      	ldr	r3, [pc, #40]	@ (8014eac <prvAddNewTaskToReadyList+0xc4>)
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e8c:	429a      	cmp	r2, r3
 8014e8e:	d207      	bcs.n	8014ea0 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014e90:	4b0b      	ldr	r3, [pc, #44]	@ (8014ec0 <prvAddNewTaskToReadyList+0xd8>)
 8014e92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014e96:	601a      	str	r2, [r3, #0]
 8014e98:	f3bf 8f4f 	dsb	sy
 8014e9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014ea0:	bf00      	nop
 8014ea2:	3708      	adds	r7, #8
 8014ea4:	46bd      	mov	sp, r7
 8014ea6:	bd80      	pop	{r7, pc}
 8014ea8:	2000393c 	.word	0x2000393c
 8014eac:	2000383c 	.word	0x2000383c
 8014eb0:	20003948 	.word	0x20003948
 8014eb4:	20003958 	.word	0x20003958
 8014eb8:	20003944 	.word	0x20003944
 8014ebc:	20003840 	.word	0x20003840
 8014ec0:	e000ed04 	.word	0xe000ed04

08014ec4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b084      	sub	sp, #16
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014ecc:	f001 f9c4 	bl	8016258 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d102      	bne.n	8014edc <vTaskDelete+0x18>
 8014ed6:	4b39      	ldr	r3, [pc, #228]	@ (8014fbc <vTaskDelete+0xf8>)
 8014ed8:	681b      	ldr	r3, [r3, #0]
 8014eda:	e000      	b.n	8014ede <vTaskDelete+0x1a>
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	3304      	adds	r3, #4
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	f7fe ffa7 	bl	8013e38 <uxListRemove>
 8014eea:	4603      	mov	r3, r0
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d115      	bne.n	8014f1c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ef4:	4932      	ldr	r1, [pc, #200]	@ (8014fc0 <vTaskDelete+0xfc>)
 8014ef6:	4613      	mov	r3, r2
 8014ef8:	009b      	lsls	r3, r3, #2
 8014efa:	4413      	add	r3, r2
 8014efc:	009b      	lsls	r3, r3, #2
 8014efe:	440b      	add	r3, r1
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	2b00      	cmp	r3, #0
 8014f04:	d10a      	bne.n	8014f1c <vTaskDelete+0x58>
 8014f06:	68fb      	ldr	r3, [r7, #12]
 8014f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f0a:	2201      	movs	r2, #1
 8014f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8014f10:	43da      	mvns	r2, r3
 8014f12:	4b2c      	ldr	r3, [pc, #176]	@ (8014fc4 <vTaskDelete+0x100>)
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	4013      	ands	r3, r2
 8014f18:	4a2a      	ldr	r2, [pc, #168]	@ (8014fc4 <vTaskDelete+0x100>)
 8014f1a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014f1c:	68fb      	ldr	r3, [r7, #12]
 8014f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d004      	beq.n	8014f2e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	3318      	adds	r3, #24
 8014f28:	4618      	mov	r0, r3
 8014f2a:	f7fe ff85 	bl	8013e38 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8014f2e:	4b26      	ldr	r3, [pc, #152]	@ (8014fc8 <vTaskDelete+0x104>)
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	3301      	adds	r3, #1
 8014f34:	4a24      	ldr	r2, [pc, #144]	@ (8014fc8 <vTaskDelete+0x104>)
 8014f36:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8014f38:	4b20      	ldr	r3, [pc, #128]	@ (8014fbc <vTaskDelete+0xf8>)
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	68fa      	ldr	r2, [r7, #12]
 8014f3e:	429a      	cmp	r2, r3
 8014f40:	d10b      	bne.n	8014f5a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	3304      	adds	r3, #4
 8014f46:	4619      	mov	r1, r3
 8014f48:	4820      	ldr	r0, [pc, #128]	@ (8014fcc <vTaskDelete+0x108>)
 8014f4a:	f7fe ff18 	bl	8013d7e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8014f4e:	4b20      	ldr	r3, [pc, #128]	@ (8014fd0 <vTaskDelete+0x10c>)
 8014f50:	681b      	ldr	r3, [r3, #0]
 8014f52:	3301      	adds	r3, #1
 8014f54:	4a1e      	ldr	r2, [pc, #120]	@ (8014fd0 <vTaskDelete+0x10c>)
 8014f56:	6013      	str	r3, [r2, #0]
 8014f58:	e009      	b.n	8014f6e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8014f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8014fd4 <vTaskDelete+0x110>)
 8014f5c:	681b      	ldr	r3, [r3, #0]
 8014f5e:	3b01      	subs	r3, #1
 8014f60:	4a1c      	ldr	r2, [pc, #112]	@ (8014fd4 <vTaskDelete+0x110>)
 8014f62:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8014f64:	68f8      	ldr	r0, [r7, #12]
 8014f66:	f000 fcb9 	bl	80158dc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8014f6a:	f000 fccd 	bl	8015908 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8014f6e:	f001 f9a5 	bl	80162bc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8014f72:	4b19      	ldr	r3, [pc, #100]	@ (8014fd8 <vTaskDelete+0x114>)
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d01c      	beq.n	8014fb4 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8014f7a:	4b10      	ldr	r3, [pc, #64]	@ (8014fbc <vTaskDelete+0xf8>)
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	68fa      	ldr	r2, [r7, #12]
 8014f80:	429a      	cmp	r2, r3
 8014f82:	d117      	bne.n	8014fb4 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8014f84:	4b15      	ldr	r3, [pc, #84]	@ (8014fdc <vTaskDelete+0x118>)
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d00b      	beq.n	8014fa4 <vTaskDelete+0xe0>
	__asm volatile
 8014f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f90:	f383 8811 	msr	BASEPRI, r3
 8014f94:	f3bf 8f6f 	isb	sy
 8014f98:	f3bf 8f4f 	dsb	sy
 8014f9c:	60bb      	str	r3, [r7, #8]
}
 8014f9e:	bf00      	nop
 8014fa0:	bf00      	nop
 8014fa2:	e7fd      	b.n	8014fa0 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8014fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8014fe0 <vTaskDelete+0x11c>)
 8014fa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014faa:	601a      	str	r2, [r3, #0]
 8014fac:	f3bf 8f4f 	dsb	sy
 8014fb0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014fb4:	bf00      	nop
 8014fb6:	3710      	adds	r7, #16
 8014fb8:	46bd      	mov	sp, r7
 8014fba:	bd80      	pop	{r7, pc}
 8014fbc:	2000383c 	.word	0x2000383c
 8014fc0:	20003840 	.word	0x20003840
 8014fc4:	20003944 	.word	0x20003944
 8014fc8:	20003958 	.word	0x20003958
 8014fcc:	20003910 	.word	0x20003910
 8014fd0:	20003924 	.word	0x20003924
 8014fd4:	2000393c 	.word	0x2000393c
 8014fd8:	20003948 	.word	0x20003948
 8014fdc:	20003964 	.word	0x20003964
 8014fe0:	e000ed04 	.word	0xe000ed04

08014fe4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014fe4:	b580      	push	{r7, lr}
 8014fe6:	b084      	sub	sp, #16
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014fec:	2300      	movs	r3, #0
 8014fee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d018      	beq.n	8015028 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014ff6:	4b14      	ldr	r3, [pc, #80]	@ (8015048 <vTaskDelay+0x64>)
 8014ff8:	681b      	ldr	r3, [r3, #0]
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d00b      	beq.n	8015016 <vTaskDelay+0x32>
	__asm volatile
 8014ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015002:	f383 8811 	msr	BASEPRI, r3
 8015006:	f3bf 8f6f 	isb	sy
 801500a:	f3bf 8f4f 	dsb	sy
 801500e:	60bb      	str	r3, [r7, #8]
}
 8015010:	bf00      	nop
 8015012:	bf00      	nop
 8015014:	e7fd      	b.n	8015012 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015016:	f000 f8d7 	bl	80151c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801501a:	2100      	movs	r1, #0
 801501c:	6878      	ldr	r0, [r7, #4]
 801501e:	f000 ff85 	bl	8015f2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015022:	f000 f8df 	bl	80151e4 <xTaskResumeAll>
 8015026:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015028:	68fb      	ldr	r3, [r7, #12]
 801502a:	2b00      	cmp	r3, #0
 801502c:	d107      	bne.n	801503e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801502e:	4b07      	ldr	r3, [pc, #28]	@ (801504c <vTaskDelay+0x68>)
 8015030:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015034:	601a      	str	r2, [r3, #0]
 8015036:	f3bf 8f4f 	dsb	sy
 801503a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801503e:	bf00      	nop
 8015040:	3710      	adds	r7, #16
 8015042:	46bd      	mov	sp, r7
 8015044:	bd80      	pop	{r7, pc}
 8015046:	bf00      	nop
 8015048:	20003964 	.word	0x20003964
 801504c:	e000ed04 	.word	0xe000ed04

08015050 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8015050:	b580      	push	{r7, lr}
 8015052:	b088      	sub	sp, #32
 8015054:	af00      	add	r7, sp, #0
 8015056:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 801505c:	69bb      	ldr	r3, [r7, #24]
 801505e:	2b00      	cmp	r3, #0
 8015060:	d10b      	bne.n	801507a <eTaskGetState+0x2a>
	__asm volatile
 8015062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015066:	f383 8811 	msr	BASEPRI, r3
 801506a:	f3bf 8f6f 	isb	sy
 801506e:	f3bf 8f4f 	dsb	sy
 8015072:	60bb      	str	r3, [r7, #8]
}
 8015074:	bf00      	nop
 8015076:	bf00      	nop
 8015078:	e7fd      	b.n	8015076 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 801507a:	4b24      	ldr	r3, [pc, #144]	@ (801510c <eTaskGetState+0xbc>)
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	69ba      	ldr	r2, [r7, #24]
 8015080:	429a      	cmp	r2, r3
 8015082:	d102      	bne.n	801508a <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8015084:	2300      	movs	r3, #0
 8015086:	77fb      	strb	r3, [r7, #31]
 8015088:	e03a      	b.n	8015100 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 801508a:	f001 f8e5 	bl	8016258 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 801508e:	69bb      	ldr	r3, [r7, #24]
 8015090:	695b      	ldr	r3, [r3, #20]
 8015092:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8015094:	4b1e      	ldr	r3, [pc, #120]	@ (8015110 <eTaskGetState+0xc0>)
 8015096:	681b      	ldr	r3, [r3, #0]
 8015098:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 801509a:	4b1e      	ldr	r3, [pc, #120]	@ (8015114 <eTaskGetState+0xc4>)
 801509c:	681b      	ldr	r3, [r3, #0]
 801509e:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80150a0:	f001 f90c 	bl	80162bc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80150a4:	697a      	ldr	r2, [r7, #20]
 80150a6:	693b      	ldr	r3, [r7, #16]
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d003      	beq.n	80150b4 <eTaskGetState+0x64>
 80150ac:	697a      	ldr	r2, [r7, #20]
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	429a      	cmp	r2, r3
 80150b2:	d102      	bne.n	80150ba <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 80150b4:	2302      	movs	r3, #2
 80150b6:	77fb      	strb	r3, [r7, #31]
 80150b8:	e022      	b.n	8015100 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80150ba:	697b      	ldr	r3, [r7, #20]
 80150bc:	4a16      	ldr	r2, [pc, #88]	@ (8015118 <eTaskGetState+0xc8>)
 80150be:	4293      	cmp	r3, r2
 80150c0:	d112      	bne.n	80150e8 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80150c2:	69bb      	ldr	r3, [r7, #24]
 80150c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d10b      	bne.n	80150e2 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80150ca:	69bb      	ldr	r3, [r7, #24]
 80150cc:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80150d0:	b2db      	uxtb	r3, r3
 80150d2:	2b01      	cmp	r3, #1
 80150d4:	d102      	bne.n	80150dc <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 80150d6:	2302      	movs	r3, #2
 80150d8:	77fb      	strb	r3, [r7, #31]
 80150da:	e011      	b.n	8015100 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 80150dc:	2303      	movs	r3, #3
 80150de:	77fb      	strb	r3, [r7, #31]
 80150e0:	e00e      	b.n	8015100 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 80150e2:	2302      	movs	r3, #2
 80150e4:	77fb      	strb	r3, [r7, #31]
 80150e6:	e00b      	b.n	8015100 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 80150e8:	697b      	ldr	r3, [r7, #20]
 80150ea:	4a0c      	ldr	r2, [pc, #48]	@ (801511c <eTaskGetState+0xcc>)
 80150ec:	4293      	cmp	r3, r2
 80150ee:	d002      	beq.n	80150f6 <eTaskGetState+0xa6>
 80150f0:	697b      	ldr	r3, [r7, #20]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d102      	bne.n	80150fc <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80150f6:	2304      	movs	r3, #4
 80150f8:	77fb      	strb	r3, [r7, #31]
 80150fa:	e001      	b.n	8015100 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80150fc:	2301      	movs	r3, #1
 80150fe:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8015100:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8015102:	4618      	mov	r0, r3
 8015104:	3720      	adds	r7, #32
 8015106:	46bd      	mov	sp, r7
 8015108:	bd80      	pop	{r7, pc}
 801510a:	bf00      	nop
 801510c:	2000383c 	.word	0x2000383c
 8015110:	200038f4 	.word	0x200038f4
 8015114:	200038f8 	.word	0x200038f8
 8015118:	20003928 	.word	0x20003928
 801511c:	20003910 	.word	0x20003910

08015120 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015120:	b580      	push	{r7, lr}
 8015122:	b086      	sub	sp, #24
 8015124:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8015126:	4b20      	ldr	r3, [pc, #128]	@ (80151a8 <vTaskStartScheduler+0x88>)
 8015128:	9301      	str	r3, [sp, #4]
 801512a:	2300      	movs	r3, #0
 801512c:	9300      	str	r3, [sp, #0]
 801512e:	2300      	movs	r3, #0
 8015130:	2240      	movs	r2, #64	@ 0x40
 8015132:	491e      	ldr	r1, [pc, #120]	@ (80151ac <vTaskStartScheduler+0x8c>)
 8015134:	481e      	ldr	r0, [pc, #120]	@ (80151b0 <vTaskStartScheduler+0x90>)
 8015136:	f7ff fd6b 	bl	8014c10 <xTaskCreate>
 801513a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801513c:	68fb      	ldr	r3, [r7, #12]
 801513e:	2b01      	cmp	r3, #1
 8015140:	d11d      	bne.n	801517e <vTaskStartScheduler+0x5e>
	__asm volatile
 8015142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015146:	f383 8811 	msr	BASEPRI, r3
 801514a:	f3bf 8f6f 	isb	sy
 801514e:	f3bf 8f4f 	dsb	sy
 8015152:	60bb      	str	r3, [r7, #8]
}
 8015154:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015156:	4b17      	ldr	r3, [pc, #92]	@ (80151b4 <vTaskStartScheduler+0x94>)
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	3358      	adds	r3, #88	@ 0x58
 801515c:	4a16      	ldr	r2, [pc, #88]	@ (80151b8 <vTaskStartScheduler+0x98>)
 801515e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015160:	4b16      	ldr	r3, [pc, #88]	@ (80151bc <vTaskStartScheduler+0x9c>)
 8015162:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015166:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015168:	4b15      	ldr	r3, [pc, #84]	@ (80151c0 <vTaskStartScheduler+0xa0>)
 801516a:	2201      	movs	r2, #1
 801516c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801516e:	4b15      	ldr	r3, [pc, #84]	@ (80151c4 <vTaskStartScheduler+0xa4>)
 8015170:	2200      	movs	r2, #0
 8015172:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8015174:	f7ee fa6c 	bl	8003650 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015178:	f000 ffca 	bl	8016110 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801517c:	e00f      	b.n	801519e <vTaskStartScheduler+0x7e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015184:	d10b      	bne.n	801519e <vTaskStartScheduler+0x7e>
	__asm volatile
 8015186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801518a:	f383 8811 	msr	BASEPRI, r3
 801518e:	f3bf 8f6f 	isb	sy
 8015192:	f3bf 8f4f 	dsb	sy
 8015196:	607b      	str	r3, [r7, #4]
}
 8015198:	bf00      	nop
 801519a:	bf00      	nop
 801519c:	e7fd      	b.n	801519a <vTaskStartScheduler+0x7a>
}
 801519e:	bf00      	nop
 80151a0:	3710      	adds	r7, #16
 80151a2:	46bd      	mov	sp, r7
 80151a4:	bd80      	pop	{r7, pc}
 80151a6:	bf00      	nop
 80151a8:	20003960 	.word	0x20003960
 80151ac:	0801e450 	.word	0x0801e450
 80151b0:	080157d1 	.word	0x080157d1
 80151b4:	2000383c 	.word	0x2000383c
 80151b8:	200004cc 	.word	0x200004cc
 80151bc:	2000395c 	.word	0x2000395c
 80151c0:	20003948 	.word	0x20003948
 80151c4:	20003940 	.word	0x20003940

080151c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80151c8:	b480      	push	{r7}
 80151ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80151cc:	4b04      	ldr	r3, [pc, #16]	@ (80151e0 <vTaskSuspendAll+0x18>)
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	3301      	adds	r3, #1
 80151d2:	4a03      	ldr	r2, [pc, #12]	@ (80151e0 <vTaskSuspendAll+0x18>)
 80151d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80151d6:	bf00      	nop
 80151d8:	46bd      	mov	sp, r7
 80151da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151de:	4770      	bx	lr
 80151e0:	20003964 	.word	0x20003964

080151e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80151e4:	b580      	push	{r7, lr}
 80151e6:	b084      	sub	sp, #16
 80151e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80151ea:	2300      	movs	r3, #0
 80151ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80151ee:	2300      	movs	r3, #0
 80151f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80151f2:	4b42      	ldr	r3, [pc, #264]	@ (80152fc <xTaskResumeAll+0x118>)
 80151f4:	681b      	ldr	r3, [r3, #0]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d10b      	bne.n	8015212 <xTaskResumeAll+0x2e>
	__asm volatile
 80151fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151fe:	f383 8811 	msr	BASEPRI, r3
 8015202:	f3bf 8f6f 	isb	sy
 8015206:	f3bf 8f4f 	dsb	sy
 801520a:	603b      	str	r3, [r7, #0]
}
 801520c:	bf00      	nop
 801520e:	bf00      	nop
 8015210:	e7fd      	b.n	801520e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015212:	f001 f821 	bl	8016258 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015216:	4b39      	ldr	r3, [pc, #228]	@ (80152fc <xTaskResumeAll+0x118>)
 8015218:	681b      	ldr	r3, [r3, #0]
 801521a:	3b01      	subs	r3, #1
 801521c:	4a37      	ldr	r2, [pc, #220]	@ (80152fc <xTaskResumeAll+0x118>)
 801521e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015220:	4b36      	ldr	r3, [pc, #216]	@ (80152fc <xTaskResumeAll+0x118>)
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	2b00      	cmp	r3, #0
 8015226:	d161      	bne.n	80152ec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015228:	4b35      	ldr	r3, [pc, #212]	@ (8015300 <xTaskResumeAll+0x11c>)
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	2b00      	cmp	r3, #0
 801522e:	d05d      	beq.n	80152ec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015230:	e02e      	b.n	8015290 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015232:	4b34      	ldr	r3, [pc, #208]	@ (8015304 <xTaskResumeAll+0x120>)
 8015234:	68db      	ldr	r3, [r3, #12]
 8015236:	68db      	ldr	r3, [r3, #12]
 8015238:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801523a:	68fb      	ldr	r3, [r7, #12]
 801523c:	3318      	adds	r3, #24
 801523e:	4618      	mov	r0, r3
 8015240:	f7fe fdfa 	bl	8013e38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015244:	68fb      	ldr	r3, [r7, #12]
 8015246:	3304      	adds	r3, #4
 8015248:	4618      	mov	r0, r3
 801524a:	f7fe fdf5 	bl	8013e38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015252:	2201      	movs	r2, #1
 8015254:	409a      	lsls	r2, r3
 8015256:	4b2c      	ldr	r3, [pc, #176]	@ (8015308 <xTaskResumeAll+0x124>)
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	4313      	orrs	r3, r2
 801525c:	4a2a      	ldr	r2, [pc, #168]	@ (8015308 <xTaskResumeAll+0x124>)
 801525e:	6013      	str	r3, [r2, #0]
 8015260:	68fb      	ldr	r3, [r7, #12]
 8015262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015264:	4613      	mov	r3, r2
 8015266:	009b      	lsls	r3, r3, #2
 8015268:	4413      	add	r3, r2
 801526a:	009b      	lsls	r3, r3, #2
 801526c:	4a27      	ldr	r2, [pc, #156]	@ (801530c <xTaskResumeAll+0x128>)
 801526e:	441a      	add	r2, r3
 8015270:	68fb      	ldr	r3, [r7, #12]
 8015272:	3304      	adds	r3, #4
 8015274:	4619      	mov	r1, r3
 8015276:	4610      	mov	r0, r2
 8015278:	f7fe fd81 	bl	8013d7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015280:	4b23      	ldr	r3, [pc, #140]	@ (8015310 <xTaskResumeAll+0x12c>)
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015286:	429a      	cmp	r2, r3
 8015288:	d302      	bcc.n	8015290 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801528a:	4b22      	ldr	r3, [pc, #136]	@ (8015314 <xTaskResumeAll+0x130>)
 801528c:	2201      	movs	r2, #1
 801528e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015290:	4b1c      	ldr	r3, [pc, #112]	@ (8015304 <xTaskResumeAll+0x120>)
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	2b00      	cmp	r3, #0
 8015296:	d1cc      	bne.n	8015232 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015298:	68fb      	ldr	r3, [r7, #12]
 801529a:	2b00      	cmp	r3, #0
 801529c:	d001      	beq.n	80152a2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801529e:	f000 fb33 	bl	8015908 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80152a2:	4b1d      	ldr	r3, [pc, #116]	@ (8015318 <xTaskResumeAll+0x134>)
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	d010      	beq.n	80152d0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80152ae:	f000 f847 	bl	8015340 <xTaskIncrementTick>
 80152b2:	4603      	mov	r3, r0
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d002      	beq.n	80152be <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80152b8:	4b16      	ldr	r3, [pc, #88]	@ (8015314 <xTaskResumeAll+0x130>)
 80152ba:	2201      	movs	r2, #1
 80152bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	3b01      	subs	r3, #1
 80152c2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d1f1      	bne.n	80152ae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80152ca:	4b13      	ldr	r3, [pc, #76]	@ (8015318 <xTaskResumeAll+0x134>)
 80152cc:	2200      	movs	r2, #0
 80152ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80152d0:	4b10      	ldr	r3, [pc, #64]	@ (8015314 <xTaskResumeAll+0x130>)
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d009      	beq.n	80152ec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80152d8:	2301      	movs	r3, #1
 80152da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80152dc:	4b0f      	ldr	r3, [pc, #60]	@ (801531c <xTaskResumeAll+0x138>)
 80152de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152e2:	601a      	str	r2, [r3, #0]
 80152e4:	f3bf 8f4f 	dsb	sy
 80152e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80152ec:	f000 ffe6 	bl	80162bc <vPortExitCritical>

	return xAlreadyYielded;
 80152f0:	68bb      	ldr	r3, [r7, #8]
}
 80152f2:	4618      	mov	r0, r3
 80152f4:	3710      	adds	r7, #16
 80152f6:	46bd      	mov	sp, r7
 80152f8:	bd80      	pop	{r7, pc}
 80152fa:	bf00      	nop
 80152fc:	20003964 	.word	0x20003964
 8015300:	2000393c 	.word	0x2000393c
 8015304:	200038fc 	.word	0x200038fc
 8015308:	20003944 	.word	0x20003944
 801530c:	20003840 	.word	0x20003840
 8015310:	2000383c 	.word	0x2000383c
 8015314:	20003950 	.word	0x20003950
 8015318:	2000394c 	.word	0x2000394c
 801531c:	e000ed04 	.word	0xe000ed04

08015320 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015320:	b480      	push	{r7}
 8015322:	b083      	sub	sp, #12
 8015324:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015326:	4b05      	ldr	r3, [pc, #20]	@ (801533c <xTaskGetTickCount+0x1c>)
 8015328:	681b      	ldr	r3, [r3, #0]
 801532a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801532c:	687b      	ldr	r3, [r7, #4]
}
 801532e:	4618      	mov	r0, r3
 8015330:	370c      	adds	r7, #12
 8015332:	46bd      	mov	sp, r7
 8015334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015338:	4770      	bx	lr
 801533a:	bf00      	nop
 801533c:	20003940 	.word	0x20003940

08015340 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015340:	b580      	push	{r7, lr}
 8015342:	b086      	sub	sp, #24
 8015344:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8015346:	2300      	movs	r3, #0
 8015348:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801534a:	4b4f      	ldr	r3, [pc, #316]	@ (8015488 <xTaskIncrementTick+0x148>)
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	2b00      	cmp	r3, #0
 8015350:	f040 808f 	bne.w	8015472 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015354:	4b4d      	ldr	r3, [pc, #308]	@ (801548c <xTaskIncrementTick+0x14c>)
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	3301      	adds	r3, #1
 801535a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801535c:	4a4b      	ldr	r2, [pc, #300]	@ (801548c <xTaskIncrementTick+0x14c>)
 801535e:	693b      	ldr	r3, [r7, #16]
 8015360:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015362:	693b      	ldr	r3, [r7, #16]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d121      	bne.n	80153ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015368:	4b49      	ldr	r3, [pc, #292]	@ (8015490 <xTaskIncrementTick+0x150>)
 801536a:	681b      	ldr	r3, [r3, #0]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	2b00      	cmp	r3, #0
 8015370:	d00b      	beq.n	801538a <xTaskIncrementTick+0x4a>
	__asm volatile
 8015372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015376:	f383 8811 	msr	BASEPRI, r3
 801537a:	f3bf 8f6f 	isb	sy
 801537e:	f3bf 8f4f 	dsb	sy
 8015382:	603b      	str	r3, [r7, #0]
}
 8015384:	bf00      	nop
 8015386:	bf00      	nop
 8015388:	e7fd      	b.n	8015386 <xTaskIncrementTick+0x46>
 801538a:	4b41      	ldr	r3, [pc, #260]	@ (8015490 <xTaskIncrementTick+0x150>)
 801538c:	681b      	ldr	r3, [r3, #0]
 801538e:	60fb      	str	r3, [r7, #12]
 8015390:	4b40      	ldr	r3, [pc, #256]	@ (8015494 <xTaskIncrementTick+0x154>)
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	4a3e      	ldr	r2, [pc, #248]	@ (8015490 <xTaskIncrementTick+0x150>)
 8015396:	6013      	str	r3, [r2, #0]
 8015398:	4a3e      	ldr	r2, [pc, #248]	@ (8015494 <xTaskIncrementTick+0x154>)
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	6013      	str	r3, [r2, #0]
 801539e:	4b3e      	ldr	r3, [pc, #248]	@ (8015498 <xTaskIncrementTick+0x158>)
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	3301      	adds	r3, #1
 80153a4:	4a3c      	ldr	r2, [pc, #240]	@ (8015498 <xTaskIncrementTick+0x158>)
 80153a6:	6013      	str	r3, [r2, #0]
 80153a8:	f000 faae 	bl	8015908 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80153ac:	4b3b      	ldr	r3, [pc, #236]	@ (801549c <xTaskIncrementTick+0x15c>)
 80153ae:	681b      	ldr	r3, [r3, #0]
 80153b0:	693a      	ldr	r2, [r7, #16]
 80153b2:	429a      	cmp	r2, r3
 80153b4:	d348      	bcc.n	8015448 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80153b6:	4b36      	ldr	r3, [pc, #216]	@ (8015490 <xTaskIncrementTick+0x150>)
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	681b      	ldr	r3, [r3, #0]
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d104      	bne.n	80153ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80153c0:	4b36      	ldr	r3, [pc, #216]	@ (801549c <xTaskIncrementTick+0x15c>)
 80153c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80153c6:	601a      	str	r2, [r3, #0]
					break;
 80153c8:	e03e      	b.n	8015448 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80153ca:	4b31      	ldr	r3, [pc, #196]	@ (8015490 <xTaskIncrementTick+0x150>)
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	68db      	ldr	r3, [r3, #12]
 80153d0:	68db      	ldr	r3, [r3, #12]
 80153d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80153d4:	68bb      	ldr	r3, [r7, #8]
 80153d6:	685b      	ldr	r3, [r3, #4]
 80153d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80153da:	693a      	ldr	r2, [r7, #16]
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	429a      	cmp	r2, r3
 80153e0:	d203      	bcs.n	80153ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80153e2:	4a2e      	ldr	r2, [pc, #184]	@ (801549c <xTaskIncrementTick+0x15c>)
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80153e8:	e02e      	b.n	8015448 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80153ea:	68bb      	ldr	r3, [r7, #8]
 80153ec:	3304      	adds	r3, #4
 80153ee:	4618      	mov	r0, r3
 80153f0:	f7fe fd22 	bl	8013e38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80153f4:	68bb      	ldr	r3, [r7, #8]
 80153f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d004      	beq.n	8015406 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80153fc:	68bb      	ldr	r3, [r7, #8]
 80153fe:	3318      	adds	r3, #24
 8015400:	4618      	mov	r0, r3
 8015402:	f7fe fd19 	bl	8013e38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015406:	68bb      	ldr	r3, [r7, #8]
 8015408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801540a:	2201      	movs	r2, #1
 801540c:	409a      	lsls	r2, r3
 801540e:	4b24      	ldr	r3, [pc, #144]	@ (80154a0 <xTaskIncrementTick+0x160>)
 8015410:	681b      	ldr	r3, [r3, #0]
 8015412:	4313      	orrs	r3, r2
 8015414:	4a22      	ldr	r2, [pc, #136]	@ (80154a0 <xTaskIncrementTick+0x160>)
 8015416:	6013      	str	r3, [r2, #0]
 8015418:	68bb      	ldr	r3, [r7, #8]
 801541a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801541c:	4613      	mov	r3, r2
 801541e:	009b      	lsls	r3, r3, #2
 8015420:	4413      	add	r3, r2
 8015422:	009b      	lsls	r3, r3, #2
 8015424:	4a1f      	ldr	r2, [pc, #124]	@ (80154a4 <xTaskIncrementTick+0x164>)
 8015426:	441a      	add	r2, r3
 8015428:	68bb      	ldr	r3, [r7, #8]
 801542a:	3304      	adds	r3, #4
 801542c:	4619      	mov	r1, r3
 801542e:	4610      	mov	r0, r2
 8015430:	f7fe fca5 	bl	8013d7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015434:	68bb      	ldr	r3, [r7, #8]
 8015436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015438:	4b1b      	ldr	r3, [pc, #108]	@ (80154a8 <xTaskIncrementTick+0x168>)
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801543e:	429a      	cmp	r2, r3
 8015440:	d3b9      	bcc.n	80153b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8015442:	2301      	movs	r3, #1
 8015444:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015446:	e7b6      	b.n	80153b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015448:	4b17      	ldr	r3, [pc, #92]	@ (80154a8 <xTaskIncrementTick+0x168>)
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801544e:	4915      	ldr	r1, [pc, #84]	@ (80154a4 <xTaskIncrementTick+0x164>)
 8015450:	4613      	mov	r3, r2
 8015452:	009b      	lsls	r3, r3, #2
 8015454:	4413      	add	r3, r2
 8015456:	009b      	lsls	r3, r3, #2
 8015458:	440b      	add	r3, r1
 801545a:	681b      	ldr	r3, [r3, #0]
 801545c:	2b01      	cmp	r3, #1
 801545e:	d901      	bls.n	8015464 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8015460:	2301      	movs	r3, #1
 8015462:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015464:	4b11      	ldr	r3, [pc, #68]	@ (80154ac <xTaskIncrementTick+0x16c>)
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d007      	beq.n	801547c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801546c:	2301      	movs	r3, #1
 801546e:	617b      	str	r3, [r7, #20]
 8015470:	e004      	b.n	801547c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015472:	4b0f      	ldr	r3, [pc, #60]	@ (80154b0 <xTaskIncrementTick+0x170>)
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	3301      	adds	r3, #1
 8015478:	4a0d      	ldr	r2, [pc, #52]	@ (80154b0 <xTaskIncrementTick+0x170>)
 801547a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801547c:	697b      	ldr	r3, [r7, #20]
}
 801547e:	4618      	mov	r0, r3
 8015480:	3718      	adds	r7, #24
 8015482:	46bd      	mov	sp, r7
 8015484:	bd80      	pop	{r7, pc}
 8015486:	bf00      	nop
 8015488:	20003964 	.word	0x20003964
 801548c:	20003940 	.word	0x20003940
 8015490:	200038f4 	.word	0x200038f4
 8015494:	200038f8 	.word	0x200038f8
 8015498:	20003954 	.word	0x20003954
 801549c:	2000395c 	.word	0x2000395c
 80154a0:	20003944 	.word	0x20003944
 80154a4:	20003840 	.word	0x20003840
 80154a8:	2000383c 	.word	0x2000383c
 80154ac:	20003950 	.word	0x20003950
 80154b0:	2000394c 	.word	0x2000394c

080154b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80154b4:	b580      	push	{r7, lr}
 80154b6:	b086      	sub	sp, #24
 80154b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80154ba:	4b35      	ldr	r3, [pc, #212]	@ (8015590 <vTaskSwitchContext+0xdc>)
 80154bc:	681b      	ldr	r3, [r3, #0]
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d003      	beq.n	80154ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80154c2:	4b34      	ldr	r3, [pc, #208]	@ (8015594 <vTaskSwitchContext+0xe0>)
 80154c4:	2201      	movs	r2, #1
 80154c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80154c8:	e05e      	b.n	8015588 <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 80154ca:	4b32      	ldr	r3, [pc, #200]	@ (8015594 <vTaskSwitchContext+0xe0>)
 80154cc:	2200      	movs	r2, #0
 80154ce:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80154d0:	f7ee f8c5 	bl	800365e <getRunTimeCounterValue>
 80154d4:	4603      	mov	r3, r0
 80154d6:	4a30      	ldr	r2, [pc, #192]	@ (8015598 <vTaskSwitchContext+0xe4>)
 80154d8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80154da:	4b2f      	ldr	r3, [pc, #188]	@ (8015598 <vTaskSwitchContext+0xe4>)
 80154dc:	681a      	ldr	r2, [r3, #0]
 80154de:	4b2f      	ldr	r3, [pc, #188]	@ (801559c <vTaskSwitchContext+0xe8>)
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	429a      	cmp	r2, r3
 80154e4:	d909      	bls.n	80154fa <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80154e6:	4b2e      	ldr	r3, [pc, #184]	@ (80155a0 <vTaskSwitchContext+0xec>)
 80154e8:	681b      	ldr	r3, [r3, #0]
 80154ea:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80154ec:	4a2a      	ldr	r2, [pc, #168]	@ (8015598 <vTaskSwitchContext+0xe4>)
 80154ee:	6810      	ldr	r0, [r2, #0]
 80154f0:	4a2a      	ldr	r2, [pc, #168]	@ (801559c <vTaskSwitchContext+0xe8>)
 80154f2:	6812      	ldr	r2, [r2, #0]
 80154f4:	1a82      	subs	r2, r0, r2
 80154f6:	440a      	add	r2, r1
 80154f8:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80154fa:	4b27      	ldr	r3, [pc, #156]	@ (8015598 <vTaskSwitchContext+0xe4>)
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	4a27      	ldr	r2, [pc, #156]	@ (801559c <vTaskSwitchContext+0xe8>)
 8015500:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015502:	4b28      	ldr	r3, [pc, #160]	@ (80155a4 <vTaskSwitchContext+0xf0>)
 8015504:	681b      	ldr	r3, [r3, #0]
 8015506:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	fab3 f383 	clz	r3, r3
 801550e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8015510:	7afb      	ldrb	r3, [r7, #11]
 8015512:	f1c3 031f 	rsb	r3, r3, #31
 8015516:	617b      	str	r3, [r7, #20]
 8015518:	4923      	ldr	r1, [pc, #140]	@ (80155a8 <vTaskSwitchContext+0xf4>)
 801551a:	697a      	ldr	r2, [r7, #20]
 801551c:	4613      	mov	r3, r2
 801551e:	009b      	lsls	r3, r3, #2
 8015520:	4413      	add	r3, r2
 8015522:	009b      	lsls	r3, r3, #2
 8015524:	440b      	add	r3, r1
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	2b00      	cmp	r3, #0
 801552a:	d10b      	bne.n	8015544 <vTaskSwitchContext+0x90>
	__asm volatile
 801552c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015530:	f383 8811 	msr	BASEPRI, r3
 8015534:	f3bf 8f6f 	isb	sy
 8015538:	f3bf 8f4f 	dsb	sy
 801553c:	607b      	str	r3, [r7, #4]
}
 801553e:	bf00      	nop
 8015540:	bf00      	nop
 8015542:	e7fd      	b.n	8015540 <vTaskSwitchContext+0x8c>
 8015544:	697a      	ldr	r2, [r7, #20]
 8015546:	4613      	mov	r3, r2
 8015548:	009b      	lsls	r3, r3, #2
 801554a:	4413      	add	r3, r2
 801554c:	009b      	lsls	r3, r3, #2
 801554e:	4a16      	ldr	r2, [pc, #88]	@ (80155a8 <vTaskSwitchContext+0xf4>)
 8015550:	4413      	add	r3, r2
 8015552:	613b      	str	r3, [r7, #16]
 8015554:	693b      	ldr	r3, [r7, #16]
 8015556:	685b      	ldr	r3, [r3, #4]
 8015558:	685a      	ldr	r2, [r3, #4]
 801555a:	693b      	ldr	r3, [r7, #16]
 801555c:	605a      	str	r2, [r3, #4]
 801555e:	693b      	ldr	r3, [r7, #16]
 8015560:	685a      	ldr	r2, [r3, #4]
 8015562:	693b      	ldr	r3, [r7, #16]
 8015564:	3308      	adds	r3, #8
 8015566:	429a      	cmp	r2, r3
 8015568:	d104      	bne.n	8015574 <vTaskSwitchContext+0xc0>
 801556a:	693b      	ldr	r3, [r7, #16]
 801556c:	685b      	ldr	r3, [r3, #4]
 801556e:	685a      	ldr	r2, [r3, #4]
 8015570:	693b      	ldr	r3, [r7, #16]
 8015572:	605a      	str	r2, [r3, #4]
 8015574:	693b      	ldr	r3, [r7, #16]
 8015576:	685b      	ldr	r3, [r3, #4]
 8015578:	68db      	ldr	r3, [r3, #12]
 801557a:	4a09      	ldr	r2, [pc, #36]	@ (80155a0 <vTaskSwitchContext+0xec>)
 801557c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801557e:	4b08      	ldr	r3, [pc, #32]	@ (80155a0 <vTaskSwitchContext+0xec>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	3358      	adds	r3, #88	@ 0x58
 8015584:	4a09      	ldr	r2, [pc, #36]	@ (80155ac <vTaskSwitchContext+0xf8>)
 8015586:	6013      	str	r3, [r2, #0]
}
 8015588:	bf00      	nop
 801558a:	3718      	adds	r7, #24
 801558c:	46bd      	mov	sp, r7
 801558e:	bd80      	pop	{r7, pc}
 8015590:	20003964 	.word	0x20003964
 8015594:	20003950 	.word	0x20003950
 8015598:	2000396c 	.word	0x2000396c
 801559c:	20003968 	.word	0x20003968
 80155a0:	2000383c 	.word	0x2000383c
 80155a4:	20003944 	.word	0x20003944
 80155a8:	20003840 	.word	0x20003840
 80155ac:	200004cc 	.word	0x200004cc

080155b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80155b0:	b580      	push	{r7, lr}
 80155b2:	b084      	sub	sp, #16
 80155b4:	af00      	add	r7, sp, #0
 80155b6:	6078      	str	r0, [r7, #4]
 80155b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d10b      	bne.n	80155d8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80155c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155c4:	f383 8811 	msr	BASEPRI, r3
 80155c8:	f3bf 8f6f 	isb	sy
 80155cc:	f3bf 8f4f 	dsb	sy
 80155d0:	60fb      	str	r3, [r7, #12]
}
 80155d2:	bf00      	nop
 80155d4:	bf00      	nop
 80155d6:	e7fd      	b.n	80155d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80155d8:	4b07      	ldr	r3, [pc, #28]	@ (80155f8 <vTaskPlaceOnEventList+0x48>)
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	3318      	adds	r3, #24
 80155de:	4619      	mov	r1, r3
 80155e0:	6878      	ldr	r0, [r7, #4]
 80155e2:	f7fe fbf0 	bl	8013dc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80155e6:	2101      	movs	r1, #1
 80155e8:	6838      	ldr	r0, [r7, #0]
 80155ea:	f000 fc9f 	bl	8015f2c <prvAddCurrentTaskToDelayedList>
}
 80155ee:	bf00      	nop
 80155f0:	3710      	adds	r7, #16
 80155f2:	46bd      	mov	sp, r7
 80155f4:	bd80      	pop	{r7, pc}
 80155f6:	bf00      	nop
 80155f8:	2000383c 	.word	0x2000383c

080155fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80155fc:	b580      	push	{r7, lr}
 80155fe:	b086      	sub	sp, #24
 8015600:	af00      	add	r7, sp, #0
 8015602:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	68db      	ldr	r3, [r3, #12]
 8015608:	68db      	ldr	r3, [r3, #12]
 801560a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801560c:	693b      	ldr	r3, [r7, #16]
 801560e:	2b00      	cmp	r3, #0
 8015610:	d10b      	bne.n	801562a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8015612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015616:	f383 8811 	msr	BASEPRI, r3
 801561a:	f3bf 8f6f 	isb	sy
 801561e:	f3bf 8f4f 	dsb	sy
 8015622:	60fb      	str	r3, [r7, #12]
}
 8015624:	bf00      	nop
 8015626:	bf00      	nop
 8015628:	e7fd      	b.n	8015626 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801562a:	693b      	ldr	r3, [r7, #16]
 801562c:	3318      	adds	r3, #24
 801562e:	4618      	mov	r0, r3
 8015630:	f7fe fc02 	bl	8013e38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015634:	4b1d      	ldr	r3, [pc, #116]	@ (80156ac <xTaskRemoveFromEventList+0xb0>)
 8015636:	681b      	ldr	r3, [r3, #0]
 8015638:	2b00      	cmp	r3, #0
 801563a:	d11c      	bne.n	8015676 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801563c:	693b      	ldr	r3, [r7, #16]
 801563e:	3304      	adds	r3, #4
 8015640:	4618      	mov	r0, r3
 8015642:	f7fe fbf9 	bl	8013e38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015646:	693b      	ldr	r3, [r7, #16]
 8015648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801564a:	2201      	movs	r2, #1
 801564c:	409a      	lsls	r2, r3
 801564e:	4b18      	ldr	r3, [pc, #96]	@ (80156b0 <xTaskRemoveFromEventList+0xb4>)
 8015650:	681b      	ldr	r3, [r3, #0]
 8015652:	4313      	orrs	r3, r2
 8015654:	4a16      	ldr	r2, [pc, #88]	@ (80156b0 <xTaskRemoveFromEventList+0xb4>)
 8015656:	6013      	str	r3, [r2, #0]
 8015658:	693b      	ldr	r3, [r7, #16]
 801565a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801565c:	4613      	mov	r3, r2
 801565e:	009b      	lsls	r3, r3, #2
 8015660:	4413      	add	r3, r2
 8015662:	009b      	lsls	r3, r3, #2
 8015664:	4a13      	ldr	r2, [pc, #76]	@ (80156b4 <xTaskRemoveFromEventList+0xb8>)
 8015666:	441a      	add	r2, r3
 8015668:	693b      	ldr	r3, [r7, #16]
 801566a:	3304      	adds	r3, #4
 801566c:	4619      	mov	r1, r3
 801566e:	4610      	mov	r0, r2
 8015670:	f7fe fb85 	bl	8013d7e <vListInsertEnd>
 8015674:	e005      	b.n	8015682 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015676:	693b      	ldr	r3, [r7, #16]
 8015678:	3318      	adds	r3, #24
 801567a:	4619      	mov	r1, r3
 801567c:	480e      	ldr	r0, [pc, #56]	@ (80156b8 <xTaskRemoveFromEventList+0xbc>)
 801567e:	f7fe fb7e 	bl	8013d7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8015682:	693b      	ldr	r3, [r7, #16]
 8015684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015686:	4b0d      	ldr	r3, [pc, #52]	@ (80156bc <xTaskRemoveFromEventList+0xc0>)
 8015688:	681b      	ldr	r3, [r3, #0]
 801568a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801568c:	429a      	cmp	r2, r3
 801568e:	d905      	bls.n	801569c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8015690:	2301      	movs	r3, #1
 8015692:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8015694:	4b0a      	ldr	r3, [pc, #40]	@ (80156c0 <xTaskRemoveFromEventList+0xc4>)
 8015696:	2201      	movs	r2, #1
 8015698:	601a      	str	r2, [r3, #0]
 801569a:	e001      	b.n	80156a0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801569c:	2300      	movs	r3, #0
 801569e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80156a0:	697b      	ldr	r3, [r7, #20]
}
 80156a2:	4618      	mov	r0, r3
 80156a4:	3718      	adds	r7, #24
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}
 80156aa:	bf00      	nop
 80156ac:	20003964 	.word	0x20003964
 80156b0:	20003944 	.word	0x20003944
 80156b4:	20003840 	.word	0x20003840
 80156b8:	200038fc 	.word	0x200038fc
 80156bc:	2000383c 	.word	0x2000383c
 80156c0:	20003950 	.word	0x20003950

080156c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80156c4:	b480      	push	{r7}
 80156c6:	b083      	sub	sp, #12
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80156cc:	4b06      	ldr	r3, [pc, #24]	@ (80156e8 <vTaskInternalSetTimeOutState+0x24>)
 80156ce:	681a      	ldr	r2, [r3, #0]
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80156d4:	4b05      	ldr	r3, [pc, #20]	@ (80156ec <vTaskInternalSetTimeOutState+0x28>)
 80156d6:	681a      	ldr	r2, [r3, #0]
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	605a      	str	r2, [r3, #4]
}
 80156dc:	bf00      	nop
 80156de:	370c      	adds	r7, #12
 80156e0:	46bd      	mov	sp, r7
 80156e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156e6:	4770      	bx	lr
 80156e8:	20003954 	.word	0x20003954
 80156ec:	20003940 	.word	0x20003940

080156f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80156f0:	b580      	push	{r7, lr}
 80156f2:	b088      	sub	sp, #32
 80156f4:	af00      	add	r7, sp, #0
 80156f6:	6078      	str	r0, [r7, #4]
 80156f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d10b      	bne.n	8015718 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8015700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015704:	f383 8811 	msr	BASEPRI, r3
 8015708:	f3bf 8f6f 	isb	sy
 801570c:	f3bf 8f4f 	dsb	sy
 8015710:	613b      	str	r3, [r7, #16]
}
 8015712:	bf00      	nop
 8015714:	bf00      	nop
 8015716:	e7fd      	b.n	8015714 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8015718:	683b      	ldr	r3, [r7, #0]
 801571a:	2b00      	cmp	r3, #0
 801571c:	d10b      	bne.n	8015736 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801571e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015722:	f383 8811 	msr	BASEPRI, r3
 8015726:	f3bf 8f6f 	isb	sy
 801572a:	f3bf 8f4f 	dsb	sy
 801572e:	60fb      	str	r3, [r7, #12]
}
 8015730:	bf00      	nop
 8015732:	bf00      	nop
 8015734:	e7fd      	b.n	8015732 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8015736:	f000 fd8f 	bl	8016258 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801573a:	4b1d      	ldr	r3, [pc, #116]	@ (80157b0 <xTaskCheckForTimeOut+0xc0>)
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	685b      	ldr	r3, [r3, #4]
 8015744:	69ba      	ldr	r2, [r7, #24]
 8015746:	1ad3      	subs	r3, r2, r3
 8015748:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801574a:	683b      	ldr	r3, [r7, #0]
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015752:	d102      	bne.n	801575a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8015754:	2300      	movs	r3, #0
 8015756:	61fb      	str	r3, [r7, #28]
 8015758:	e023      	b.n	80157a2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	681a      	ldr	r2, [r3, #0]
 801575e:	4b15      	ldr	r3, [pc, #84]	@ (80157b4 <xTaskCheckForTimeOut+0xc4>)
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	429a      	cmp	r2, r3
 8015764:	d007      	beq.n	8015776 <xTaskCheckForTimeOut+0x86>
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	685b      	ldr	r3, [r3, #4]
 801576a:	69ba      	ldr	r2, [r7, #24]
 801576c:	429a      	cmp	r2, r3
 801576e:	d302      	bcc.n	8015776 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015770:	2301      	movs	r3, #1
 8015772:	61fb      	str	r3, [r7, #28]
 8015774:	e015      	b.n	80157a2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8015776:	683b      	ldr	r3, [r7, #0]
 8015778:	681b      	ldr	r3, [r3, #0]
 801577a:	697a      	ldr	r2, [r7, #20]
 801577c:	429a      	cmp	r2, r3
 801577e:	d20b      	bcs.n	8015798 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015780:	683b      	ldr	r3, [r7, #0]
 8015782:	681a      	ldr	r2, [r3, #0]
 8015784:	697b      	ldr	r3, [r7, #20]
 8015786:	1ad2      	subs	r2, r2, r3
 8015788:	683b      	ldr	r3, [r7, #0]
 801578a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801578c:	6878      	ldr	r0, [r7, #4]
 801578e:	f7ff ff99 	bl	80156c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8015792:	2300      	movs	r3, #0
 8015794:	61fb      	str	r3, [r7, #28]
 8015796:	e004      	b.n	80157a2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8015798:	683b      	ldr	r3, [r7, #0]
 801579a:	2200      	movs	r2, #0
 801579c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801579e:	2301      	movs	r3, #1
 80157a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80157a2:	f000 fd8b 	bl	80162bc <vPortExitCritical>

	return xReturn;
 80157a6:	69fb      	ldr	r3, [r7, #28]
}
 80157a8:	4618      	mov	r0, r3
 80157aa:	3720      	adds	r7, #32
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bd80      	pop	{r7, pc}
 80157b0:	20003940 	.word	0x20003940
 80157b4:	20003954 	.word	0x20003954

080157b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80157b8:	b480      	push	{r7}
 80157ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80157bc:	4b03      	ldr	r3, [pc, #12]	@ (80157cc <vTaskMissedYield+0x14>)
 80157be:	2201      	movs	r2, #1
 80157c0:	601a      	str	r2, [r3, #0]
}
 80157c2:	bf00      	nop
 80157c4:	46bd      	mov	sp, r7
 80157c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ca:	4770      	bx	lr
 80157cc:	20003950 	.word	0x20003950

080157d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b082      	sub	sp, #8
 80157d4:	af00      	add	r7, sp, #0
 80157d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80157d8:	f000 f852 	bl	8015880 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80157dc:	4b06      	ldr	r3, [pc, #24]	@ (80157f8 <prvIdleTask+0x28>)
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	2b01      	cmp	r3, #1
 80157e2:	d9f9      	bls.n	80157d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80157e4:	4b05      	ldr	r3, [pc, #20]	@ (80157fc <prvIdleTask+0x2c>)
 80157e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157ea:	601a      	str	r2, [r3, #0]
 80157ec:	f3bf 8f4f 	dsb	sy
 80157f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80157f4:	e7f0      	b.n	80157d8 <prvIdleTask+0x8>
 80157f6:	bf00      	nop
 80157f8:	20003840 	.word	0x20003840
 80157fc:	e000ed04 	.word	0xe000ed04

08015800 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015800:	b580      	push	{r7, lr}
 8015802:	b082      	sub	sp, #8
 8015804:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015806:	2300      	movs	r3, #0
 8015808:	607b      	str	r3, [r7, #4]
 801580a:	e00c      	b.n	8015826 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801580c:	687a      	ldr	r2, [r7, #4]
 801580e:	4613      	mov	r3, r2
 8015810:	009b      	lsls	r3, r3, #2
 8015812:	4413      	add	r3, r2
 8015814:	009b      	lsls	r3, r3, #2
 8015816:	4a12      	ldr	r2, [pc, #72]	@ (8015860 <prvInitialiseTaskLists+0x60>)
 8015818:	4413      	add	r3, r2
 801581a:	4618      	mov	r0, r3
 801581c:	f7fe fa82 	bl	8013d24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	3301      	adds	r3, #1
 8015824:	607b      	str	r3, [r7, #4]
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	2b06      	cmp	r3, #6
 801582a:	d9ef      	bls.n	801580c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801582c:	480d      	ldr	r0, [pc, #52]	@ (8015864 <prvInitialiseTaskLists+0x64>)
 801582e:	f7fe fa79 	bl	8013d24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8015832:	480d      	ldr	r0, [pc, #52]	@ (8015868 <prvInitialiseTaskLists+0x68>)
 8015834:	f7fe fa76 	bl	8013d24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015838:	480c      	ldr	r0, [pc, #48]	@ (801586c <prvInitialiseTaskLists+0x6c>)
 801583a:	f7fe fa73 	bl	8013d24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801583e:	480c      	ldr	r0, [pc, #48]	@ (8015870 <prvInitialiseTaskLists+0x70>)
 8015840:	f7fe fa70 	bl	8013d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015844:	480b      	ldr	r0, [pc, #44]	@ (8015874 <prvInitialiseTaskLists+0x74>)
 8015846:	f7fe fa6d 	bl	8013d24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801584a:	4b0b      	ldr	r3, [pc, #44]	@ (8015878 <prvInitialiseTaskLists+0x78>)
 801584c:	4a05      	ldr	r2, [pc, #20]	@ (8015864 <prvInitialiseTaskLists+0x64>)
 801584e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015850:	4b0a      	ldr	r3, [pc, #40]	@ (801587c <prvInitialiseTaskLists+0x7c>)
 8015852:	4a05      	ldr	r2, [pc, #20]	@ (8015868 <prvInitialiseTaskLists+0x68>)
 8015854:	601a      	str	r2, [r3, #0]
}
 8015856:	bf00      	nop
 8015858:	3708      	adds	r7, #8
 801585a:	46bd      	mov	sp, r7
 801585c:	bd80      	pop	{r7, pc}
 801585e:	bf00      	nop
 8015860:	20003840 	.word	0x20003840
 8015864:	200038cc 	.word	0x200038cc
 8015868:	200038e0 	.word	0x200038e0
 801586c:	200038fc 	.word	0x200038fc
 8015870:	20003910 	.word	0x20003910
 8015874:	20003928 	.word	0x20003928
 8015878:	200038f4 	.word	0x200038f4
 801587c:	200038f8 	.word	0x200038f8

08015880 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015880:	b580      	push	{r7, lr}
 8015882:	b082      	sub	sp, #8
 8015884:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015886:	e019      	b.n	80158bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8015888:	f000 fce6 	bl	8016258 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801588c:	4b10      	ldr	r3, [pc, #64]	@ (80158d0 <prvCheckTasksWaitingTermination+0x50>)
 801588e:	68db      	ldr	r3, [r3, #12]
 8015890:	68db      	ldr	r3, [r3, #12]
 8015892:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015894:	687b      	ldr	r3, [r7, #4]
 8015896:	3304      	adds	r3, #4
 8015898:	4618      	mov	r0, r3
 801589a:	f7fe facd 	bl	8013e38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801589e:	4b0d      	ldr	r3, [pc, #52]	@ (80158d4 <prvCheckTasksWaitingTermination+0x54>)
 80158a0:	681b      	ldr	r3, [r3, #0]
 80158a2:	3b01      	subs	r3, #1
 80158a4:	4a0b      	ldr	r2, [pc, #44]	@ (80158d4 <prvCheckTasksWaitingTermination+0x54>)
 80158a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80158a8:	4b0b      	ldr	r3, [pc, #44]	@ (80158d8 <prvCheckTasksWaitingTermination+0x58>)
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	3b01      	subs	r3, #1
 80158ae:	4a0a      	ldr	r2, [pc, #40]	@ (80158d8 <prvCheckTasksWaitingTermination+0x58>)
 80158b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80158b2:	f000 fd03 	bl	80162bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80158b6:	6878      	ldr	r0, [r7, #4]
 80158b8:	f000 f810 	bl	80158dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80158bc:	4b06      	ldr	r3, [pc, #24]	@ (80158d8 <prvCheckTasksWaitingTermination+0x58>)
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d1e1      	bne.n	8015888 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80158c4:	bf00      	nop
 80158c6:	bf00      	nop
 80158c8:	3708      	adds	r7, #8
 80158ca:	46bd      	mov	sp, r7
 80158cc:	bd80      	pop	{r7, pc}
 80158ce:	bf00      	nop
 80158d0:	20003910 	.word	0x20003910
 80158d4:	2000393c 	.word	0x2000393c
 80158d8:	20003924 	.word	0x20003924

080158dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80158dc:	b580      	push	{r7, lr}
 80158de:	b082      	sub	sp, #8
 80158e0:	af00      	add	r7, sp, #0
 80158e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	3358      	adds	r3, #88	@ 0x58
 80158e8:	4618      	mov	r0, r3
 80158ea:	f004 fbfd 	bl	801a0e8 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80158f2:	4618      	mov	r0, r3
 80158f4:	f000 fea0 	bl	8016638 <vPortFree>
			vPortFree( pxTCB );
 80158f8:	6878      	ldr	r0, [r7, #4]
 80158fa:	f000 fe9d 	bl	8016638 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80158fe:	bf00      	nop
 8015900:	3708      	adds	r7, #8
 8015902:	46bd      	mov	sp, r7
 8015904:	bd80      	pop	{r7, pc}
	...

08015908 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015908:	b480      	push	{r7}
 801590a:	b083      	sub	sp, #12
 801590c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801590e:	4b0c      	ldr	r3, [pc, #48]	@ (8015940 <prvResetNextTaskUnblockTime+0x38>)
 8015910:	681b      	ldr	r3, [r3, #0]
 8015912:	681b      	ldr	r3, [r3, #0]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d104      	bne.n	8015922 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015918:	4b0a      	ldr	r3, [pc, #40]	@ (8015944 <prvResetNextTaskUnblockTime+0x3c>)
 801591a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801591e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015920:	e008      	b.n	8015934 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015922:	4b07      	ldr	r3, [pc, #28]	@ (8015940 <prvResetNextTaskUnblockTime+0x38>)
 8015924:	681b      	ldr	r3, [r3, #0]
 8015926:	68db      	ldr	r3, [r3, #12]
 8015928:	68db      	ldr	r3, [r3, #12]
 801592a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	685b      	ldr	r3, [r3, #4]
 8015930:	4a04      	ldr	r2, [pc, #16]	@ (8015944 <prvResetNextTaskUnblockTime+0x3c>)
 8015932:	6013      	str	r3, [r2, #0]
}
 8015934:	bf00      	nop
 8015936:	370c      	adds	r7, #12
 8015938:	46bd      	mov	sp, r7
 801593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801593e:	4770      	bx	lr
 8015940:	200038f4 	.word	0x200038f4
 8015944:	2000395c 	.word	0x2000395c

08015948 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015948:	b480      	push	{r7}
 801594a:	b083      	sub	sp, #12
 801594c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801594e:	4b0b      	ldr	r3, [pc, #44]	@ (801597c <xTaskGetSchedulerState+0x34>)
 8015950:	681b      	ldr	r3, [r3, #0]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d102      	bne.n	801595c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8015956:	2301      	movs	r3, #1
 8015958:	607b      	str	r3, [r7, #4]
 801595a:	e008      	b.n	801596e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801595c:	4b08      	ldr	r3, [pc, #32]	@ (8015980 <xTaskGetSchedulerState+0x38>)
 801595e:	681b      	ldr	r3, [r3, #0]
 8015960:	2b00      	cmp	r3, #0
 8015962:	d102      	bne.n	801596a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8015964:	2302      	movs	r3, #2
 8015966:	607b      	str	r3, [r7, #4]
 8015968:	e001      	b.n	801596e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801596a:	2300      	movs	r3, #0
 801596c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801596e:	687b      	ldr	r3, [r7, #4]
	}
 8015970:	4618      	mov	r0, r3
 8015972:	370c      	adds	r7, #12
 8015974:	46bd      	mov	sp, r7
 8015976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801597a:	4770      	bx	lr
 801597c:	20003948 	.word	0x20003948
 8015980:	20003964 	.word	0x20003964

08015984 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8015984:	b580      	push	{r7, lr}
 8015986:	b084      	sub	sp, #16
 8015988:	af00      	add	r7, sp, #0
 801598a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8015990:	2300      	movs	r3, #0
 8015992:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	2b00      	cmp	r3, #0
 8015998:	d05e      	beq.n	8015a58 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801599e:	4b31      	ldr	r3, [pc, #196]	@ (8015a64 <xTaskPriorityInherit+0xe0>)
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159a4:	429a      	cmp	r2, r3
 80159a6:	d24e      	bcs.n	8015a46 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80159a8:	68bb      	ldr	r3, [r7, #8]
 80159aa:	699b      	ldr	r3, [r3, #24]
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	db06      	blt.n	80159be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80159b0:	4b2c      	ldr	r3, [pc, #176]	@ (8015a64 <xTaskPriorityInherit+0xe0>)
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159b6:	f1c3 0207 	rsb	r2, r3, #7
 80159ba:	68bb      	ldr	r3, [r7, #8]
 80159bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80159be:	68bb      	ldr	r3, [r7, #8]
 80159c0:	6959      	ldr	r1, [r3, #20]
 80159c2:	68bb      	ldr	r3, [r7, #8]
 80159c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80159c6:	4613      	mov	r3, r2
 80159c8:	009b      	lsls	r3, r3, #2
 80159ca:	4413      	add	r3, r2
 80159cc:	009b      	lsls	r3, r3, #2
 80159ce:	4a26      	ldr	r2, [pc, #152]	@ (8015a68 <xTaskPriorityInherit+0xe4>)
 80159d0:	4413      	add	r3, r2
 80159d2:	4299      	cmp	r1, r3
 80159d4:	d12f      	bne.n	8015a36 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80159d6:	68bb      	ldr	r3, [r7, #8]
 80159d8:	3304      	adds	r3, #4
 80159da:	4618      	mov	r0, r3
 80159dc:	f7fe fa2c 	bl	8013e38 <uxListRemove>
 80159e0:	4603      	mov	r3, r0
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d10a      	bne.n	80159fc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80159e6:	68bb      	ldr	r3, [r7, #8]
 80159e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80159ea:	2201      	movs	r2, #1
 80159ec:	fa02 f303 	lsl.w	r3, r2, r3
 80159f0:	43da      	mvns	r2, r3
 80159f2:	4b1e      	ldr	r3, [pc, #120]	@ (8015a6c <xTaskPriorityInherit+0xe8>)
 80159f4:	681b      	ldr	r3, [r3, #0]
 80159f6:	4013      	ands	r3, r2
 80159f8:	4a1c      	ldr	r2, [pc, #112]	@ (8015a6c <xTaskPriorityInherit+0xe8>)
 80159fa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80159fc:	4b19      	ldr	r3, [pc, #100]	@ (8015a64 <xTaskPriorityInherit+0xe0>)
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a02:	68bb      	ldr	r3, [r7, #8]
 8015a04:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015a06:	68bb      	ldr	r3, [r7, #8]
 8015a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a0a:	2201      	movs	r2, #1
 8015a0c:	409a      	lsls	r2, r3
 8015a0e:	4b17      	ldr	r3, [pc, #92]	@ (8015a6c <xTaskPriorityInherit+0xe8>)
 8015a10:	681b      	ldr	r3, [r3, #0]
 8015a12:	4313      	orrs	r3, r2
 8015a14:	4a15      	ldr	r2, [pc, #84]	@ (8015a6c <xTaskPriorityInherit+0xe8>)
 8015a16:	6013      	str	r3, [r2, #0]
 8015a18:	68bb      	ldr	r3, [r7, #8]
 8015a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a1c:	4613      	mov	r3, r2
 8015a1e:	009b      	lsls	r3, r3, #2
 8015a20:	4413      	add	r3, r2
 8015a22:	009b      	lsls	r3, r3, #2
 8015a24:	4a10      	ldr	r2, [pc, #64]	@ (8015a68 <xTaskPriorityInherit+0xe4>)
 8015a26:	441a      	add	r2, r3
 8015a28:	68bb      	ldr	r3, [r7, #8]
 8015a2a:	3304      	adds	r3, #4
 8015a2c:	4619      	mov	r1, r3
 8015a2e:	4610      	mov	r0, r2
 8015a30:	f7fe f9a5 	bl	8013d7e <vListInsertEnd>
 8015a34:	e004      	b.n	8015a40 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015a36:	4b0b      	ldr	r3, [pc, #44]	@ (8015a64 <xTaskPriorityInherit+0xe0>)
 8015a38:	681b      	ldr	r3, [r3, #0]
 8015a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a3c:	68bb      	ldr	r3, [r7, #8]
 8015a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8015a40:	2301      	movs	r3, #1
 8015a42:	60fb      	str	r3, [r7, #12]
 8015a44:	e008      	b.n	8015a58 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8015a46:	68bb      	ldr	r3, [r7, #8]
 8015a48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015a4a:	4b06      	ldr	r3, [pc, #24]	@ (8015a64 <xTaskPriorityInherit+0xe0>)
 8015a4c:	681b      	ldr	r3, [r3, #0]
 8015a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a50:	429a      	cmp	r2, r3
 8015a52:	d201      	bcs.n	8015a58 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8015a54:	2301      	movs	r3, #1
 8015a56:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015a58:	68fb      	ldr	r3, [r7, #12]
	}
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	3710      	adds	r7, #16
 8015a5e:	46bd      	mov	sp, r7
 8015a60:	bd80      	pop	{r7, pc}
 8015a62:	bf00      	nop
 8015a64:	2000383c 	.word	0x2000383c
 8015a68:	20003840 	.word	0x20003840
 8015a6c:	20003944 	.word	0x20003944

08015a70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015a70:	b580      	push	{r7, lr}
 8015a72:	b086      	sub	sp, #24
 8015a74:	af00      	add	r7, sp, #0
 8015a76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015a7c:	2300      	movs	r3, #0
 8015a7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d070      	beq.n	8015b68 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015a86:	4b3b      	ldr	r3, [pc, #236]	@ (8015b74 <xTaskPriorityDisinherit+0x104>)
 8015a88:	681b      	ldr	r3, [r3, #0]
 8015a8a:	693a      	ldr	r2, [r7, #16]
 8015a8c:	429a      	cmp	r2, r3
 8015a8e:	d00b      	beq.n	8015aa8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8015a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a94:	f383 8811 	msr	BASEPRI, r3
 8015a98:	f3bf 8f6f 	isb	sy
 8015a9c:	f3bf 8f4f 	dsb	sy
 8015aa0:	60fb      	str	r3, [r7, #12]
}
 8015aa2:	bf00      	nop
 8015aa4:	bf00      	nop
 8015aa6:	e7fd      	b.n	8015aa4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8015aa8:	693b      	ldr	r3, [r7, #16]
 8015aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	d10b      	bne.n	8015ac8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8015ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ab4:	f383 8811 	msr	BASEPRI, r3
 8015ab8:	f3bf 8f6f 	isb	sy
 8015abc:	f3bf 8f4f 	dsb	sy
 8015ac0:	60bb      	str	r3, [r7, #8]
}
 8015ac2:	bf00      	nop
 8015ac4:	bf00      	nop
 8015ac6:	e7fd      	b.n	8015ac4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8015ac8:	693b      	ldr	r3, [r7, #16]
 8015aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015acc:	1e5a      	subs	r2, r3, #1
 8015ace:	693b      	ldr	r3, [r7, #16]
 8015ad0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015ad2:	693b      	ldr	r3, [r7, #16]
 8015ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015ad6:	693b      	ldr	r3, [r7, #16]
 8015ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015ada:	429a      	cmp	r2, r3
 8015adc:	d044      	beq.n	8015b68 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015ade:	693b      	ldr	r3, [r7, #16]
 8015ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d140      	bne.n	8015b68 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015ae6:	693b      	ldr	r3, [r7, #16]
 8015ae8:	3304      	adds	r3, #4
 8015aea:	4618      	mov	r0, r3
 8015aec:	f7fe f9a4 	bl	8013e38 <uxListRemove>
 8015af0:	4603      	mov	r3, r0
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	d115      	bne.n	8015b22 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015af6:	693b      	ldr	r3, [r7, #16]
 8015af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015afa:	491f      	ldr	r1, [pc, #124]	@ (8015b78 <xTaskPriorityDisinherit+0x108>)
 8015afc:	4613      	mov	r3, r2
 8015afe:	009b      	lsls	r3, r3, #2
 8015b00:	4413      	add	r3, r2
 8015b02:	009b      	lsls	r3, r3, #2
 8015b04:	440b      	add	r3, r1
 8015b06:	681b      	ldr	r3, [r3, #0]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d10a      	bne.n	8015b22 <xTaskPriorityDisinherit+0xb2>
 8015b0c:	693b      	ldr	r3, [r7, #16]
 8015b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b10:	2201      	movs	r2, #1
 8015b12:	fa02 f303 	lsl.w	r3, r2, r3
 8015b16:	43da      	mvns	r2, r3
 8015b18:	4b18      	ldr	r3, [pc, #96]	@ (8015b7c <xTaskPriorityDisinherit+0x10c>)
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	4013      	ands	r3, r2
 8015b1e:	4a17      	ldr	r2, [pc, #92]	@ (8015b7c <xTaskPriorityDisinherit+0x10c>)
 8015b20:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015b22:	693b      	ldr	r3, [r7, #16]
 8015b24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015b26:	693b      	ldr	r3, [r7, #16]
 8015b28:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015b2a:	693b      	ldr	r3, [r7, #16]
 8015b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b2e:	f1c3 0207 	rsb	r2, r3, #7
 8015b32:	693b      	ldr	r3, [r7, #16]
 8015b34:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015b36:	693b      	ldr	r3, [r7, #16]
 8015b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b3a:	2201      	movs	r2, #1
 8015b3c:	409a      	lsls	r2, r3
 8015b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8015b7c <xTaskPriorityDisinherit+0x10c>)
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	4313      	orrs	r3, r2
 8015b44:	4a0d      	ldr	r2, [pc, #52]	@ (8015b7c <xTaskPriorityDisinherit+0x10c>)
 8015b46:	6013      	str	r3, [r2, #0]
 8015b48:	693b      	ldr	r3, [r7, #16]
 8015b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015b4c:	4613      	mov	r3, r2
 8015b4e:	009b      	lsls	r3, r3, #2
 8015b50:	4413      	add	r3, r2
 8015b52:	009b      	lsls	r3, r3, #2
 8015b54:	4a08      	ldr	r2, [pc, #32]	@ (8015b78 <xTaskPriorityDisinherit+0x108>)
 8015b56:	441a      	add	r2, r3
 8015b58:	693b      	ldr	r3, [r7, #16]
 8015b5a:	3304      	adds	r3, #4
 8015b5c:	4619      	mov	r1, r3
 8015b5e:	4610      	mov	r0, r2
 8015b60:	f7fe f90d 	bl	8013d7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015b64:	2301      	movs	r3, #1
 8015b66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015b68:	697b      	ldr	r3, [r7, #20]
	}
 8015b6a:	4618      	mov	r0, r3
 8015b6c:	3718      	adds	r7, #24
 8015b6e:	46bd      	mov	sp, r7
 8015b70:	bd80      	pop	{r7, pc}
 8015b72:	bf00      	nop
 8015b74:	2000383c 	.word	0x2000383c
 8015b78:	20003840 	.word	0x20003840
 8015b7c:	20003944 	.word	0x20003944

08015b80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8015b80:	b580      	push	{r7, lr}
 8015b82:	b088      	sub	sp, #32
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	6078      	str	r0, [r7, #4]
 8015b88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8015b8e:	2301      	movs	r3, #1
 8015b90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d079      	beq.n	8015c8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8015b98:	69bb      	ldr	r3, [r7, #24]
 8015b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d10b      	bne.n	8015bb8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8015ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ba4:	f383 8811 	msr	BASEPRI, r3
 8015ba8:	f3bf 8f6f 	isb	sy
 8015bac:	f3bf 8f4f 	dsb	sy
 8015bb0:	60fb      	str	r3, [r7, #12]
}
 8015bb2:	bf00      	nop
 8015bb4:	bf00      	nop
 8015bb6:	e7fd      	b.n	8015bb4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8015bb8:	69bb      	ldr	r3, [r7, #24]
 8015bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015bbc:	683a      	ldr	r2, [r7, #0]
 8015bbe:	429a      	cmp	r2, r3
 8015bc0:	d902      	bls.n	8015bc8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8015bc2:	683b      	ldr	r3, [r7, #0]
 8015bc4:	61fb      	str	r3, [r7, #28]
 8015bc6:	e002      	b.n	8015bce <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8015bc8:	69bb      	ldr	r3, [r7, #24]
 8015bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015bcc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8015bce:	69bb      	ldr	r3, [r7, #24]
 8015bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015bd2:	69fa      	ldr	r2, [r7, #28]
 8015bd4:	429a      	cmp	r2, r3
 8015bd6:	d059      	beq.n	8015c8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8015bd8:	69bb      	ldr	r3, [r7, #24]
 8015bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015bdc:	697a      	ldr	r2, [r7, #20]
 8015bde:	429a      	cmp	r2, r3
 8015be0:	d154      	bne.n	8015c8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8015be2:	4b2c      	ldr	r3, [pc, #176]	@ (8015c94 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8015be4:	681b      	ldr	r3, [r3, #0]
 8015be6:	69ba      	ldr	r2, [r7, #24]
 8015be8:	429a      	cmp	r2, r3
 8015bea:	d10b      	bne.n	8015c04 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8015bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bf0:	f383 8811 	msr	BASEPRI, r3
 8015bf4:	f3bf 8f6f 	isb	sy
 8015bf8:	f3bf 8f4f 	dsb	sy
 8015bfc:	60bb      	str	r3, [r7, #8]
}
 8015bfe:	bf00      	nop
 8015c00:	bf00      	nop
 8015c02:	e7fd      	b.n	8015c00 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8015c04:	69bb      	ldr	r3, [r7, #24]
 8015c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c08:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8015c0a:	69bb      	ldr	r3, [r7, #24]
 8015c0c:	69fa      	ldr	r2, [r7, #28]
 8015c0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015c10:	69bb      	ldr	r3, [r7, #24]
 8015c12:	699b      	ldr	r3, [r3, #24]
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	db04      	blt.n	8015c22 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015c18:	69fb      	ldr	r3, [r7, #28]
 8015c1a:	f1c3 0207 	rsb	r2, r3, #7
 8015c1e:	69bb      	ldr	r3, [r7, #24]
 8015c20:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8015c22:	69bb      	ldr	r3, [r7, #24]
 8015c24:	6959      	ldr	r1, [r3, #20]
 8015c26:	693a      	ldr	r2, [r7, #16]
 8015c28:	4613      	mov	r3, r2
 8015c2a:	009b      	lsls	r3, r3, #2
 8015c2c:	4413      	add	r3, r2
 8015c2e:	009b      	lsls	r3, r3, #2
 8015c30:	4a19      	ldr	r2, [pc, #100]	@ (8015c98 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8015c32:	4413      	add	r3, r2
 8015c34:	4299      	cmp	r1, r3
 8015c36:	d129      	bne.n	8015c8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015c38:	69bb      	ldr	r3, [r7, #24]
 8015c3a:	3304      	adds	r3, #4
 8015c3c:	4618      	mov	r0, r3
 8015c3e:	f7fe f8fb 	bl	8013e38 <uxListRemove>
 8015c42:	4603      	mov	r3, r0
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d10a      	bne.n	8015c5e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8015c48:	69bb      	ldr	r3, [r7, #24]
 8015c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c4c:	2201      	movs	r2, #1
 8015c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8015c52:	43da      	mvns	r2, r3
 8015c54:	4b11      	ldr	r3, [pc, #68]	@ (8015c9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8015c56:	681b      	ldr	r3, [r3, #0]
 8015c58:	4013      	ands	r3, r2
 8015c5a:	4a10      	ldr	r2, [pc, #64]	@ (8015c9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8015c5c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8015c5e:	69bb      	ldr	r3, [r7, #24]
 8015c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015c62:	2201      	movs	r2, #1
 8015c64:	409a      	lsls	r2, r3
 8015c66:	4b0d      	ldr	r3, [pc, #52]	@ (8015c9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	4313      	orrs	r3, r2
 8015c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8015c9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8015c6e:	6013      	str	r3, [r2, #0]
 8015c70:	69bb      	ldr	r3, [r7, #24]
 8015c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015c74:	4613      	mov	r3, r2
 8015c76:	009b      	lsls	r3, r3, #2
 8015c78:	4413      	add	r3, r2
 8015c7a:	009b      	lsls	r3, r3, #2
 8015c7c:	4a06      	ldr	r2, [pc, #24]	@ (8015c98 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8015c7e:	441a      	add	r2, r3
 8015c80:	69bb      	ldr	r3, [r7, #24]
 8015c82:	3304      	adds	r3, #4
 8015c84:	4619      	mov	r1, r3
 8015c86:	4610      	mov	r0, r2
 8015c88:	f7fe f879 	bl	8013d7e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015c8c:	bf00      	nop
 8015c8e:	3720      	adds	r7, #32
 8015c90:	46bd      	mov	sp, r7
 8015c92:	bd80      	pop	{r7, pc}
 8015c94:	2000383c 	.word	0x2000383c
 8015c98:	20003840 	.word	0x20003840
 8015c9c:	20003944 	.word	0x20003944

08015ca0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015ca0:	b480      	push	{r7}
 8015ca2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015ca4:	4b07      	ldr	r3, [pc, #28]	@ (8015cc4 <pvTaskIncrementMutexHeldCount+0x24>)
 8015ca6:	681b      	ldr	r3, [r3, #0]
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d004      	beq.n	8015cb6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015cac:	4b05      	ldr	r3, [pc, #20]	@ (8015cc4 <pvTaskIncrementMutexHeldCount+0x24>)
 8015cae:	681b      	ldr	r3, [r3, #0]
 8015cb0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015cb2:	3201      	adds	r2, #1
 8015cb4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8015cb6:	4b03      	ldr	r3, [pc, #12]	@ (8015cc4 <pvTaskIncrementMutexHeldCount+0x24>)
 8015cb8:	681b      	ldr	r3, [r3, #0]
	}
 8015cba:	4618      	mov	r0, r3
 8015cbc:	46bd      	mov	sp, r7
 8015cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cc2:	4770      	bx	lr
 8015cc4:	2000383c 	.word	0x2000383c

08015cc8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b084      	sub	sp, #16
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	6078      	str	r0, [r7, #4]
 8015cd0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8015cd2:	f000 fac1 	bl	8016258 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8015cd6:	4b20      	ldr	r3, [pc, #128]	@ (8015d58 <ulTaskNotifyTake+0x90>)
 8015cd8:	681b      	ldr	r3, [r3, #0]
 8015cda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d113      	bne.n	8015d0a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8015ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8015d58 <ulTaskNotifyTake+0x90>)
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	2201      	movs	r2, #1
 8015ce8:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

				if( xTicksToWait > ( TickType_t ) 0 )
 8015cec:	683b      	ldr	r3, [r7, #0]
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d00b      	beq.n	8015d0a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015cf2:	2101      	movs	r1, #1
 8015cf4:	6838      	ldr	r0, [r7, #0]
 8015cf6:	f000 f919 	bl	8015f2c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8015cfa:	4b18      	ldr	r3, [pc, #96]	@ (8015d5c <ulTaskNotifyTake+0x94>)
 8015cfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015d00:	601a      	str	r2, [r3, #0]
 8015d02:	f3bf 8f4f 	dsb	sy
 8015d06:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8015d0a:	f000 fad7 	bl	80162bc <vPortExitCritical>

		taskENTER_CRITICAL();
 8015d0e:	f000 faa3 	bl	8016258 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8015d12:	4b11      	ldr	r3, [pc, #68]	@ (8015d58 <ulTaskNotifyTake+0x90>)
 8015d14:	681b      	ldr	r3, [r3, #0]
 8015d16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8015d1a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d00e      	beq.n	8015d40 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d005      	beq.n	8015d34 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8015d28:	4b0b      	ldr	r3, [pc, #44]	@ (8015d58 <ulTaskNotifyTake+0x90>)
 8015d2a:	681b      	ldr	r3, [r3, #0]
 8015d2c:	2200      	movs	r2, #0
 8015d2e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8015d32:	e005      	b.n	8015d40 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8015d34:	4b08      	ldr	r3, [pc, #32]	@ (8015d58 <ulTaskNotifyTake+0x90>)
 8015d36:	681b      	ldr	r3, [r3, #0]
 8015d38:	68fa      	ldr	r2, [r7, #12]
 8015d3a:	3a01      	subs	r2, #1
 8015d3c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015d40:	4b05      	ldr	r3, [pc, #20]	@ (8015d58 <ulTaskNotifyTake+0x90>)
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	2200      	movs	r2, #0
 8015d46:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
		}
		taskEXIT_CRITICAL();
 8015d4a:	f000 fab7 	bl	80162bc <vPortExitCritical>

		return ulReturn;
 8015d4e:	68fb      	ldr	r3, [r7, #12]
	}
 8015d50:	4618      	mov	r0, r3
 8015d52:	3710      	adds	r7, #16
 8015d54:	46bd      	mov	sp, r7
 8015d56:	bd80      	pop	{r7, pc}
 8015d58:	2000383c 	.word	0x2000383c
 8015d5c:	e000ed04 	.word	0xe000ed04

08015d60 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8015d60:	b580      	push	{r7, lr}
 8015d62:	b08e      	sub	sp, #56	@ 0x38
 8015d64:	af00      	add	r7, sp, #0
 8015d66:	60f8      	str	r0, [r7, #12]
 8015d68:	60b9      	str	r1, [r7, #8]
 8015d6a:	603b      	str	r3, [r7, #0]
 8015d6c:	4613      	mov	r3, r2
 8015d6e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8015d70:	2301      	movs	r3, #1
 8015d72:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8015d74:	68fb      	ldr	r3, [r7, #12]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d10b      	bne.n	8015d92 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8015d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d7e:	f383 8811 	msr	BASEPRI, r3
 8015d82:	f3bf 8f6f 	isb	sy
 8015d86:	f3bf 8f4f 	dsb	sy
 8015d8a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015d8c:	bf00      	nop
 8015d8e:	bf00      	nop
 8015d90:	e7fd      	b.n	8015d8e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015d92:	f000 fb41 	bl	8016418 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8015d9a:	f3ef 8211 	mrs	r2, BASEPRI
 8015d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015da2:	f383 8811 	msr	BASEPRI, r3
 8015da6:	f3bf 8f6f 	isb	sy
 8015daa:	f3bf 8f4f 	dsb	sy
 8015dae:	623a      	str	r2, [r7, #32]
 8015db0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8015db2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8015db6:	683b      	ldr	r3, [r7, #0]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d004      	beq.n	8015dc6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8015dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dbe:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8015dc2:	683b      	ldr	r3, [r7, #0]
 8015dc4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8015dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dc8:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8015dcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8015dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dd2:	2202      	movs	r2, #2
 8015dd4:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 8015dd8:	79fb      	ldrb	r3, [r7, #7]
 8015dda:	2b04      	cmp	r3, #4
 8015ddc:	d82e      	bhi.n	8015e3c <xTaskGenericNotifyFromISR+0xdc>
 8015dde:	a201      	add	r2, pc, #4	@ (adr r2, 8015de4 <xTaskGenericNotifyFromISR+0x84>)
 8015de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015de4:	08015e61 	.word	0x08015e61
 8015de8:	08015df9 	.word	0x08015df9
 8015dec:	08015e0b 	.word	0x08015e0b
 8015df0:	08015e1b 	.word	0x08015e1b
 8015df4:	08015e25 	.word	0x08015e25
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8015df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dfa:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8015dfe:	68bb      	ldr	r3, [r7, #8]
 8015e00:	431a      	orrs	r2, r3
 8015e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e04:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 8015e08:	e02d      	b.n	8015e66 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8015e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8015e10:	1c5a      	adds	r2, r3, #1
 8015e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e14:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 8015e18:	e025      	b.n	8015e66 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8015e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e1c:	68ba      	ldr	r2, [r7, #8]
 8015e1e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 8015e22:	e020      	b.n	8015e66 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8015e24:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015e28:	2b02      	cmp	r3, #2
 8015e2a:	d004      	beq.n	8015e36 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8015e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e2e:	68ba      	ldr	r2, [r7, #8]
 8015e30:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8015e34:	e017      	b.n	8015e66 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8015e36:	2300      	movs	r3, #0
 8015e38:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8015e3a:	e014      	b.n	8015e66 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8015e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8015e42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015e46:	d00d      	beq.n	8015e64 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8015e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e4c:	f383 8811 	msr	BASEPRI, r3
 8015e50:	f3bf 8f6f 	isb	sy
 8015e54:	f3bf 8f4f 	dsb	sy
 8015e58:	61bb      	str	r3, [r7, #24]
}
 8015e5a:	bf00      	nop
 8015e5c:	bf00      	nop
 8015e5e:	e7fd      	b.n	8015e5c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8015e60:	bf00      	nop
 8015e62:	e000      	b.n	8015e66 <xTaskGenericNotifyFromISR+0x106>
					break;
 8015e64:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8015e66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015e6a:	2b01      	cmp	r3, #1
 8015e6c:	d146      	bne.n	8015efc <xTaskGenericNotifyFromISR+0x19c>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8015e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d00b      	beq.n	8015e8e <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8015e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e7a:	f383 8811 	msr	BASEPRI, r3
 8015e7e:	f3bf 8f6f 	isb	sy
 8015e82:	f3bf 8f4f 	dsb	sy
 8015e86:	617b      	str	r3, [r7, #20]
}
 8015e88:	bf00      	nop
 8015e8a:	bf00      	nop
 8015e8c:	e7fd      	b.n	8015e8a <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015e8e:	4b21      	ldr	r3, [pc, #132]	@ (8015f14 <xTaskGenericNotifyFromISR+0x1b4>)
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d11c      	bne.n	8015ed0 <xTaskGenericNotifyFromISR+0x170>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e98:	3304      	adds	r3, #4
 8015e9a:	4618      	mov	r0, r3
 8015e9c:	f7fd ffcc 	bl	8013e38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ea4:	2201      	movs	r2, #1
 8015ea6:	409a      	lsls	r2, r3
 8015ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8015f18 <xTaskGenericNotifyFromISR+0x1b8>)
 8015eaa:	681b      	ldr	r3, [r3, #0]
 8015eac:	4313      	orrs	r3, r2
 8015eae:	4a1a      	ldr	r2, [pc, #104]	@ (8015f18 <xTaskGenericNotifyFromISR+0x1b8>)
 8015eb0:	6013      	str	r3, [r2, #0]
 8015eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015eb6:	4613      	mov	r3, r2
 8015eb8:	009b      	lsls	r3, r3, #2
 8015eba:	4413      	add	r3, r2
 8015ebc:	009b      	lsls	r3, r3, #2
 8015ebe:	4a17      	ldr	r2, [pc, #92]	@ (8015f1c <xTaskGenericNotifyFromISR+0x1bc>)
 8015ec0:	441a      	add	r2, r3
 8015ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ec4:	3304      	adds	r3, #4
 8015ec6:	4619      	mov	r1, r3
 8015ec8:	4610      	mov	r0, r2
 8015eca:	f7fd ff58 	bl	8013d7e <vListInsertEnd>
 8015ece:	e005      	b.n	8015edc <xTaskGenericNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8015ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ed2:	3318      	adds	r3, #24
 8015ed4:	4619      	mov	r1, r3
 8015ed6:	4812      	ldr	r0, [pc, #72]	@ (8015f20 <xTaskGenericNotifyFromISR+0x1c0>)
 8015ed8:	f7fd ff51 	bl	8013d7e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8015edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015ee0:	4b10      	ldr	r3, [pc, #64]	@ (8015f24 <xTaskGenericNotifyFromISR+0x1c4>)
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ee6:	429a      	cmp	r2, r3
 8015ee8:	d908      	bls.n	8015efc <xTaskGenericNotifyFromISR+0x19c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8015eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015eec:	2b00      	cmp	r3, #0
 8015eee:	d002      	beq.n	8015ef6 <xTaskGenericNotifyFromISR+0x196>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8015ef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015ef2:	2201      	movs	r2, #1
 8015ef4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8015ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8015f28 <xTaskGenericNotifyFromISR+0x1c8>)
 8015ef8:	2201      	movs	r2, #1
 8015efa:	601a      	str	r2, [r3, #0]
 8015efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015efe:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015f00:	693b      	ldr	r3, [r7, #16]
 8015f02:	f383 8811 	msr	BASEPRI, r3
}
 8015f06:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8015f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8015f0a:	4618      	mov	r0, r3
 8015f0c:	3738      	adds	r7, #56	@ 0x38
 8015f0e:	46bd      	mov	sp, r7
 8015f10:	bd80      	pop	{r7, pc}
 8015f12:	bf00      	nop
 8015f14:	20003964 	.word	0x20003964
 8015f18:	20003944 	.word	0x20003944
 8015f1c:	20003840 	.word	0x20003840
 8015f20:	200038fc 	.word	0x200038fc
 8015f24:	2000383c 	.word	0x2000383c
 8015f28:	20003950 	.word	0x20003950

08015f2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015f2c:	b580      	push	{r7, lr}
 8015f2e:	b084      	sub	sp, #16
 8015f30:	af00      	add	r7, sp, #0
 8015f32:	6078      	str	r0, [r7, #4]
 8015f34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015f36:	4b29      	ldr	r3, [pc, #164]	@ (8015fdc <prvAddCurrentTaskToDelayedList+0xb0>)
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015f3c:	4b28      	ldr	r3, [pc, #160]	@ (8015fe0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	3304      	adds	r3, #4
 8015f42:	4618      	mov	r0, r3
 8015f44:	f7fd ff78 	bl	8013e38 <uxListRemove>
 8015f48:	4603      	mov	r3, r0
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d10b      	bne.n	8015f66 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8015f4e:	4b24      	ldr	r3, [pc, #144]	@ (8015fe0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015f50:	681b      	ldr	r3, [r3, #0]
 8015f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f54:	2201      	movs	r2, #1
 8015f56:	fa02 f303 	lsl.w	r3, r2, r3
 8015f5a:	43da      	mvns	r2, r3
 8015f5c:	4b21      	ldr	r3, [pc, #132]	@ (8015fe4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8015f5e:	681b      	ldr	r3, [r3, #0]
 8015f60:	4013      	ands	r3, r2
 8015f62:	4a20      	ldr	r2, [pc, #128]	@ (8015fe4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8015f64:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015f6c:	d10a      	bne.n	8015f84 <prvAddCurrentTaskToDelayedList+0x58>
 8015f6e:	683b      	ldr	r3, [r7, #0]
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d007      	beq.n	8015f84 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015f74:	4b1a      	ldr	r3, [pc, #104]	@ (8015fe0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015f76:	681b      	ldr	r3, [r3, #0]
 8015f78:	3304      	adds	r3, #4
 8015f7a:	4619      	mov	r1, r3
 8015f7c:	481a      	ldr	r0, [pc, #104]	@ (8015fe8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8015f7e:	f7fd fefe 	bl	8013d7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015f82:	e026      	b.n	8015fd2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015f84:	68fa      	ldr	r2, [r7, #12]
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	4413      	add	r3, r2
 8015f8a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015f8c:	4b14      	ldr	r3, [pc, #80]	@ (8015fe0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015f8e:	681b      	ldr	r3, [r3, #0]
 8015f90:	68ba      	ldr	r2, [r7, #8]
 8015f92:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015f94:	68ba      	ldr	r2, [r7, #8]
 8015f96:	68fb      	ldr	r3, [r7, #12]
 8015f98:	429a      	cmp	r2, r3
 8015f9a:	d209      	bcs.n	8015fb0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015f9c:	4b13      	ldr	r3, [pc, #76]	@ (8015fec <prvAddCurrentTaskToDelayedList+0xc0>)
 8015f9e:	681a      	ldr	r2, [r3, #0]
 8015fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8015fe0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015fa2:	681b      	ldr	r3, [r3, #0]
 8015fa4:	3304      	adds	r3, #4
 8015fa6:	4619      	mov	r1, r3
 8015fa8:	4610      	mov	r0, r2
 8015faa:	f7fd ff0c 	bl	8013dc6 <vListInsert>
}
 8015fae:	e010      	b.n	8015fd2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8015ff0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8015fb2:	681a      	ldr	r2, [r3, #0]
 8015fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8015fe0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	3304      	adds	r3, #4
 8015fba:	4619      	mov	r1, r3
 8015fbc:	4610      	mov	r0, r2
 8015fbe:	f7fd ff02 	bl	8013dc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8015ff4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015fc4:	681b      	ldr	r3, [r3, #0]
 8015fc6:	68ba      	ldr	r2, [r7, #8]
 8015fc8:	429a      	cmp	r2, r3
 8015fca:	d202      	bcs.n	8015fd2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8015fcc:	4a09      	ldr	r2, [pc, #36]	@ (8015ff4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015fce:	68bb      	ldr	r3, [r7, #8]
 8015fd0:	6013      	str	r3, [r2, #0]
}
 8015fd2:	bf00      	nop
 8015fd4:	3710      	adds	r7, #16
 8015fd6:	46bd      	mov	sp, r7
 8015fd8:	bd80      	pop	{r7, pc}
 8015fda:	bf00      	nop
 8015fdc:	20003940 	.word	0x20003940
 8015fe0:	2000383c 	.word	0x2000383c
 8015fe4:	20003944 	.word	0x20003944
 8015fe8:	20003928 	.word	0x20003928
 8015fec:	200038f8 	.word	0x200038f8
 8015ff0:	200038f4 	.word	0x200038f4
 8015ff4:	2000395c 	.word	0x2000395c

08015ff8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015ff8:	b480      	push	{r7}
 8015ffa:	b085      	sub	sp, #20
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	60f8      	str	r0, [r7, #12]
 8016000:	60b9      	str	r1, [r7, #8]
 8016002:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016004:	68fb      	ldr	r3, [r7, #12]
 8016006:	3b04      	subs	r3, #4
 8016008:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801600a:	68fb      	ldr	r3, [r7, #12]
 801600c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016010:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016012:	68fb      	ldr	r3, [r7, #12]
 8016014:	3b04      	subs	r3, #4
 8016016:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016018:	68bb      	ldr	r3, [r7, #8]
 801601a:	f023 0201 	bic.w	r2, r3, #1
 801601e:	68fb      	ldr	r3, [r7, #12]
 8016020:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	3b04      	subs	r3, #4
 8016026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016028:	4a0c      	ldr	r2, [pc, #48]	@ (801605c <pxPortInitialiseStack+0x64>)
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801602e:	68fb      	ldr	r3, [r7, #12]
 8016030:	3b14      	subs	r3, #20
 8016032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016034:	687a      	ldr	r2, [r7, #4]
 8016036:	68fb      	ldr	r3, [r7, #12]
 8016038:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801603a:	68fb      	ldr	r3, [r7, #12]
 801603c:	3b04      	subs	r3, #4
 801603e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	f06f 0202 	mvn.w	r2, #2
 8016046:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016048:	68fb      	ldr	r3, [r7, #12]
 801604a:	3b20      	subs	r3, #32
 801604c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801604e:	68fb      	ldr	r3, [r7, #12]
}
 8016050:	4618      	mov	r0, r3
 8016052:	3714      	adds	r7, #20
 8016054:	46bd      	mov	sp, r7
 8016056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801605a:	4770      	bx	lr
 801605c:	08016061 	.word	0x08016061

08016060 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016060:	b480      	push	{r7}
 8016062:	b085      	sub	sp, #20
 8016064:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016066:	2300      	movs	r3, #0
 8016068:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801606a:	4b13      	ldr	r3, [pc, #76]	@ (80160b8 <prvTaskExitError+0x58>)
 801606c:	681b      	ldr	r3, [r3, #0]
 801606e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016072:	d00b      	beq.n	801608c <prvTaskExitError+0x2c>
	__asm volatile
 8016074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016078:	f383 8811 	msr	BASEPRI, r3
 801607c:	f3bf 8f6f 	isb	sy
 8016080:	f3bf 8f4f 	dsb	sy
 8016084:	60fb      	str	r3, [r7, #12]
}
 8016086:	bf00      	nop
 8016088:	bf00      	nop
 801608a:	e7fd      	b.n	8016088 <prvTaskExitError+0x28>
	__asm volatile
 801608c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016090:	f383 8811 	msr	BASEPRI, r3
 8016094:	f3bf 8f6f 	isb	sy
 8016098:	f3bf 8f4f 	dsb	sy
 801609c:	60bb      	str	r3, [r7, #8]
}
 801609e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80160a0:	bf00      	nop
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d0fc      	beq.n	80160a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80160a8:	bf00      	nop
 80160aa:	bf00      	nop
 80160ac:	3714      	adds	r7, #20
 80160ae:	46bd      	mov	sp, r7
 80160b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b4:	4770      	bx	lr
 80160b6:	bf00      	nop
 80160b8:	20000144 	.word	0x20000144
 80160bc:	00000000 	.word	0x00000000

080160c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80160c0:	4b07      	ldr	r3, [pc, #28]	@ (80160e0 <pxCurrentTCBConst2>)
 80160c2:	6819      	ldr	r1, [r3, #0]
 80160c4:	6808      	ldr	r0, [r1, #0]
 80160c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160ca:	f380 8809 	msr	PSP, r0
 80160ce:	f3bf 8f6f 	isb	sy
 80160d2:	f04f 0000 	mov.w	r0, #0
 80160d6:	f380 8811 	msr	BASEPRI, r0
 80160da:	4770      	bx	lr
 80160dc:	f3af 8000 	nop.w

080160e0 <pxCurrentTCBConst2>:
 80160e0:	2000383c 	.word	0x2000383c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80160e4:	bf00      	nop
 80160e6:	bf00      	nop

080160e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80160e8:	4808      	ldr	r0, [pc, #32]	@ (801610c <prvPortStartFirstTask+0x24>)
 80160ea:	6800      	ldr	r0, [r0, #0]
 80160ec:	6800      	ldr	r0, [r0, #0]
 80160ee:	f380 8808 	msr	MSP, r0
 80160f2:	f04f 0000 	mov.w	r0, #0
 80160f6:	f380 8814 	msr	CONTROL, r0
 80160fa:	b662      	cpsie	i
 80160fc:	b661      	cpsie	f
 80160fe:	f3bf 8f4f 	dsb	sy
 8016102:	f3bf 8f6f 	isb	sy
 8016106:	df00      	svc	0
 8016108:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801610a:	bf00      	nop
 801610c:	e000ed08 	.word	0xe000ed08

08016110 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016110:	b580      	push	{r7, lr}
 8016112:	b086      	sub	sp, #24
 8016114:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016116:	4b47      	ldr	r3, [pc, #284]	@ (8016234 <xPortStartScheduler+0x124>)
 8016118:	681b      	ldr	r3, [r3, #0]
 801611a:	4a47      	ldr	r2, [pc, #284]	@ (8016238 <xPortStartScheduler+0x128>)
 801611c:	4293      	cmp	r3, r2
 801611e:	d10b      	bne.n	8016138 <xPortStartScheduler+0x28>
	__asm volatile
 8016120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016124:	f383 8811 	msr	BASEPRI, r3
 8016128:	f3bf 8f6f 	isb	sy
 801612c:	f3bf 8f4f 	dsb	sy
 8016130:	613b      	str	r3, [r7, #16]
}
 8016132:	bf00      	nop
 8016134:	bf00      	nop
 8016136:	e7fd      	b.n	8016134 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016138:	4b3e      	ldr	r3, [pc, #248]	@ (8016234 <xPortStartScheduler+0x124>)
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	4a3f      	ldr	r2, [pc, #252]	@ (801623c <xPortStartScheduler+0x12c>)
 801613e:	4293      	cmp	r3, r2
 8016140:	d10b      	bne.n	801615a <xPortStartScheduler+0x4a>
	__asm volatile
 8016142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016146:	f383 8811 	msr	BASEPRI, r3
 801614a:	f3bf 8f6f 	isb	sy
 801614e:	f3bf 8f4f 	dsb	sy
 8016152:	60fb      	str	r3, [r7, #12]
}
 8016154:	bf00      	nop
 8016156:	bf00      	nop
 8016158:	e7fd      	b.n	8016156 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801615a:	4b39      	ldr	r3, [pc, #228]	@ (8016240 <xPortStartScheduler+0x130>)
 801615c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801615e:	697b      	ldr	r3, [r7, #20]
 8016160:	781b      	ldrb	r3, [r3, #0]
 8016162:	b2db      	uxtb	r3, r3
 8016164:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016166:	697b      	ldr	r3, [r7, #20]
 8016168:	22ff      	movs	r2, #255	@ 0xff
 801616a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801616c:	697b      	ldr	r3, [r7, #20]
 801616e:	781b      	ldrb	r3, [r3, #0]
 8016170:	b2db      	uxtb	r3, r3
 8016172:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016174:	78fb      	ldrb	r3, [r7, #3]
 8016176:	b2db      	uxtb	r3, r3
 8016178:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801617c:	b2da      	uxtb	r2, r3
 801617e:	4b31      	ldr	r3, [pc, #196]	@ (8016244 <xPortStartScheduler+0x134>)
 8016180:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016182:	4b31      	ldr	r3, [pc, #196]	@ (8016248 <xPortStartScheduler+0x138>)
 8016184:	2207      	movs	r2, #7
 8016186:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016188:	e009      	b.n	801619e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801618a:	4b2f      	ldr	r3, [pc, #188]	@ (8016248 <xPortStartScheduler+0x138>)
 801618c:	681b      	ldr	r3, [r3, #0]
 801618e:	3b01      	subs	r3, #1
 8016190:	4a2d      	ldr	r2, [pc, #180]	@ (8016248 <xPortStartScheduler+0x138>)
 8016192:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016194:	78fb      	ldrb	r3, [r7, #3]
 8016196:	b2db      	uxtb	r3, r3
 8016198:	005b      	lsls	r3, r3, #1
 801619a:	b2db      	uxtb	r3, r3
 801619c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801619e:	78fb      	ldrb	r3, [r7, #3]
 80161a0:	b2db      	uxtb	r3, r3
 80161a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80161a6:	2b80      	cmp	r3, #128	@ 0x80
 80161a8:	d0ef      	beq.n	801618a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80161aa:	4b27      	ldr	r3, [pc, #156]	@ (8016248 <xPortStartScheduler+0x138>)
 80161ac:	681b      	ldr	r3, [r3, #0]
 80161ae:	f1c3 0307 	rsb	r3, r3, #7
 80161b2:	2b04      	cmp	r3, #4
 80161b4:	d00b      	beq.n	80161ce <xPortStartScheduler+0xbe>
	__asm volatile
 80161b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161ba:	f383 8811 	msr	BASEPRI, r3
 80161be:	f3bf 8f6f 	isb	sy
 80161c2:	f3bf 8f4f 	dsb	sy
 80161c6:	60bb      	str	r3, [r7, #8]
}
 80161c8:	bf00      	nop
 80161ca:	bf00      	nop
 80161cc:	e7fd      	b.n	80161ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80161ce:	4b1e      	ldr	r3, [pc, #120]	@ (8016248 <xPortStartScheduler+0x138>)
 80161d0:	681b      	ldr	r3, [r3, #0]
 80161d2:	021b      	lsls	r3, r3, #8
 80161d4:	4a1c      	ldr	r2, [pc, #112]	@ (8016248 <xPortStartScheduler+0x138>)
 80161d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80161d8:	4b1b      	ldr	r3, [pc, #108]	@ (8016248 <xPortStartScheduler+0x138>)
 80161da:	681b      	ldr	r3, [r3, #0]
 80161dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80161e0:	4a19      	ldr	r2, [pc, #100]	@ (8016248 <xPortStartScheduler+0x138>)
 80161e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	b2da      	uxtb	r2, r3
 80161e8:	697b      	ldr	r3, [r7, #20]
 80161ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80161ec:	4b17      	ldr	r3, [pc, #92]	@ (801624c <xPortStartScheduler+0x13c>)
 80161ee:	681b      	ldr	r3, [r3, #0]
 80161f0:	4a16      	ldr	r2, [pc, #88]	@ (801624c <xPortStartScheduler+0x13c>)
 80161f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80161f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80161f8:	4b14      	ldr	r3, [pc, #80]	@ (801624c <xPortStartScheduler+0x13c>)
 80161fa:	681b      	ldr	r3, [r3, #0]
 80161fc:	4a13      	ldr	r2, [pc, #76]	@ (801624c <xPortStartScheduler+0x13c>)
 80161fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016202:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016204:	f000 f8da 	bl	80163bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016208:	4b11      	ldr	r3, [pc, #68]	@ (8016250 <xPortStartScheduler+0x140>)
 801620a:	2200      	movs	r2, #0
 801620c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801620e:	f000 f8f9 	bl	8016404 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016212:	4b10      	ldr	r3, [pc, #64]	@ (8016254 <xPortStartScheduler+0x144>)
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	4a0f      	ldr	r2, [pc, #60]	@ (8016254 <xPortStartScheduler+0x144>)
 8016218:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801621c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801621e:	f7ff ff63 	bl	80160e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016222:	f7ff f947 	bl	80154b4 <vTaskSwitchContext>
	prvTaskExitError();
 8016226:	f7ff ff1b 	bl	8016060 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801622a:	2300      	movs	r3, #0
}
 801622c:	4618      	mov	r0, r3
 801622e:	3718      	adds	r7, #24
 8016230:	46bd      	mov	sp, r7
 8016232:	bd80      	pop	{r7, pc}
 8016234:	e000ed00 	.word	0xe000ed00
 8016238:	410fc271 	.word	0x410fc271
 801623c:	410fc270 	.word	0x410fc270
 8016240:	e000e400 	.word	0xe000e400
 8016244:	20003970 	.word	0x20003970
 8016248:	20003974 	.word	0x20003974
 801624c:	e000ed20 	.word	0xe000ed20
 8016250:	20000144 	.word	0x20000144
 8016254:	e000ef34 	.word	0xe000ef34

08016258 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016258:	b480      	push	{r7}
 801625a:	b083      	sub	sp, #12
 801625c:	af00      	add	r7, sp, #0
	__asm volatile
 801625e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016262:	f383 8811 	msr	BASEPRI, r3
 8016266:	f3bf 8f6f 	isb	sy
 801626a:	f3bf 8f4f 	dsb	sy
 801626e:	607b      	str	r3, [r7, #4]
}
 8016270:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016272:	4b10      	ldr	r3, [pc, #64]	@ (80162b4 <vPortEnterCritical+0x5c>)
 8016274:	681b      	ldr	r3, [r3, #0]
 8016276:	3301      	adds	r3, #1
 8016278:	4a0e      	ldr	r2, [pc, #56]	@ (80162b4 <vPortEnterCritical+0x5c>)
 801627a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801627c:	4b0d      	ldr	r3, [pc, #52]	@ (80162b4 <vPortEnterCritical+0x5c>)
 801627e:	681b      	ldr	r3, [r3, #0]
 8016280:	2b01      	cmp	r3, #1
 8016282:	d110      	bne.n	80162a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016284:	4b0c      	ldr	r3, [pc, #48]	@ (80162b8 <vPortEnterCritical+0x60>)
 8016286:	681b      	ldr	r3, [r3, #0]
 8016288:	b2db      	uxtb	r3, r3
 801628a:	2b00      	cmp	r3, #0
 801628c:	d00b      	beq.n	80162a6 <vPortEnterCritical+0x4e>
	__asm volatile
 801628e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016292:	f383 8811 	msr	BASEPRI, r3
 8016296:	f3bf 8f6f 	isb	sy
 801629a:	f3bf 8f4f 	dsb	sy
 801629e:	603b      	str	r3, [r7, #0]
}
 80162a0:	bf00      	nop
 80162a2:	bf00      	nop
 80162a4:	e7fd      	b.n	80162a2 <vPortEnterCritical+0x4a>
	}
}
 80162a6:	bf00      	nop
 80162a8:	370c      	adds	r7, #12
 80162aa:	46bd      	mov	sp, r7
 80162ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162b0:	4770      	bx	lr
 80162b2:	bf00      	nop
 80162b4:	20000144 	.word	0x20000144
 80162b8:	e000ed04 	.word	0xe000ed04

080162bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80162bc:	b480      	push	{r7}
 80162be:	b083      	sub	sp, #12
 80162c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80162c2:	4b12      	ldr	r3, [pc, #72]	@ (801630c <vPortExitCritical+0x50>)
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	2b00      	cmp	r3, #0
 80162c8:	d10b      	bne.n	80162e2 <vPortExitCritical+0x26>
	__asm volatile
 80162ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162ce:	f383 8811 	msr	BASEPRI, r3
 80162d2:	f3bf 8f6f 	isb	sy
 80162d6:	f3bf 8f4f 	dsb	sy
 80162da:	607b      	str	r3, [r7, #4]
}
 80162dc:	bf00      	nop
 80162de:	bf00      	nop
 80162e0:	e7fd      	b.n	80162de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80162e2:	4b0a      	ldr	r3, [pc, #40]	@ (801630c <vPortExitCritical+0x50>)
 80162e4:	681b      	ldr	r3, [r3, #0]
 80162e6:	3b01      	subs	r3, #1
 80162e8:	4a08      	ldr	r2, [pc, #32]	@ (801630c <vPortExitCritical+0x50>)
 80162ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80162ec:	4b07      	ldr	r3, [pc, #28]	@ (801630c <vPortExitCritical+0x50>)
 80162ee:	681b      	ldr	r3, [r3, #0]
 80162f0:	2b00      	cmp	r3, #0
 80162f2:	d105      	bne.n	8016300 <vPortExitCritical+0x44>
 80162f4:	2300      	movs	r3, #0
 80162f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80162f8:	683b      	ldr	r3, [r7, #0]
 80162fa:	f383 8811 	msr	BASEPRI, r3
}
 80162fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016300:	bf00      	nop
 8016302:	370c      	adds	r7, #12
 8016304:	46bd      	mov	sp, r7
 8016306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801630a:	4770      	bx	lr
 801630c:	20000144 	.word	0x20000144

08016310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016310:	f3ef 8009 	mrs	r0, PSP
 8016314:	f3bf 8f6f 	isb	sy
 8016318:	4b15      	ldr	r3, [pc, #84]	@ (8016370 <pxCurrentTCBConst>)
 801631a:	681a      	ldr	r2, [r3, #0]
 801631c:	f01e 0f10 	tst.w	lr, #16
 8016320:	bf08      	it	eq
 8016322:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016326:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801632a:	6010      	str	r0, [r2, #0]
 801632c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016330:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016334:	f380 8811 	msr	BASEPRI, r0
 8016338:	f3bf 8f4f 	dsb	sy
 801633c:	f3bf 8f6f 	isb	sy
 8016340:	f7ff f8b8 	bl	80154b4 <vTaskSwitchContext>
 8016344:	f04f 0000 	mov.w	r0, #0
 8016348:	f380 8811 	msr	BASEPRI, r0
 801634c:	bc09      	pop	{r0, r3}
 801634e:	6819      	ldr	r1, [r3, #0]
 8016350:	6808      	ldr	r0, [r1, #0]
 8016352:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016356:	f01e 0f10 	tst.w	lr, #16
 801635a:	bf08      	it	eq
 801635c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016360:	f380 8809 	msr	PSP, r0
 8016364:	f3bf 8f6f 	isb	sy
 8016368:	4770      	bx	lr
 801636a:	bf00      	nop
 801636c:	f3af 8000 	nop.w

08016370 <pxCurrentTCBConst>:
 8016370:	2000383c 	.word	0x2000383c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016374:	bf00      	nop
 8016376:	bf00      	nop

08016378 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016378:	b580      	push	{r7, lr}
 801637a:	b082      	sub	sp, #8
 801637c:	af00      	add	r7, sp, #0
	__asm volatile
 801637e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016382:	f383 8811 	msr	BASEPRI, r3
 8016386:	f3bf 8f6f 	isb	sy
 801638a:	f3bf 8f4f 	dsb	sy
 801638e:	607b      	str	r3, [r7, #4]
}
 8016390:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016392:	f7fe ffd5 	bl	8015340 <xTaskIncrementTick>
 8016396:	4603      	mov	r3, r0
 8016398:	2b00      	cmp	r3, #0
 801639a:	d003      	beq.n	80163a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801639c:	4b06      	ldr	r3, [pc, #24]	@ (80163b8 <SysTick_Handler+0x40>)
 801639e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80163a2:	601a      	str	r2, [r3, #0]
 80163a4:	2300      	movs	r3, #0
 80163a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80163a8:	683b      	ldr	r3, [r7, #0]
 80163aa:	f383 8811 	msr	BASEPRI, r3
}
 80163ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80163b0:	bf00      	nop
 80163b2:	3708      	adds	r7, #8
 80163b4:	46bd      	mov	sp, r7
 80163b6:	bd80      	pop	{r7, pc}
 80163b8:	e000ed04 	.word	0xe000ed04

080163bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80163bc:	b480      	push	{r7}
 80163be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80163c0:	4b0b      	ldr	r3, [pc, #44]	@ (80163f0 <vPortSetupTimerInterrupt+0x34>)
 80163c2:	2200      	movs	r2, #0
 80163c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80163c6:	4b0b      	ldr	r3, [pc, #44]	@ (80163f4 <vPortSetupTimerInterrupt+0x38>)
 80163c8:	2200      	movs	r2, #0
 80163ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80163cc:	4b0a      	ldr	r3, [pc, #40]	@ (80163f8 <vPortSetupTimerInterrupt+0x3c>)
 80163ce:	681b      	ldr	r3, [r3, #0]
 80163d0:	4a0a      	ldr	r2, [pc, #40]	@ (80163fc <vPortSetupTimerInterrupt+0x40>)
 80163d2:	fba2 2303 	umull	r2, r3, r2, r3
 80163d6:	099b      	lsrs	r3, r3, #6
 80163d8:	4a09      	ldr	r2, [pc, #36]	@ (8016400 <vPortSetupTimerInterrupt+0x44>)
 80163da:	3b01      	subs	r3, #1
 80163dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80163de:	4b04      	ldr	r3, [pc, #16]	@ (80163f0 <vPortSetupTimerInterrupt+0x34>)
 80163e0:	2207      	movs	r2, #7
 80163e2:	601a      	str	r2, [r3, #0]
}
 80163e4:	bf00      	nop
 80163e6:	46bd      	mov	sp, r7
 80163e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ec:	4770      	bx	lr
 80163ee:	bf00      	nop
 80163f0:	e000e010 	.word	0xe000e010
 80163f4:	e000e018 	.word	0xe000e018
 80163f8:	20000004 	.word	0x20000004
 80163fc:	10624dd3 	.word	0x10624dd3
 8016400:	e000e014 	.word	0xe000e014

08016404 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016404:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8016414 <vPortEnableVFP+0x10>
 8016408:	6801      	ldr	r1, [r0, #0]
 801640a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801640e:	6001      	str	r1, [r0, #0]
 8016410:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016412:	bf00      	nop
 8016414:	e000ed88 	.word	0xe000ed88

08016418 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016418:	b480      	push	{r7}
 801641a:	b085      	sub	sp, #20
 801641c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801641e:	f3ef 8305 	mrs	r3, IPSR
 8016422:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016424:	68fb      	ldr	r3, [r7, #12]
 8016426:	2b0f      	cmp	r3, #15
 8016428:	d915      	bls.n	8016456 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801642a:	4a18      	ldr	r2, [pc, #96]	@ (801648c <vPortValidateInterruptPriority+0x74>)
 801642c:	68fb      	ldr	r3, [r7, #12]
 801642e:	4413      	add	r3, r2
 8016430:	781b      	ldrb	r3, [r3, #0]
 8016432:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016434:	4b16      	ldr	r3, [pc, #88]	@ (8016490 <vPortValidateInterruptPriority+0x78>)
 8016436:	781b      	ldrb	r3, [r3, #0]
 8016438:	7afa      	ldrb	r2, [r7, #11]
 801643a:	429a      	cmp	r2, r3
 801643c:	d20b      	bcs.n	8016456 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801643e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016442:	f383 8811 	msr	BASEPRI, r3
 8016446:	f3bf 8f6f 	isb	sy
 801644a:	f3bf 8f4f 	dsb	sy
 801644e:	607b      	str	r3, [r7, #4]
}
 8016450:	bf00      	nop
 8016452:	bf00      	nop
 8016454:	e7fd      	b.n	8016452 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016456:	4b0f      	ldr	r3, [pc, #60]	@ (8016494 <vPortValidateInterruptPriority+0x7c>)
 8016458:	681b      	ldr	r3, [r3, #0]
 801645a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801645e:	4b0e      	ldr	r3, [pc, #56]	@ (8016498 <vPortValidateInterruptPriority+0x80>)
 8016460:	681b      	ldr	r3, [r3, #0]
 8016462:	429a      	cmp	r2, r3
 8016464:	d90b      	bls.n	801647e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8016466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801646a:	f383 8811 	msr	BASEPRI, r3
 801646e:	f3bf 8f6f 	isb	sy
 8016472:	f3bf 8f4f 	dsb	sy
 8016476:	603b      	str	r3, [r7, #0]
}
 8016478:	bf00      	nop
 801647a:	bf00      	nop
 801647c:	e7fd      	b.n	801647a <vPortValidateInterruptPriority+0x62>
	}
 801647e:	bf00      	nop
 8016480:	3714      	adds	r7, #20
 8016482:	46bd      	mov	sp, r7
 8016484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016488:	4770      	bx	lr
 801648a:	bf00      	nop
 801648c:	e000e3f0 	.word	0xe000e3f0
 8016490:	20003970 	.word	0x20003970
 8016494:	e000ed0c 	.word	0xe000ed0c
 8016498:	20003974 	.word	0x20003974

0801649c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801649c:	b580      	push	{r7, lr}
 801649e:	b08a      	sub	sp, #40	@ 0x28
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80164a4:	2300      	movs	r3, #0
 80164a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80164a8:	f7fe fe8e 	bl	80151c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80164ac:	4b5c      	ldr	r3, [pc, #368]	@ (8016620 <pvPortMalloc+0x184>)
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d101      	bne.n	80164b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80164b4:	f000 f924 	bl	8016700 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80164b8:	4b5a      	ldr	r3, [pc, #360]	@ (8016624 <pvPortMalloc+0x188>)
 80164ba:	681a      	ldr	r2, [r3, #0]
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	4013      	ands	r3, r2
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	f040 8095 	bne.w	80165f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d01e      	beq.n	801650a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80164cc:	2208      	movs	r2, #8
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	4413      	add	r3, r2
 80164d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	f003 0307 	and.w	r3, r3, #7
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d015      	beq.n	801650a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	f023 0307 	bic.w	r3, r3, #7
 80164e4:	3308      	adds	r3, #8
 80164e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	f003 0307 	and.w	r3, r3, #7
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d00b      	beq.n	801650a <pvPortMalloc+0x6e>
	__asm volatile
 80164f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164f6:	f383 8811 	msr	BASEPRI, r3
 80164fa:	f3bf 8f6f 	isb	sy
 80164fe:	f3bf 8f4f 	dsb	sy
 8016502:	617b      	str	r3, [r7, #20]
}
 8016504:	bf00      	nop
 8016506:	bf00      	nop
 8016508:	e7fd      	b.n	8016506 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	2b00      	cmp	r3, #0
 801650e:	d06f      	beq.n	80165f0 <pvPortMalloc+0x154>
 8016510:	4b45      	ldr	r3, [pc, #276]	@ (8016628 <pvPortMalloc+0x18c>)
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	687a      	ldr	r2, [r7, #4]
 8016516:	429a      	cmp	r2, r3
 8016518:	d86a      	bhi.n	80165f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801651a:	4b44      	ldr	r3, [pc, #272]	@ (801662c <pvPortMalloc+0x190>)
 801651c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801651e:	4b43      	ldr	r3, [pc, #268]	@ (801662c <pvPortMalloc+0x190>)
 8016520:	681b      	ldr	r3, [r3, #0]
 8016522:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016524:	e004      	b.n	8016530 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016528:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801652a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016532:	685b      	ldr	r3, [r3, #4]
 8016534:	687a      	ldr	r2, [r7, #4]
 8016536:	429a      	cmp	r2, r3
 8016538:	d903      	bls.n	8016542 <pvPortMalloc+0xa6>
 801653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	2b00      	cmp	r3, #0
 8016540:	d1f1      	bne.n	8016526 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016542:	4b37      	ldr	r3, [pc, #220]	@ (8016620 <pvPortMalloc+0x184>)
 8016544:	681b      	ldr	r3, [r3, #0]
 8016546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016548:	429a      	cmp	r2, r3
 801654a:	d051      	beq.n	80165f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801654c:	6a3b      	ldr	r3, [r7, #32]
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	2208      	movs	r2, #8
 8016552:	4413      	add	r3, r2
 8016554:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016558:	681a      	ldr	r2, [r3, #0]
 801655a:	6a3b      	ldr	r3, [r7, #32]
 801655c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801655e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016560:	685a      	ldr	r2, [r3, #4]
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	1ad2      	subs	r2, r2, r3
 8016566:	2308      	movs	r3, #8
 8016568:	005b      	lsls	r3, r3, #1
 801656a:	429a      	cmp	r2, r3
 801656c:	d920      	bls.n	80165b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801656e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	4413      	add	r3, r2
 8016574:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016576:	69bb      	ldr	r3, [r7, #24]
 8016578:	f003 0307 	and.w	r3, r3, #7
 801657c:	2b00      	cmp	r3, #0
 801657e:	d00b      	beq.n	8016598 <pvPortMalloc+0xfc>
	__asm volatile
 8016580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016584:	f383 8811 	msr	BASEPRI, r3
 8016588:	f3bf 8f6f 	isb	sy
 801658c:	f3bf 8f4f 	dsb	sy
 8016590:	613b      	str	r3, [r7, #16]
}
 8016592:	bf00      	nop
 8016594:	bf00      	nop
 8016596:	e7fd      	b.n	8016594 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801659a:	685a      	ldr	r2, [r3, #4]
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	1ad2      	subs	r2, r2, r3
 80165a0:	69bb      	ldr	r3, [r7, #24]
 80165a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80165a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165a6:	687a      	ldr	r2, [r7, #4]
 80165a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80165aa:	69b8      	ldr	r0, [r7, #24]
 80165ac:	f000 f90a 	bl	80167c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80165b0:	4b1d      	ldr	r3, [pc, #116]	@ (8016628 <pvPortMalloc+0x18c>)
 80165b2:	681a      	ldr	r2, [r3, #0]
 80165b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165b6:	685b      	ldr	r3, [r3, #4]
 80165b8:	1ad3      	subs	r3, r2, r3
 80165ba:	4a1b      	ldr	r2, [pc, #108]	@ (8016628 <pvPortMalloc+0x18c>)
 80165bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80165be:	4b1a      	ldr	r3, [pc, #104]	@ (8016628 <pvPortMalloc+0x18c>)
 80165c0:	681a      	ldr	r2, [r3, #0]
 80165c2:	4b1b      	ldr	r3, [pc, #108]	@ (8016630 <pvPortMalloc+0x194>)
 80165c4:	681b      	ldr	r3, [r3, #0]
 80165c6:	429a      	cmp	r2, r3
 80165c8:	d203      	bcs.n	80165d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80165ca:	4b17      	ldr	r3, [pc, #92]	@ (8016628 <pvPortMalloc+0x18c>)
 80165cc:	681b      	ldr	r3, [r3, #0]
 80165ce:	4a18      	ldr	r2, [pc, #96]	@ (8016630 <pvPortMalloc+0x194>)
 80165d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80165d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165d4:	685a      	ldr	r2, [r3, #4]
 80165d6:	4b13      	ldr	r3, [pc, #76]	@ (8016624 <pvPortMalloc+0x188>)
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	431a      	orrs	r2, r3
 80165dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80165e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165e2:	2200      	movs	r2, #0
 80165e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80165e6:	4b13      	ldr	r3, [pc, #76]	@ (8016634 <pvPortMalloc+0x198>)
 80165e8:	681b      	ldr	r3, [r3, #0]
 80165ea:	3301      	adds	r3, #1
 80165ec:	4a11      	ldr	r2, [pc, #68]	@ (8016634 <pvPortMalloc+0x198>)
 80165ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80165f0:	f7fe fdf8 	bl	80151e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80165f4:	69fb      	ldr	r3, [r7, #28]
 80165f6:	f003 0307 	and.w	r3, r3, #7
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d00b      	beq.n	8016616 <pvPortMalloc+0x17a>
	__asm volatile
 80165fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016602:	f383 8811 	msr	BASEPRI, r3
 8016606:	f3bf 8f6f 	isb	sy
 801660a:	f3bf 8f4f 	dsb	sy
 801660e:	60fb      	str	r3, [r7, #12]
}
 8016610:	bf00      	nop
 8016612:	bf00      	nop
 8016614:	e7fd      	b.n	8016612 <pvPortMalloc+0x176>
	return pvReturn;
 8016616:	69fb      	ldr	r3, [r7, #28]
}
 8016618:	4618      	mov	r0, r3
 801661a:	3728      	adds	r7, #40	@ 0x28
 801661c:	46bd      	mov	sp, r7
 801661e:	bd80      	pop	{r7, pc}
 8016620:	20007800 	.word	0x20007800
 8016624:	20007814 	.word	0x20007814
 8016628:	20007804 	.word	0x20007804
 801662c:	200077f8 	.word	0x200077f8
 8016630:	20007808 	.word	0x20007808
 8016634:	2000780c 	.word	0x2000780c

08016638 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016638:	b580      	push	{r7, lr}
 801663a:	b086      	sub	sp, #24
 801663c:	af00      	add	r7, sp, #0
 801663e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	2b00      	cmp	r3, #0
 8016648:	d04f      	beq.n	80166ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801664a:	2308      	movs	r3, #8
 801664c:	425b      	negs	r3, r3
 801664e:	697a      	ldr	r2, [r7, #20]
 8016650:	4413      	add	r3, r2
 8016652:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016654:	697b      	ldr	r3, [r7, #20]
 8016656:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016658:	693b      	ldr	r3, [r7, #16]
 801665a:	685a      	ldr	r2, [r3, #4]
 801665c:	4b25      	ldr	r3, [pc, #148]	@ (80166f4 <vPortFree+0xbc>)
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	4013      	ands	r3, r2
 8016662:	2b00      	cmp	r3, #0
 8016664:	d10b      	bne.n	801667e <vPortFree+0x46>
	__asm volatile
 8016666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801666a:	f383 8811 	msr	BASEPRI, r3
 801666e:	f3bf 8f6f 	isb	sy
 8016672:	f3bf 8f4f 	dsb	sy
 8016676:	60fb      	str	r3, [r7, #12]
}
 8016678:	bf00      	nop
 801667a:	bf00      	nop
 801667c:	e7fd      	b.n	801667a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801667e:	693b      	ldr	r3, [r7, #16]
 8016680:	681b      	ldr	r3, [r3, #0]
 8016682:	2b00      	cmp	r3, #0
 8016684:	d00b      	beq.n	801669e <vPortFree+0x66>
	__asm volatile
 8016686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801668a:	f383 8811 	msr	BASEPRI, r3
 801668e:	f3bf 8f6f 	isb	sy
 8016692:	f3bf 8f4f 	dsb	sy
 8016696:	60bb      	str	r3, [r7, #8]
}
 8016698:	bf00      	nop
 801669a:	bf00      	nop
 801669c:	e7fd      	b.n	801669a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801669e:	693b      	ldr	r3, [r7, #16]
 80166a0:	685a      	ldr	r2, [r3, #4]
 80166a2:	4b14      	ldr	r3, [pc, #80]	@ (80166f4 <vPortFree+0xbc>)
 80166a4:	681b      	ldr	r3, [r3, #0]
 80166a6:	4013      	ands	r3, r2
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d01e      	beq.n	80166ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80166ac:	693b      	ldr	r3, [r7, #16]
 80166ae:	681b      	ldr	r3, [r3, #0]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d11a      	bne.n	80166ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80166b4:	693b      	ldr	r3, [r7, #16]
 80166b6:	685a      	ldr	r2, [r3, #4]
 80166b8:	4b0e      	ldr	r3, [pc, #56]	@ (80166f4 <vPortFree+0xbc>)
 80166ba:	681b      	ldr	r3, [r3, #0]
 80166bc:	43db      	mvns	r3, r3
 80166be:	401a      	ands	r2, r3
 80166c0:	693b      	ldr	r3, [r7, #16]
 80166c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80166c4:	f7fe fd80 	bl	80151c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80166c8:	693b      	ldr	r3, [r7, #16]
 80166ca:	685a      	ldr	r2, [r3, #4]
 80166cc:	4b0a      	ldr	r3, [pc, #40]	@ (80166f8 <vPortFree+0xc0>)
 80166ce:	681b      	ldr	r3, [r3, #0]
 80166d0:	4413      	add	r3, r2
 80166d2:	4a09      	ldr	r2, [pc, #36]	@ (80166f8 <vPortFree+0xc0>)
 80166d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80166d6:	6938      	ldr	r0, [r7, #16]
 80166d8:	f000 f874 	bl	80167c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80166dc:	4b07      	ldr	r3, [pc, #28]	@ (80166fc <vPortFree+0xc4>)
 80166de:	681b      	ldr	r3, [r3, #0]
 80166e0:	3301      	adds	r3, #1
 80166e2:	4a06      	ldr	r2, [pc, #24]	@ (80166fc <vPortFree+0xc4>)
 80166e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80166e6:	f7fe fd7d 	bl	80151e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80166ea:	bf00      	nop
 80166ec:	3718      	adds	r7, #24
 80166ee:	46bd      	mov	sp, r7
 80166f0:	bd80      	pop	{r7, pc}
 80166f2:	bf00      	nop
 80166f4:	20007814 	.word	0x20007814
 80166f8:	20007804 	.word	0x20007804
 80166fc:	20007810 	.word	0x20007810

08016700 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016700:	b480      	push	{r7}
 8016702:	b085      	sub	sp, #20
 8016704:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016706:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 801670a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801670c:	4b27      	ldr	r3, [pc, #156]	@ (80167ac <prvHeapInit+0xac>)
 801670e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	f003 0307 	and.w	r3, r3, #7
 8016716:	2b00      	cmp	r3, #0
 8016718:	d00c      	beq.n	8016734 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801671a:	68fb      	ldr	r3, [r7, #12]
 801671c:	3307      	adds	r3, #7
 801671e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016720:	68fb      	ldr	r3, [r7, #12]
 8016722:	f023 0307 	bic.w	r3, r3, #7
 8016726:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016728:	68ba      	ldr	r2, [r7, #8]
 801672a:	68fb      	ldr	r3, [r7, #12]
 801672c:	1ad3      	subs	r3, r2, r3
 801672e:	4a1f      	ldr	r2, [pc, #124]	@ (80167ac <prvHeapInit+0xac>)
 8016730:	4413      	add	r3, r2
 8016732:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016738:	4a1d      	ldr	r2, [pc, #116]	@ (80167b0 <prvHeapInit+0xb0>)
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801673e:	4b1c      	ldr	r3, [pc, #112]	@ (80167b0 <prvHeapInit+0xb0>)
 8016740:	2200      	movs	r2, #0
 8016742:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016744:	687b      	ldr	r3, [r7, #4]
 8016746:	68ba      	ldr	r2, [r7, #8]
 8016748:	4413      	add	r3, r2
 801674a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801674c:	2208      	movs	r2, #8
 801674e:	68fb      	ldr	r3, [r7, #12]
 8016750:	1a9b      	subs	r3, r3, r2
 8016752:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016754:	68fb      	ldr	r3, [r7, #12]
 8016756:	f023 0307 	bic.w	r3, r3, #7
 801675a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	4a15      	ldr	r2, [pc, #84]	@ (80167b4 <prvHeapInit+0xb4>)
 8016760:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016762:	4b14      	ldr	r3, [pc, #80]	@ (80167b4 <prvHeapInit+0xb4>)
 8016764:	681b      	ldr	r3, [r3, #0]
 8016766:	2200      	movs	r2, #0
 8016768:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801676a:	4b12      	ldr	r3, [pc, #72]	@ (80167b4 <prvHeapInit+0xb4>)
 801676c:	681b      	ldr	r3, [r3, #0]
 801676e:	2200      	movs	r2, #0
 8016770:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016776:	683b      	ldr	r3, [r7, #0]
 8016778:	68fa      	ldr	r2, [r7, #12]
 801677a:	1ad2      	subs	r2, r2, r3
 801677c:	683b      	ldr	r3, [r7, #0]
 801677e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016780:	4b0c      	ldr	r3, [pc, #48]	@ (80167b4 <prvHeapInit+0xb4>)
 8016782:	681a      	ldr	r2, [r3, #0]
 8016784:	683b      	ldr	r3, [r7, #0]
 8016786:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016788:	683b      	ldr	r3, [r7, #0]
 801678a:	685b      	ldr	r3, [r3, #4]
 801678c:	4a0a      	ldr	r2, [pc, #40]	@ (80167b8 <prvHeapInit+0xb8>)
 801678e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016790:	683b      	ldr	r3, [r7, #0]
 8016792:	685b      	ldr	r3, [r3, #4]
 8016794:	4a09      	ldr	r2, [pc, #36]	@ (80167bc <prvHeapInit+0xbc>)
 8016796:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016798:	4b09      	ldr	r3, [pc, #36]	@ (80167c0 <prvHeapInit+0xc0>)
 801679a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801679e:	601a      	str	r2, [r3, #0]
}
 80167a0:	bf00      	nop
 80167a2:	3714      	adds	r7, #20
 80167a4:	46bd      	mov	sp, r7
 80167a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167aa:	4770      	bx	lr
 80167ac:	20003978 	.word	0x20003978
 80167b0:	200077f8 	.word	0x200077f8
 80167b4:	20007800 	.word	0x20007800
 80167b8:	20007808 	.word	0x20007808
 80167bc:	20007804 	.word	0x20007804
 80167c0:	20007814 	.word	0x20007814

080167c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80167c4:	b480      	push	{r7}
 80167c6:	b085      	sub	sp, #20
 80167c8:	af00      	add	r7, sp, #0
 80167ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80167cc:	4b28      	ldr	r3, [pc, #160]	@ (8016870 <prvInsertBlockIntoFreeList+0xac>)
 80167ce:	60fb      	str	r3, [r7, #12]
 80167d0:	e002      	b.n	80167d8 <prvInsertBlockIntoFreeList+0x14>
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	681b      	ldr	r3, [r3, #0]
 80167d6:	60fb      	str	r3, [r7, #12]
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	687a      	ldr	r2, [r7, #4]
 80167de:	429a      	cmp	r2, r3
 80167e0:	d8f7      	bhi.n	80167d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80167e6:	68fb      	ldr	r3, [r7, #12]
 80167e8:	685b      	ldr	r3, [r3, #4]
 80167ea:	68ba      	ldr	r2, [r7, #8]
 80167ec:	4413      	add	r3, r2
 80167ee:	687a      	ldr	r2, [r7, #4]
 80167f0:	429a      	cmp	r2, r3
 80167f2:	d108      	bne.n	8016806 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	685a      	ldr	r2, [r3, #4]
 80167f8:	687b      	ldr	r3, [r7, #4]
 80167fa:	685b      	ldr	r3, [r3, #4]
 80167fc:	441a      	add	r2, r3
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	685b      	ldr	r3, [r3, #4]
 801680e:	68ba      	ldr	r2, [r7, #8]
 8016810:	441a      	add	r2, r3
 8016812:	68fb      	ldr	r3, [r7, #12]
 8016814:	681b      	ldr	r3, [r3, #0]
 8016816:	429a      	cmp	r2, r3
 8016818:	d118      	bne.n	801684c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	681a      	ldr	r2, [r3, #0]
 801681e:	4b15      	ldr	r3, [pc, #84]	@ (8016874 <prvInsertBlockIntoFreeList+0xb0>)
 8016820:	681b      	ldr	r3, [r3, #0]
 8016822:	429a      	cmp	r2, r3
 8016824:	d00d      	beq.n	8016842 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	685a      	ldr	r2, [r3, #4]
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	681b      	ldr	r3, [r3, #0]
 801682e:	685b      	ldr	r3, [r3, #4]
 8016830:	441a      	add	r2, r3
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016836:	68fb      	ldr	r3, [r7, #12]
 8016838:	681b      	ldr	r3, [r3, #0]
 801683a:	681a      	ldr	r2, [r3, #0]
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	601a      	str	r2, [r3, #0]
 8016840:	e008      	b.n	8016854 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016842:	4b0c      	ldr	r3, [pc, #48]	@ (8016874 <prvInsertBlockIntoFreeList+0xb0>)
 8016844:	681a      	ldr	r2, [r3, #0]
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	601a      	str	r2, [r3, #0]
 801684a:	e003      	b.n	8016854 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801684c:	68fb      	ldr	r3, [r7, #12]
 801684e:	681a      	ldr	r2, [r3, #0]
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016854:	68fa      	ldr	r2, [r7, #12]
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	429a      	cmp	r2, r3
 801685a:	d002      	beq.n	8016862 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	687a      	ldr	r2, [r7, #4]
 8016860:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016862:	bf00      	nop
 8016864:	3714      	adds	r7, #20
 8016866:	46bd      	mov	sp, r7
 8016868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801686c:	4770      	bx	lr
 801686e:	bf00      	nop
 8016870:	200077f8 	.word	0x200077f8
 8016874:	20007800 	.word	0x20007800

08016878 <vPortGetHeapStats>:
/*-----------------------------------------------------------*/

void vPortGetHeapStats( HeapStats_t *pxHeapStats )
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b086      	sub	sp, #24
 801687c:	af00      	add	r7, sp, #0
 801687e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock;
size_t xBlocks = 0, xMaxSize = 0, xMinSize = portMAX_DELAY; /* portMAX_DELAY used as a portable way of getting the maximum value. */
 8016880:	2300      	movs	r3, #0
 8016882:	613b      	str	r3, [r7, #16]
 8016884:	2300      	movs	r3, #0
 8016886:	60fb      	str	r3, [r7, #12]
 8016888:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801688c:	60bb      	str	r3, [r7, #8]

	vTaskSuspendAll();
 801688e:	f7fe fc9b 	bl	80151c8 <vTaskSuspendAll>
	{
		pxBlock = xStart.pxNextFreeBlock;
 8016892:	4b22      	ldr	r3, [pc, #136]	@ (801691c <vPortGetHeapStats+0xa4>)
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	617b      	str	r3, [r7, #20]

		/* pxBlock will be NULL if the heap has not been initialised.  The heap
		is initialised automatically when the first allocation is made. */
		if( pxBlock != NULL )
 8016898:	697b      	ldr	r3, [r7, #20]
 801689a:	2b00      	cmp	r3, #0
 801689c:	d01a      	beq.n	80168d4 <vPortGetHeapStats+0x5c>
		{
			do
			{
				/* Increment the number of blocks and record the largest block seen
				so far. */
				xBlocks++;
 801689e:	693b      	ldr	r3, [r7, #16]
 80168a0:	3301      	adds	r3, #1
 80168a2:	613b      	str	r3, [r7, #16]

				if( pxBlock->xBlockSize > xMaxSize )
 80168a4:	697b      	ldr	r3, [r7, #20]
 80168a6:	685b      	ldr	r3, [r3, #4]
 80168a8:	68fa      	ldr	r2, [r7, #12]
 80168aa:	429a      	cmp	r2, r3
 80168ac:	d202      	bcs.n	80168b4 <vPortGetHeapStats+0x3c>
				{
					xMaxSize = pxBlock->xBlockSize;
 80168ae:	697b      	ldr	r3, [r7, #20]
 80168b0:	685b      	ldr	r3, [r3, #4]
 80168b2:	60fb      	str	r3, [r7, #12]
				}

				if( pxBlock->xBlockSize < xMinSize )
 80168b4:	697b      	ldr	r3, [r7, #20]
 80168b6:	685b      	ldr	r3, [r3, #4]
 80168b8:	68ba      	ldr	r2, [r7, #8]
 80168ba:	429a      	cmp	r2, r3
 80168bc:	d902      	bls.n	80168c4 <vPortGetHeapStats+0x4c>
				{
					xMinSize = pxBlock->xBlockSize;
 80168be:	697b      	ldr	r3, [r7, #20]
 80168c0:	685b      	ldr	r3, [r3, #4]
 80168c2:	60bb      	str	r3, [r7, #8]
				}

				/* Move to the next block in the chain until the last block is
				reached. */
				pxBlock = pxBlock->pxNextFreeBlock;
 80168c4:	697b      	ldr	r3, [r7, #20]
 80168c6:	681b      	ldr	r3, [r3, #0]
 80168c8:	617b      	str	r3, [r7, #20]
			} while( pxBlock != pxEnd );
 80168ca:	4b15      	ldr	r3, [pc, #84]	@ (8016920 <vPortGetHeapStats+0xa8>)
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	697a      	ldr	r2, [r7, #20]
 80168d0:	429a      	cmp	r2, r3
 80168d2:	d1e4      	bne.n	801689e <vPortGetHeapStats+0x26>
		}
	}
	xTaskResumeAll();
 80168d4:	f7fe fc86 	bl	80151e4 <xTaskResumeAll>

	pxHeapStats->xSizeOfLargestFreeBlockInBytes = xMaxSize;
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	68fa      	ldr	r2, [r7, #12]
 80168dc:	605a      	str	r2, [r3, #4]
	pxHeapStats->xSizeOfSmallestFreeBlockInBytes = xMinSize;
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	68ba      	ldr	r2, [r7, #8]
 80168e2:	609a      	str	r2, [r3, #8]
	pxHeapStats->xNumberOfFreeBlocks = xBlocks;
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	693a      	ldr	r2, [r7, #16]
 80168e8:	60da      	str	r2, [r3, #12]

	taskENTER_CRITICAL();
 80168ea:	f7ff fcb5 	bl	8016258 <vPortEnterCritical>
	{
		pxHeapStats->xAvailableHeapSpaceInBytes = xFreeBytesRemaining;
 80168ee:	4b0d      	ldr	r3, [pc, #52]	@ (8016924 <vPortGetHeapStats+0xac>)
 80168f0:	681a      	ldr	r2, [r3, #0]
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	601a      	str	r2, [r3, #0]
		pxHeapStats->xNumberOfSuccessfulAllocations = xNumberOfSuccessfulAllocations;
 80168f6:	4b0c      	ldr	r3, [pc, #48]	@ (8016928 <vPortGetHeapStats+0xb0>)
 80168f8:	681a      	ldr	r2, [r3, #0]
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	615a      	str	r2, [r3, #20]
		pxHeapStats->xNumberOfSuccessfulFrees = xNumberOfSuccessfulFrees;
 80168fe:	4b0b      	ldr	r3, [pc, #44]	@ (801692c <vPortGetHeapStats+0xb4>)
 8016900:	681a      	ldr	r2, [r3, #0]
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	619a      	str	r2, [r3, #24]
		pxHeapStats->xMinimumEverFreeBytesRemaining = xMinimumEverFreeBytesRemaining;
 8016906:	4b0a      	ldr	r3, [pc, #40]	@ (8016930 <vPortGetHeapStats+0xb8>)
 8016908:	681a      	ldr	r2, [r3, #0]
 801690a:	687b      	ldr	r3, [r7, #4]
 801690c:	611a      	str	r2, [r3, #16]
	}
	taskEXIT_CRITICAL();
 801690e:	f7ff fcd5 	bl	80162bc <vPortExitCritical>
}
 8016912:	bf00      	nop
 8016914:	3718      	adds	r7, #24
 8016916:	46bd      	mov	sp, r7
 8016918:	bd80      	pop	{r7, pc}
 801691a:	bf00      	nop
 801691c:	200077f8 	.word	0x200077f8
 8016920:	20007800 	.word	0x20007800
 8016924:	20007804 	.word	0x20007804
 8016928:	2000780c 	.word	0x2000780c
 801692c:	20007810 	.word	0x20007810
 8016930:	20007808 	.word	0x20007808

08016934 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 8016934:	b580      	push	{r7, lr}
 8016936:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 8016938:	f7fc f80d 	bl	8012956 <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 801693c:	f000 f818 	bl	8016970 <USBPD_DPM_InitCore>
 8016940:	4603      	mov	r3, r0
 8016942:	2b00      	cmp	r3, #0
 8016944:	d001      	beq.n	801694a <MX_USBPD_Init+0x16>
  {
    while(1);
 8016946:	bf00      	nop
 8016948:	e7fd      	b.n	8016946 <MX_USBPD_Init+0x12>
  }

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 801694a:	f000 fa01 	bl	8016d50 <USBPD_DPM_UserInit>
 801694e:	4603      	mov	r3, r0
 8016950:	2b00      	cmp	r3, #0
 8016952:	d001      	beq.n	8016958 <MX_USBPD_Init+0x24>
  {
    while(1);
 8016954:	bf00      	nop
 8016956:	e7fd      	b.n	8016954 <MX_USBPD_Init+0x20>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 8016958:	f000 f8b8 	bl	8016acc <USBPD_DPM_InitOS>
 801695c:	4603      	mov	r3, r0
 801695e:	2b00      	cmp	r3, #0
 8016960:	d001      	beq.n	8016966 <MX_USBPD_Init+0x32>
  {
    while(1);
 8016962:	bf00      	nop
 8016964:	e7fd      	b.n	8016962 <MX_USBPD_Init+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8016966:	b662      	cpsie	i
}
 8016968:	bf00      	nop
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 801696a:	bf00      	nop
 801696c:	bd80      	pop	{r7, pc}
	...

08016970 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 8016970:	b580      	push	{r7, lr}
 8016972:	b082      	sub	sp, #8
 8016974:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 8016976:	2300      	movs	r3, #0
 8016978:	71fb      	strb	r3, [r7, #7]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(_LIB_ID))
 801697a:	484f      	ldr	r0, [pc, #316]	@ (8016ab8 <USBPD_DPM_InitCore+0x148>)
 801697c:	f7ea f9d5 	bl	8000d2a <USBPD_PE_CheckLIB>
 8016980:	4603      	mov	r3, r0
 8016982:	2b01      	cmp	r3, #1
 8016984:	d001      	beq.n	801698a <USBPD_DPM_InitCore+0x1a>
  {
    return USBPD_ERROR;
 8016986:	2302      	movs	r3, #2
 8016988:	e092      	b.n	8016ab0 <USBPD_DPM_InitCore+0x140>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801698a:	f7ea f9d9 	bl	8000d40 <USBPD_PE_GetMemoryConsumption>
 801698e:	6038      	str	r0, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8016990:	2300      	movs	r3, #0
 8016992:	71bb      	strb	r3, [r7, #6]
 8016994:	e087      	b.n	8016aa6 <USBPD_DPM_InitCore+0x136>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 8016996:	79bb      	ldrb	r3, [r7, #6]
 8016998:	4a48      	ldr	r2, [pc, #288]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 801699a:	009b      	lsls	r3, r3, #2
 801699c:	4413      	add	r3, r2
 801699e:	785a      	ldrb	r2, [r3, #1]
 80169a0:	f36f 02c3 	bfc	r2, #3, #1
 80169a4:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 80169a6:	79b9      	ldrb	r1, [r7, #6]
 80169a8:	79ba      	ldrb	r2, [r7, #6]
 80169aa:	4845      	ldr	r0, [pc, #276]	@ (8016ac0 <USBPD_DPM_InitCore+0x150>)
 80169ac:	460b      	mov	r3, r1
 80169ae:	005b      	lsls	r3, r3, #1
 80169b0:	440b      	add	r3, r1
 80169b2:	009b      	lsls	r3, r3, #2
 80169b4:	4403      	add	r3, r0
 80169b6:	791b      	ldrb	r3, [r3, #4]
 80169b8:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80169bc:	b2d8      	uxtb	r0, r3
 80169be:	493f      	ldr	r1, [pc, #252]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 80169c0:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 80169c4:	f360 0301 	bfi	r3, r0, #0, #2
 80169c8:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 80169cc:	79b9      	ldrb	r1, [r7, #6]
 80169ce:	79ba      	ldrb	r2, [r7, #6]
 80169d0:	483b      	ldr	r0, [pc, #236]	@ (8016ac0 <USBPD_DPM_InitCore+0x150>)
 80169d2:	460b      	mov	r3, r1
 80169d4:	005b      	lsls	r3, r3, #1
 80169d6:	440b      	add	r3, r1
 80169d8:	009b      	lsls	r3, r3, #2
 80169da:	4403      	add	r3, r0
 80169dc:	791b      	ldrb	r3, [r3, #4]
 80169de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80169e2:	b2d8      	uxtb	r0, r3
 80169e4:	4935      	ldr	r1, [pc, #212]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 80169e6:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 80169ea:	f360 0382 	bfi	r3, r0, #2, #1
 80169ee:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 80169f2:	79ba      	ldrb	r2, [r7, #6]
 80169f4:	4931      	ldr	r1, [pc, #196]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 80169f6:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 80169fa:	f36f 1304 	bfc	r3, #4, #1
 80169fe:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 8016a02:	79ba      	ldrb	r2, [r7, #6]
 8016a04:	492d      	ldr	r1, [pc, #180]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 8016a06:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016a0a:	f36f 1387 	bfc	r3, #6, #2
 8016a0e:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 8016a12:	79bb      	ldrb	r3, [r7, #6]
 8016a14:	4a29      	ldr	r2, [pc, #164]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 8016a16:	009b      	lsls	r3, r3, #2
 8016a18:	4413      	add	r3, r2
 8016a1a:	785a      	ldrb	r2, [r3, #1]
 8016a1c:	f36f 1246 	bfc	r2, #5, #2
 8016a20:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 8016a22:	79bb      	ldrb	r3, [r7, #6]
 8016a24:	4a25      	ldr	r2, [pc, #148]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 8016a26:	009b      	lsls	r3, r3, #2
 8016a28:	4413      	add	r3, r2
 8016a2a:	785a      	ldrb	r2, [r3, #1]
 8016a2c:	f36f 12c7 	bfc	r2, #7, #1
 8016a30:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index, (USBPD_CAD_Callbacks *)&CAD_cbs,
 8016a32:	79ba      	ldrb	r2, [r7, #6]
 8016a34:	4613      	mov	r3, r2
 8016a36:	005b      	lsls	r3, r3, #1
 8016a38:	4413      	add	r3, r2
 8016a3a:	009b      	lsls	r3, r3, #2
 8016a3c:	4a20      	ldr	r2, [pc, #128]	@ (8016ac0 <USBPD_DPM_InitCore+0x150>)
 8016a3e:	441a      	add	r2, r3
 8016a40:	79bb      	ldrb	r3, [r7, #6]
 8016a42:	009b      	lsls	r3, r3, #2
 8016a44:	491d      	ldr	r1, [pc, #116]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 8016a46:	440b      	add	r3, r1
 8016a48:	79b8      	ldrb	r0, [r7, #6]
 8016a4a:	491e      	ldr	r1, [pc, #120]	@ (8016ac4 <USBPD_DPM_InitCore+0x154>)
 8016a4c:	f7e9 fbe8 	bl	8000220 <USBPD_CAD_Init>
 8016a50:	4603      	mov	r3, r0
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d001      	beq.n	8016a5a <USBPD_DPM_InitCore+0xea>
 8016a56:	2302      	movs	r3, #2
 8016a58:	e02a      	b.n	8016ab0 <USBPD_DPM_InitCore+0x140>
                                           (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index], &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 8016a5a:	79ba      	ldrb	r2, [r7, #6]
 8016a5c:	4613      	mov	r3, r2
 8016a5e:	005b      	lsls	r3, r3, #1
 8016a60:	4413      	add	r3, r2
 8016a62:	009b      	lsls	r3, r3, #2
 8016a64:	4a16      	ldr	r2, [pc, #88]	@ (8016ac0 <USBPD_DPM_InitCore+0x150>)
 8016a66:	1899      	adds	r1, r3, r2
 8016a68:	79bb      	ldrb	r3, [r7, #6]
 8016a6a:	009b      	lsls	r3, r3, #2
 8016a6c:	4a13      	ldr	r2, [pc, #76]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 8016a6e:	441a      	add	r2, r3
 8016a70:	79b8      	ldrb	r0, [r7, #6]
 8016a72:	4b15      	ldr	r3, [pc, #84]	@ (8016ac8 <USBPD_DPM_InitCore+0x158>)
 8016a74:	f7e9 fc8a 	bl	800038c <USBPD_PE_Init>
 8016a78:	4603      	mov	r3, r0
 8016a7a:	71fb      	strb	r3, [r7, #7]
 8016a7c:	79fb      	ldrb	r3, [r7, #7]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d001      	beq.n	8016a86 <USBPD_DPM_InitCore+0x116>
 8016a82:	79fb      	ldrb	r3, [r7, #7]
 8016a84:	e014      	b.n	8016ab0 <USBPD_DPM_InitCore+0x140>
                                         &DPM_Params[_port_index], &dpmCallbacks));

  /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 8016a86:	79bb      	ldrb	r3, [r7, #6]
 8016a88:	4a0c      	ldr	r2, [pc, #48]	@ (8016abc <USBPD_DPM_InitCore+0x14c>)
 8016a8a:	009b      	lsls	r3, r3, #2
 8016a8c:	4413      	add	r3, r2
 8016a8e:	785a      	ldrb	r2, [r3, #1]
 8016a90:	f042 0208 	orr.w	r2, r2, #8
 8016a94:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
  USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 8016a96:	79bb      	ldrb	r3, [r7, #6]
 8016a98:	2101      	movs	r1, #1
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	f7e9 fbe8 	bl	8000270 <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8016aa0:	79bb      	ldrb	r3, [r7, #6]
 8016aa2:	3301      	adds	r3, #1
 8016aa4:	71bb      	strb	r3, [r7, #6]
 8016aa6:	79bb      	ldrb	r3, [r7, #6]
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	f43f af74 	beq.w	8016996 <USBPD_DPM_InitCore+0x26>
  }

  return _retr;
 8016aae:	79fb      	ldrb	r3, [r7, #7]
}
 8016ab0:	4618      	mov	r0, r3
 8016ab2:	3708      	adds	r7, #8
 8016ab4:	46bd      	mov	sp, r7
 8016ab6:	bd80      	pop	{r7, pc}
 8016ab8:	30410004 	.word	0x30410004
 8016abc:	20007824 	.word	0x20007824
 8016ac0:	20000148 	.word	0x20000148
 8016ac4:	0801ebd8 	.word	0x0801ebd8
 8016ac8:	0801ebe0 	.word	0x0801ebe0

08016acc <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 8016acc:	b580      	push	{r7, lr}
 8016ace:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  CADQueueId = osMessageCreate(osMessageQ(queueCAD), NULL);
 8016ad0:	2100      	movs	r1, #0
 8016ad2:	480e      	ldr	r0, [pc, #56]	@ (8016b0c <USBPD_DPM_InitOS+0x40>)
 8016ad4:	f7fd f860 	bl	8013b98 <osMessageCreate>
 8016ad8:	4603      	mov	r3, r0
 8016ada:	4a0d      	ldr	r2, [pc, #52]	@ (8016b10 <USBPD_DPM_InitOS+0x44>)
 8016adc:	6013      	str	r3, [r2, #0]
  if (osThreadCreate(osThread(CAD), NULL) == NULL)
 8016ade:	2100      	movs	r1, #0
 8016ae0:	480c      	ldr	r0, [pc, #48]	@ (8016b14 <USBPD_DPM_InitOS+0x48>)
 8016ae2:	f7fd f812 	bl	8013b0a <osThreadCreate>
 8016ae6:	4603      	mov	r3, r0
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	d101      	bne.n	8016af0 <USBPD_DPM_InitOS+0x24>
#else
  CADQueueId = osMessageQueueNew (2, sizeof(uint16_t), NULL);
  if (NULL == osThreadNew(USBPD_CAD_Task, &CADQueueId, &CAD_Thread_Atrr))
#endif /* osCMSIS < 0x20000U */
  {
    return USBPD_ERROR;
 8016aec:	2302      	movs	r3, #2
 8016aee:	e00a      	b.n	8016b06 <USBPD_DPM_InitOS+0x3a>
  }

  /* Create the queue corresponding to PE task */
#if (osCMSIS < 0x20000U)
  PEQueueId[0] = osMessageCreate(osMessageQ(queuePE), NULL);
 8016af0:	2100      	movs	r1, #0
 8016af2:	4809      	ldr	r0, [pc, #36]	@ (8016b18 <USBPD_DPM_InitOS+0x4c>)
 8016af4:	f7fd f850 	bl	8013b98 <osMessageCreate>
 8016af8:	4603      	mov	r3, r0
 8016afa:	4a08      	ldr	r2, [pc, #32]	@ (8016b1c <USBPD_DPM_InitOS+0x50>)
 8016afc:	6013      	str	r3, [r2, #0]
  PEQueueId[1] = osMessageQueueNew (1, sizeof(uint16_t), NULL);
#endif /* USBPD_PORT_COUNT == 2 */
#endif /* osCMSIS < 0x20000U */

  /* PE task to be created on attachment */
  DPM_PEThreadId_Table[USBPD_PORT_0] = NULL;
 8016afe:	4b08      	ldr	r3, [pc, #32]	@ (8016b20 <USBPD_DPM_InitOS+0x54>)
 8016b00:	2200      	movs	r2, #0
 8016b02:	601a      	str	r2, [r3, #0]
#if USBPD_PORT_COUNT == 2
  DPM_PEThreadId_Table[USBPD_PORT_1] = NULL;
#endif /* USBPD_PORT_COUNT == 2 */

  return USBPD_OK;
 8016b04:	2300      	movs	r3, #0
}
 8016b06:	4618      	mov	r0, r3
 8016b08:	bd80      	pop	{r7, pc}
 8016b0a:	bf00      	nop
 8016b0c:	0801ebd0 	.word	0x0801ebd0
 8016b10:	20007818 	.word	0x20007818
 8016b14:	0801ebbc 	.word	0x0801ebbc
 8016b18:	0801ebb4 	.word	0x0801ebb4
 8016b1c:	20007820 	.word	0x20007820
 8016b20:	2000781c 	.word	0x2000781c

08016b24 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8016b24:	b580      	push	{r7, lr}
 8016b26:	b082      	sub	sp, #8
 8016b28:	af00      	add	r7, sp, #0
 8016b2a:	4603      	mov	r3, r0
 8016b2c:	71fb      	strb	r3, [r7, #7]
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(PEQueueId[PortNum], 0xFFFF, 0);
 8016b2e:	79fb      	ldrb	r3, [r7, #7]
 8016b30:	4a06      	ldr	r2, [pc, #24]	@ (8016b4c <USBPD_PE_TaskWakeUp+0x28>)
 8016b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016b36:	2200      	movs	r2, #0
 8016b38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8016b3c:	4618      	mov	r0, r3
 8016b3e:	f7fd f83d 	bl	8013bbc <osMessagePut>
#else
  uint32_t event = 0xFFFFU;
  (void)osMessageQueuePut(PEQueueId[PortNum], &event, 0U, 0U);
#endif /* osCMSIS < 0x20000U */
}
 8016b42:	bf00      	nop
 8016b44:	3708      	adds	r7, #8
 8016b46:	46bd      	mov	sp, r7
 8016b48:	bd80      	pop	{r7, pc}
 8016b4a:	bf00      	nop
 8016b4c:	20007820 	.word	0x20007820

08016b50 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 8016b50:	b580      	push	{r7, lr}
 8016b52:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(CADQueueId, 0xFFFF, 0);
 8016b54:	4b04      	ldr	r3, [pc, #16]	@ (8016b68 <USBPD_DPM_CADTaskWakeUp+0x18>)
 8016b56:	681b      	ldr	r3, [r3, #0]
 8016b58:	2200      	movs	r2, #0
 8016b5a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8016b5e:	4618      	mov	r0, r3
 8016b60:	f7fd f82c 	bl	8013bbc <osMessagePut>
#else
  uint32_t event = 0xFFFFU;
  (void)osMessageQueuePut(CADQueueId, &event, 0U, 0U);
#endif /* osCMSIS < 0x20000U */
}
 8016b64:	bf00      	nop
 8016b66:	bd80      	pop	{r7, pc}
 8016b68:	20007818 	.word	0x20007818

08016b6c <USBPD_PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
void USBPD_PE_Task(void const *argument)
{
 8016b6c:	b580      	push	{r7, lr}
 8016b6e:	b088      	sub	sp, #32
 8016b70:	af00      	add	r7, sp, #0
 8016b72:	6178      	str	r0, [r7, #20]
  uint8_t _port = (uint32_t)argument;
 8016b74:	697b      	ldr	r3, [r7, #20]
 8016b76:	77fb      	strb	r3, [r7, #31]
  uint32_t _timing;

  for(;;)
  {
    _timing = USBPD_PE_StateMachine_SNK(_port);
 8016b78:	7ffb      	ldrb	r3, [r7, #31]
 8016b7a:	4618      	mov	r0, r3
 8016b7c:	f7ea fbae 	bl	80012dc <USBPD_PE_StateMachine_SNK>
 8016b80:	61b8      	str	r0, [r7, #24]
    osMessageGet(PEQueueId[_port],_timing);
 8016b82:	7ffb      	ldrb	r3, [r7, #31]
 8016b84:	4a04      	ldr	r2, [pc, #16]	@ (8016b98 <USBPD_PE_Task+0x2c>)
 8016b86:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8016b8a:	463b      	mov	r3, r7
 8016b8c:	69ba      	ldr	r2, [r7, #24]
 8016b8e:	4618      	mov	r0, r3
 8016b90:	f7fd f854 	bl	8013c3c <osMessageGet>
    _timing = USBPD_PE_StateMachine_SNK(_port);
 8016b94:	bf00      	nop
 8016b96:	e7ef      	b.n	8016b78 <USBPD_PE_Task+0xc>
 8016b98:	20007820 	.word	0x20007820

08016b9c <USBPD_CAD_Task>:
#if (osCMSIS < 0x20000U)
void USBPD_CAD_Task(void const *argument)
#else
void USBPD_CAD_Task(void *argument)
#endif /* osCMSIS < 0x20000U */
{
 8016b9c:	b590      	push	{r4, r7, lr}
 8016b9e:	b087      	sub	sp, #28
 8016ba0:	af00      	add	r7, sp, #0
 8016ba2:	6178      	str	r0, [r7, #20]
  for (;;)
  {
#if (osCMSIS < 0x20000U)
    osMessageGet(CADQueueId, USBPD_CAD_Process());
 8016ba4:	4b05      	ldr	r3, [pc, #20]	@ (8016bbc <USBPD_CAD_Task+0x20>)
 8016ba6:	681c      	ldr	r4, [r3, #0]
 8016ba8:	f7e9 fb69 	bl	800027e <USBPD_CAD_Process>
 8016bac:	4602      	mov	r2, r0
 8016bae:	463b      	mov	r3, r7
 8016bb0:	4621      	mov	r1, r4
 8016bb2:	4618      	mov	r0, r3
 8016bb4:	f7fd f842 	bl	8013c3c <osMessageGet>
 8016bb8:	e7f4      	b.n	8016ba4 <USBPD_CAD_Task+0x8>
 8016bba:	bf00      	nop
 8016bbc:	20007818 	.word	0x20007818

08016bc0 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8016bc0:	b580      	push	{r7, lr}
 8016bc2:	b084      	sub	sp, #16
 8016bc4:	af00      	add	r7, sp, #0
 8016bc6:	4603      	mov	r3, r0
 8016bc8:	603a      	str	r2, [r7, #0]
 8016bca:	71fb      	strb	r3, [r7, #7]
 8016bcc:	460b      	mov	r3, r1
 8016bce:	71bb      	strb	r3, [r7, #6]

  switch (State)
 8016bd0:	79bb      	ldrb	r3, [r7, #6]
 8016bd2:	3b01      	subs	r3, #1
 8016bd4:	2b03      	cmp	r3, #3
 8016bd6:	d867      	bhi.n	8016ca8 <USBPD_DPM_CADCallback+0xe8>
 8016bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8016be0 <USBPD_DPM_CADCallback+0x20>)
 8016bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bde:	bf00      	nop
 8016be0:	08016c0d 	.word	0x08016c0d
 8016be4:	08016bff 	.word	0x08016bff
 8016be8:	08016c0d 	.word	0x08016c0d
 8016bec:	08016bf1 	.word	0x08016bf1
    case USBPD_CAD_EVENT_ATTEMC :
    {
#ifdef _VCONN_SUPPORT
      DPM_Params[PortNum].VconnStatus = USBPD_TRUE;
#endif /* _VCONN_SUPPORT */
      DPM_ManageAttachedState(PortNum, State, Cc);
 8016bf0:	79b9      	ldrb	r1, [r7, #6]
 8016bf2:	79fb      	ldrb	r3, [r7, #7]
 8016bf4:	683a      	ldr	r2, [r7, #0]
 8016bf6:	4618      	mov	r0, r3
 8016bf8:	f000 f860 	bl	8016cbc <DPM_ManageAttachedState>
#ifdef _VCONN_SUPPORT
      DPM_CORE_DEBUG_TRACE(PortNum, "Note: VconnStatus=TRUE");
#endif /* _VCONN_SUPPORT */
      break;
 8016bfc:	e055      	b.n	8016caa <USBPD_DPM_CADCallback+0xea>
    }
    case USBPD_CAD_EVENT_ATTACHED :
      DPM_ManageAttachedState(PortNum, State, Cc);
 8016bfe:	79b9      	ldrb	r1, [r7, #6]
 8016c00:	79fb      	ldrb	r3, [r7, #7]
 8016c02:	683a      	ldr	r2, [r7, #0]
 8016c04:	4618      	mov	r0, r3
 8016c06:	f000 f859 	bl	8016cbc <DPM_ManageAttachedState>
      break;
 8016c0a:	e04e      	b.n	8016caa <USBPD_DPM_CADCallback+0xea>
    case USBPD_CAD_EVENT_DETACHED :
    case USBPD_CAD_EVENT_EMC :
    {
      /* The ufp is detached */
      (void)USBPD_PE_IsCableConnected(PortNum, 0);
 8016c0c:	79fb      	ldrb	r3, [r7, #7]
 8016c0e:	2100      	movs	r1, #0
 8016c10:	4618      	mov	r0, r3
 8016c12:	f7e9 fc21 	bl	8000458 <USBPD_PE_IsCableConnected>
      /* Terminate PE task */
      if (DPM_PEThreadId_Table[PortNum] != NULL)
 8016c16:	79fb      	ldrb	r3, [r7, #7]
 8016c18:	4a26      	ldr	r2, [pc, #152]	@ (8016cb4 <USBPD_DPM_CADCallback+0xf4>)
 8016c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d023      	beq.n	8016c6a <USBPD_DPM_CADCallback+0xaa>
      {
        uint8_t _timeout = 0;
 8016c22:	2300      	movs	r3, #0
 8016c24:	73fb      	strb	r3, [r7, #15]
        /* Let time to PE to complete the ongoing action */
        while (eBlocked != eTaskGetState(DPM_PEThreadId_Table[PortNum]))
 8016c26:	e008      	b.n	8016c3a <USBPD_DPM_CADCallback+0x7a>
        {
          osDelay(1);
 8016c28:	2001      	movs	r0, #1
 8016c2a:	f7fc ffa1 	bl	8013b70 <osDelay>
          _timeout++;
 8016c2e:	7bfb      	ldrb	r3, [r7, #15]
 8016c30:	3301      	adds	r3, #1
 8016c32:	73fb      	strb	r3, [r7, #15]
          if (_timeout > 30)
 8016c34:	7bfb      	ldrb	r3, [r7, #15]
 8016c36:	2b1e      	cmp	r3, #30
 8016c38:	d80a      	bhi.n	8016c50 <USBPD_DPM_CADCallback+0x90>
        while (eBlocked != eTaskGetState(DPM_PEThreadId_Table[PortNum]))
 8016c3a:	79fb      	ldrb	r3, [r7, #7]
 8016c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8016cb4 <USBPD_DPM_CADCallback+0xf4>)
 8016c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016c42:	4618      	mov	r0, r3
 8016c44:	f7fe fa04 	bl	8015050 <eTaskGetState>
 8016c48:	4603      	mov	r3, r0
 8016c4a:	2b02      	cmp	r3, #2
 8016c4c:	d1ec      	bne.n	8016c28 <USBPD_DPM_CADCallback+0x68>
 8016c4e:	e000      	b.n	8016c52 <USBPD_DPM_CADCallback+0x92>
          {
            break;
 8016c50:	bf00      	nop
          }
        };

        /* Kill PE task */
        osThreadTerminate(DPM_PEThreadId_Table[PortNum]);
 8016c52:	79fb      	ldrb	r3, [r7, #7]
 8016c54:	4a17      	ldr	r2, [pc, #92]	@ (8016cb4 <USBPD_DPM_CADCallback+0xf4>)
 8016c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016c5a:	4618      	mov	r0, r3
 8016c5c:	f7fc ff7c 	bl	8013b58 <osThreadTerminate>
        DPM_PEThreadId_Table[PortNum] = NULL;
 8016c60:	79fb      	ldrb	r3, [r7, #7]
 8016c62:	4a14      	ldr	r2, [pc, #80]	@ (8016cb4 <USBPD_DPM_CADCallback+0xf4>)
 8016c64:	2100      	movs	r1, #0
 8016c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 8016c6a:	79fa      	ldrb	r2, [r7, #7]
 8016c6c:	4912      	ldr	r1, [pc, #72]	@ (8016cb8 <USBPD_DPM_CADCallback+0xf8>)
 8016c6e:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016c72:	f36f 1304 	bfc	r3, #4, #1
 8016c76:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
      DPM_Params[PortNum].ActiveCCIs = CCNONE;
 8016c7a:	79fa      	ldrb	r2, [r7, #7]
 8016c7c:	490e      	ldr	r1, [pc, #56]	@ (8016cb8 <USBPD_DPM_CADCallback+0xf8>)
 8016c7e:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016c82:	f36f 1387 	bfc	r3, #6, #2
 8016c86:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 8016c8a:	79fb      	ldrb	r3, [r7, #7]
 8016c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8016cb8 <USBPD_DPM_CADCallback+0xf8>)
 8016c8e:	009b      	lsls	r3, r3, #2
 8016c90:	4413      	add	r3, r2
 8016c92:	785a      	ldrb	r2, [r3, #1]
 8016c94:	f36f 0202 	bfc	r2, #0, #3
 8016c98:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 8016c9a:	79ba      	ldrb	r2, [r7, #6]
 8016c9c:	79fb      	ldrb	r3, [r7, #7]
 8016c9e:	4611      	mov	r1, r2
 8016ca0:	4618      	mov	r0, r3
 8016ca2:	f000 f85d 	bl	8016d60 <USBPD_DPM_UserCableDetection>
#ifdef _VCONN_SUPPORT
      DPM_Params[PortNum].VconnCCIs = CCNONE;
      DPM_Params[PortNum].VconnStatus = USBPD_FALSE;
      DPM_CORE_DEBUG_TRACE(PortNum, "Note: VconnStatus=FALSE");
#endif /* _VCONN_SUPPORT */
      break;
 8016ca6:	e000      	b.n	8016caa <USBPD_DPM_CADCallback+0xea>
    }
    default :
      /* nothing to do */
      break;
 8016ca8:	bf00      	nop
  }
}
 8016caa:	bf00      	nop
 8016cac:	3710      	adds	r7, #16
 8016cae:	46bd      	mov	sp, r7
 8016cb0:	bd80      	pop	{r7, pc}
 8016cb2:	bf00      	nop
 8016cb4:	2000781c 	.word	0x2000781c
 8016cb8:	20007824 	.word	0x20007824

08016cbc <DPM_ManageAttachedState>:

static void DPM_ManageAttachedState(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8016cbc:	b590      	push	{r4, r7, lr}
 8016cbe:	b083      	sub	sp, #12
 8016cc0:	af00      	add	r7, sp, #0
 8016cc2:	4603      	mov	r3, r0
 8016cc4:	603a      	str	r2, [r7, #0]
 8016cc6:	71fb      	strb	r3, [r7, #7]
 8016cc8:	460b      	mov	r3, r1
 8016cca:	71bb      	strb	r3, [r7, #6]
  if (CC2 == Cc)
  {
    DPM_Params[PortNum].VconnCCIs = CC1;
  }
#endif /* _VCONN_SUPPORT */
  DPM_Params[PortNum].ActiveCCIs = Cc;
 8016ccc:	79fa      	ldrb	r2, [r7, #7]
 8016cce:	683b      	ldr	r3, [r7, #0]
 8016cd0:	f003 0303 	and.w	r3, r3, #3
 8016cd4:	b2d8      	uxtb	r0, r3
 8016cd6:	491a      	ldr	r1, [pc, #104]	@ (8016d40 <DPM_ManageAttachedState+0x84>)
 8016cd8:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016cdc:	f360 1387 	bfi	r3, r0, #6, #2
 8016ce0:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
  (void)USBPD_PE_IsCableConnected(PortNum, 1);
 8016ce4:	79fb      	ldrb	r3, [r7, #7]
 8016ce6:	2101      	movs	r1, #1
 8016ce8:	4618      	mov	r0, r3
 8016cea:	f7e9 fbb5 	bl	8000458 <USBPD_PE_IsCableConnected>

  USBPD_DPM_UserCableDetection(PortNum, State);
 8016cee:	79ba      	ldrb	r2, [r7, #6]
 8016cf0:	79fb      	ldrb	r3, [r7, #7]
 8016cf2:	4611      	mov	r1, r2
 8016cf4:	4618      	mov	r0, r3
 8016cf6:	f000 f833 	bl	8016d60 <USBPD_DPM_UserCableDetection>

  /* Create PE task */
  if (DPM_PEThreadId_Table[PortNum] == NULL)
 8016cfa:	79fb      	ldrb	r3, [r7, #7]
 8016cfc:	4a11      	ldr	r2, [pc, #68]	@ (8016d44 <DPM_ManageAttachedState+0x88>)
 8016cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d117      	bne.n	8016d36 <DPM_ManageAttachedState+0x7a>
  {
#if (osCMSIS < 0x20000U)
    DPM_PEThreadId_Table[PortNum] = osThreadCreate(OSTHREAD_PE(PortNum), (void *)((uint32_t)PortNum));
 8016d06:	79fb      	ldrb	r3, [r7, #7]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d101      	bne.n	8016d10 <DPM_ManageAttachedState+0x54>
 8016d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8016d48 <DPM_ManageAttachedState+0x8c>)
 8016d0e:	e000      	b.n	8016d12 <DPM_ManageAttachedState+0x56>
 8016d10:	4b0e      	ldr	r3, [pc, #56]	@ (8016d4c <DPM_ManageAttachedState+0x90>)
 8016d12:	79fa      	ldrb	r2, [r7, #7]
 8016d14:	79fc      	ldrb	r4, [r7, #7]
 8016d16:	4611      	mov	r1, r2
 8016d18:	4618      	mov	r0, r3
 8016d1a:	f7fc fef6 	bl	8013b0a <osThreadCreate>
 8016d1e:	4603      	mov	r3, r0
 8016d20:	4a08      	ldr	r2, [pc, #32]	@ (8016d44 <DPM_ManageAttachedState+0x88>)
 8016d22:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
#else
    DPM_PEThreadId_Table[PortNum] = osThreadNew(OSTHREAD_PE(PortNum), NULL, OSTHREAD_PE_ATTR(PortNum));
#endif /* osCMSIS < 0x20000U */
    if (DPM_PEThreadId_Table[PortNum] == NULL)
 8016d26:	79fb      	ldrb	r3, [r7, #7]
 8016d28:	4a06      	ldr	r2, [pc, #24]	@ (8016d44 <DPM_ManageAttachedState+0x88>)
 8016d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d101      	bne.n	8016d36 <DPM_ManageAttachedState+0x7a>
    {
      /* should not occur. May be an issue with FreeRTOS heap size too small */
      while (1);
 8016d32:	bf00      	nop
 8016d34:	e7fd      	b.n	8016d32 <DPM_ManageAttachedState+0x76>
    }
  }
}
 8016d36:	bf00      	nop
 8016d38:	370c      	adds	r7, #12
 8016d3a:	46bd      	mov	sp, r7
 8016d3c:	bd90      	pop	{r4, r7, pc}
 8016d3e:	bf00      	nop
 8016d40:	20007824 	.word	0x20007824
 8016d44:	2000781c 	.word	0x2000781c
 8016d48:	0801eb8c 	.word	0x0801eb8c
 8016d4c:	0801eba0 	.word	0x0801eba0

08016d50 <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 8016d50:	b480      	push	{r7}
 8016d52:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
  return USBPD_OK;
 8016d54:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 8016d56:	4618      	mov	r0, r3
 8016d58:	46bd      	mov	sp, r7
 8016d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d5e:	4770      	bx	lr

08016d60 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 8016d60:	b480      	push	{r7}
 8016d62:	b083      	sub	sp, #12
 8016d64:	af00      	add	r7, sp, #0
 8016d66:	4603      	mov	r3, r0
 8016d68:	460a      	mov	r2, r1
 8016d6a:	71fb      	strb	r3, [r7, #7]
 8016d6c:	4613      	mov	r3, r2
 8016d6e:	71bb      	strb	r3, [r7, #6]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 8016d70:	bf00      	nop
 8016d72:	370c      	adds	r7, #12
 8016d74:	46bd      	mov	sp, r7
 8016d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d7a:	4770      	bx	lr

08016d7c <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 8016d7c:	b480      	push	{r7}
 8016d7e:	b083      	sub	sp, #12
 8016d80:	af00      	add	r7, sp, #0
 8016d82:	4603      	mov	r3, r0
 8016d84:	460a      	mov	r2, r1
 8016d86:	71fb      	strb	r3, [r7, #7]
 8016d88:	4613      	mov	r3, r2
 8016d8a:	71bb      	strb	r3, [r7, #6]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 8016d8c:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_Notification */
}
 8016d8e:	bf00      	nop
 8016d90:	370c      	adds	r7, #12
 8016d92:	46bd      	mov	sp, r7
 8016d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d98:	4770      	bx	lr

08016d9a <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 8016d9a:	b480      	push	{r7}
 8016d9c:	b083      	sub	sp, #12
 8016d9e:	af00      	add	r7, sp, #0
 8016da0:	4603      	mov	r3, r0
 8016da2:	6039      	str	r1, [r7, #0]
 8016da4:	71fb      	strb	r3, [r7, #7]
 8016da6:	4613      	mov	r3, r2
 8016da8:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 8016daa:	bf00      	nop
 8016dac:	370c      	adds	r7, #12
 8016dae:	46bd      	mov	sp, r7
 8016db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016db4:	4770      	bx	lr

08016db6 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 8016db6:	b480      	push	{r7}
 8016db8:	b085      	sub	sp, #20
 8016dba:	af00      	add	r7, sp, #0
 8016dbc:	60ba      	str	r2, [r7, #8]
 8016dbe:	607b      	str	r3, [r7, #4]
 8016dc0:	4603      	mov	r3, r0
 8016dc2:	73fb      	strb	r3, [r7, #15]
 8016dc4:	460b      	mov	r3, r1
 8016dc6:	73bb      	strb	r3, [r7, #14]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 8016dc8:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 8016dca:	bf00      	nop
 8016dcc:	3714      	adds	r7, #20
 8016dce:	46bd      	mov	sp, r7
 8016dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd4:	4770      	bx	lr

08016dd6 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 8016dd6:	b480      	push	{r7}
 8016dd8:	b085      	sub	sp, #20
 8016dda:	af00      	add	r7, sp, #0
 8016ddc:	60ba      	str	r2, [r7, #8]
 8016dde:	607b      	str	r3, [r7, #4]
 8016de0:	4603      	mov	r3, r0
 8016de2:	73fb      	strb	r3, [r7, #15]
 8016de4:	460b      	mov	r3, r1
 8016de6:	73bb      	strb	r3, [r7, #14]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 8016de8:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 8016dea:	bf00      	nop
 8016dec:	3714      	adds	r7, #20
 8016dee:	46bd      	mov	sp, r7
 8016df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016df4:	4770      	bx	lr

08016df6 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 8016df6:	b480      	push	{r7}
 8016df8:	b085      	sub	sp, #20
 8016dfa:	af00      	add	r7, sp, #0
 8016dfc:	4603      	mov	r3, r0
 8016dfe:	60b9      	str	r1, [r7, #8]
 8016e00:	607a      	str	r2, [r7, #4]
 8016e02:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 8016e04:	bf00      	nop
 8016e06:	3714      	adds	r7, #20
 8016e08:	46bd      	mov	sp, r7
 8016e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e0e:	4770      	bx	lr

08016e10 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 8016e10:	b480      	push	{r7}
 8016e12:	b083      	sub	sp, #12
 8016e14:	af00      	add	r7, sp, #0
 8016e16:	603a      	str	r2, [r7, #0]
 8016e18:	461a      	mov	r2, r3
 8016e1a:	4603      	mov	r3, r0
 8016e1c:	71fb      	strb	r3, [r7, #7]
 8016e1e:	460b      	mov	r3, r1
 8016e20:	71bb      	strb	r3, [r7, #6]
 8016e22:	4613      	mov	r3, r2
 8016e24:	80bb      	strh	r3, [r7, #4]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 8016e26:	bf00      	nop
 8016e28:	370c      	adds	r7, #12
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e30:	4770      	bx	lr

08016e32 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 8016e32:	b580      	push	{r7, lr}
 8016e34:	b082      	sub	sp, #8
 8016e36:	af00      	add	r7, sp, #0
 8016e38:	4603      	mov	r3, r0
 8016e3a:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 8016e3c:	79fb      	ldrb	r3, [r7, #7]
 8016e3e:	4618      	mov	r0, r3
 8016e40:	f7e9 faa0 	bl	8000384 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 8016e44:	bf00      	nop
 8016e46:	3708      	adds	r7, #8
 8016e48:	46bd      	mov	sp, r7
 8016e4a:	bd80      	pop	{r7, pc}

08016e4c <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 8016e4c:	b480      	push	{r7}
 8016e4e:	b085      	sub	sp, #20
 8016e50:	af00      	add	r7, sp, #0
 8016e52:	4603      	mov	r3, r0
 8016e54:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 8016e56:	230c      	movs	r3, #12
 8016e58:	73fb      	strb	r3, [r7, #15]
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 8016e5a:	79fb      	ldrb	r3, [r7, #7]
 8016e5c:	4a18      	ldr	r2, [pc, #96]	@ (8016ec0 <USBPD_DPM_EvaluateDataRoleSwap+0x74>)
 8016e5e:	2158      	movs	r1, #88	@ 0x58
 8016e60:	fb01 f303 	mul.w	r3, r1, r3
 8016e64:	4413      	add	r3, r2
 8016e66:	781b      	ldrb	r3, [r3, #0]
 8016e68:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8016e6c:	b2db      	uxtb	r3, r3
 8016e6e:	2b01      	cmp	r3, #1
 8016e70:	d108      	bne.n	8016e84 <USBPD_DPM_EvaluateDataRoleSwap+0x38>
 8016e72:	79fb      	ldrb	r3, [r7, #7]
 8016e74:	4a13      	ldr	r2, [pc, #76]	@ (8016ec4 <USBPD_DPM_EvaluateDataRoleSwap+0x78>)
 8016e76:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8016e7a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8016e7e:	b2db      	uxtb	r3, r3
 8016e80:	2b00      	cmp	r3, #0
 8016e82:	d014      	beq.n	8016eae <USBPD_DPM_EvaluateDataRoleSwap+0x62>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 8016e84:	79fb      	ldrb	r3, [r7, #7]
 8016e86:	4a0e      	ldr	r2, [pc, #56]	@ (8016ec0 <USBPD_DPM_EvaluateDataRoleSwap+0x74>)
 8016e88:	2158      	movs	r1, #88	@ 0x58
 8016e8a:	fb01 f303 	mul.w	r3, r1, r3
 8016e8e:	4413      	add	r3, r2
 8016e90:	781b      	ldrb	r3, [r3, #0]
 8016e92:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8016e96:	b2db      	uxtb	r3, r3
 8016e98:	2b01      	cmp	r3, #1
 8016e9a:	d10a      	bne.n	8016eb2 <USBPD_DPM_EvaluateDataRoleSwap+0x66>
 8016e9c:	79fb      	ldrb	r3, [r7, #7]
 8016e9e:	4a09      	ldr	r2, [pc, #36]	@ (8016ec4 <USBPD_DPM_EvaluateDataRoleSwap+0x78>)
 8016ea0:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8016ea4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8016ea8:	b2db      	uxtb	r3, r3
 8016eaa:	2b01      	cmp	r3, #1
 8016eac:	d101      	bne.n	8016eb2 <USBPD_DPM_EvaluateDataRoleSwap+0x66>
    {
      status = USBPD_ACCEPT;
 8016eae:	230a      	movs	r3, #10
 8016eb0:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8016eb2:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 8016eb4:	4618      	mov	r0, r3
 8016eb6:	3714      	adds	r7, #20
 8016eb8:	46bd      	mov	sp, r7
 8016eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ebe:	4770      	bx	lr
 8016ec0:	20000154 	.word	0x20000154
 8016ec4:	20007824 	.word	0x20007824

08016ec8 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8016ec8:	b580      	push	{r7, lr}
 8016eca:	b082      	sub	sp, #8
 8016ecc:	af00      	add	r7, sp, #0
 8016ece:	4603      	mov	r3, r0
 8016ed0:	460a      	mov	r2, r1
 8016ed2:	71fb      	strb	r3, [r7, #7]
 8016ed4:	4613      	mov	r3, r2
 8016ed6:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 8016ed8:	79ba      	ldrb	r2, [r7, #6]
 8016eda:	79fb      	ldrb	r3, [r7, #7]
 8016edc:	4611      	mov	r1, r2
 8016ede:	4618      	mov	r0, r3
 8016ee0:	f000 f80a 	bl	8016ef8 <USBPD_PWR_IF_SupplyReady>
 8016ee4:	4603      	mov	r3, r0
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	bf0c      	ite	eq
 8016eea:	2301      	moveq	r3, #1
 8016eec:	2300      	movne	r3, #0
 8016eee:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	3708      	adds	r7, #8
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	bd80      	pop	{r7, pc}

08016ef8 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8016ef8:	b580      	push	{r7, lr}
 8016efa:	b084      	sub	sp, #16
 8016efc:	af00      	add	r7, sp, #0
 8016efe:	4603      	mov	r3, r0
 8016f00:	460a      	mov	r2, r1
 8016f02:	71fb      	strb	r3, [r7, #7]
 8016f04:	4613      	mov	r3, r2
 8016f06:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 8016f08:	2302      	movs	r3, #2
 8016f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 8016f0c:	79fb      	ldrb	r3, [r7, #7]
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d001      	beq.n	8016f16 <USBPD_PWR_IF_SupplyReady+0x1e>
  {
    return USBPD_ERROR;
 8016f12:	2302      	movs	r3, #2
 8016f14:	e01c      	b.n	8016f50 <USBPD_PWR_IF_SupplyReady+0x58>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8016f16:	79fb      	ldrb	r3, [r7, #7]
 8016f18:	f107 0208 	add.w	r2, r7, #8
 8016f1c:	4611      	mov	r1, r2
 8016f1e:	4618      	mov	r0, r3
 8016f20:	f000 f890 	bl	8017044 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 8016f24:	79bb      	ldrb	r3, [r7, #6]
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d109      	bne.n	8016f3e <USBPD_PWR_IF_SupplyReady+0x46>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 8016f2a:	68bb      	ldr	r3, [r7, #8]
 8016f2c:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8016f30:	4293      	cmp	r3, r2
 8016f32:	d801      	bhi.n	8016f38 <USBPD_PWR_IF_SupplyReady+0x40>
 8016f34:	2300      	movs	r3, #0
 8016f36:	e000      	b.n	8016f3a <USBPD_PWR_IF_SupplyReady+0x42>
 8016f38:	2302      	movs	r3, #2
 8016f3a:	73fb      	strb	r3, [r7, #15]
 8016f3c:	e007      	b.n	8016f4e <USBPD_PWR_IF_SupplyReady+0x56>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 8016f3e:	68bb      	ldr	r3, [r7, #8]
 8016f40:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8016f44:	d901      	bls.n	8016f4a <USBPD_PWR_IF_SupplyReady+0x52>
 8016f46:	2300      	movs	r3, #0
 8016f48:	e000      	b.n	8016f4c <USBPD_PWR_IF_SupplyReady+0x54>
 8016f4a:	2302      	movs	r3, #2
 8016f4c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8016f4e:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 8016f50:	4618      	mov	r0, r3
 8016f52:	3710      	adds	r7, #16
 8016f54:	46bd      	mov	sp, r7
 8016f56:	bd80      	pop	{r7, pc}

08016f58 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 8016f58:	b580      	push	{r7, lr}
 8016f5a:	b084      	sub	sp, #16
 8016f5c:	af00      	add	r7, sp, #0
 8016f5e:	4603      	mov	r3, r0
 8016f60:	460a      	mov	r2, r1
 8016f62:	71fb      	strb	r3, [r7, #7]
 8016f64:	4613      	mov	r3, r2
 8016f66:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 8016f68:	2300      	movs	r3, #0
 8016f6a:	73fb      	strb	r3, [r7, #15]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 8016f6c:	79fb      	ldrb	r3, [r7, #7]
 8016f6e:	4618      	mov	r0, r3
 8016f70:	f7fc fa58 	bl	8013424 <HW_IF_PWR_GetVoltage>
 8016f74:	4603      	mov	r3, r0
 8016f76:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 8016f78:	79bb      	ldrb	r3, [r7, #6]
 8016f7a:	2b02      	cmp	r3, #2
 8016f7c:	d015      	beq.n	8016faa <USBPD_PWR_IF_GetVBUSStatus+0x52>
 8016f7e:	2b02      	cmp	r3, #2
 8016f80:	dc1a      	bgt.n	8016fb8 <USBPD_PWR_IF_GetVBUSStatus+0x60>
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	d002      	beq.n	8016f8c <USBPD_PWR_IF_GetVBUSStatus+0x34>
 8016f86:	2b01      	cmp	r3, #1
 8016f88:	d008      	beq.n	8016f9c <USBPD_PWR_IF_GetVBUSStatus+0x44>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 8016f8a:	e015      	b.n	8016fb8 <USBPD_PWR_IF_GetVBUSStatus+0x60>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8016f8c:	68bb      	ldr	r3, [r7, #8]
 8016f8e:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8016f92:	4293      	cmp	r3, r2
 8016f94:	d812      	bhi.n	8016fbc <USBPD_PWR_IF_GetVBUSStatus+0x64>
 8016f96:	2301      	movs	r3, #1
 8016f98:	73fb      	strb	r3, [r7, #15]
    break;
 8016f9a:	e00f      	b.n	8016fbc <USBPD_PWR_IF_GetVBUSStatus+0x64>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8016f9c:	68bb      	ldr	r3, [r7, #8]
 8016f9e:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8016fa2:	d30d      	bcc.n	8016fc0 <USBPD_PWR_IF_GetVBUSStatus+0x68>
 8016fa4:	2301      	movs	r3, #1
 8016fa6:	73fb      	strb	r3, [r7, #15]
    break;
 8016fa8:	e00a      	b.n	8016fc0 <USBPD_PWR_IF_GetVBUSStatus+0x68>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8016faa:	68bb      	ldr	r3, [r7, #8]
 8016fac:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8016fb0:	d208      	bcs.n	8016fc4 <USBPD_PWR_IF_GetVBUSStatus+0x6c>
 8016fb2:	2301      	movs	r3, #1
 8016fb4:	73fb      	strb	r3, [r7, #15]
    break;
 8016fb6:	e005      	b.n	8016fc4 <USBPD_PWR_IF_GetVBUSStatus+0x6c>
    break;
 8016fb8:	bf00      	nop
 8016fba:	e004      	b.n	8016fc6 <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8016fbc:	bf00      	nop
 8016fbe:	e002      	b.n	8016fc6 <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8016fc0:	bf00      	nop
 8016fc2:	e000      	b.n	8016fc6 <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8016fc4:	bf00      	nop
  }
  return _status;
 8016fc6:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 8016fc8:	4618      	mov	r0, r3
 8016fca:	3710      	adds	r7, #16
 8016fcc:	46bd      	mov	sp, r7
 8016fce:	bd80      	pop	{r7, pc}

08016fd0 <BSP_USBPD_PWR_Init>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 8016fd0:	b480      	push	{r7}
 8016fd2:	b085      	sub	sp, #20
 8016fd4:	af00      	add	r7, sp, #0
 8016fd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8016fd8:	2300      	movs	r3, #0
 8016fda:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	2b00      	cmp	r3, #0
 8016fe0:	d002      	beq.n	8016fe8 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8016fe2:	f06f 0301 	mvn.w	r3, #1
 8016fe6:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8016fe8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 8016fea:	4618      	mov	r0, r3
 8016fec:	3714      	adds	r7, #20
 8016fee:	46bd      	mov	sp, r7
 8016ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ff4:	4770      	bx	lr

08016ff6 <BSP_USBPD_PWR_VBUSInit>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 8016ff6:	b480      	push	{r7}
 8016ff8:	b085      	sub	sp, #20
 8016ffa:	af00      	add	r7, sp, #0
 8016ffc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8016ffe:	2300      	movs	r3, #0
 8017000:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	2b00      	cmp	r3, #0
 8017006:	d002      	beq.n	801700e <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8017008:	f06f 0301 	mvn.w	r3, #1
 801700c:	60fb      	str	r3, [r7, #12]
  else
  {
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 801700e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 8017010:	4618      	mov	r0, r3
 8017012:	3714      	adds	r7, #20
 8017014:	46bd      	mov	sp, r7
 8017016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801701a:	4770      	bx	lr

0801701c <BSP_USBPD_PWR_VBUSDeInit>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801701c:	b480      	push	{r7}
 801701e:	b085      	sub	sp, #20
 8017020:	af00      	add	r7, sp, #0
 8017022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8017024:	f06f 030a 	mvn.w	r3, #10
 8017028:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	2b00      	cmp	r3, #0
 801702e:	d002      	beq.n	8017036 <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8017030:	f06f 0301 	mvn.w	r3, #1
 8017034:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8017036:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 8017038:	4618      	mov	r0, r3
 801703a:	3714      	adds	r7, #20
 801703c:	46bd      	mov	sp, r7
 801703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017042:	4770      	bx	lr

08017044 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 8017044:	b480      	push	{r7}
 8017046:	b085      	sub	sp, #20
 8017048:	af00      	add	r7, sp, #0
 801704a:	6078      	str	r0, [r7, #4]
 801704c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret;
  uint32_t val = 0U;
 801704e:	2300      	movs	r3, #0
 8017050:	60bb      	str	r3, [r7, #8]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	2b00      	cmp	r3, #0
 8017056:	d102      	bne.n	801705e <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 8017058:	683b      	ldr	r3, [r7, #0]
 801705a:	2b00      	cmp	r3, #0
 801705c:	d103      	bne.n	8017066 <BSP_USBPD_PWR_VBUSGetVoltage+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801705e:	f06f 0301 	mvn.w	r3, #1
 8017062:	60fb      	str	r3, [r7, #12]
 8017064:	e002      	b.n	801706c <BSP_USBPD_PWR_VBUSGetVoltage+0x28>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8017066:	f06f 030a 	mvn.w	r3, #10
 801706a:	60fb      	str	r3, [r7, #12]
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  }
  *pVoltage = val;
 801706c:	683b      	ldr	r3, [r7, #0]
 801706e:	68ba      	ldr	r2, [r7, #8]
 8017070:	601a      	str	r2, [r3, #0]
  return ret;
 8017072:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 8017074:	4618      	mov	r0, r3
 8017076:	3714      	adds	r7, #20
 8017078:	46bd      	mov	sp, r7
 801707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801707e:	4770      	bx	lr

08017080 <CUSTOM_TIM_PeriodElapsedCallback>:
/*
 * We must declared here a function CUSTOM_ because main.c already use this callback
 */

/*********** PREEMPTION PRIORITY 14 ***********/
void CUSTOM_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8017080:	b580      	push	{r7, lr}
 8017082:	b084      	sub	sp, #16
 8017084:	af00      	add	r7, sp, #0
 8017086:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM15) { //Every 1s
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	681b      	ldr	r3, [r3, #0]
 801708c:	4a88      	ldr	r2, [pc, #544]	@ (80172b0 <CUSTOM_TIM_PeriodElapsedCallback+0x230>)
 801708e:	4293      	cmp	r3, r2
 8017090:	d167      	bne.n	8017162 <CUSTOM_TIM_PeriodElapsedCallback+0xe2>

		printf("\r\nANGLE:%i\tWorkMode:%s\t%s\r\n",ANGLE_GLOBAL,(workMode == 1) ? "CHAT" : "SOURIS",(isSpeedActualisationIsBlocked==1) ? "BLOCKED" : "");
 8017092:	4b88      	ldr	r3, [pc, #544]	@ (80172b4 <CUSTOM_TIM_PeriodElapsedCallback+0x234>)
 8017094:	6819      	ldr	r1, [r3, #0]
 8017096:	4b88      	ldr	r3, [pc, #544]	@ (80172b8 <CUSTOM_TIM_PeriodElapsedCallback+0x238>)
 8017098:	681b      	ldr	r3, [r3, #0]
 801709a:	2b01      	cmp	r3, #1
 801709c:	d101      	bne.n	80170a2 <CUSTOM_TIM_PeriodElapsedCallback+0x22>
 801709e:	4a87      	ldr	r2, [pc, #540]	@ (80172bc <CUSTOM_TIM_PeriodElapsedCallback+0x23c>)
 80170a0:	e000      	b.n	80170a4 <CUSTOM_TIM_PeriodElapsedCallback+0x24>
 80170a2:	4a87      	ldr	r2, [pc, #540]	@ (80172c0 <CUSTOM_TIM_PeriodElapsedCallback+0x240>)
 80170a4:	4b87      	ldr	r3, [pc, #540]	@ (80172c4 <CUSTOM_TIM_PeriodElapsedCallback+0x244>)
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	2b01      	cmp	r3, #1
 80170aa:	d101      	bne.n	80170b0 <CUSTOM_TIM_PeriodElapsedCallback+0x30>
 80170ac:	4b86      	ldr	r3, [pc, #536]	@ (80172c8 <CUSTOM_TIM_PeriodElapsedCallback+0x248>)
 80170ae:	e000      	b.n	80170b2 <CUSTOM_TIM_PeriodElapsedCallback+0x32>
 80170b0:	4b86      	ldr	r3, [pc, #536]	@ (80172cc <CUSTOM_TIM_PeriodElapsedCallback+0x24c>)
 80170b2:	4887      	ldr	r0, [pc, #540]	@ (80172d0 <CUSTOM_TIM_PeriodElapsedCallback+0x250>)
 80170b4:	f002 ff2e 	bl	8019f14 <iprintf>
		printf("FWD1 | pulseGoal: %lu | pulse: %lu\r\n", MDriver1.FWD->pulseGoal, *(MDriver1.FWD->CCR_Channel));
 80170b8:	4b86      	ldr	r3, [pc, #536]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 80170ba:	685b      	ldr	r3, [r3, #4]
 80170bc:	6899      	ldr	r1, [r3, #8]
 80170be:	4b85      	ldr	r3, [pc, #532]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 80170c0:	685b      	ldr	r3, [r3, #4]
 80170c2:	685b      	ldr	r3, [r3, #4]
 80170c4:	681b      	ldr	r3, [r3, #0]
 80170c6:	461a      	mov	r2, r3
 80170c8:	4883      	ldr	r0, [pc, #524]	@ (80172d8 <CUSTOM_TIM_PeriodElapsedCallback+0x258>)
 80170ca:	f002 ff23 	bl	8019f14 <iprintf>
		printf("REV1 | pulseGoal: %lu | pulse: %lu\r\n", MDriver1.REV->pulseGoal, *(MDriver1.REV->CCR_Channel));
 80170ce:	4b81      	ldr	r3, [pc, #516]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 80170d0:	689b      	ldr	r3, [r3, #8]
 80170d2:	6899      	ldr	r1, [r3, #8]
 80170d4:	4b7f      	ldr	r3, [pc, #508]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 80170d6:	689b      	ldr	r3, [r3, #8]
 80170d8:	685b      	ldr	r3, [r3, #4]
 80170da:	681b      	ldr	r3, [r3, #0]
 80170dc:	461a      	mov	r2, r3
 80170de:	487f      	ldr	r0, [pc, #508]	@ (80172dc <CUSTOM_TIM_PeriodElapsedCallback+0x25c>)
 80170e0:	f002 ff18 	bl	8019f14 <iprintf>
		printf("FWD2 | pulseGoal: %lu | pulse: %lu\r\n", MDriver2.FWD->pulseGoal, *(MDriver2.FWD->CCR_Channel));
 80170e4:	4b7e      	ldr	r3, [pc, #504]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80170e6:	685b      	ldr	r3, [r3, #4]
 80170e8:	6899      	ldr	r1, [r3, #8]
 80170ea:	4b7d      	ldr	r3, [pc, #500]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80170ec:	685b      	ldr	r3, [r3, #4]
 80170ee:	685b      	ldr	r3, [r3, #4]
 80170f0:	681b      	ldr	r3, [r3, #0]
 80170f2:	461a      	mov	r2, r3
 80170f4:	487b      	ldr	r0, [pc, #492]	@ (80172e4 <CUSTOM_TIM_PeriodElapsedCallback+0x264>)
 80170f6:	f002 ff0d 	bl	8019f14 <iprintf>
		printf("REV2 | pulseGoal: %lu | pulse: %lu\r\n", MDriver2.REV->pulseGoal, *(MDriver2.REV->CCR_Channel));
 80170fa:	4b79      	ldr	r3, [pc, #484]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80170fc:	689b      	ldr	r3, [r3, #8]
 80170fe:	6899      	ldr	r1, [r3, #8]
 8017100:	4b77      	ldr	r3, [pc, #476]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 8017102:	689b      	ldr	r3, [r3, #8]
 8017104:	685b      	ldr	r3, [r3, #4]
 8017106:	681b      	ldr	r3, [r3, #0]
 8017108:	461a      	mov	r2, r3
 801710a:	4877      	ldr	r0, [pc, #476]	@ (80172e8 <CUSTOM_TIM_PeriodElapsedCallback+0x268>)
 801710c:	f002 ff02 	bl	8019f14 <iprintf>

		if (isSeeIMU) {
 8017110:	4b76      	ldr	r3, [pc, #472]	@ (80172ec <CUSTOM_TIM_PeriodElapsedCallback+0x26c>)
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	2b00      	cmp	r3, #0
 8017116:	d017      	beq.n	8017148 <CUSTOM_TIM_PeriodElapsedCallback+0xc8>
			uint8_t ret_ADXL;
			uint8_t ret_GPIO;
			ADXL343_ReadRegister(0x2B, &ret_ADXL, 1);
 8017118:	f107 030e 	add.w	r3, r7, #14
 801711c:	2201      	movs	r2, #1
 801711e:	4619      	mov	r1, r3
 8017120:	202b      	movs	r0, #43	@ 0x2b
 8017122:	f7ee fc17 	bl	8005954 <ADXL343_ReadRegister>
			TCA9555_ReadRegister(0x01, &ret_GPIO, 1);
 8017126:	f107 030d 	add.w	r3, r7, #13
 801712a:	2201      	movs	r2, #1
 801712c:	4619      	mov	r1, r3
 801712e:	2001      	movs	r0, #1
 8017130:	f7ee ff12 	bl	8005f58 <TCA9555_ReadRegister>
			printf("READ - ACP_TAP_STATUS :0x%02X\r\n",ret_ADXL);
 8017134:	7bbb      	ldrb	r3, [r7, #14]
 8017136:	4619      	mov	r1, r3
 8017138:	486d      	ldr	r0, [pc, #436]	@ (80172f0 <CUSTOM_TIM_PeriodElapsedCallback+0x270>)
 801713a:	f002 feeb 	bl	8019f14 <iprintf>
			printf("READ - OUTPUT Port Registers :0x%02X\r\n",ret_GPIO);
 801713e:	7b7b      	ldrb	r3, [r7, #13]
 8017140:	4619      	mov	r1, r3
 8017142:	486c      	ldr	r0, [pc, #432]	@ (80172f4 <CUSTOM_TIM_PeriodElapsedCallback+0x274>)
 8017144:	f002 fee6 	bl	8019f14 <iprintf>

		}
		if(counterSecondesPreempt>0){
 8017148:	4b6b      	ldr	r3, [pc, #428]	@ (80172f8 <CUSTOM_TIM_PeriodElapsedCallback+0x278>)
 801714a:	681b      	ldr	r3, [r3, #0]
 801714c:	2b00      	cmp	r3, #0
 801714e:	dd05      	ble.n	801715c <CUSTOM_TIM_PeriodElapsedCallback+0xdc>
 			counterSecondesPreempt--;
 8017150:	4b69      	ldr	r3, [pc, #420]	@ (80172f8 <CUSTOM_TIM_PeriodElapsedCallback+0x278>)
 8017152:	681b      	ldr	r3, [r3, #0]
 8017154:	3b01      	subs	r3, #1
 8017156:	4a68      	ldr	r2, [pc, #416]	@ (80172f8 <CUSTOM_TIM_PeriodElapsedCallback+0x278>)
 8017158:	6013      	str	r3, [r2, #0]
 801715a:	e002      	b.n	8017162 <CUSTOM_TIM_PeriodElapsedCallback+0xe2>
		}
		else{
			isSpeedActualisationIsBlocked = 0; // On debloque
 801715c:	4b59      	ldr	r3, [pc, #356]	@ (80172c4 <CUSTOM_TIM_PeriodElapsedCallback+0x244>)
 801715e:	2200      	movs	r2, #0
 8017160:	601a      	str	r2, [r3, #0]
		}
	}
	if (htim->Instance == TIM16) { //Every 250us
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	681b      	ldr	r3, [r3, #0]
 8017166:	4a65      	ldr	r2, [pc, #404]	@ (80172fc <CUSTOM_TIM_PeriodElapsedCallback+0x27c>)
 8017168:	4293      	cmp	r3, r2
 801716a:	f040 8106 	bne.w	801737a <CUSTOM_TIM_PeriodElapsedCallback+0x2fa>
		if (isSpeedInit) {
 801716e:	4b64      	ldr	r3, [pc, #400]	@ (8017300 <CUSTOM_TIM_PeriodElapsedCallback+0x280>)
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	2b00      	cmp	r3, #0
 8017174:	d078      	beq.n	8017268 <CUSTOM_TIM_PeriodElapsedCallback+0x1e8>
			/*** SMOOTH SPEED CHANGE ***/
			uint8_t isSMOOTHspeed = 0;
 8017176:	2300      	movs	r3, #0
 8017178:	73fb      	strb	r3, [r7, #15]
			isSMOOTHspeed |= MDriver1.FWD->pulseGoal != *(MDriver1.FWD->CCR_Channel) ? 1: 0; //Stocke sur un bit si on doit changer une valeur de pulse
 801717a:	4b56      	ldr	r3, [pc, #344]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 801717c:	685b      	ldr	r3, [r3, #4]
 801717e:	689a      	ldr	r2, [r3, #8]
 8017180:	4b54      	ldr	r3, [pc, #336]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 8017182:	685b      	ldr	r3, [r3, #4]
 8017184:	685b      	ldr	r3, [r3, #4]
 8017186:	681b      	ldr	r3, [r3, #0]
 8017188:	429a      	cmp	r2, r3
 801718a:	bf14      	ite	ne
 801718c:	2301      	movne	r3, #1
 801718e:	2300      	moveq	r3, #0
 8017190:	b2db      	uxtb	r3, r3
 8017192:	b25a      	sxtb	r2, r3
 8017194:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017198:	4313      	orrs	r3, r2
 801719a:	b25b      	sxtb	r3, r3
 801719c:	73fb      	strb	r3, [r7, #15]
			isSMOOTHspeed |= MDriver1.REV->pulseGoal != *(MDriver1.REV->CCR_Channel) ? 1<<1: 0;
 801719e:	4b4d      	ldr	r3, [pc, #308]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 80171a0:	689b      	ldr	r3, [r3, #8]
 80171a2:	689a      	ldr	r2, [r3, #8]
 80171a4:	4b4b      	ldr	r3, [pc, #300]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 80171a6:	689b      	ldr	r3, [r3, #8]
 80171a8:	685b      	ldr	r3, [r3, #4]
 80171aa:	681b      	ldr	r3, [r3, #0]
 80171ac:	429a      	cmp	r2, r3
 80171ae:	d001      	beq.n	80171b4 <CUSTOM_TIM_PeriodElapsedCallback+0x134>
 80171b0:	2302      	movs	r3, #2
 80171b2:	e000      	b.n	80171b6 <CUSTOM_TIM_PeriodElapsedCallback+0x136>
 80171b4:	2300      	movs	r3, #0
 80171b6:	b25a      	sxtb	r2, r3
 80171b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171bc:	4313      	orrs	r3, r2
 80171be:	b25b      	sxtb	r3, r3
 80171c0:	73fb      	strb	r3, [r7, #15]
			isSMOOTHspeed |= MDriver2.FWD->pulseGoal != *(MDriver2.FWD->CCR_Channel) ? 1<<2: 0;
 80171c2:	4b47      	ldr	r3, [pc, #284]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80171c4:	685b      	ldr	r3, [r3, #4]
 80171c6:	689a      	ldr	r2, [r3, #8]
 80171c8:	4b45      	ldr	r3, [pc, #276]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80171ca:	685b      	ldr	r3, [r3, #4]
 80171cc:	685b      	ldr	r3, [r3, #4]
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	429a      	cmp	r2, r3
 80171d2:	d001      	beq.n	80171d8 <CUSTOM_TIM_PeriodElapsedCallback+0x158>
 80171d4:	2304      	movs	r3, #4
 80171d6:	e000      	b.n	80171da <CUSTOM_TIM_PeriodElapsedCallback+0x15a>
 80171d8:	2300      	movs	r3, #0
 80171da:	b25a      	sxtb	r2, r3
 80171dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171e0:	4313      	orrs	r3, r2
 80171e2:	b25b      	sxtb	r3, r3
 80171e4:	73fb      	strb	r3, [r7, #15]
			isSMOOTHspeed |= MDriver2.REV->pulseGoal != *(MDriver2.REV->CCR_Channel) ? 1<<3: 0;
 80171e6:	4b3e      	ldr	r3, [pc, #248]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80171e8:	689b      	ldr	r3, [r3, #8]
 80171ea:	689a      	ldr	r2, [r3, #8]
 80171ec:	4b3c      	ldr	r3, [pc, #240]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 80171ee:	689b      	ldr	r3, [r3, #8]
 80171f0:	685b      	ldr	r3, [r3, #4]
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	429a      	cmp	r2, r3
 80171f6:	d001      	beq.n	80171fc <CUSTOM_TIM_PeriodElapsedCallback+0x17c>
 80171f8:	2308      	movs	r3, #8
 80171fa:	e000      	b.n	80171fe <CUSTOM_TIM_PeriodElapsedCallback+0x17e>
 80171fc:	2300      	movs	r3, #0
 80171fe:	b25a      	sxtb	r2, r3
 8017200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017204:	4313      	orrs	r3, r2
 8017206:	b25b      	sxtb	r3, r3
 8017208:	73fb      	strb	r3, [r7, #15]

			if(isSMOOTHspeed){ // Si un seul 1 est prsent aloir la condition est vrai
 801720a:	7bfb      	ldrb	r3, [r7, #15]
 801720c:	2b00      	cmp	r3, #0
 801720e:	d02b      	beq.n	8017268 <CUSTOM_TIM_PeriodElapsedCallback+0x1e8>
				(isSMOOTHspeed & 0b1)>> 0 ? // Si on a detecter une erreur
 8017210:	7bfb      	ldrb	r3, [r7, #15]
 8017212:	f003 0301 	and.w	r3, r3, #1
						IT_ZXB5210_speed_UPDATE(&MDriver1, MDriver1.FWD):(void)0;
 8017216:	2b00      	cmp	r3, #0
 8017218:	d005      	beq.n	8017226 <CUSTOM_TIM_PeriodElapsedCallback+0x1a6>
 801721a:	4b2e      	ldr	r3, [pc, #184]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 801721c:	685b      	ldr	r3, [r3, #4]
 801721e:	4619      	mov	r1, r3
 8017220:	482c      	ldr	r0, [pc, #176]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 8017222:	f7ef f88b 	bl	800633c <IT_ZXB5210_speed_UPDATE>
				((isSMOOTHspeed & 0b10)>> 1) ?
 8017226:	7bfb      	ldrb	r3, [r7, #15]
 8017228:	f003 0302 	and.w	r3, r3, #2
						IT_ZXB5210_speed_UPDATE(&MDriver1, MDriver1.REV):(void)0;
 801722c:	2b00      	cmp	r3, #0
 801722e:	d005      	beq.n	801723c <CUSTOM_TIM_PeriodElapsedCallback+0x1bc>
 8017230:	4b28      	ldr	r3, [pc, #160]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 8017232:	689b      	ldr	r3, [r3, #8]
 8017234:	4619      	mov	r1, r3
 8017236:	4827      	ldr	r0, [pc, #156]	@ (80172d4 <CUSTOM_TIM_PeriodElapsedCallback+0x254>)
 8017238:	f7ef f880 	bl	800633c <IT_ZXB5210_speed_UPDATE>
				((isSMOOTHspeed & 0b100)>> 2) ?
 801723c:	7bfb      	ldrb	r3, [r7, #15]
 801723e:	f003 0304 	and.w	r3, r3, #4
						IT_ZXB5210_speed_UPDATE(&MDriver2, MDriver2.FWD):(void)0;
 8017242:	2b00      	cmp	r3, #0
 8017244:	d005      	beq.n	8017252 <CUSTOM_TIM_PeriodElapsedCallback+0x1d2>
 8017246:	4b26      	ldr	r3, [pc, #152]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 8017248:	685b      	ldr	r3, [r3, #4]
 801724a:	4619      	mov	r1, r3
 801724c:	4824      	ldr	r0, [pc, #144]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 801724e:	f7ef f875 	bl	800633c <IT_ZXB5210_speed_UPDATE>
				((isSMOOTHspeed & 0b1000)>> 3) ?
 8017252:	7bfb      	ldrb	r3, [r7, #15]
 8017254:	f003 0308 	and.w	r3, r3, #8
						IT_ZXB5210_speed_UPDATE(&MDriver2, MDriver2.REV):(void)0;
 8017258:	2b00      	cmp	r3, #0
 801725a:	d005      	beq.n	8017268 <CUSTOM_TIM_PeriodElapsedCallback+0x1e8>
 801725c:	4b20      	ldr	r3, [pc, #128]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 801725e:	689b      	ldr	r3, [r3, #8]
 8017260:	4619      	mov	r1, r3
 8017262:	481f      	ldr	r0, [pc, #124]	@ (80172e0 <CUSTOM_TIM_PeriodElapsedCallback+0x260>)
 8017264:	f7ef f86a 	bl	800633c <IT_ZXB5210_speed_UPDATE>
			}
		}

		/* CHECK DETECTION BORD */
		if (HAL_GPIO_ReadPin(MOUSTACHE_1_GPIO_Port,MOUSTACHE_1_Pin) != GPIO_PIN_RESET)//Pour le debug on met RESET MAIS C'est BIEN SET
 8017268:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801726c:	4825      	ldr	r0, [pc, #148]	@ (8017304 <CUSTOM_TIM_PeriodElapsedCallback+0x284>)
 801726e:	f7f2 fa3d 	bl	80096ec <HAL_GPIO_ReadPin>
 8017272:	4603      	mov	r3, r0
 8017274:	2b00      	cmp	r3, #0
 8017276:	d04b      	beq.n	8017310 <CUSTOM_TIM_PeriodElapsedCallback+0x290>
		{
			LED_update(LED.L4.G,124);
 8017278:	4b23      	ldr	r3, [pc, #140]	@ (8017308 <CUSTOM_TIM_PeriodElapsedCallback+0x288>)
 801727a:	8a9b      	ldrh	r3, [r3, #20]
 801727c:	217c      	movs	r1, #124	@ 0x7c
 801727e:	4618      	mov	r0, r3
 8017280:	f7ee fcec 	bl	8005c5c <LED_update>
			//ANGLE MOTEUR --> CHANGEMENT DE DIRECTION 180
			if(ANGLE_GLOBAL >=0 && !isFalling1){
 8017284:	4b0b      	ldr	r3, [pc, #44]	@ (80172b4 <CUSTOM_TIM_PeriodElapsedCallback+0x234>)
 8017286:	681b      	ldr	r3, [r3, #0]
 8017288:	2b00      	cmp	r3, #0
 801728a:	db4a      	blt.n	8017322 <CUSTOM_TIM_PeriodElapsedCallback+0x2a2>
 801728c:	4b1f      	ldr	r3, [pc, #124]	@ (801730c <CUSTOM_TIM_PeriodElapsedCallback+0x28c>)
 801728e:	681b      	ldr	r3, [r3, #0]
 8017290:	2b00      	cmp	r3, #0
 8017292:	d146      	bne.n	8017322 <CUSTOM_TIM_PeriodElapsedCallback+0x2a2>
				//ANGLE_GLOBAL = ((ANGLE_GLOBAL + 180) % 360 + 360) % 360;
				ZXB5210_angle(0);
 8017294:	2000      	movs	r0, #0
 8017296:	f7ef f8ab 	bl	80063f0 <ZXB5210_angle>
				isFalling1 = 1;
 801729a:	4b1c      	ldr	r3, [pc, #112]	@ (801730c <CUSTOM_TIM_PeriodElapsedCallback+0x28c>)
 801729c:	2201      	movs	r2, #1
 801729e:	601a      	str	r2, [r3, #0]
				//Fenetre temporelle ou la consigne de demi-tour premte sur celle du Lidar
				counterSecondesPreempt = SECONDS_BLOCKED;
 80172a0:	4b15      	ldr	r3, [pc, #84]	@ (80172f8 <CUSTOM_TIM_PeriodElapsedCallback+0x278>)
 80172a2:	2202      	movs	r2, #2
 80172a4:	601a      	str	r2, [r3, #0]
				isSpeedActualisationIsBlocked = 1;
 80172a6:	4b07      	ldr	r3, [pc, #28]	@ (80172c4 <CUSTOM_TIM_PeriodElapsedCallback+0x244>)
 80172a8:	2201      	movs	r2, #1
 80172aa:	601a      	str	r2, [r3, #0]
 80172ac:	e039      	b.n	8017322 <CUSTOM_TIM_PeriodElapsedCallback+0x2a2>
 80172ae:	bf00      	nop
 80172b0:	40014000 	.word	0x40014000
 80172b4:	20000138 	.word	0x20000138
 80172b8:	200001b0 	.word	0x200001b0
 80172bc:	0801e494 	.word	0x0801e494
 80172c0:	0801e49c 	.word	0x0801e49c
 80172c4:	20007828 	.word	0x20007828
 80172c8:	0801e4a4 	.word	0x0801e4a4
 80172cc:	0801e4ac 	.word	0x0801e4ac
 80172d0:	0801e4b0 	.word	0x0801e4b0
 80172d4:	20000f84 	.word	0x20000f84
 80172d8:	0801e4cc 	.word	0x0801e4cc
 80172dc:	0801e4f4 	.word	0x0801e4f4
 80172e0:	20000f94 	.word	0x20000f94
 80172e4:	0801e51c 	.word	0x0801e51c
 80172e8:	0801e544 	.word	0x0801e544
 80172ec:	200079dc 	.word	0x200079dc
 80172f0:	0801e56c 	.word	0x0801e56c
 80172f4:	0801e58c 	.word	0x0801e58c
 80172f8:	200001ac 	.word	0x200001ac
 80172fc:	40014400 	.word	0x40014400
 8017300:	20000fe4 	.word	0x20000fe4
 8017304:	48000400 	.word	0x48000400
 8017308:	20000f6c 	.word	0x20000f6c
 801730c:	20007830 	.word	0x20007830
			}
		}
		else{
			LED_update(LED.L4.G,0);
 8017310:	4b1c      	ldr	r3, [pc, #112]	@ (8017384 <CUSTOM_TIM_PeriodElapsedCallback+0x304>)
 8017312:	8a9b      	ldrh	r3, [r3, #20]
 8017314:	2100      	movs	r1, #0
 8017316:	4618      	mov	r0, r3
 8017318:	f7ee fca0 	bl	8005c5c <LED_update>
			isFalling1 = 0;
 801731c:	4b1a      	ldr	r3, [pc, #104]	@ (8017388 <CUSTOM_TIM_PeriodElapsedCallback+0x308>)
 801731e:	2200      	movs	r2, #0
 8017320:	601a      	str	r2, [r3, #0]
		}

		if (HAL_GPIO_ReadPin(MOUSTACHE_3_GPIO_Port,MOUSTACHE_3_Pin) != GPIO_PIN_RESET)
 8017322:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8017326:	4819      	ldr	r0, [pc, #100]	@ (801738c <CUSTOM_TIM_PeriodElapsedCallback+0x30c>)
 8017328:	f7f2 f9e0 	bl	80096ec <HAL_GPIO_ReadPin>
 801732c:	4603      	mov	r3, r0
 801732e:	2b00      	cmp	r3, #0
 8017330:	d01a      	beq.n	8017368 <CUSTOM_TIM_PeriodElapsedCallback+0x2e8>
		{
			LED_update(LED.L4.B,124);
 8017332:	4b14      	ldr	r3, [pc, #80]	@ (8017384 <CUSTOM_TIM_PeriodElapsedCallback+0x304>)
 8017334:	8adb      	ldrh	r3, [r3, #22]
 8017336:	217c      	movs	r1, #124	@ 0x7c
 8017338:	4618      	mov	r0, r3
 801733a:	f7ee fc8f 	bl	8005c5c <LED_update>
			//ANGLE MOTEUR --> CHANGEMENT DE DIRECTION 180
			if(ANGLE_GLOBAL >= 0 && !isFalling3){
 801733e:	4b14      	ldr	r3, [pc, #80]	@ (8017390 <CUSTOM_TIM_PeriodElapsedCallback+0x310>)
 8017340:	681b      	ldr	r3, [r3, #0]
 8017342:	2b00      	cmp	r3, #0
 8017344:	db19      	blt.n	801737a <CUSTOM_TIM_PeriodElapsedCallback+0x2fa>
 8017346:	4b13      	ldr	r3, [pc, #76]	@ (8017394 <CUSTOM_TIM_PeriodElapsedCallback+0x314>)
 8017348:	681b      	ldr	r3, [r3, #0]
 801734a:	2b00      	cmp	r3, #0
 801734c:	d115      	bne.n	801737a <CUSTOM_TIM_PeriodElapsedCallback+0x2fa>
				//ANGLE_GLOBAL = ((ANGLE_GLOBAL + 180) % 360 + 360) % 360;
				ZXB5210_angle(180);
 801734e:	20b4      	movs	r0, #180	@ 0xb4
 8017350:	f7ef f84e 	bl	80063f0 <ZXB5210_angle>
				isFalling3 = 1;
 8017354:	4b0f      	ldr	r3, [pc, #60]	@ (8017394 <CUSTOM_TIM_PeriodElapsedCallback+0x314>)
 8017356:	2201      	movs	r2, #1
 8017358:	601a      	str	r2, [r3, #0]
				//Fenetre temporelle ou la consigne de demi-tour premte sur celle du Lidar
				counterSecondesPreempt = SECONDS_BLOCKED;
 801735a:	4b0f      	ldr	r3, [pc, #60]	@ (8017398 <CUSTOM_TIM_PeriodElapsedCallback+0x318>)
 801735c:	2202      	movs	r2, #2
 801735e:	601a      	str	r2, [r3, #0]
				isSpeedActualisationIsBlocked =1;
 8017360:	4b0e      	ldr	r3, [pc, #56]	@ (801739c <CUSTOM_TIM_PeriodElapsedCallback+0x31c>)
 8017362:	2201      	movs	r2, #1
 8017364:	601a      	str	r2, [r3, #0]
		else{
			LED_update(LED.L4.B,0);
			isFalling3 = 0;
		}
	}
}
 8017366:	e008      	b.n	801737a <CUSTOM_TIM_PeriodElapsedCallback+0x2fa>
			LED_update(LED.L4.B,0);
 8017368:	4b06      	ldr	r3, [pc, #24]	@ (8017384 <CUSTOM_TIM_PeriodElapsedCallback+0x304>)
 801736a:	8adb      	ldrh	r3, [r3, #22]
 801736c:	2100      	movs	r1, #0
 801736e:	4618      	mov	r0, r3
 8017370:	f7ee fc74 	bl	8005c5c <LED_update>
			isFalling3 = 0;
 8017374:	4b07      	ldr	r3, [pc, #28]	@ (8017394 <CUSTOM_TIM_PeriodElapsedCallback+0x314>)
 8017376:	2200      	movs	r2, #0
 8017378:	601a      	str	r2, [r3, #0]
}
 801737a:	bf00      	nop
 801737c:	3710      	adds	r7, #16
 801737e:	46bd      	mov	sp, r7
 8017380:	bd80      	pop	{r7, pc}
 8017382:	bf00      	nop
 8017384:	20000f6c 	.word	0x20000f6c
 8017388:	20007830 	.word	0x20007830
 801738c:	48000400 	.word	0x48000400
 8017390:	20000138 	.word	0x20000138
 8017394:	20007834 	.word	0x20007834
 8017398:	200001ac 	.word	0x200001ac
 801739c:	20007828 	.word	0x20007828

080173a0 <CUSTOM_EXTI_IRQHandler>:
void CUSTOM_EXTI_IRQHandler(void){
 80173a0:	b580      	push	{r7, lr}
 80173a2:	b084      	sub	sp, #16
 80173a4:	af02      	add	r7, sp, #8
	if (__HAL_GPIO_EXTI_GET_IT(GE_EXTI_Pin) != RESET)
 80173a6:	4b16      	ldr	r3, [pc, #88]	@ (8017400 <CUSTOM_EXTI_IRQHandler+0x60>)
 80173a8:	695b      	ldr	r3, [r3, #20]
 80173aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d015      	beq.n	80173de <CUSTOM_EXTI_IRQHandler+0x3e>
	{
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80173b2:	2300      	movs	r3, #0
 80173b4:	607b      	str	r3, [r7, #4]
		xTaskNotifyFromISR(h_task_changemenMode,
 80173b6:	4b13      	ldr	r3, [pc, #76]	@ (8017404 <CUSTOM_EXTI_IRQHandler+0x64>)
 80173b8:	6818      	ldr	r0, [r3, #0]
 80173ba:	1d3b      	adds	r3, r7, #4
 80173bc:	9300      	str	r3, [sp, #0]
 80173be:	2300      	movs	r3, #0
 80173c0:	2201      	movs	r2, #1
 80173c2:	2101      	movs	r1, #1
 80173c4:	f7fe fccc 	bl	8015d60 <xTaskGenericNotifyFromISR>
				1,
				eSetBits,
				&pxHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	d007      	beq.n	80173de <CUSTOM_EXTI_IRQHandler+0x3e>
 80173ce:	4b0e      	ldr	r3, [pc, #56]	@ (8017408 <CUSTOM_EXTI_IRQHandler+0x68>)
 80173d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80173d4:	601a      	str	r2, [r3, #0]
 80173d6:	f3bf 8f4f 	dsb	sy
 80173da:	f3bf 8f6f 	isb	sy
	}

	if (__HAL_GPIO_EXTI_GET_IT(START_Pin) != RESET)
 80173de:	4b08      	ldr	r3, [pc, #32]	@ (8017400 <CUSTOM_EXTI_IRQHandler+0x60>)
 80173e0:	695b      	ldr	r3, [r3, #20]
 80173e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d005      	beq.n	80173f6 <CUSTOM_EXTI_IRQHandler+0x56>
	{
		isSpeedInit = 1-isSpeedInit;
 80173ea:	4b08      	ldr	r3, [pc, #32]	@ (801740c <CUSTOM_EXTI_IRQHandler+0x6c>)
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	f1c3 0301 	rsb	r3, r3, #1
 80173f2:	4a06      	ldr	r2, [pc, #24]	@ (801740c <CUSTOM_EXTI_IRQHandler+0x6c>)
 80173f4:	6013      	str	r3, [r2, #0]
	}
}
 80173f6:	bf00      	nop
 80173f8:	3708      	adds	r7, #8
 80173fa:	46bd      	mov	sp, r7
 80173fc:	bd80      	pop	{r7, pc}
 80173fe:	bf00      	nop
 8017400:	40010400 	.word	0x40010400
 8017404:	2000076c 	.word	0x2000076c
 8017408:	e000ed04 	.word	0xe000ed04
 801740c:	20000fe4 	.word	0x20000fe4

08017410 <HAL_UART_RxHalfCpltCallback>:


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) {
 8017410:	b580      	push	{r7, lr}
 8017412:	b084      	sub	sp, #16
 8017414:	af00      	add	r7, sp, #0
 8017416:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	681b      	ldr	r3, [r3, #0]
 801741c:	4a0d      	ldr	r2, [pc, #52]	@ (8017454 <HAL_UART_RxHalfCpltCallback+0x44>)
 801741e:	4293      	cmp	r3, r2
 8017420:	d114      	bne.n	801744c <HAL_UART_RxHalfCpltCallback+0x3c>
		BaseType_t higher_priority_task_woken = pdFALSE;
 8017422:	2300      	movs	r3, #0
 8017424:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(semb_halfCllbck, &higher_priority_task_woken);
 8017426:	4b0c      	ldr	r3, [pc, #48]	@ (8017458 <HAL_UART_RxHalfCpltCallback+0x48>)
 8017428:	681b      	ldr	r3, [r3, #0]
 801742a:	f107 020c 	add.w	r2, r7, #12
 801742e:	4611      	mov	r1, r2
 8017430:	4618      	mov	r0, r3
 8017432:	f7fc ffc1 	bl	80143b8 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(higher_priority_task_woken);
 8017436:	68fb      	ldr	r3, [r7, #12]
 8017438:	2b00      	cmp	r3, #0
 801743a:	d007      	beq.n	801744c <HAL_UART_RxHalfCpltCallback+0x3c>
 801743c:	4b07      	ldr	r3, [pc, #28]	@ (801745c <HAL_UART_RxHalfCpltCallback+0x4c>)
 801743e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017442:	601a      	str	r2, [r3, #0]
 8017444:	f3bf 8f4f 	dsb	sy
 8017448:	f3bf 8f6f 	isb	sy
	}
}
 801744c:	bf00      	nop
 801744e:	3710      	adds	r7, #16
 8017450:	46bd      	mov	sp, r7
 8017452:	bd80      	pop	{r7, pc}
 8017454:	40004400 	.word	0x40004400
 8017458:	20000778 	.word	0x20000778
 801745c:	e000ed04 	.word	0xe000ed04

08017460 <HAL_UART_RxCpltCallback>:

/*********** PREEMPTION PRIORITY 5 ***********/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8017460:	b580      	push	{r7, lr}
 8017462:	b084      	sub	sp, #16
 8017464:	af00      	add	r7, sp, #0
 8017466:	6078      	str	r0, [r7, #4]

	/** SHELL INTERRUPTIONS **/
	if (huart->Instance == USART1) {
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	681b      	ldr	r3, [r3, #0]
 801746c:	4a1a      	ldr	r2, [pc, #104]	@ (80174d8 <HAL_UART_RxCpltCallback+0x78>)
 801746e:	4293      	cmp	r3, r2
 8017470:	d114      	bne.n	801749c <HAL_UART_RxCpltCallback+0x3c>
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8017472:	2300      	movs	r3, #0
 8017474:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(sem_uart_read, &pxHigherPriorityTaskWoken);
 8017476:	4b19      	ldr	r3, [pc, #100]	@ (80174dc <HAL_UART_RxCpltCallback+0x7c>)
 8017478:	681b      	ldr	r3, [r3, #0]
 801747a:	f107 020c 	add.w	r2, r7, #12
 801747e:	4611      	mov	r1, r2
 8017480:	4618      	mov	r0, r3
 8017482:	f7fc ff99 	bl	80143b8 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8017486:	68fb      	ldr	r3, [r7, #12]
 8017488:	2b00      	cmp	r3, #0
 801748a:	d007      	beq.n	801749c <HAL_UART_RxCpltCallback+0x3c>
 801748c:	4b14      	ldr	r3, [pc, #80]	@ (80174e0 <HAL_UART_RxCpltCallback+0x80>)
 801748e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017492:	601a      	str	r2, [r3, #0]
 8017494:	f3bf 8f4f 	dsb	sy
 8017498:	f3bf 8f6f 	isb	sy
	}

	if (huart->Instance == USART2){
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	681b      	ldr	r3, [r3, #0]
 80174a0:	4a10      	ldr	r2, [pc, #64]	@ (80174e4 <HAL_UART_RxCpltCallback+0x84>)
 80174a2:	4293      	cmp	r3, r2
 80174a4:	d114      	bne.n	80174d0 <HAL_UART_RxCpltCallback+0x70>
		BaseType_t higher_priority_task_woken = pdFALSE;
 80174a6:	2300      	movs	r3, #0
 80174a8:	60bb      	str	r3, [r7, #8]
		xSemaphoreGiveFromISR(semb_cpltCllbck, &higher_priority_task_woken);
 80174aa:	4b0f      	ldr	r3, [pc, #60]	@ (80174e8 <HAL_UART_RxCpltCallback+0x88>)
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	f107 0208 	add.w	r2, r7, #8
 80174b2:	4611      	mov	r1, r2
 80174b4:	4618      	mov	r0, r3
 80174b6:	f7fc ff7f 	bl	80143b8 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(higher_priority_task_woken);
 80174ba:	68bb      	ldr	r3, [r7, #8]
 80174bc:	2b00      	cmp	r3, #0
 80174be:	d007      	beq.n	80174d0 <HAL_UART_RxCpltCallback+0x70>
 80174c0:	4b07      	ldr	r3, [pc, #28]	@ (80174e0 <HAL_UART_RxCpltCallback+0x80>)
 80174c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80174c6:	601a      	str	r2, [r3, #0]
 80174c8:	f3bf 8f4f 	dsb	sy
 80174cc:	f3bf 8f6f 	isb	sy
	}
}
 80174d0:	bf00      	nop
 80174d2:	3710      	adds	r7, #16
 80174d4:	46bd      	mov	sp, r7
 80174d6:	bd80      	pop	{r7, pc}
 80174d8:	40013800 	.word	0x40013800
 80174dc:	2000782c 	.word	0x2000782c
 80174e0:	e000ed04 	.word	0xe000ed04
 80174e4:	40004400 	.word	0x40004400
 80174e8:	2000077c 	.word	0x2000077c

080174ec <HAL_ADC_ConvCpltCallback>:
/*********** PREEMPTION PRIORITY 5 ***********/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80174ec:	b580      	push	{r7, lr}
 80174ee:	b086      	sub	sp, #24
 80174f0:	af02      	add	r7, sp, #8
 80174f2:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC2) {
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	681b      	ldr	r3, [r3, #0]
 80174f8:	4a0e      	ldr	r2, [pc, #56]	@ (8017534 <HAL_ADC_ConvCpltCallback+0x48>)
 80174fa:	4293      	cmp	r3, r2
 80174fc:	d116      	bne.n	801752c <HAL_ADC_ConvCpltCallback+0x40>
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80174fe:	2300      	movs	r3, #0
 8017500:	60fb      	str	r3, [r7, #12]
		xTaskNotifyFromISR(h_task_asserv_I,
 8017502:	4b0d      	ldr	r3, [pc, #52]	@ (8017538 <HAL_ADC_ConvCpltCallback+0x4c>)
 8017504:	6818      	ldr	r0, [r3, #0]
 8017506:	f107 030c 	add.w	r3, r7, #12
 801750a:	9300      	str	r3, [sp, #0]
 801750c:	2300      	movs	r3, #0
 801750e:	2201      	movs	r2, #1
 8017510:	2101      	movs	r1, #1
 8017512:	f7fe fc25 	bl	8015d60 <xTaskGenericNotifyFromISR>
				1,
				eSetBits,
				&pxHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8017516:	68fb      	ldr	r3, [r7, #12]
 8017518:	2b00      	cmp	r3, #0
 801751a:	d007      	beq.n	801752c <HAL_ADC_ConvCpltCallback+0x40>
 801751c:	4b07      	ldr	r3, [pc, #28]	@ (801753c <HAL_ADC_ConvCpltCallback+0x50>)
 801751e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017522:	601a      	str	r2, [r3, #0]
 8017524:	f3bf 8f4f 	dsb	sy
 8017528:	f3bf 8f6f 	isb	sy
	}
}
 801752c:	bf00      	nop
 801752e:	3710      	adds	r7, #16
 8017530:	46bd      	mov	sp, r7
 8017532:	bd80      	pop	{r7, pc}
 8017534:	50000100 	.word	0x50000100
 8017538:	20000768 	.word	0x20000768
 801753c:	e000ed04 	.word	0xe000ed04

08017540 <HAL_DACEx_ConvCpltCallbackCh2>:

void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac){
 8017540:	b580      	push	{r7, lr}
 8017542:	b082      	sub	sp, #8
 8017544:	af00      	add	r7, sp, #0
 8017546:	6078      	str	r0, [r7, #4]
	if (hdac->Instance == DAC1) {
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	681b      	ldr	r3, [r3, #0]
 801754c:	4a04      	ldr	r2, [pc, #16]	@ (8017560 <HAL_DACEx_ConvCpltCallbackCh2+0x20>)
 801754e:	4293      	cmp	r3, r2
 8017550:	d102      	bne.n	8017558 <HAL_DACEx_ConvCpltCallbackCh2+0x18>
		printf("FIN DE DU DAC\r\n");}
 8017552:	4804      	ldr	r0, [pc, #16]	@ (8017564 <HAL_DACEx_ConvCpltCallbackCh2+0x24>)
 8017554:	f002 fd46 	bl	8019fe4 <puts>
}
 8017558:	bf00      	nop
 801755a:	3708      	adds	r7, #8
 801755c:	46bd      	mov	sp, r7
 801755e:	bd80      	pop	{r7, pc}
 8017560:	50000800 	.word	0x50000800
 8017564:	0801e5b4 	.word	0x0801e5b4

08017568 <changement_mode_init>:
extern LED_t LED;

int  workMode =1; // On commence en CHAT
#define DELAI_NOTIFICATION_MS 500

void changement_mode_init(void){
 8017568:	b480      	push	{r7}
 801756a:	af00      	add	r7, sp, #0
 //Le DAC est SYNCHRO AVEC TIM6
//	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);

}
 801756c:	bf00      	nop
 801756e:	46bd      	mov	sp, r7
 8017570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017574:	4770      	bx	lr
	...

08017578 <changeMode_run>:
void changeMode_run(void*){
 8017578:	b580      	push	{r7, lr}
 801757a:	b086      	sub	sp, #24
 801757c:	af00      	add	r7, sp, #0
 801757e:	6078      	str	r0, [r7, #4]
	TickType_t lastCall_Ticks = 0;
 8017580:	2300      	movs	r3, #0
 8017582:	617b      	str	r3, [r7, #20]
	for(;;){
		ulTaskNotifyTake(pdTRUE,portMAX_DELAY);
 8017584:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8017588:	2001      	movs	r0, #1
 801758a:	f7fe fb9d 	bl	8015cc8 <ulTaskNotifyTake>
		// Obtenir le temps actuel en ticks
		TickType_t tempsActuelTicks = xTaskGetTickCount();
 801758e:	f7fd fec7 	bl	8015320 <xTaskGetTickCount>
 8017592:	6138      	str	r0, [r7, #16]
		uint8_t ret=0;
 8017594:	2300      	movs	r3, #0
 8017596:	72bb      	strb	r3, [r7, #10]

		// Calculer la dure coule depuis la dernire notification
		TickType_t dureeDepuisDernierAppel = tempsActuelTicks - lastCall_Ticks;
 8017598:	693a      	ldr	r2, [r7, #16]
 801759a:	697b      	ldr	r3, [r7, #20]
 801759c:	1ad3      	subs	r3, r2, r3
 801759e:	60fb      	str	r3, [r7, #12]

		// Vrifier si la dure dpasse le dlai dfini
		if (dureeDepuisDernierAppel > pdMS_TO_TICKS(DELAI_NOTIFICATION_MS)) {
 80175a0:	68fb      	ldr	r3, [r7, #12]
 80175a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80175a6:	d92f      	bls.n	8017608 <changeMode_run+0x90>
			// Mettre  jour l'horodatage du dernier appel
			lastCall_Ticks = tempsActuelTicks;
 80175a8:	693b      	ldr	r3, [r7, #16]
 80175aa:	617b      	str	r3, [r7, #20]
			// Lire dans les registre du Ge
			TCA9555_ReadRegister(0x03,&ret,1);
 80175ac:	f107 030a 	add.w	r3, r7, #10
 80175b0:	2201      	movs	r2, #1
 80175b2:	4619      	mov	r1, r3
 80175b4:	2003      	movs	r0, #3
 80175b6:	f7ee fccf 	bl	8005f58 <TCA9555_ReadRegister>
			uint8_t INT_IMU2 =  (ret >> 7) & 0b1;
 80175ba:	7abb      	ldrb	r3, [r7, #10]
 80175bc:	09db      	lsrs	r3, r3, #7
 80175be:	72fb      	strb	r3, [r7, #11]
			// Prendre decision
			if (INT_IMU2==1){
				//workMode = workMode == 0 ? 1 : 0;
			}
			if (workMode){
 80175c0:	4b1d      	ldr	r3, [pc, #116]	@ (8017638 <changeMode_run+0xc0>)
 80175c2:	681b      	ldr	r3, [r3, #0]
 80175c4:	2b00      	cmp	r3, #0
 80175c6:	d00c      	beq.n	80175e2 <changeMode_run+0x6a>
				LED_update((uint16_t )LED.L1.G,124);
 80175c8:	4b1c      	ldr	r3, [pc, #112]	@ (801763c <changeMode_run+0xc4>)
 80175ca:	885b      	ldrh	r3, [r3, #2]
 80175cc:	217c      	movs	r1, #124	@ 0x7c
 80175ce:	4618      	mov	r0, r3
 80175d0:	f7ee fb44 	bl	8005c5c <LED_update>
				LED_update((uint16_t )LED.L1.B,0);
 80175d4:	4b19      	ldr	r3, [pc, #100]	@ (801763c <changeMode_run+0xc4>)
 80175d6:	889b      	ldrh	r3, [r3, #4]
 80175d8:	2100      	movs	r1, #0
 80175da:	4618      	mov	r0, r3
 80175dc:	f7ee fb3e 	bl	8005c5c <LED_update>
 80175e0:	e00b      	b.n	80175fa <changeMode_run+0x82>
				//play_song();
			}
			else{
				LED_update((uint16_t )LED.L1.G,0);
 80175e2:	4b16      	ldr	r3, [pc, #88]	@ (801763c <changeMode_run+0xc4>)
 80175e4:	885b      	ldrh	r3, [r3, #2]
 80175e6:	2100      	movs	r1, #0
 80175e8:	4618      	mov	r0, r3
 80175ea:	f7ee fb37 	bl	8005c5c <LED_update>
				LED_update((uint16_t )LED.L1.B,124);
 80175ee:	4b13      	ldr	r3, [pc, #76]	@ (801763c <changeMode_run+0xc4>)
 80175f0:	889b      	ldrh	r3, [r3, #4]
 80175f2:	217c      	movs	r1, #124	@ 0x7c
 80175f4:	4618      	mov	r0, r3
 80175f6:	f7ee fb31 	bl	8005c5c <LED_update>
			}
			LED_update((uint16_t )LED.L2.R,0); //Led Cooldown
 80175fa:	4b10      	ldr	r3, [pc, #64]	@ (801763c <changeMode_run+0xc4>)
 80175fc:	88db      	ldrh	r3, [r3, #6]
 80175fe:	2100      	movs	r1, #0
 8017600:	4618      	mov	r0, r3
 8017602:	f7ee fb2b 	bl	8005c5c <LED_update>
 8017606:	e005      	b.n	8017614 <changeMode_run+0x9c>
		}
		else{
			LED_update((uint16_t )LED.L2.R,124); //Led Cooldown
 8017608:	4b0c      	ldr	r3, [pc, #48]	@ (801763c <changeMode_run+0xc4>)
 801760a:	88db      	ldrh	r3, [r3, #6]
 801760c:	217c      	movs	r1, #124	@ 0x7c
 801760e:	4618      	mov	r0, r3
 8017610:	f7ee fb24 	bl	8005c5c <LED_update>
		}
		uint8_t retADXL=0;
 8017614:	2300      	movs	r3, #0
 8017616:	727b      	strb	r3, [r7, #9]
		ADXL343_ReadRegister(0x30,&retADXL,1); //Permet de reinitialiser le registre de l'adxl
 8017618:	f107 0309 	add.w	r3, r7, #9
 801761c:	2201      	movs	r2, #1
 801761e:	4619      	mov	r1, r3
 8017620:	2030      	movs	r0, #48	@ 0x30
 8017622:	f7ee f997 	bl	8005954 <ADXL343_ReadRegister>
		TCA9555_ReadRegister(0x03,&ret,1);
 8017626:	f107 030a 	add.w	r3, r7, #10
 801762a:	2201      	movs	r2, #1
 801762c:	4619      	mov	r1, r3
 801762e:	2003      	movs	r0, #3
 8017630:	f7ee fc92 	bl	8005f58 <TCA9555_ReadRegister>
	for(;;){
 8017634:	e7a6      	b.n	8017584 <changeMode_run+0xc>
 8017636:	bf00      	nop
 8017638:	200001b0 	.word	0x200001b0
 801763c:	20000f6c 	.word	0x20000f6c

08017640 <play_song>:

	}
}

void play_song(void){
 8017640:	b580      	push	{r7, lr}
 8017642:	b082      	sub	sp, #8
 8017644:	af02      	add	r7, sp, #8
	//Ici on joue le son miaou
	//HAL_DACEx_TriangleWaveGenerate(&hdac1, DAC1_CHANNEL_1, DAC_TRIANGLEAMPLITUDE_4095);
	generate_sine_wave();
 8017646:	f000 f823 	bl	8017690 <generate_sine_wave>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)audio_table, AUDIO_LENGTH,DAC_ALIGN_8B_R) ==HAL_OK ? debug(START,"DMA - MIAOU") : debug(D_ERROR,"DMA - MIAOU");
 801764a:	2308      	movs	r3, #8
 801764c:	9300      	str	r3, [sp, #0]
 801764e:	23c8      	movs	r3, #200	@ 0xc8
 8017650:	4a09      	ldr	r2, [pc, #36]	@ (8017678 <play_song+0x38>)
 8017652:	2100      	movs	r1, #0
 8017654:	4809      	ldr	r0, [pc, #36]	@ (801767c <play_song+0x3c>)
 8017656:	f7f1 f801 	bl	800865c <HAL_DAC_Start_DMA>
 801765a:	4603      	mov	r3, r0
 801765c:	2b00      	cmp	r3, #0
 801765e:	d104      	bne.n	801766a <play_song+0x2a>
 8017660:	4907      	ldr	r1, [pc, #28]	@ (8017680 <play_song+0x40>)
 8017662:	4808      	ldr	r0, [pc, #32]	@ (8017684 <play_song+0x44>)
 8017664:	f000 fd7c 	bl	8018160 <debug>
}
 8017668:	e003      	b.n	8017672 <play_song+0x32>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)audio_table, AUDIO_LENGTH,DAC_ALIGN_8B_R) ==HAL_OK ? debug(START,"DMA - MIAOU") : debug(D_ERROR,"DMA - MIAOU");
 801766a:	4905      	ldr	r1, [pc, #20]	@ (8017680 <play_song+0x40>)
 801766c:	4806      	ldr	r0, [pc, #24]	@ (8017688 <play_song+0x48>)
 801766e:	f000 fd77 	bl	8018160 <debug>
}
 8017672:	bf00      	nop
 8017674:	46bd      	mov	sp, r7
 8017676:	bd80      	pop	{r7, pc}
 8017678:	20007838 	.word	0x20007838
 801767c:	2000062c 	.word	0x2000062c
 8017680:	0801e5c4 	.word	0x0801e5c4
 8017684:	0801e5d0 	.word	0x0801e5d0
 8017688:	0801e5dc 	.word	0x0801e5dc
 801768c:	00000000 	.word	0x00000000

08017690 <generate_sine_wave>:


void generate_sine_wave(void) {
 8017690:	b580      	push	{r7, lr}
 8017692:	b086      	sub	sp, #24
 8017694:	af00      	add	r7, sp, #0
    float amplitude = DAC_RESOLUTION / 2;  // Plage moyenne du DAC (0  255)
 8017696:	4b2e      	ldr	r3, [pc, #184]	@ (8017750 <generate_sine_wave+0xc0>)
 8017698:	60fb      	str	r3, [r7, #12]
    float offset = amplitude;              // Dcalage pour faire osciller autour de 0
 801769a:	68fb      	ldr	r3, [r7, #12]
 801769c:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < AUDIO_LENGTH; i++) {
 801769e:	2300      	movs	r3, #0
 80176a0:	617b      	str	r3, [r7, #20]
 80176a2:	e048      	b.n	8017736 <generate_sine_wave+0xa6>
        // Calculer l'chantillon sinusoidal
        float t = (float)i / SAMPLING_FREQ;  // Temps pour l'chantillon i
 80176a4:	697b      	ldr	r3, [r7, #20]
 80176a6:	ee07 3a90 	vmov	s15, r3
 80176aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80176ae:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8017754 <generate_sine_wave+0xc4>
 80176b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80176b6:	edc7 7a01 	vstr	s15, [r7, #4]
        float sine_value = sin(2 * M_PI * SIN_FREQUENCY * t);  // Signal sinusodal
 80176ba:	6878      	ldr	r0, [r7, #4]
 80176bc:	f7eb f976 	bl	80029ac <__aeabi_f2d>
 80176c0:	a321      	add	r3, pc, #132	@ (adr r3, 8017748 <generate_sine_wave+0xb8>)
 80176c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80176c6:	f7eb f9c9 	bl	8002a5c <__aeabi_dmul>
 80176ca:	4602      	mov	r2, r0
 80176cc:	460b      	mov	r3, r1
 80176ce:	ec43 2b17 	vmov	d7, r2, r3
 80176d2:	eeb0 0a47 	vmov.f32	s0, s14
 80176d6:	eef0 0a67 	vmov.f32	s1, s15
 80176da:	f005 fa25 	bl	801cb28 <sin>
 80176de:	ec53 2b10 	vmov	r2, r3, d0
 80176e2:	4610      	mov	r0, r2
 80176e4:	4619      	mov	r1, r3
 80176e6:	f7eb fcb1 	bl	800304c <__aeabi_d2f>
 80176ea:	4603      	mov	r3, r0
 80176ec:	603b      	str	r3, [r7, #0]

        // Adapter la valeur du sinus  la plage 0-255 (DAC 8 bits)
        int32_t dac_value = (int32_t)(amplitude * sine_value + offset);
 80176ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80176f2:	edd7 7a00 	vldr	s15, [r7]
 80176f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80176fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80176fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017706:	ee17 3a90 	vmov	r3, s15
 801770a:	613b      	str	r3, [r7, #16]

        // Clipper la valeur dans la plage [0, 255]
        if (dac_value < 0) {
 801770c:	693b      	ldr	r3, [r7, #16]
 801770e:	2b00      	cmp	r3, #0
 8017710:	da02      	bge.n	8017718 <generate_sine_wave+0x88>
            dac_value = 0;
 8017712:	2300      	movs	r3, #0
 8017714:	613b      	str	r3, [r7, #16]
 8017716:	e004      	b.n	8017722 <generate_sine_wave+0x92>
        } else if (dac_value > DAC_RESOLUTION) {
 8017718:	693b      	ldr	r3, [r7, #16]
 801771a:	2bff      	cmp	r3, #255	@ 0xff
 801771c:	dd01      	ble.n	8017722 <generate_sine_wave+0x92>
            dac_value = DAC_RESOLUTION;
 801771e:	23ff      	movs	r3, #255	@ 0xff
 8017720:	613b      	str	r3, [r7, #16]
        }

        // Assigner la valeur au tableau audio (8 bits)
        audio_table[i] = (uint8_t)dac_value;
 8017722:	693b      	ldr	r3, [r7, #16]
 8017724:	b2d9      	uxtb	r1, r3
 8017726:	4a0c      	ldr	r2, [pc, #48]	@ (8017758 <generate_sine_wave+0xc8>)
 8017728:	697b      	ldr	r3, [r7, #20]
 801772a:	4413      	add	r3, r2
 801772c:	460a      	mov	r2, r1
 801772e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < AUDIO_LENGTH; i++) {
 8017730:	697b      	ldr	r3, [r7, #20]
 8017732:	3301      	adds	r3, #1
 8017734:	617b      	str	r3, [r7, #20]
 8017736:	697b      	ldr	r3, [r7, #20]
 8017738:	2bc7      	cmp	r3, #199	@ 0xc7
 801773a:	ddb3      	ble.n	80176a4 <generate_sine_wave+0x14>
    }
}
 801773c:	bf00      	nop
 801773e:	bf00      	nop
 8017740:	3718      	adds	r7, #24
 8017742:	46bd      	mov	sp, r7
 8017744:	bd80      	pop	{r7, pc}
 8017746:	bf00      	nop
 8017748:	704a9409 	.word	0x704a9409
 801774c:	40e88b2f 	.word	0x40e88b2f
 8017750:	42fe0000 	.word	0x42fe0000
 8017754:	45fa0000 	.word	0x45fa0000
 8017758:	20007838 	.word	0x20007838

0801775c <__NVIC_SystemReset>:
{
 801775c:	b480      	push	{r7}
 801775e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8017760:	f3bf 8f4f 	dsb	sy
}
 8017764:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8017766:	4b06      	ldr	r3, [pc, #24]	@ (8017780 <__NVIC_SystemReset+0x24>)
 8017768:	68db      	ldr	r3, [r3, #12]
 801776a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 801776e:	4904      	ldr	r1, [pc, #16]	@ (8017780 <__NVIC_SystemReset+0x24>)
 8017770:	4b04      	ldr	r3, [pc, #16]	@ (8017784 <__NVIC_SystemReset+0x28>)
 8017772:	4313      	orrs	r3, r2
 8017774:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8017776:	f3bf 8f4f 	dsb	sy
}
 801777a:	bf00      	nop
    __NOP();
 801777c:	bf00      	nop
 801777e:	e7fd      	b.n	801777c <__NVIC_SystemReset+0x20>
 8017780:	e000ed00 	.word	0xe000ed00
 8017784:	05fa0004 	.word	0x05fa0004

08017788 <shell_init>:
int isADC_cplt =0;
int lidarDebugShell=0;
uint8_t PWMLed = 255;


void shell_init(void) {
 8017788:	b580      	push	{r7, lr}
 801778a:	af00      	add	r7, sp, #0
	memset(argv, 0, MAX_ARGS * sizeof(char*));
 801778c:	2220      	movs	r2, #32
 801778e:	2100      	movs	r1, #0
 8017790:	4821      	ldr	r0, [pc, #132]	@ (8017818 <shell_init+0x90>)
 8017792:	f002 fc9d 	bl	801a0d0 <memset>
	memset(cmdBuffer, 0, CMD_BUFFER_SIZE * sizeof(char));
 8017796:	2240      	movs	r2, #64	@ 0x40
 8017798:	2100      	movs	r1, #0
 801779a:	4820      	ldr	r0, [pc, #128]	@ (801781c <shell_init+0x94>)
 801779c:	f002 fc98 	bl	801a0d0 <memset>
	memset(uartRxBuffer, 0, UART_RX_BUFFER_SIZE * sizeof(char));
 80177a0:	4b1f      	ldr	r3, [pc, #124]	@ (8017820 <shell_init+0x98>)
 80177a2:	2200      	movs	r2, #0
 80177a4:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, 0, UART_TX_BUFFER_SIZE * sizeof(char));
 80177a6:	2240      	movs	r2, #64	@ 0x40
 80177a8:	2100      	movs	r1, #0
 80177aa:	481e      	ldr	r0, [pc, #120]	@ (8017824 <shell_init+0x9c>)
 80177ac:	f002 fc90 	bl	801a0d0 <memset>
	sem_uart_read = xSemaphoreCreateBinary();
 80177b0:	2203      	movs	r2, #3
 80177b2:	2100      	movs	r1, #0
 80177b4:	2001      	movs	r0, #1
 80177b6:	f7fc fbd3 	bl	8013f60 <xQueueGenericCreate>
 80177ba:	4603      	mov	r3, r0
 80177bc:	4a1a      	ldr	r2, [pc, #104]	@ (8017828 <shell_init+0xa0>)
 80177be:	6013      	str	r3, [r2, #0]
	sem_uart_read == NULL ? Error_Handler() : (void) 0;
 80177c0:	4b19      	ldr	r3, [pc, #100]	@ (8017828 <shell_init+0xa0>)
 80177c2:	681b      	ldr	r3, [r3, #0]
 80177c4:	2b00      	cmp	r3, #0
 80177c6:	d101      	bne.n	80177cc <shell_init+0x44>
 80177c8:	f7ec fbf4 	bl	8003fb4 <Error_Handler>

	HAL_UART_Transmit(&UART_DEVICE, started, strlen((char*) started),
 80177cc:	4817      	ldr	r0, [pc, #92]	@ (801782c <shell_init+0xa4>)
 80177ce:	f7ea ff77 	bl	80026c0 <strlen>
 80177d2:	4603      	mov	r3, r0
 80177d4:	b29a      	uxth	r2, r3
 80177d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80177da:	4914      	ldr	r1, [pc, #80]	@ (801782c <shell_init+0xa4>)
 80177dc:	4814      	ldr	r0, [pc, #80]	@ (8017830 <shell_init+0xa8>)
 80177de:	f7f5 fc57 	bl	800d090 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	HAL_UART_Transmit(&UART_DEVICE, prompt, strlen((char*) prompt),
 80177e2:	4814      	ldr	r0, [pc, #80]	@ (8017834 <shell_init+0xac>)
 80177e4:	f7ea ff6c 	bl	80026c0 <strlen>
 80177e8:	4603      	mov	r3, r0
 80177ea:	b29a      	uxth	r2, r3
 80177ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80177f0:	4910      	ldr	r1, [pc, #64]	@ (8017834 <shell_init+0xac>)
 80177f2:	480f      	ldr	r0, [pc, #60]	@ (8017830 <shell_init+0xa8>)
 80177f4:	f7f5 fc4c 	bl	800d090 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	HAL_UART_Transmit(&UART_DEVICE, newline, strlen((char*) newline),
 80177f8:	480f      	ldr	r0, [pc, #60]	@ (8017838 <shell_init+0xb0>)
 80177fa:	f7ea ff61 	bl	80026c0 <strlen>
 80177fe:	4603      	mov	r3, r0
 8017800:	b29a      	uxth	r2, r3
 8017802:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017806:	490c      	ldr	r1, [pc, #48]	@ (8017838 <shell_init+0xb0>)
 8017808:	4809      	ldr	r0, [pc, #36]	@ (8017830 <shell_init+0xa8>)
 801780a:	f7f5 fc41 	bl	800d090 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	subfunct_start(0);
 801780e:	2000      	movs	r0, #0
 8017810:	f000 f95c 	bl	8017acc <subfunct_start>
}
 8017814:	bf00      	nop
 8017816:	bd80      	pop	{r7, pc}
 8017818:	200079b0 	.word	0x200079b0
 801781c:	2000796c 	.word	0x2000796c
 8017820:	20007924 	.word	0x20007924
 8017824:	20007928 	.word	0x20007928
 8017828:	2000782c 	.word	0x2000782c
 801782c:	200002b4 	.word	0x200002b4
 8017830:	20000de4 	.word	0x20000de4
 8017834:	20000338 	.word	0x20000338
 8017838:	2000031c 	.word	0x2000031c

0801783c <shell_run>:

void shell_run(void*) {
 801783c:	b580      	push	{r7, lr}
 801783e:	b084      	sub	sp, #16
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8017844:	2300      	movs	r3, #0
 8017846:	60fb      	str	r3, [r7, #12]
	for (;;) {
		reading = 1;
 8017848:	2301      	movs	r3, #1
 801784a:	60fb      	str	r3, [r7, #12]
		idx_cmd = 0;
 801784c:	4b5d      	ldr	r3, [pc, #372]	@ (80179c4 <shell_run+0x188>)
 801784e:	2200      	movs	r2, #0
 8017850:	601a      	str	r2, [r3, #0]
		while (reading) {
 8017852:	e070      	b.n	8017936 <shell_run+0xfa>
			HAL_UART_Receive_IT(&UART_DEVICE, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8017854:	2201      	movs	r2, #1
 8017856:	495c      	ldr	r1, [pc, #368]	@ (80179c8 <shell_run+0x18c>)
 8017858:	485c      	ldr	r0, [pc, #368]	@ (80179cc <shell_run+0x190>)
 801785a:	f7f5 fe03 	bl	800d464 <HAL_UART_Receive_IT>
			xSemaphoreTake(sem_uart_read, portMAX_DELAY)!=pdPASS ? Error_Handler():(void)0;
 801785e:	4b5c      	ldr	r3, [pc, #368]	@ (80179d0 <shell_run+0x194>)
 8017860:	681b      	ldr	r3, [r3, #0]
 8017862:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8017866:	4618      	mov	r0, r3
 8017868:	f7fc ff18 	bl	801469c <xQueueSemaphoreTake>
 801786c:	4603      	mov	r3, r0
 801786e:	2b01      	cmp	r3, #1
 8017870:	d001      	beq.n	8017876 <shell_run+0x3a>
 8017872:	f7ec fb9f 	bl	8003fb4 <Error_Handler>

			switch (uartRxBuffer[0]) {
 8017876:	4b54      	ldr	r3, [pc, #336]	@ (80179c8 <shell_run+0x18c>)
 8017878:	781b      	ldrb	r3, [r3, #0]
 801787a:	2b7f      	cmp	r3, #127	@ 0x7f
 801787c:	d035      	beq.n	80178ea <shell_run+0xae>
 801787e:	2b7f      	cmp	r3, #127	@ 0x7f
 8017880:	dc47      	bgt.n	8017912 <shell_run+0xd6>
 8017882:	2b08      	cmp	r3, #8
 8017884:	d031      	beq.n	80178ea <shell_run+0xae>
 8017886:	2b0d      	cmp	r3, #13
 8017888:	d143      	bne.n	8017912 <shell_run+0xd6>
			case ASCII_CR: // Nouvelle ligne, instruction  traiter
				HAL_UART_Transmit(&UART_DEVICE, newline, sizeof(newline),
 801788a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801788e:	2203      	movs	r2, #3
 8017890:	4950      	ldr	r1, [pc, #320]	@ (80179d4 <shell_run+0x198>)
 8017892:	484e      	ldr	r0, [pc, #312]	@ (80179cc <shell_run+0x190>)
 8017894:	f7f5 fbfc 	bl	800d090 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				//cmdBuffer[idx_cmd] = '\0';
				//On copie la commande dans l'historique
				//strcpy(cmdHistory[cmdHistory_index_save % CMD_HISTORY_SIZE], cmdBuffer);
				//cmdHistory_index_save++;
				argc = 0;
 8017898:	4b4f      	ldr	r3, [pc, #316]	@ (80179d8 <shell_run+0x19c>)
 801789a:	2200      	movs	r2, #0
 801789c:	601a      	str	r2, [r3, #0]
				token = strtok(cmdBuffer, " ");
 801789e:	494f      	ldr	r1, [pc, #316]	@ (80179dc <shell_run+0x1a0>)
 80178a0:	484f      	ldr	r0, [pc, #316]	@ (80179e0 <shell_run+0x1a4>)
 80178a2:	f002 fbb9 	bl	801a018 <strtok>
 80178a6:	4603      	mov	r3, r0
 80178a8:	4a4e      	ldr	r2, [pc, #312]	@ (80179e4 <shell_run+0x1a8>)
 80178aa:	6013      	str	r3, [r2, #0]
				while (token != NULL) {
 80178ac:	e010      	b.n	80178d0 <shell_run+0x94>
					argv[argc++] = token;
 80178ae:	4b4a      	ldr	r3, [pc, #296]	@ (80179d8 <shell_run+0x19c>)
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	1c5a      	adds	r2, r3, #1
 80178b4:	4948      	ldr	r1, [pc, #288]	@ (80179d8 <shell_run+0x19c>)
 80178b6:	600a      	str	r2, [r1, #0]
 80178b8:	4a4a      	ldr	r2, [pc, #296]	@ (80179e4 <shell_run+0x1a8>)
 80178ba:	6812      	ldr	r2, [r2, #0]
 80178bc:	494a      	ldr	r1, [pc, #296]	@ (80179e8 <shell_run+0x1ac>)
 80178be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					token = strtok(NULL, " ");
 80178c2:	4946      	ldr	r1, [pc, #280]	@ (80179dc <shell_run+0x1a0>)
 80178c4:	2000      	movs	r0, #0
 80178c6:	f002 fba7 	bl	801a018 <strtok>
 80178ca:	4603      	mov	r3, r0
 80178cc:	4a45      	ldr	r2, [pc, #276]	@ (80179e4 <shell_run+0x1a8>)
 80178ce:	6013      	str	r3, [r2, #0]
				while (token != NULL) {
 80178d0:	4b44      	ldr	r3, [pc, #272]	@ (80179e4 <shell_run+0x1a8>)
 80178d2:	681b      	ldr	r3, [r3, #0]
 80178d4:	2b00      	cmp	r3, #0
 80178d6:	d1ea      	bne.n	80178ae <shell_run+0x72>
				}
				idx_cmd = 0;
 80178d8:	4b3a      	ldr	r3, [pc, #232]	@ (80179c4 <shell_run+0x188>)
 80178da:	2200      	movs	r2, #0
 80178dc:	601a      	str	r2, [r3, #0]
				reading = 0;        //exit read loop
 80178de:	2300      	movs	r3, #0
 80178e0:	60fb      	str	r3, [r7, #12]
				newCmdReady = 1;
 80178e2:	4b42      	ldr	r3, [pc, #264]	@ (80179ec <shell_run+0x1b0>)
 80178e4:	2201      	movs	r2, #1
 80178e6:	601a      	str	r2, [r3, #0]
				break;
 80178e8:	e025      	b.n	8017936 <shell_run+0xfa>
			case ASCII_BACK:
			case ASCII_BACK_BIS: // Suppression du dernier caractre
				if (idx_cmd == 0) {
 80178ea:	4b36      	ldr	r3, [pc, #216]	@ (80179c4 <shell_run+0x188>)
 80178ec:	681b      	ldr	r3, [r3, #0]
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	d020      	beq.n	8017934 <shell_run+0xf8>
					break;
				}
				cmdBuffer[idx_cmd--] = '\0';
 80178f2:	4b34      	ldr	r3, [pc, #208]	@ (80179c4 <shell_run+0x188>)
 80178f4:	681b      	ldr	r3, [r3, #0]
 80178f6:	1e5a      	subs	r2, r3, #1
 80178f8:	4932      	ldr	r1, [pc, #200]	@ (80179c4 <shell_run+0x188>)
 80178fa:	600a      	str	r2, [r1, #0]
 80178fc:	4a38      	ldr	r2, [pc, #224]	@ (80179e0 <shell_run+0x1a4>)
 80178fe:	2100      	movs	r1, #0
 8017900:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit(&UART_DEVICE, backspace, sizeof(backspace),
 8017902:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017906:	2204      	movs	r2, #4
 8017908:	4939      	ldr	r1, [pc, #228]	@ (80179f0 <shell_run+0x1b4>)
 801790a:	4830      	ldr	r0, [pc, #192]	@ (80179cc <shell_run+0x190>)
 801790c:	f7f5 fbc0 	bl	800d090 <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				break;
 8017910:	e011      	b.n	8017936 <shell_run+0xfa>
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 8017912:	4b2c      	ldr	r3, [pc, #176]	@ (80179c4 <shell_run+0x188>)
 8017914:	681b      	ldr	r3, [r3, #0]
 8017916:	1c5a      	adds	r2, r3, #1
 8017918:	492a      	ldr	r1, [pc, #168]	@ (80179c4 <shell_run+0x188>)
 801791a:	600a      	str	r2, [r1, #0]
 801791c:	4a2a      	ldr	r2, [pc, #168]	@ (80179c8 <shell_run+0x18c>)
 801791e:	7811      	ldrb	r1, [r2, #0]
 8017920:	4a2f      	ldr	r2, [pc, #188]	@ (80179e0 <shell_run+0x1a4>)
 8017922:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit(&UART_DEVICE, uartRxBuffer,
 8017924:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017928:	2201      	movs	r2, #1
 801792a:	4927      	ldr	r1, [pc, #156]	@ (80179c8 <shell_run+0x18c>)
 801792c:	4827      	ldr	r0, [pc, #156]	@ (80179cc <shell_run+0x190>)
 801792e:	f7f5 fbaf 	bl	800d090 <HAL_UART_Transmit>
 8017932:	e000      	b.n	8017936 <shell_run+0xfa>
					break;
 8017934:	bf00      	nop
		while (reading) {
 8017936:	68fb      	ldr	r3, [r7, #12]
 8017938:	2b00      	cmp	r3, #0
 801793a:	d18b      	bne.n	8017854 <shell_run+0x18>
						UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
			}
		}
		if (newCmdReady) {
 801793c:	4b2b      	ldr	r3, [pc, #172]	@ (80179ec <shell_run+0x1b0>)
 801793e:	681b      	ldr	r3, [r3, #0]
 8017940:	2b00      	cmp	r3, #0
 8017942:	d081      	beq.n	8017848 <shell_run+0xc>
			for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8017944:	2300      	movs	r3, #0
 8017946:	60bb      	str	r3, [r7, #8]
 8017948:	e01b      	b.n	8017982 <shell_run+0x146>
				if (strcmp(argv[0], mapping[i].name) == 0) {
 801794a:	4b27      	ldr	r3, [pc, #156]	@ (80179e8 <shell_run+0x1ac>)
 801794c:	681a      	ldr	r2, [r3, #0]
 801794e:	4929      	ldr	r1, [pc, #164]	@ (80179f4 <shell_run+0x1b8>)
 8017950:	68bb      	ldr	r3, [r7, #8]
 8017952:	011b      	lsls	r3, r3, #4
 8017954:	440b      	add	r3, r1
 8017956:	681b      	ldr	r3, [r3, #0]
 8017958:	4619      	mov	r1, r3
 801795a:	4610      	mov	r0, r2
 801795c:	f7ea feb8 	bl	80026d0 <strcmp>
 8017960:	4603      	mov	r3, r0
 8017962:	2b00      	cmp	r3, #0
 8017964:	d10a      	bne.n	801797c <shell_run+0x140>
					isFind = 1;
 8017966:	4b24      	ldr	r3, [pc, #144]	@ (80179f8 <shell_run+0x1bc>)
 8017968:	2201      	movs	r2, #1
 801796a:	601a      	str	r2, [r3, #0]
					mapping[i].funct(argv);
 801796c:	4a21      	ldr	r2, [pc, #132]	@ (80179f4 <shell_run+0x1b8>)
 801796e:	68bb      	ldr	r3, [r7, #8]
 8017970:	011b      	lsls	r3, r3, #4
 8017972:	4413      	add	r3, r2
 8017974:	330c      	adds	r3, #12
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	481b      	ldr	r0, [pc, #108]	@ (80179e8 <shell_run+0x1ac>)
 801797a:	4798      	blx	r3
			for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 801797c:	68bb      	ldr	r3, [r7, #8]
 801797e:	3301      	adds	r3, #1
 8017980:	60bb      	str	r3, [r7, #8]
 8017982:	68bb      	ldr	r3, [r7, #8]
 8017984:	2b0f      	cmp	r3, #15
 8017986:	d9e0      	bls.n	801794a <shell_run+0x10e>
				}
			}
			if (!isFind) {
 8017988:	4b1b      	ldr	r3, [pc, #108]	@ (80179f8 <shell_run+0x1bc>)
 801798a:	681b      	ldr	r3, [r3, #0]
 801798c:	2b00      	cmp	r3, #0
 801798e:	d106      	bne.n	801799e <shell_run+0x162>
				HAL_UART_Transmit(&UART_DEVICE, cmdNotFound,
 8017990:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017994:	2214      	movs	r2, #20
 8017996:	4919      	ldr	r1, [pc, #100]	@ (80179fc <shell_run+0x1c0>)
 8017998:	480c      	ldr	r0, [pc, #48]	@ (80179cc <shell_run+0x190>)
 801799a:	f7f5 fb79 	bl	800d090 <HAL_UART_Transmit>
						sizeof(cmdNotFound), HAL_MAX_DELAY);
			}

			HAL_UART_Transmit(&UART_DEVICE, prompt, sizeof(prompt),
 801799e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80179a2:	2212      	movs	r2, #18
 80179a4:	4916      	ldr	r1, [pc, #88]	@ (8017a00 <shell_run+0x1c4>)
 80179a6:	4809      	ldr	r0, [pc, #36]	@ (80179cc <shell_run+0x190>)
 80179a8:	f7f5 fb72 	bl	800d090 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			newCmdReady = 0;
 80179ac:	4b0f      	ldr	r3, [pc, #60]	@ (80179ec <shell_run+0x1b0>)
 80179ae:	2200      	movs	r2, #0
 80179b0:	601a      	str	r2, [r3, #0]
			isFind = 0;
 80179b2:	4b11      	ldr	r3, [pc, #68]	@ (80179f8 <shell_run+0x1bc>)
 80179b4:	2200      	movs	r2, #0
 80179b6:	601a      	str	r2, [r3, #0]
			memset(cmdBuffer, 0, MAX_ARGS * sizeof(char*));
 80179b8:	2220      	movs	r2, #32
 80179ba:	2100      	movs	r1, #0
 80179bc:	4808      	ldr	r0, [pc, #32]	@ (80179e0 <shell_run+0x1a4>)
 80179be:	f002 fb87 	bl	801a0d0 <memset>
		reading = 1;
 80179c2:	e741      	b.n	8017848 <shell_run+0xc>
 80179c4:	200079ac 	.word	0x200079ac
 80179c8:	20007924 	.word	0x20007924
 80179cc:	20000de4 	.word	0x20000de4
 80179d0:	2000782c 	.word	0x2000782c
 80179d4:	2000031c 	.word	0x2000031c
 80179d8:	200079d0 	.word	0x200079d0
 80179dc:	0801e81c 	.word	0x0801e81c
 80179e0:	2000796c 	.word	0x2000796c
 80179e4:	200079d4 	.word	0x200079d4
 80179e8:	200079b0 	.word	0x200079b0
 80179ec:	200079d8 	.word	0x200079d8
 80179f0:	20000320 	.word	0x20000320
 80179f4:	200001b4 	.word	0x200001b4
 80179f8:	200079e4 	.word	0x200079e4
 80179fc:	20000324 	.word	0x20000324
 8017a00:	20000338 	.word	0x20000338

08017a04 <subfunct_help>:

/*
 * ***********************************************************************************************
 * 										SUBFUNCTIONS
 *************************************************************************************************/
void subfunct_help(char **argv) {
 8017a04:	b580      	push	{r7, lr}
 8017a06:	b088      	sub	sp, #32
 8017a08:	af04      	add	r7, sp, #16
 8017a0a:	6078      	str	r0, [r7, #4]
	printf("%s%-15s | %-30s | %-50s\r\n%s%s", GRAS, "Fonctions", "Params",
 8017a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8017a78 <subfunct_help+0x74>)
 8017a0e:	9302      	str	r3, [sp, #8]
 8017a10:	4b1a      	ldr	r3, [pc, #104]	@ (8017a7c <subfunct_help+0x78>)
 8017a12:	9301      	str	r3, [sp, #4]
 8017a14:	4b1a      	ldr	r3, [pc, #104]	@ (8017a80 <subfunct_help+0x7c>)
 8017a16:	9300      	str	r3, [sp, #0]
 8017a18:	4b1a      	ldr	r3, [pc, #104]	@ (8017a84 <subfunct_help+0x80>)
 8017a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8017a88 <subfunct_help+0x84>)
 8017a1c:	491b      	ldr	r1, [pc, #108]	@ (8017a8c <subfunct_help+0x88>)
 8017a1e:	481c      	ldr	r0, [pc, #112]	@ (8017a90 <subfunct_help+0x8c>)
 8017a20:	f002 fa78 	bl	8019f14 <iprintf>
			"Description", D_RESET, separator);
	for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8017a24:	2300      	movs	r3, #0
 8017a26:	60fb      	str	r3, [r7, #12]
 8017a28:	e01b      	b.n	8017a62 <subfunct_help+0x5e>
		printf("%s%-15s%s | %-30s | %-50s\r\n", FUNCTION, mapping[i].name,
 8017a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8017a94 <subfunct_help+0x90>)
 8017a2c:	68fb      	ldr	r3, [r7, #12]
 8017a2e:	011b      	lsls	r3, r3, #4
 8017a30:	4413      	add	r3, r2
 8017a32:	6819      	ldr	r1, [r3, #0]
 8017a34:	4a17      	ldr	r2, [pc, #92]	@ (8017a94 <subfunct_help+0x90>)
 8017a36:	68fb      	ldr	r3, [r7, #12]
 8017a38:	011b      	lsls	r3, r3, #4
 8017a3a:	4413      	add	r3, r2
 8017a3c:	3308      	adds	r3, #8
 8017a3e:	681b      	ldr	r3, [r3, #0]
 8017a40:	4814      	ldr	r0, [pc, #80]	@ (8017a94 <subfunct_help+0x90>)
 8017a42:	68fa      	ldr	r2, [r7, #12]
 8017a44:	0112      	lsls	r2, r2, #4
 8017a46:	4402      	add	r2, r0
 8017a48:	3204      	adds	r2, #4
 8017a4a:	6812      	ldr	r2, [r2, #0]
 8017a4c:	9201      	str	r2, [sp, #4]
 8017a4e:	9300      	str	r3, [sp, #0]
 8017a50:	4b0a      	ldr	r3, [pc, #40]	@ (8017a7c <subfunct_help+0x78>)
 8017a52:	460a      	mov	r2, r1
 8017a54:	4910      	ldr	r1, [pc, #64]	@ (8017a98 <subfunct_help+0x94>)
 8017a56:	4811      	ldr	r0, [pc, #68]	@ (8017a9c <subfunct_help+0x98>)
 8017a58:	f002 fa5c 	bl	8019f14 <iprintf>
	for (int i = 0; i < sizeof(mapping) / sizeof(mapping[0]); i++) {
 8017a5c:	68fb      	ldr	r3, [r7, #12]
 8017a5e:	3301      	adds	r3, #1
 8017a60:	60fb      	str	r3, [r7, #12]
 8017a62:	68fb      	ldr	r3, [r7, #12]
 8017a64:	2b0f      	cmp	r3, #15
 8017a66:	d9e0      	bls.n	8017a2a <subfunct_help+0x26>
				D_RESET, mapping[i].params, mapping[i].resume);
	}
	printf(separator);
 8017a68:	480d      	ldr	r0, [pc, #52]	@ (8017aa0 <subfunct_help+0x9c>)
 8017a6a:	f002 fabb 	bl	8019fe4 <puts>
}
 8017a6e:	bf00      	nop
 8017a70:	3710      	adds	r7, #16
 8017a72:	46bd      	mov	sp, r7
 8017a74:	bd80      	pop	{r7, pc}
 8017a76:	bf00      	nop
 8017a78:	0801e85c 	.word	0x0801e85c
 8017a7c:	0801e8ac 	.word	0x0801e8ac
 8017a80:	0801e8b4 	.word	0x0801e8b4
 8017a84:	0801e820 	.word	0x0801e820
 8017a88:	0801e828 	.word	0x0801e828
 8017a8c:	0801e834 	.word	0x0801e834
 8017a90:	0801e83c 	.word	0x0801e83c
 8017a94:	200001b4 	.word	0x200001b4
 8017a98:	0801e8c0 	.word	0x0801e8c0
 8017a9c:	0801e8c8 	.word	0x0801e8c8
 8017aa0:	0801e8e4 	.word	0x0801e8e4

08017aa4 <subfunct_clear>:
void subfunct_clear(char **argv) {
 8017aa4:	b580      	push	{r7, lr}
 8017aa6:	b082      	sub	sp, #8
 8017aa8:	af00      	add	r7, sp, #0
 8017aaa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&UART_DEVICE, clear, sizeof(clear), HAL_MAX_DELAY);
 8017aac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017ab0:	2208      	movs	r2, #8
 8017ab2:	4904      	ldr	r1, [pc, #16]	@ (8017ac4 <subfunct_clear+0x20>)
 8017ab4:	4804      	ldr	r0, [pc, #16]	@ (8017ac8 <subfunct_clear+0x24>)
 8017ab6:	f7f5 faeb 	bl	800d090 <HAL_UART_Transmit>
}
 8017aba:	bf00      	nop
 8017abc:	3708      	adds	r7, #8
 8017abe:	46bd      	mov	sp, r7
 8017ac0:	bd80      	pop	{r7, pc}
 8017ac2:	bf00      	nop
 8017ac4:	2000034c 	.word	0x2000034c
 8017ac8:	20000de4 	.word	0x20000de4

08017acc <subfunct_start>:
void subfunct_start(char **argv) {
 8017acc:	b580      	push	{r7, lr}
 8017ace:	b082      	sub	sp, #8
 8017ad0:	af00      	add	r7, sp, #0
 8017ad2:	6078      	str	r0, [r7, #4]

	HAL_TIM_Base_Start_IT(&htim15) == HAL_OK ?
 8017ad4:	4831      	ldr	r0, [pc, #196]	@ (8017b9c <subfunct_start+0xd0>)
 8017ad6:	f7f3 fd3f 	bl	800b558 <HAL_TIM_Base_Start_IT>
 8017ada:	4603      	mov	r3, r0
			debug(START, "TIMER 15 - CALCUL IMU") : (void) 0;
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d103      	bne.n	8017ae8 <subfunct_start+0x1c>
 8017ae0:	492f      	ldr	r1, [pc, #188]	@ (8017ba0 <subfunct_start+0xd4>)
 8017ae2:	4830      	ldr	r0, [pc, #192]	@ (8017ba4 <subfunct_start+0xd8>)
 8017ae4:	f000 fb3c 	bl	8018160 <debug>
	HAL_TIM_Base_Start_IT(&htim16) == HAL_OK ?
 8017ae8:	482f      	ldr	r0, [pc, #188]	@ (8017ba8 <subfunct_start+0xdc>)
 8017aea:	f7f3 fd35 	bl	800b558 <HAL_TIM_Base_Start_IT>
 8017aee:	4603      	mov	r3, r0
			debug(START, "TIMER 16 - SMOOTH SPEED") : (void) 0;
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d103      	bne.n	8017afc <subfunct_start+0x30>
 8017af4:	492d      	ldr	r1, [pc, #180]	@ (8017bac <subfunct_start+0xe0>)
 8017af6:	482b      	ldr	r0, [pc, #172]	@ (8017ba4 <subfunct_start+0xd8>)
 8017af8:	f000 fb32 	bl	8018160 <debug>
	HAL_TIM_Base_Start(&htim2) == HAL_OK ?
 8017afc:	482c      	ldr	r0, [pc, #176]	@ (8017bb0 <subfunct_start+0xe4>)
 8017afe:	f7f3 fca1 	bl	800b444 <HAL_TIM_Base_Start>
 8017b02:	4603      	mov	r3, r0
			debug(START, "TIMER 2 for PWM" ) : debug(D_ERROR, "TIMER 2 for PWM");
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d104      	bne.n	8017b12 <subfunct_start+0x46>
 8017b08:	492a      	ldr	r1, [pc, #168]	@ (8017bb4 <subfunct_start+0xe8>)
 8017b0a:	4826      	ldr	r0, [pc, #152]	@ (8017ba4 <subfunct_start+0xd8>)
 8017b0c:	f000 fb28 	bl	8018160 <debug>
 8017b10:	e003      	b.n	8017b1a <subfunct_start+0x4e>
 8017b12:	4928      	ldr	r1, [pc, #160]	@ (8017bb4 <subfunct_start+0xe8>)
 8017b14:	4828      	ldr	r0, [pc, #160]	@ (8017bb8 <subfunct_start+0xec>)
 8017b16:	f000 fb23 	bl	8018160 <debug>
	HAL_TIM_Base_Start(&htim3) == HAL_OK ?
 8017b1a:	4828      	ldr	r0, [pc, #160]	@ (8017bbc <subfunct_start+0xf0>)
 8017b1c:	f7f3 fc92 	bl	800b444 <HAL_TIM_Base_Start>
 8017b20:	4603      	mov	r3, r0
			debug(START, "TIMER 3 for PWM") : debug(D_ERROR, "TIMER 3 for PWM");
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	d104      	bne.n	8017b30 <subfunct_start+0x64>
 8017b26:	4926      	ldr	r1, [pc, #152]	@ (8017bc0 <subfunct_start+0xf4>)
 8017b28:	481e      	ldr	r0, [pc, #120]	@ (8017ba4 <subfunct_start+0xd8>)
 8017b2a:	f000 fb19 	bl	8018160 <debug>
 8017b2e:	e003      	b.n	8017b38 <subfunct_start+0x6c>
 8017b30:	4923      	ldr	r1, [pc, #140]	@ (8017bc0 <subfunct_start+0xf4>)
 8017b32:	4821      	ldr	r0, [pc, #132]	@ (8017bb8 <subfunct_start+0xec>)
 8017b34:	f000 fb14 	bl	8018160 <debug>
	HAL_ADCEx_Calibration_Start(&hadc2,ADC_SINGLE_ENDED) == HAL_OK ?
 8017b38:	217f      	movs	r1, #127	@ 0x7f
 8017b3a:	4822      	ldr	r0, [pc, #136]	@ (8017bc4 <subfunct_start+0xf8>)
 8017b3c:	f7f0 fbf8 	bl	8008330 <HAL_ADCEx_Calibration_Start>
 8017b40:	4603      	mov	r3, r0
			debug(START, "ADC2 CALIBRATION") : debug(D_ERROR, "ADC2 CALIBRATION");
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d104      	bne.n	8017b50 <subfunct_start+0x84>
 8017b46:	4920      	ldr	r1, [pc, #128]	@ (8017bc8 <subfunct_start+0xfc>)
 8017b48:	4816      	ldr	r0, [pc, #88]	@ (8017ba4 <subfunct_start+0xd8>)
 8017b4a:	f000 fb09 	bl	8018160 <debug>
 8017b4e:	e003      	b.n	8017b58 <subfunct_start+0x8c>
 8017b50:	491d      	ldr	r1, [pc, #116]	@ (8017bc8 <subfunct_start+0xfc>)
 8017b52:	4819      	ldr	r0, [pc, #100]	@ (8017bb8 <subfunct_start+0xec>)
 8017b54:	f000 fb04 	bl	8018160 <debug>
	HAL_TIM_Base_Start_IT(&htim6)== HAL_OK ?
 8017b58:	481c      	ldr	r0, [pc, #112]	@ (8017bcc <subfunct_start+0x100>)
 8017b5a:	f7f3 fcfd 	bl	800b558 <HAL_TIM_Base_Start_IT>
 8017b5e:	4603      	mov	r3, r0
			debug(START,"TIM6 - MIAOU") : debug(D_ERROR,"TIM6 - MIAOU");
 8017b60:	2b00      	cmp	r3, #0
 8017b62:	d104      	bne.n	8017b6e <subfunct_start+0xa2>
 8017b64:	491a      	ldr	r1, [pc, #104]	@ (8017bd0 <subfunct_start+0x104>)
 8017b66:	480f      	ldr	r0, [pc, #60]	@ (8017ba4 <subfunct_start+0xd8>)
 8017b68:	f000 fafa 	bl	8018160 <debug>
 8017b6c:	e003      	b.n	8017b76 <subfunct_start+0xaa>
 8017b6e:	4918      	ldr	r1, [pc, #96]	@ (8017bd0 <subfunct_start+0x104>)
 8017b70:	4811      	ldr	r0, [pc, #68]	@ (8017bb8 <subfunct_start+0xec>)
 8017b72:	f000 faf5 	bl	8018160 <debug>

	TCA9555_init();
 8017b76:	f7ee f96d 	bl	8005e54 <TCA9555_init>
	LP5812_Init();
 8017b7a:	f7ed ff19 	bl	80059b0 <LP5812_Init>
	ADXL343_init();
 8017b7e:	f7ed fbbb 	bl	80052f8 <ADXL343_init>
	ZXB5210_init();
 8017b82:	f7ee fa17 	bl	8005fb4 <ZXB5210_init>

	HAL_UART_Transmit(&UART_DEVICE, prompt, sizeof(prompt),
 8017b86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017b8a:	2212      	movs	r2, #18
 8017b8c:	4911      	ldr	r1, [pc, #68]	@ (8017bd4 <subfunct_start+0x108>)
 8017b8e:	4812      	ldr	r0, [pc, #72]	@ (8017bd8 <subfunct_start+0x10c>)
 8017b90:	f7f5 fa7e 	bl	800d090 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	return;
 8017b94:	bf00      	nop
}
 8017b96:	3708      	adds	r7, #8
 8017b98:	46bd      	mov	sp, r7
 8017b9a:	bd80      	pop	{r7, pc}
 8017b9c:	20000c4c 	.word	0x20000c4c
 8017ba0:	0801e930 	.word	0x0801e930
 8017ba4:	0801e948 	.word	0x0801e948
 8017ba8:	20000d18 	.word	0x20000d18
 8017bac:	0801e954 	.word	0x0801e954
 8017bb0:	20000850 	.word	0x20000850
 8017bb4:	0801e96c 	.word	0x0801e96c
 8017bb8:	0801e97c 	.word	0x0801e97c
 8017bbc:	2000091c 	.word	0x2000091c
 8017bc0:	0801e988 	.word	0x0801e988
 8017bc4:	2000055c 	.word	0x2000055c
 8017bc8:	0801e998 	.word	0x0801e998
 8017bcc:	20000ab4 	.word	0x20000ab4
 8017bd0:	0801e9ac 	.word	0x0801e9ac
 8017bd4:	20000338 	.word	0x20000338
 8017bd8:	20000de4 	.word	0x20000de4

08017bdc <subfunct_stop>:
void subfunct_stop(char **argv) {
 8017bdc:	b580      	push	{r7, lr}
 8017bde:	b082      	sub	sp, #8
 8017be0:	af00      	add	r7, sp, #0
 8017be2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop(&htim15) == HAL_OK ?
 8017be4:	4813      	ldr	r0, [pc, #76]	@ (8017c34 <subfunct_stop+0x58>)
 8017be6:	f7f3 fc8f 	bl	800b508 <HAL_TIM_Base_Stop>
 8017bea:	4603      	mov	r3, r0
			debug(STOP, "TIMER 15 - CALCUL IMU") : (void) 0;
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d103      	bne.n	8017bf8 <subfunct_stop+0x1c>
 8017bf0:	4911      	ldr	r1, [pc, #68]	@ (8017c38 <subfunct_stop+0x5c>)
 8017bf2:	4812      	ldr	r0, [pc, #72]	@ (8017c3c <subfunct_stop+0x60>)
 8017bf4:	f000 fab4 	bl	8018160 <debug>
	ZXB5210_speed_FWD(&MDriver1,0);
 8017bf8:	2100      	movs	r1, #0
 8017bfa:	4811      	ldr	r0, [pc, #68]	@ (8017c40 <subfunct_stop+0x64>)
 8017bfc:	f7ee fade 	bl	80061bc <ZXB5210_speed_FWD>
	ZXB5210_speed_FWD(&MDriver2,0);
 8017c00:	2100      	movs	r1, #0
 8017c02:	4810      	ldr	r0, [pc, #64]	@ (8017c44 <subfunct_stop+0x68>)
 8017c04:	f7ee fada 	bl	80061bc <ZXB5210_speed_FWD>

	//	HAL_TIM_Base_Stop(&htim2) == HAL_OK ?
	//			debug(STOP, "TIMER 2") : debug(D_ERROR, "TIMER 2");
	//	HAL_TIM_Base_Stop(&htim3) == HAL_OK ?
	//			debug(STOP, "TIMER 3") : debug(D_ERROR, "TIMER 3");
	HAL_ADC_Stop_DMA(&hadc2) == HAL_OK ?
 8017c08:	480f      	ldr	r0, [pc, #60]	@ (8017c48 <subfunct_stop+0x6c>)
 8017c0a:	f7ef faa5 	bl	8007158 <HAL_ADC_Stop_DMA>
 8017c0e:	4603      	mov	r3, r0
			debug(STOP, "ADC DMA") : debug(D_ERROR, "ADC2 DMA");
 8017c10:	2b00      	cmp	r3, #0
 8017c12:	d104      	bne.n	8017c1e <subfunct_stop+0x42>
 8017c14:	490d      	ldr	r1, [pc, #52]	@ (8017c4c <subfunct_stop+0x70>)
 8017c16:	4809      	ldr	r0, [pc, #36]	@ (8017c3c <subfunct_stop+0x60>)
 8017c18:	f000 faa2 	bl	8018160 <debug>
 8017c1c:	e003      	b.n	8017c26 <subfunct_stop+0x4a>
 8017c1e:	490c      	ldr	r1, [pc, #48]	@ (8017c50 <subfunct_stop+0x74>)
 8017c20:	480c      	ldr	r0, [pc, #48]	@ (8017c54 <subfunct_stop+0x78>)
 8017c22:	f000 fa9d 	bl	8018160 <debug>

	ZXB5210_deinit();
 8017c26:	f7ee fa77 	bl	8006118 <ZXB5210_deinit>
	return;
 8017c2a:	bf00      	nop
}
 8017c2c:	3708      	adds	r7, #8
 8017c2e:	46bd      	mov	sp, r7
 8017c30:	bd80      	pop	{r7, pc}
 8017c32:	bf00      	nop
 8017c34:	20000c4c 	.word	0x20000c4c
 8017c38:	0801e930 	.word	0x0801e930
 8017c3c:	0801e9bc 	.word	0x0801e9bc
 8017c40:	20000f84 	.word	0x20000f84
 8017c44:	20000f94 	.word	0x20000f94
 8017c48:	2000055c 	.word	0x2000055c
 8017c4c:	0801e9c8 	.word	0x0801e9c8
 8017c50:	0801e9d0 	.word	0x0801e9d0
 8017c54:	0801e97c 	.word	0x0801e97c

08017c58 <subfunct_speed>:
void subfunct_speed(char **argv) {
 8017c58:	b580      	push	{r7, lr}
 8017c5a:	b084      	sub	sp, #16
 8017c5c:	af00      	add	r7, sp, #0
 8017c5e:	6078      	str	r0, [r7, #4]
	/*
	 * int:MotorID 	int:speed
	 * ex:	speed 1 90
	 */
	MDriver_t* MDriver;
	if (argv[1] == NULL || argv[2] == NULL) {
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	3304      	adds	r3, #4
 8017c64:	681b      	ldr	r3, [r3, #0]
 8017c66:	2b00      	cmp	r3, #0
 8017c68:	d004      	beq.n	8017c74 <subfunct_speed+0x1c>
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	3308      	adds	r3, #8
 8017c6e:	681b      	ldr	r3, [r3, #0]
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	d104      	bne.n	8017c7e <subfunct_speed+0x26>
		debug(INFORMATION,"SPEED - ARGUMENTS NEEDED");
 8017c74:	491d      	ldr	r1, [pc, #116]	@ (8017cec <subfunct_speed+0x94>)
 8017c76:	481e      	ldr	r0, [pc, #120]	@ (8017cf0 <subfunct_speed+0x98>)
 8017c78:	f000 fa72 	bl	8018160 <debug>
		return;
 8017c7c:	e033      	b.n	8017ce6 <subfunct_speed+0x8e>
	}
	uint8_t driver_id = (uint8_t) strtol(argv[1], NULL, 10); // Base 10
 8017c7e:	687b      	ldr	r3, [r7, #4]
 8017c80:	3304      	adds	r3, #4
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	220a      	movs	r2, #10
 8017c86:	2100      	movs	r1, #0
 8017c88:	4618      	mov	r0, r3
 8017c8a:	f002 f91b 	bl	8019ec4 <strtol>
 8017c8e:	4603      	mov	r3, r0
 8017c90:	73fb      	strb	r3, [r7, #15]
	int8_t s_alpha = (int8_t) strtol(argv[2], NULL, 10); //Prends des valeurs entre -128 et 127
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	3308      	adds	r3, #8
 8017c96:	681b      	ldr	r3, [r3, #0]
 8017c98:	220a      	movs	r2, #10
 8017c9a:	2100      	movs	r1, #0
 8017c9c:	4618      	mov	r0, r3
 8017c9e:	f002 f911 	bl	8019ec4 <strtol>
 8017ca2:	4603      	mov	r3, r0
 8017ca4:	73bb      	strb	r3, [r7, #14]
	if (isSpeedInit==0){isSpeedInit=1;}
 8017ca6:	4b13      	ldr	r3, [pc, #76]	@ (8017cf4 <subfunct_speed+0x9c>)
 8017ca8:	681b      	ldr	r3, [r3, #0]
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	d102      	bne.n	8017cb4 <subfunct_speed+0x5c>
 8017cae:	4b11      	ldr	r3, [pc, #68]	@ (8017cf4 <subfunct_speed+0x9c>)
 8017cb0:	2201      	movs	r2, #1
 8017cb2:	601a      	str	r2, [r3, #0]
	MDriver = driver_id==1 ? &MDriver1 : &MDriver2;
 8017cb4:	7bfb      	ldrb	r3, [r7, #15]
 8017cb6:	2b01      	cmp	r3, #1
 8017cb8:	d101      	bne.n	8017cbe <subfunct_speed+0x66>
 8017cba:	4b0f      	ldr	r3, [pc, #60]	@ (8017cf8 <subfunct_speed+0xa0>)
 8017cbc:	e000      	b.n	8017cc0 <subfunct_speed+0x68>
 8017cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8017cfc <subfunct_speed+0xa4>)
 8017cc0:	60bb      	str	r3, [r7, #8]
	s_alpha >= 0 ? ZXB5210_speed_FWD(MDriver, (uint8_t)s_alpha) : ZXB5210_speed_REV(MDriver, (uint8_t)-s_alpha);
 8017cc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017cc6:	2b00      	cmp	r3, #0
 8017cc8:	db05      	blt.n	8017cd6 <subfunct_speed+0x7e>
 8017cca:	7bbb      	ldrb	r3, [r7, #14]
 8017ccc:	4619      	mov	r1, r3
 8017cce:	68b8      	ldr	r0, [r7, #8]
 8017cd0:	f7ee fa74 	bl	80061bc <ZXB5210_speed_FWD>

	return;
 8017cd4:	e006      	b.n	8017ce4 <subfunct_speed+0x8c>
	s_alpha >= 0 ? ZXB5210_speed_FWD(MDriver, (uint8_t)s_alpha) : ZXB5210_speed_REV(MDriver, (uint8_t)-s_alpha);
 8017cd6:	7bbb      	ldrb	r3, [r7, #14]
 8017cd8:	425b      	negs	r3, r3
 8017cda:	b2db      	uxtb	r3, r3
 8017cdc:	4619      	mov	r1, r3
 8017cde:	68b8      	ldr	r0, [r7, #8]
 8017ce0:	f7ee facc 	bl	800627c <ZXB5210_speed_REV>
	return;
 8017ce4:	bf00      	nop
}
 8017ce6:	3710      	adds	r7, #16
 8017ce8:	46bd      	mov	sp, r7
 8017cea:	bd80      	pop	{r7, pc}
 8017cec:	0801e9dc 	.word	0x0801e9dc
 8017cf0:	0801e9f8 	.word	0x0801e9f8
 8017cf4:	20000fe4 	.word	0x20000fe4
 8017cf8:	20000f84 	.word	0x20000f84
 8017cfc:	20000f94 	.word	0x20000f94

08017d00 <subfunct_angle>:
void subfunct_angle(char **argv) {
 8017d00:	b580      	push	{r7, lr}
 8017d02:	b084      	sub	sp, #16
 8017d04:	af00      	add	r7, sp, #0
 8017d06:	6078      	str	r0, [r7, #4]
	/*
	 * int:MotorID 	int:speed
	 * ex:	speed 1 90
	 */
	if (argv[1] == NULL) {
 8017d08:	687b      	ldr	r3, [r7, #4]
 8017d0a:	3304      	adds	r3, #4
 8017d0c:	681b      	ldr	r3, [r3, #0]
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d104      	bne.n	8017d1c <subfunct_angle+0x1c>
		debug(INFORMATION,"ANGLE - ARGUMENTS NEEDED");
 8017d12:	490e      	ldr	r1, [pc, #56]	@ (8017d4c <subfunct_angle+0x4c>)
 8017d14:	480e      	ldr	r0, [pc, #56]	@ (8017d50 <subfunct_angle+0x50>)
 8017d16:	f000 fa23 	bl	8018160 <debug>
		return;
 8017d1a:	e013      	b.n	8017d44 <subfunct_angle+0x44>
	}
	int angle = (int) strtol(argv[1], NULL, 10); // Base 10
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	3304      	adds	r3, #4
 8017d20:	681b      	ldr	r3, [r3, #0]
 8017d22:	220a      	movs	r2, #10
 8017d24:	2100      	movs	r1, #0
 8017d26:	4618      	mov	r0, r3
 8017d28:	f002 f8cc 	bl	8019ec4 <strtol>
 8017d2c:	60f8      	str	r0, [r7, #12]
	if (isSpeedInit==0){isSpeedInit=1;}
 8017d2e:	4b09      	ldr	r3, [pc, #36]	@ (8017d54 <subfunct_angle+0x54>)
 8017d30:	681b      	ldr	r3, [r3, #0]
 8017d32:	2b00      	cmp	r3, #0
 8017d34:	d102      	bne.n	8017d3c <subfunct_angle+0x3c>
 8017d36:	4b07      	ldr	r3, [pc, #28]	@ (8017d54 <subfunct_angle+0x54>)
 8017d38:	2201      	movs	r2, #1
 8017d3a:	601a      	str	r2, [r3, #0]
	ZXB5210_angle(angle);
 8017d3c:	68f8      	ldr	r0, [r7, #12]
 8017d3e:	f7ee fb57 	bl	80063f0 <ZXB5210_angle>
	return;
 8017d42:	bf00      	nop
}
 8017d44:	3710      	adds	r7, #16
 8017d46:	46bd      	mov	sp, r7
 8017d48:	bd80      	pop	{r7, pc}
 8017d4a:	bf00      	nop
 8017d4c:	0801ea0c 	.word	0x0801ea0c
 8017d50:	0801e9f8 	.word	0x0801e9f8
 8017d54:	20000fe4 	.word	0x20000fe4

08017d58 <subfunct_Iasserv>:
void subfunct_Iasserv(char **argv) {
 8017d58:	b580      	push	{r7, lr}
 8017d5a:	b082      	sub	sp, #8
 8017d5c:	af00      	add	r7, sp, #0
 8017d5e:	6078      	str	r0, [r7, #4]
	/** THIS DMA REQUEST IS SYNC WITH THE TIM15 EVENT **/

	HAL_ADC_Start_DMA(&hadc2,(uint32_t*)adc2_asserv_VAL,NUM_CHANNEL_ADC2) == HAL_OK ?
 8017d60:	2202      	movs	r2, #2
 8017d62:	490a      	ldr	r1, [pc, #40]	@ (8017d8c <subfunct_Iasserv+0x34>)
 8017d64:	480a      	ldr	r0, [pc, #40]	@ (8017d90 <subfunct_Iasserv+0x38>)
 8017d66:	f7ef f943 	bl	8006ff0 <HAL_ADC_Start_DMA>
 8017d6a:	4603      	mov	r3, r0
			debug(START, "ADC2 DMA") : debug(D_ERROR, "ADC2 DMA");
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	d104      	bne.n	8017d7a <subfunct_Iasserv+0x22>
 8017d70:	4908      	ldr	r1, [pc, #32]	@ (8017d94 <subfunct_Iasserv+0x3c>)
 8017d72:	4809      	ldr	r0, [pc, #36]	@ (8017d98 <subfunct_Iasserv+0x40>)
 8017d74:	f000 f9f4 	bl	8018160 <debug>
	return;
 8017d78:	e004      	b.n	8017d84 <subfunct_Iasserv+0x2c>
			debug(START, "ADC2 DMA") : debug(D_ERROR, "ADC2 DMA");
 8017d7a:	4906      	ldr	r1, [pc, #24]	@ (8017d94 <subfunct_Iasserv+0x3c>)
 8017d7c:	4807      	ldr	r0, [pc, #28]	@ (8017d9c <subfunct_Iasserv+0x44>)
 8017d7e:	f000 f9ef 	bl	8018160 <debug>
	return;
 8017d82:	bf00      	nop
}
 8017d84:	3708      	adds	r7, #8
 8017d86:	46bd      	mov	sp, r7
 8017d88:	bd80      	pop	{r7, pc}
 8017d8a:	bf00      	nop
 8017d8c:	20007968 	.word	0x20007968
 8017d90:	2000055c 	.word	0x2000055c
 8017d94:	0801e9d0 	.word	0x0801e9d0
 8017d98:	0801e948 	.word	0x0801e948
 8017d9c:	0801e97c 	.word	0x0801e97c

08017da0 <subfunct_setLed>:
void subfunct_setLed(char **argv) {
 8017da0:	b580      	push	{r7, lr}
 8017da2:	b082      	sub	sp, #8
 8017da4:	af00      	add	r7, sp, #0
 8017da6:	6078      	str	r0, [r7, #4]
	/*
	 * int: LedId	int: %PWM(0-255)
	 */

	chenillard_RGB();
 8017da8:	f7ed ff6a 	bl	8005c80 <chenillard_RGB>

}
 8017dac:	bf00      	nop
 8017dae:	3708      	adds	r7, #8
 8017db0:	46bd      	mov	sp, r7
 8017db2:	bd80      	pop	{r7, pc}

08017db4 <subfunct_seeIMU>:
void subfunct_seeIMU(char **argv) {
 8017db4:	b480      	push	{r7}
 8017db6:	b083      	sub	sp, #12
 8017db8:	af00      	add	r7, sp, #0
 8017dba:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	isSeeIMU = isSeeIMU == 1 ? 0 : 1;
 8017dbc:	4b07      	ldr	r3, [pc, #28]	@ (8017ddc <subfunct_seeIMU+0x28>)
 8017dbe:	681b      	ldr	r3, [r3, #0]
 8017dc0:	2b01      	cmp	r3, #1
 8017dc2:	bf14      	ite	ne
 8017dc4:	2301      	movne	r3, #1
 8017dc6:	2300      	moveq	r3, #0
 8017dc8:	b2db      	uxtb	r3, r3
 8017dca:	461a      	mov	r2, r3
 8017dcc:	4b03      	ldr	r3, [pc, #12]	@ (8017ddc <subfunct_seeIMU+0x28>)
 8017dce:	601a      	str	r2, [r3, #0]

	/* in main.c : TIM16 permet de faire calculer la vitesse et la position   */
}
 8017dd0:	bf00      	nop
 8017dd2:	370c      	adds	r7, #12
 8017dd4:	46bd      	mov	sp, r7
 8017dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dda:	4770      	bx	lr
 8017ddc:	200079dc 	.word	0x200079dc

08017de0 <subfunct_IMU_Update>:
void subfunct_IMU_Update(char **argv) {
 8017de0:	b580      	push	{r7, lr}
 8017de2:	b084      	sub	sp, #16
 8017de4:	af00      	add	r7, sp, #0
 8017de6:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	uint8_t startReg = 0x1D;
 8017de8:	231d      	movs	r3, #29
 8017dea:	72fb      	strb	r3, [r7, #11]
	uint8_t endReg = 0x39;
 8017dec:	2339      	movs	r3, #57	@ 0x39
 8017dee:	72bb      	strb	r3, [r7, #10]
	for (int i = 1; i <= endReg - startReg + 1; i++) {
 8017df0:	2301      	movs	r3, #1
 8017df2:	60fb      	str	r3, [r7, #12]
 8017df4:	e01d      	b.n	8017e32 <subfunct_IMU_Update+0x52>
		uint8_t ret = 0;
 8017df6:	2300      	movs	r3, #0
 8017df8:	727b      	strb	r3, [r7, #9]
		ADXL343_ReadRegister(IMURegister[i].reg, &ret, 1);
 8017dfa:	4a14      	ldr	r2, [pc, #80]	@ (8017e4c <subfunct_IMU_Update+0x6c>)
 8017dfc:	68fb      	ldr	r3, [r7, #12]
 8017dfe:	00db      	lsls	r3, r3, #3
 8017e00:	4413      	add	r3, r2
 8017e02:	791b      	ldrb	r3, [r3, #4]
 8017e04:	f107 0109 	add.w	r1, r7, #9
 8017e08:	2201      	movs	r2, #1
 8017e0a:	4618      	mov	r0, r3
 8017e0c:	f7ed fda2 	bl	8005954 <ADXL343_ReadRegister>
		printf("READ - 0x%02X (%s): 0x%02X\r\n", IMURegister[i].reg,
 8017e10:	4a0e      	ldr	r2, [pc, #56]	@ (8017e4c <subfunct_IMU_Update+0x6c>)
 8017e12:	68fb      	ldr	r3, [r7, #12]
 8017e14:	00db      	lsls	r3, r3, #3
 8017e16:	4413      	add	r3, r2
 8017e18:	791b      	ldrb	r3, [r3, #4]
 8017e1a:	4619      	mov	r1, r3
 8017e1c:	4a0b      	ldr	r2, [pc, #44]	@ (8017e4c <subfunct_IMU_Update+0x6c>)
 8017e1e:	68fb      	ldr	r3, [r7, #12]
 8017e20:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8017e24:	7a7b      	ldrb	r3, [r7, #9]
 8017e26:	480a      	ldr	r0, [pc, #40]	@ (8017e50 <subfunct_IMU_Update+0x70>)
 8017e28:	f002 f874 	bl	8019f14 <iprintf>
	for (int i = 1; i <= endReg - startReg + 1; i++) {
 8017e2c:	68fb      	ldr	r3, [r7, #12]
 8017e2e:	3301      	adds	r3, #1
 8017e30:	60fb      	str	r3, [r7, #12]
 8017e32:	7aba      	ldrb	r2, [r7, #10]
 8017e34:	7afb      	ldrb	r3, [r7, #11]
 8017e36:	1ad3      	subs	r3, r2, r3
 8017e38:	3301      	adds	r3, #1
 8017e3a:	68fa      	ldr	r2, [r7, #12]
 8017e3c:	429a      	cmp	r2, r3
 8017e3e:	ddda      	ble.n	8017df6 <subfunct_IMU_Update+0x16>
				IMURegister[i].name, ret);
	}
	/* in main.c : TIM16 permet de faire calculer la vitesse et la position   */
}
 8017e40:	bf00      	nop
 8017e42:	bf00      	nop
 8017e44:	3710      	adds	r7, #16
 8017e46:	46bd      	mov	sp, r7
 8017e48:	bd80      	pop	{r7, pc}
 8017e4a:	bf00      	nop
 8017e4c:	20000008 	.word	0x20000008
 8017e50:	0801ea28 	.word	0x0801ea28

08017e54 <subfunct_IMU_SelfTest>:
void subfunct_IMU_SelfTest(char **argv) {
 8017e54:	b580      	push	{r7, lr}
 8017e56:	b084      	sub	sp, #16
 8017e58:	af00      	add	r7, sp, #0
 8017e5a:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	uint8_t ret;

	isSeeIMUFORCE = isSeeIMUFORCE == 1 ? 0 : 1;
 8017e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8017edc <subfunct_IMU_SelfTest+0x88>)
 8017e5e:	681b      	ldr	r3, [r3, #0]
 8017e60:	2b01      	cmp	r3, #1
 8017e62:	bf14      	ite	ne
 8017e64:	2301      	movne	r3, #1
 8017e66:	2300      	moveq	r3, #0
 8017e68:	b2db      	uxtb	r3, r3
 8017e6a:	461a      	mov	r2, r3
 8017e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8017edc <subfunct_IMU_SelfTest+0x88>)
 8017e6e:	601a      	str	r2, [r3, #0]
	char *debugType = isSeeIMUFORCE == 1 ? START : STOP;
 8017e70:	4b1a      	ldr	r3, [pc, #104]	@ (8017edc <subfunct_IMU_SelfTest+0x88>)
 8017e72:	681b      	ldr	r3, [r3, #0]
 8017e74:	2b01      	cmp	r3, #1
 8017e76:	d101      	bne.n	8017e7c <subfunct_IMU_SelfTest+0x28>
 8017e78:	4b19      	ldr	r3, [pc, #100]	@ (8017ee0 <subfunct_IMU_SelfTest+0x8c>)
 8017e7a:	e000      	b.n	8017e7e <subfunct_IMU_SelfTest+0x2a>
 8017e7c:	4b19      	ldr	r3, [pc, #100]	@ (8017ee4 <subfunct_IMU_SelfTest+0x90>)
 8017e7e:	60fb      	str	r3, [r7, #12]

	ADXL343_ReadRegister(0x31, &ret, 1) != HAL_OK ?
 8017e80:	f107 030b 	add.w	r3, r7, #11
 8017e84:	2201      	movs	r2, #1
 8017e86:	4619      	mov	r1, r3
 8017e88:	2031      	movs	r0, #49	@ 0x31
 8017e8a:	f7ed fd63 	bl	8005954 <ADXL343_ReadRegister>
 8017e8e:	4603      	mov	r3, r0
			debug(D_ERROR, "I2C READ in IMUFORCE") : (void) 0;
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d003      	beq.n	8017e9c <subfunct_IMU_SelfTest+0x48>
 8017e94:	4914      	ldr	r1, [pc, #80]	@ (8017ee8 <subfunct_IMU_SelfTest+0x94>)
 8017e96:	4815      	ldr	r0, [pc, #84]	@ (8017eec <subfunct_IMU_SelfTest+0x98>)
 8017e98:	f000 f962 	bl	8018160 <debug>
	ADXL343_WriteRegister(0x31, ((isSeeIMUFORCE << 7) | (ret & 0x7F)))
 8017e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8017edc <subfunct_IMU_SelfTest+0x88>)
 8017e9e:	681b      	ldr	r3, [r3, #0]
 8017ea0:	01db      	lsls	r3, r3, #7
 8017ea2:	b25a      	sxtb	r2, r3
 8017ea4:	7afb      	ldrb	r3, [r7, #11]
 8017ea6:	b25b      	sxtb	r3, r3
 8017ea8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017eac:	b25b      	sxtb	r3, r3
 8017eae:	4313      	orrs	r3, r2
 8017eb0:	b25b      	sxtb	r3, r3
 8017eb2:	b2db      	uxtb	r3, r3
 8017eb4:	4619      	mov	r1, r3
 8017eb6:	2031      	movs	r0, #49	@ 0x31
 8017eb8:	f7ed fd2e 	bl	8005918 <ADXL343_WriteRegister>
 8017ebc:	4603      	mov	r3, r0
	!= HAL_OK ? debug(D_ERROR, "I2C WRITE in IMUFORCE") : (void) 0;
 8017ebe:	2b00      	cmp	r3, #0
 8017ec0:	d003      	beq.n	8017eca <subfunct_IMU_SelfTest+0x76>
 8017ec2:	490b      	ldr	r1, [pc, #44]	@ (8017ef0 <subfunct_IMU_SelfTest+0x9c>)
 8017ec4:	4809      	ldr	r0, [pc, #36]	@ (8017eec <subfunct_IMU_SelfTest+0x98>)
 8017ec6:	f000 f94b 	bl	8018160 <debug>
	debug(debugType, "IMU FORCE - Self Test");
 8017eca:	490a      	ldr	r1, [pc, #40]	@ (8017ef4 <subfunct_IMU_SelfTest+0xa0>)
 8017ecc:	68f8      	ldr	r0, [r7, #12]
 8017ece:	f000 f947 	bl	8018160 <debug>
	/* in main.c : TIM16 permet de calculer la vitesse et la position   */
}
 8017ed2:	bf00      	nop
 8017ed4:	3710      	adds	r7, #16
 8017ed6:	46bd      	mov	sp, r7
 8017ed8:	bd80      	pop	{r7, pc}
 8017eda:	bf00      	nop
 8017edc:	200079e0 	.word	0x200079e0
 8017ee0:	0801e948 	.word	0x0801e948
 8017ee4:	0801e9bc 	.word	0x0801e9bc
 8017ee8:	0801ea48 	.word	0x0801ea48
 8017eec:	0801e97c 	.word	0x0801e97c
 8017ef0:	0801ea60 	.word	0x0801ea60
 8017ef4:	0801ea78 	.word	0x0801ea78

08017ef8 <subfunct_IMU_GET>:
void subfunct_IMU_GET(char **argv) {
 8017ef8:	b580      	push	{r7, lr}
 8017efa:	b08e      	sub	sp, #56	@ 0x38
 8017efc:	af00      	add	r7, sp, #0
 8017efe:	6078      	str	r0, [r7, #4]
	/*
	 * argv None
	 */
	XYZ_t accPREV = accXYZ;
 8017f00:	4a2b      	ldr	r2, [pc, #172]	@ (8017fb0 <subfunct_IMU_GET+0xb8>)
 8017f02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8017f06:	ca07      	ldmia	r2, {r0, r1, r2}
 8017f08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	XYZ_t vitPREV = vitXYZ;
 8017f0c:	4a29      	ldr	r2, [pc, #164]	@ (8017fb4 <subfunct_IMU_GET+0xbc>)
 8017f0e:	f107 0320 	add.w	r3, r7, #32
 8017f12:	ca07      	ldmia	r2, {r0, r1, r2}
 8017f14:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	accXYZ = ADXL343_getAcc();
 8017f18:	f7ed fc50 	bl	80057bc <ADXL343_getAcc>
 8017f1c:	eef0 6a40 	vmov.f32	s13, s0
 8017f20:	eeb0 7a60 	vmov.f32	s14, s1
 8017f24:	eef0 7a41 	vmov.f32	s15, s2
 8017f28:	4b21      	ldr	r3, [pc, #132]	@ (8017fb0 <subfunct_IMU_GET+0xb8>)
 8017f2a:	edc3 6a00 	vstr	s13, [r3]
 8017f2e:	ed83 7a01 	vstr	s14, [r3, #4]
 8017f32:	edc3 7a02 	vstr	s15, [r3, #8]

	vitXYZ = (XYZ_t ) { accPREV.X - accXYZ.X, accPREV.Y - accXYZ.Y, accPREV.Z
 8017f36:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8017f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8017fb0 <subfunct_IMU_GET+0xb8>)
 8017f3c:	edd3 7a00 	vldr	s15, [r3]
 8017f40:	ee77 6a67 	vsub.f32	s13, s14, s15
 8017f44:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8017f48:	4b19      	ldr	r3, [pc, #100]	@ (8017fb0 <subfunct_IMU_GET+0xb8>)
 8017f4a:	edd3 7a01 	vldr	s15, [r3, #4]
 8017f4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017f52:	ed97 6a0d 	vldr	s12, [r7, #52]	@ 0x34
		- accXYZ.Z };
 8017f56:	4b16      	ldr	r3, [pc, #88]	@ (8017fb0 <subfunct_IMU_GET+0xb8>)
 8017f58:	edd3 7a02 	vldr	s15, [r3, #8]
 8017f5c:	ee76 7a67 	vsub.f32	s15, s12, s15
	vitXYZ = (XYZ_t ) { accPREV.X - accXYZ.X, accPREV.Y - accXYZ.Y, accPREV.Z
 8017f60:	4b14      	ldr	r3, [pc, #80]	@ (8017fb4 <subfunct_IMU_GET+0xbc>)
 8017f62:	edc3 6a00 	vstr	s13, [r3]
 8017f66:	4b13      	ldr	r3, [pc, #76]	@ (8017fb4 <subfunct_IMU_GET+0xbc>)
 8017f68:	ed83 7a01 	vstr	s14, [r3, #4]
 8017f6c:	4b11      	ldr	r3, [pc, #68]	@ (8017fb4 <subfunct_IMU_GET+0xbc>)
 8017f6e:	edc3 7a02 	vstr	s15, [r3, #8]
	posXYZ = (XYZ_t ) { vitPREV.X - vitPREV.X, vitPREV.Y - vitPREV.Y, vitPREV.Z
 8017f72:	ed97 7a08 	vldr	s14, [r7, #32]
 8017f76:	edd7 7a08 	vldr	s15, [r7, #32]
 8017f7a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8017f7e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8017f82:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8017f86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017f8a:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
		- vitPREV.Z };
 8017f8e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8017f92:	ee76 7a67 	vsub.f32	s15, s12, s15
	posXYZ = (XYZ_t ) { vitPREV.X - vitPREV.X, vitPREV.Y - vitPREV.Y, vitPREV.Z
 8017f96:	4b08      	ldr	r3, [pc, #32]	@ (8017fb8 <subfunct_IMU_GET+0xc0>)
 8017f98:	edc3 6a00 	vstr	s13, [r3]
 8017f9c:	4b06      	ldr	r3, [pc, #24]	@ (8017fb8 <subfunct_IMU_GET+0xc0>)
 8017f9e:	ed83 7a01 	vstr	s14, [r3, #4]
 8017fa2:	4b05      	ldr	r3, [pc, #20]	@ (8017fb8 <subfunct_IMU_GET+0xc0>)
 8017fa4:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8017fa8:	bf00      	nop
 8017faa:	3738      	adds	r7, #56	@ 0x38
 8017fac:	46bd      	mov	sp, r7
 8017fae:	bd80      	pop	{r7, pc}
 8017fb0:	20007900 	.word	0x20007900
 8017fb4:	2000790c 	.word	0x2000790c
 8017fb8:	20007918 	.word	0x20007918

08017fbc <subfunct_MIAOU>:
void subfunct_MIAOU(char **argv) {
 8017fbc:	b580      	push	{r7, lr}
 8017fbe:	b082      	sub	sp, #8
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	6078      	str	r0, [r7, #4]
	debug(INFORMATION,"MIAOU");
 8017fc4:	4904      	ldr	r1, [pc, #16]	@ (8017fd8 <subfunct_MIAOU+0x1c>)
 8017fc6:	4805      	ldr	r0, [pc, #20]	@ (8017fdc <subfunct_MIAOU+0x20>)
 8017fc8:	f000 f8ca 	bl	8018160 <debug>
	play_song();
 8017fcc:	f7ff fb38 	bl	8017640 <play_song>
	return;
 8017fd0:	bf00      	nop
}
 8017fd2:	3708      	adds	r7, #8
 8017fd4:	46bd      	mov	sp, r7
 8017fd6:	bd80      	pop	{r7, pc}
 8017fd8:	0801ea90 	.word	0x0801ea90
 8017fdc:	0801e9f8 	.word	0x0801e9f8

08017fe0 <subfunct_modify_calc_speed>:
void subfunct_modify_calc_speed(char**argv){
 8017fe0:	b580      	push	{r7, lr}
 8017fe2:	b088      	sub	sp, #32
 8017fe4:	af00      	add	r7, sp, #0
 8017fe6:	6078      	str	r0, [r7, #4]
	MDriver_t* MDriver;
	MDriver_Config_t* MDriver_Config;

	uint8_t driver_id = (uint8_t) strtol(argv[1], NULL, 10); // Base 10
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	3304      	adds	r3, #4
 8017fec:	681b      	ldr	r3, [r3, #0]
 8017fee:	220a      	movs	r2, #10
 8017ff0:	2100      	movs	r1, #0
 8017ff2:	4618      	mov	r0, r3
 8017ff4:	f001 ff66 	bl	8019ec4 <strtol>
 8017ff8:	4603      	mov	r3, r0
 8017ffa:	77fb      	strb	r3, [r7, #31]
	char* sens_motor = argv[2];
 8017ffc:	687b      	ldr	r3, [r7, #4]
 8017ffe:	689b      	ldr	r3, [r3, #8]
 8018000:	61bb      	str	r3, [r7, #24]
	int32_t offset_user = (int32_t) strtol(argv[3], NULL, 10); //Prends des valeurs entre -128 et 127
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	330c      	adds	r3, #12
 8018006:	681b      	ldr	r3, [r3, #0]
 8018008:	220a      	movs	r2, #10
 801800a:	2100      	movs	r1, #0
 801800c:	4618      	mov	r0, r3
 801800e:	f001 ff59 	bl	8019ec4 <strtol>
 8018012:	6178      	str	r0, [r7, #20]
	MDriver = driver_id==1 ? &MDriver1 : &MDriver2;
 8018014:	7ffb      	ldrb	r3, [r7, #31]
 8018016:	2b01      	cmp	r3, #1
 8018018:	d101      	bne.n	801801e <subfunct_modify_calc_speed+0x3e>
 801801a:	4b0c      	ldr	r3, [pc, #48]	@ (801804c <subfunct_modify_calc_speed+0x6c>)
 801801c:	e000      	b.n	8018020 <subfunct_modify_calc_speed+0x40>
 801801e:	4b0c      	ldr	r3, [pc, #48]	@ (8018050 <subfunct_modify_calc_speed+0x70>)
 8018020:	613b      	str	r3, [r7, #16]
	MDriver_Config = strcmp(sens_motor, "FWD") == 0 ? MDriver->FWD : MDriver->REV;
 8018022:	490c      	ldr	r1, [pc, #48]	@ (8018054 <subfunct_modify_calc_speed+0x74>)
 8018024:	69b8      	ldr	r0, [r7, #24]
 8018026:	f7ea fb53 	bl	80026d0 <strcmp>
 801802a:	4603      	mov	r3, r0
 801802c:	2b00      	cmp	r3, #0
 801802e:	d102      	bne.n	8018036 <subfunct_modify_calc_speed+0x56>
 8018030:	693b      	ldr	r3, [r7, #16]
 8018032:	685b      	ldr	r3, [r3, #4]
 8018034:	e001      	b.n	801803a <subfunct_modify_calc_speed+0x5a>
 8018036:	693b      	ldr	r3, [r7, #16]
 8018038:	689b      	ldr	r3, [r3, #8]
 801803a:	60fb      	str	r3, [r7, #12]
	MDriver_Config->offset=offset_user;
 801803c:	697a      	ldr	r2, [r7, #20]
 801803e:	68fb      	ldr	r3, [r7, #12]
 8018040:	60da      	str	r2, [r3, #12]

}
 8018042:	bf00      	nop
 8018044:	3720      	adds	r7, #32
 8018046:	46bd      	mov	sp, r7
 8018048:	bd80      	pop	{r7, pc}
 801804a:	bf00      	nop
 801804c:	20000f84 	.word	0x20000f84
 8018050:	20000f94 	.word	0x20000f94
 8018054:	0801ea98 	.word	0x0801ea98

08018058 <subfunct_lidar>:

void subfunct_lidar(char**argv){
 8018058:	b580      	push	{r7, lr}
 801805a:	b082      	sub	sp, #8
 801805c:	af00      	add	r7, sp, #0
 801805e:	6078      	str	r0, [r7, #4]
	if(argv[1]==NULL){
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	3304      	adds	r3, #4
 8018064:	681b      	ldr	r3, [r3, #0]
 8018066:	2b00      	cmp	r3, #0
 8018068:	d10f      	bne.n	801808a <subfunct_lidar+0x32>
		LIDAR_start_scan_dma(&lidar) == 0 ? debug(START,"LIDAR") : debug(D_ERROR,"LIDAR");
 801806a:	482f      	ldr	r0, [pc, #188]	@ (8018128 <subfunct_lidar+0xd0>)
 801806c:	f7f8 fc9c 	bl	80109a8 <LIDAR_start_scan_dma>
 8018070:	4603      	mov	r3, r0
 8018072:	2b00      	cmp	r3, #0
 8018074:	d104      	bne.n	8018080 <subfunct_lidar+0x28>
 8018076:	492d      	ldr	r1, [pc, #180]	@ (801812c <subfunct_lidar+0xd4>)
 8018078:	482d      	ldr	r0, [pc, #180]	@ (8018130 <subfunct_lidar+0xd8>)
 801807a:	f000 f871 	bl	8018160 <debug>
		strcmp(argv[1], "-s") ==0 ? HAL_GPIO_TogglePin(GPIOA,LIDAR_M_CTR_Pin):(void)0;

		lidarDebugShell = strcmp(argv[1], "-debug") == 0 ? 1-lidarDebugShell:lidarDebugShell;

	}
}
 801807e:	e04e      	b.n	801811e <subfunct_lidar+0xc6>
		LIDAR_start_scan_dma(&lidar) == 0 ? debug(START,"LIDAR") : debug(D_ERROR,"LIDAR");
 8018080:	492a      	ldr	r1, [pc, #168]	@ (801812c <subfunct_lidar+0xd4>)
 8018082:	482c      	ldr	r0, [pc, #176]	@ (8018134 <subfunct_lidar+0xdc>)
 8018084:	f000 f86c 	bl	8018160 <debug>
}
 8018088:	e049      	b.n	801811e <subfunct_lidar+0xc6>
		strcmp(argv[1], "-h") ==0 ? LIDAR_get_health_stat(&lidar):(void)0;
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	3304      	adds	r3, #4
 801808e:	681b      	ldr	r3, [r3, #0]
 8018090:	4929      	ldr	r1, [pc, #164]	@ (8018138 <subfunct_lidar+0xe0>)
 8018092:	4618      	mov	r0, r3
 8018094:	f7ea fb1c 	bl	80026d0 <strcmp>
 8018098:	4603      	mov	r3, r0
 801809a:	2b00      	cmp	r3, #0
 801809c:	d102      	bne.n	80180a4 <subfunct_lidar+0x4c>
 801809e:	4822      	ldr	r0, [pc, #136]	@ (8018128 <subfunct_lidar+0xd0>)
 80180a0:	f7f8 fb98 	bl	80107d4 <LIDAR_get_health_stat>
		strcmp(argv[1], "-r") ==0 ? LIDAR_restart(&lidar):(void)0;
 80180a4:	687b      	ldr	r3, [r7, #4]
 80180a6:	3304      	adds	r3, #4
 80180a8:	681b      	ldr	r3, [r3, #0]
 80180aa:	4924      	ldr	r1, [pc, #144]	@ (801813c <subfunct_lidar+0xe4>)
 80180ac:	4618      	mov	r0, r3
 80180ae:	f7ea fb0f 	bl	80026d0 <strcmp>
 80180b2:	4603      	mov	r3, r0
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d102      	bne.n	80180be <subfunct_lidar+0x66>
 80180b8:	481b      	ldr	r0, [pc, #108]	@ (8018128 <subfunct_lidar+0xd0>)
 80180ba:	f7f8 f9ff 	bl	80104bc <LIDAR_restart>
		strcmp(argv[1], "-i") ==0 ? LIDAR_get_info(&lidar):(void)0;
 80180be:	687b      	ldr	r3, [r7, #4]
 80180c0:	3304      	adds	r3, #4
 80180c2:	681b      	ldr	r3, [r3, #0]
 80180c4:	491e      	ldr	r1, [pc, #120]	@ (8018140 <subfunct_lidar+0xe8>)
 80180c6:	4618      	mov	r0, r3
 80180c8:	f7ea fb02 	bl	80026d0 <strcmp>
 80180cc:	4603      	mov	r3, r0
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d102      	bne.n	80180d8 <subfunct_lidar+0x80>
 80180d2:	4815      	ldr	r0, [pc, #84]	@ (8018128 <subfunct_lidar+0xd0>)
 80180d4:	f7f8 fa18 	bl	8010508 <LIDAR_get_info>
		strcmp(argv[1], "-s") ==0 ? HAL_GPIO_TogglePin(GPIOA,LIDAR_M_CTR_Pin):(void)0;
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	3304      	adds	r3, #4
 80180dc:	681b      	ldr	r3, [r3, #0]
 80180de:	4919      	ldr	r1, [pc, #100]	@ (8018144 <subfunct_lidar+0xec>)
 80180e0:	4618      	mov	r0, r3
 80180e2:	f7ea faf5 	bl	80026d0 <strcmp>
 80180e6:	4603      	mov	r3, r0
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d105      	bne.n	80180f8 <subfunct_lidar+0xa0>
 80180ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80180f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80180f4:	f7f1 fb2a 	bl	800974c <HAL_GPIO_TogglePin>
		lidarDebugShell = strcmp(argv[1], "-debug") == 0 ? 1-lidarDebugShell:lidarDebugShell;
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	3304      	adds	r3, #4
 80180fc:	681b      	ldr	r3, [r3, #0]
 80180fe:	4912      	ldr	r1, [pc, #72]	@ (8018148 <subfunct_lidar+0xf0>)
 8018100:	4618      	mov	r0, r3
 8018102:	f7ea fae5 	bl	80026d0 <strcmp>
 8018106:	4603      	mov	r3, r0
 8018108:	2b00      	cmp	r3, #0
 801810a:	d104      	bne.n	8018116 <subfunct_lidar+0xbe>
 801810c:	4b0f      	ldr	r3, [pc, #60]	@ (801814c <subfunct_lidar+0xf4>)
 801810e:	681b      	ldr	r3, [r3, #0]
 8018110:	f1c3 0301 	rsb	r3, r3, #1
 8018114:	e001      	b.n	801811a <subfunct_lidar+0xc2>
 8018116:	4b0d      	ldr	r3, [pc, #52]	@ (801814c <subfunct_lidar+0xf4>)
 8018118:	681b      	ldr	r3, [r3, #0]
 801811a:	4a0c      	ldr	r2, [pc, #48]	@ (801814c <subfunct_lidar+0xf4>)
 801811c:	6013      	str	r3, [r2, #0]
}
 801811e:	bf00      	nop
 8018120:	3708      	adds	r7, #8
 8018122:	46bd      	mov	sp, r7
 8018124:	bd80      	pop	{r7, pc}
 8018126:	bf00      	nop
 8018128:	20000fec 	.word	0x20000fec
 801812c:	0801ea9c 	.word	0x0801ea9c
 8018130:	0801e948 	.word	0x0801e948
 8018134:	0801e97c 	.word	0x0801e97c
 8018138:	0801eaa4 	.word	0x0801eaa4
 801813c:	0801eaa8 	.word	0x0801eaa8
 8018140:	0801eaac 	.word	0x0801eaac
 8018144:	0801eab0 	.word	0x0801eab0
 8018148:	0801eab4 	.word	0x0801eab4
 801814c:	200079e8 	.word	0x200079e8

08018150 <reset>:
void reset(char **argv){
 8018150:	b580      	push	{r7, lr}
 8018152:	b082      	sub	sp, #8
 8018154:	af00      	add	r7, sp, #0
 8018156:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8018158:	b672      	cpsid	i
}
 801815a:	bf00      	nop
    __disable_irq(); // Dsactive les interruptions globales
    NVIC_SystemReset(); // Demande un reset systme via le NVIC
 801815c:	f7ff fafe 	bl	801775c <__NVIC_SystemReset>

08018160 <debug>:
}
/************************************************************************************************
 * 										DEBUG
 *************************************************************************************************/

void debug(char *debugType, char *message) {
 8018160:	b580      	push	{r7, lr}
 8018162:	b082      	sub	sp, #8
 8018164:	af00      	add	r7, sp, #0
 8018166:	6078      	str	r0, [r7, #4]
 8018168:	6039      	str	r1, [r7, #0]

	printf("%-15s%s| %s\r\n", debugType, D_RESET, message);
 801816a:	683b      	ldr	r3, [r7, #0]
 801816c:	4a04      	ldr	r2, [pc, #16]	@ (8018180 <debug+0x20>)
 801816e:	6879      	ldr	r1, [r7, #4]
 8018170:	4804      	ldr	r0, [pc, #16]	@ (8018184 <debug+0x24>)
 8018172:	f001 fecf 	bl	8019f14 <iprintf>

}
 8018176:	bf00      	nop
 8018178:	3708      	adds	r7, #8
 801817a:	46bd      	mov	sp, r7
 801817c:	bd80      	pop	{r7, pc}
 801817e:	bf00      	nop
 8018180:	0801e8ac 	.word	0x0801e8ac
 8018184:	0801eabc 	.word	0x0801eabc

08018188 <__cvt>:
 8018188:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801818c:	ec57 6b10 	vmov	r6, r7, d0
 8018190:	2f00      	cmp	r7, #0
 8018192:	460c      	mov	r4, r1
 8018194:	4619      	mov	r1, r3
 8018196:	463b      	mov	r3, r7
 8018198:	bfbb      	ittet	lt
 801819a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801819e:	461f      	movlt	r7, r3
 80181a0:	2300      	movge	r3, #0
 80181a2:	232d      	movlt	r3, #45	@ 0x2d
 80181a4:	700b      	strb	r3, [r1, #0]
 80181a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80181a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80181ac:	4691      	mov	r9, r2
 80181ae:	f023 0820 	bic.w	r8, r3, #32
 80181b2:	bfbc      	itt	lt
 80181b4:	4632      	movlt	r2, r6
 80181b6:	4616      	movlt	r6, r2
 80181b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80181bc:	d005      	beq.n	80181ca <__cvt+0x42>
 80181be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80181c2:	d100      	bne.n	80181c6 <__cvt+0x3e>
 80181c4:	3401      	adds	r4, #1
 80181c6:	2102      	movs	r1, #2
 80181c8:	e000      	b.n	80181cc <__cvt+0x44>
 80181ca:	2103      	movs	r1, #3
 80181cc:	ab03      	add	r3, sp, #12
 80181ce:	9301      	str	r3, [sp, #4]
 80181d0:	ab02      	add	r3, sp, #8
 80181d2:	9300      	str	r3, [sp, #0]
 80181d4:	ec47 6b10 	vmov	d0, r6, r7
 80181d8:	4653      	mov	r3, sl
 80181da:	4622      	mov	r2, r4
 80181dc:	f002 f8e0 	bl	801a3a0 <_dtoa_r>
 80181e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80181e4:	4605      	mov	r5, r0
 80181e6:	d119      	bne.n	801821c <__cvt+0x94>
 80181e8:	f019 0f01 	tst.w	r9, #1
 80181ec:	d00e      	beq.n	801820c <__cvt+0x84>
 80181ee:	eb00 0904 	add.w	r9, r0, r4
 80181f2:	2200      	movs	r2, #0
 80181f4:	2300      	movs	r3, #0
 80181f6:	4630      	mov	r0, r6
 80181f8:	4639      	mov	r1, r7
 80181fa:	f7ea fe97 	bl	8002f2c <__aeabi_dcmpeq>
 80181fe:	b108      	cbz	r0, 8018204 <__cvt+0x7c>
 8018200:	f8cd 900c 	str.w	r9, [sp, #12]
 8018204:	2230      	movs	r2, #48	@ 0x30
 8018206:	9b03      	ldr	r3, [sp, #12]
 8018208:	454b      	cmp	r3, r9
 801820a:	d31e      	bcc.n	801824a <__cvt+0xc2>
 801820c:	9b03      	ldr	r3, [sp, #12]
 801820e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018210:	1b5b      	subs	r3, r3, r5
 8018212:	4628      	mov	r0, r5
 8018214:	6013      	str	r3, [r2, #0]
 8018216:	b004      	add	sp, #16
 8018218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801821c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018220:	eb00 0904 	add.w	r9, r0, r4
 8018224:	d1e5      	bne.n	80181f2 <__cvt+0x6a>
 8018226:	7803      	ldrb	r3, [r0, #0]
 8018228:	2b30      	cmp	r3, #48	@ 0x30
 801822a:	d10a      	bne.n	8018242 <__cvt+0xba>
 801822c:	2200      	movs	r2, #0
 801822e:	2300      	movs	r3, #0
 8018230:	4630      	mov	r0, r6
 8018232:	4639      	mov	r1, r7
 8018234:	f7ea fe7a 	bl	8002f2c <__aeabi_dcmpeq>
 8018238:	b918      	cbnz	r0, 8018242 <__cvt+0xba>
 801823a:	f1c4 0401 	rsb	r4, r4, #1
 801823e:	f8ca 4000 	str.w	r4, [sl]
 8018242:	f8da 3000 	ldr.w	r3, [sl]
 8018246:	4499      	add	r9, r3
 8018248:	e7d3      	b.n	80181f2 <__cvt+0x6a>
 801824a:	1c59      	adds	r1, r3, #1
 801824c:	9103      	str	r1, [sp, #12]
 801824e:	701a      	strb	r2, [r3, #0]
 8018250:	e7d9      	b.n	8018206 <__cvt+0x7e>

08018252 <__exponent>:
 8018252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018254:	2900      	cmp	r1, #0
 8018256:	bfba      	itte	lt
 8018258:	4249      	neglt	r1, r1
 801825a:	232d      	movlt	r3, #45	@ 0x2d
 801825c:	232b      	movge	r3, #43	@ 0x2b
 801825e:	2909      	cmp	r1, #9
 8018260:	7002      	strb	r2, [r0, #0]
 8018262:	7043      	strb	r3, [r0, #1]
 8018264:	dd29      	ble.n	80182ba <__exponent+0x68>
 8018266:	f10d 0307 	add.w	r3, sp, #7
 801826a:	461d      	mov	r5, r3
 801826c:	270a      	movs	r7, #10
 801826e:	461a      	mov	r2, r3
 8018270:	fbb1 f6f7 	udiv	r6, r1, r7
 8018274:	fb07 1416 	mls	r4, r7, r6, r1
 8018278:	3430      	adds	r4, #48	@ 0x30
 801827a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801827e:	460c      	mov	r4, r1
 8018280:	2c63      	cmp	r4, #99	@ 0x63
 8018282:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8018286:	4631      	mov	r1, r6
 8018288:	dcf1      	bgt.n	801826e <__exponent+0x1c>
 801828a:	3130      	adds	r1, #48	@ 0x30
 801828c:	1e94      	subs	r4, r2, #2
 801828e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018292:	1c41      	adds	r1, r0, #1
 8018294:	4623      	mov	r3, r4
 8018296:	42ab      	cmp	r3, r5
 8018298:	d30a      	bcc.n	80182b0 <__exponent+0x5e>
 801829a:	f10d 0309 	add.w	r3, sp, #9
 801829e:	1a9b      	subs	r3, r3, r2
 80182a0:	42ac      	cmp	r4, r5
 80182a2:	bf88      	it	hi
 80182a4:	2300      	movhi	r3, #0
 80182a6:	3302      	adds	r3, #2
 80182a8:	4403      	add	r3, r0
 80182aa:	1a18      	subs	r0, r3, r0
 80182ac:	b003      	add	sp, #12
 80182ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80182b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80182b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80182b8:	e7ed      	b.n	8018296 <__exponent+0x44>
 80182ba:	2330      	movs	r3, #48	@ 0x30
 80182bc:	3130      	adds	r1, #48	@ 0x30
 80182be:	7083      	strb	r3, [r0, #2]
 80182c0:	70c1      	strb	r1, [r0, #3]
 80182c2:	1d03      	adds	r3, r0, #4
 80182c4:	e7f1      	b.n	80182aa <__exponent+0x58>
	...

080182c8 <_printf_float>:
 80182c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80182cc:	b08d      	sub	sp, #52	@ 0x34
 80182ce:	460c      	mov	r4, r1
 80182d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80182d4:	4616      	mov	r6, r2
 80182d6:	461f      	mov	r7, r3
 80182d8:	4605      	mov	r5, r0
 80182da:	f001 ff01 	bl	801a0e0 <_localeconv_r>
 80182de:	6803      	ldr	r3, [r0, #0]
 80182e0:	9304      	str	r3, [sp, #16]
 80182e2:	4618      	mov	r0, r3
 80182e4:	f7ea f9ec 	bl	80026c0 <strlen>
 80182e8:	2300      	movs	r3, #0
 80182ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80182ec:	f8d8 3000 	ldr.w	r3, [r8]
 80182f0:	9005      	str	r0, [sp, #20]
 80182f2:	3307      	adds	r3, #7
 80182f4:	f023 0307 	bic.w	r3, r3, #7
 80182f8:	f103 0208 	add.w	r2, r3, #8
 80182fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018300:	f8d4 b000 	ldr.w	fp, [r4]
 8018304:	f8c8 2000 	str.w	r2, [r8]
 8018308:	e9d3 8900 	ldrd	r8, r9, [r3]
 801830c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018310:	9307      	str	r3, [sp, #28]
 8018312:	f8cd 8018 	str.w	r8, [sp, #24]
 8018316:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801831a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801831e:	4b9c      	ldr	r3, [pc, #624]	@ (8018590 <_printf_float+0x2c8>)
 8018320:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018324:	f7ea fe34 	bl	8002f90 <__aeabi_dcmpun>
 8018328:	bb70      	cbnz	r0, 8018388 <_printf_float+0xc0>
 801832a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801832e:	4b98      	ldr	r3, [pc, #608]	@ (8018590 <_printf_float+0x2c8>)
 8018330:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018334:	f7ea fe0e 	bl	8002f54 <__aeabi_dcmple>
 8018338:	bb30      	cbnz	r0, 8018388 <_printf_float+0xc0>
 801833a:	2200      	movs	r2, #0
 801833c:	2300      	movs	r3, #0
 801833e:	4640      	mov	r0, r8
 8018340:	4649      	mov	r1, r9
 8018342:	f7ea fdfd 	bl	8002f40 <__aeabi_dcmplt>
 8018346:	b110      	cbz	r0, 801834e <_printf_float+0x86>
 8018348:	232d      	movs	r3, #45	@ 0x2d
 801834a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801834e:	4a91      	ldr	r2, [pc, #580]	@ (8018594 <_printf_float+0x2cc>)
 8018350:	4b91      	ldr	r3, [pc, #580]	@ (8018598 <_printf_float+0x2d0>)
 8018352:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8018356:	bf94      	ite	ls
 8018358:	4690      	movls	r8, r2
 801835a:	4698      	movhi	r8, r3
 801835c:	2303      	movs	r3, #3
 801835e:	6123      	str	r3, [r4, #16]
 8018360:	f02b 0304 	bic.w	r3, fp, #4
 8018364:	6023      	str	r3, [r4, #0]
 8018366:	f04f 0900 	mov.w	r9, #0
 801836a:	9700      	str	r7, [sp, #0]
 801836c:	4633      	mov	r3, r6
 801836e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018370:	4621      	mov	r1, r4
 8018372:	4628      	mov	r0, r5
 8018374:	f000 fa7c 	bl	8018870 <_printf_common>
 8018378:	3001      	adds	r0, #1
 801837a:	f040 808d 	bne.w	8018498 <_printf_float+0x1d0>
 801837e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018382:	b00d      	add	sp, #52	@ 0x34
 8018384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018388:	4642      	mov	r2, r8
 801838a:	464b      	mov	r3, r9
 801838c:	4640      	mov	r0, r8
 801838e:	4649      	mov	r1, r9
 8018390:	f7ea fdfe 	bl	8002f90 <__aeabi_dcmpun>
 8018394:	b140      	cbz	r0, 80183a8 <_printf_float+0xe0>
 8018396:	464b      	mov	r3, r9
 8018398:	2b00      	cmp	r3, #0
 801839a:	bfbc      	itt	lt
 801839c:	232d      	movlt	r3, #45	@ 0x2d
 801839e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80183a2:	4a7e      	ldr	r2, [pc, #504]	@ (801859c <_printf_float+0x2d4>)
 80183a4:	4b7e      	ldr	r3, [pc, #504]	@ (80185a0 <_printf_float+0x2d8>)
 80183a6:	e7d4      	b.n	8018352 <_printf_float+0x8a>
 80183a8:	6863      	ldr	r3, [r4, #4]
 80183aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80183ae:	9206      	str	r2, [sp, #24]
 80183b0:	1c5a      	adds	r2, r3, #1
 80183b2:	d13b      	bne.n	801842c <_printf_float+0x164>
 80183b4:	2306      	movs	r3, #6
 80183b6:	6063      	str	r3, [r4, #4]
 80183b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80183bc:	2300      	movs	r3, #0
 80183be:	6022      	str	r2, [r4, #0]
 80183c0:	9303      	str	r3, [sp, #12]
 80183c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80183c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80183c8:	ab09      	add	r3, sp, #36	@ 0x24
 80183ca:	9300      	str	r3, [sp, #0]
 80183cc:	6861      	ldr	r1, [r4, #4]
 80183ce:	ec49 8b10 	vmov	d0, r8, r9
 80183d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80183d6:	4628      	mov	r0, r5
 80183d8:	f7ff fed6 	bl	8018188 <__cvt>
 80183dc:	9b06      	ldr	r3, [sp, #24]
 80183de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80183e0:	2b47      	cmp	r3, #71	@ 0x47
 80183e2:	4680      	mov	r8, r0
 80183e4:	d129      	bne.n	801843a <_printf_float+0x172>
 80183e6:	1cc8      	adds	r0, r1, #3
 80183e8:	db02      	blt.n	80183f0 <_printf_float+0x128>
 80183ea:	6863      	ldr	r3, [r4, #4]
 80183ec:	4299      	cmp	r1, r3
 80183ee:	dd41      	ble.n	8018474 <_printf_float+0x1ac>
 80183f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80183f4:	fa5f fa8a 	uxtb.w	sl, sl
 80183f8:	3901      	subs	r1, #1
 80183fa:	4652      	mov	r2, sl
 80183fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018400:	9109      	str	r1, [sp, #36]	@ 0x24
 8018402:	f7ff ff26 	bl	8018252 <__exponent>
 8018406:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018408:	1813      	adds	r3, r2, r0
 801840a:	2a01      	cmp	r2, #1
 801840c:	4681      	mov	r9, r0
 801840e:	6123      	str	r3, [r4, #16]
 8018410:	dc02      	bgt.n	8018418 <_printf_float+0x150>
 8018412:	6822      	ldr	r2, [r4, #0]
 8018414:	07d2      	lsls	r2, r2, #31
 8018416:	d501      	bpl.n	801841c <_printf_float+0x154>
 8018418:	3301      	adds	r3, #1
 801841a:	6123      	str	r3, [r4, #16]
 801841c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018420:	2b00      	cmp	r3, #0
 8018422:	d0a2      	beq.n	801836a <_printf_float+0xa2>
 8018424:	232d      	movs	r3, #45	@ 0x2d
 8018426:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801842a:	e79e      	b.n	801836a <_printf_float+0xa2>
 801842c:	9a06      	ldr	r2, [sp, #24]
 801842e:	2a47      	cmp	r2, #71	@ 0x47
 8018430:	d1c2      	bne.n	80183b8 <_printf_float+0xf0>
 8018432:	2b00      	cmp	r3, #0
 8018434:	d1c0      	bne.n	80183b8 <_printf_float+0xf0>
 8018436:	2301      	movs	r3, #1
 8018438:	e7bd      	b.n	80183b6 <_printf_float+0xee>
 801843a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801843e:	d9db      	bls.n	80183f8 <_printf_float+0x130>
 8018440:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018444:	d118      	bne.n	8018478 <_printf_float+0x1b0>
 8018446:	2900      	cmp	r1, #0
 8018448:	6863      	ldr	r3, [r4, #4]
 801844a:	dd0b      	ble.n	8018464 <_printf_float+0x19c>
 801844c:	6121      	str	r1, [r4, #16]
 801844e:	b913      	cbnz	r3, 8018456 <_printf_float+0x18e>
 8018450:	6822      	ldr	r2, [r4, #0]
 8018452:	07d0      	lsls	r0, r2, #31
 8018454:	d502      	bpl.n	801845c <_printf_float+0x194>
 8018456:	3301      	adds	r3, #1
 8018458:	440b      	add	r3, r1
 801845a:	6123      	str	r3, [r4, #16]
 801845c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801845e:	f04f 0900 	mov.w	r9, #0
 8018462:	e7db      	b.n	801841c <_printf_float+0x154>
 8018464:	b913      	cbnz	r3, 801846c <_printf_float+0x1a4>
 8018466:	6822      	ldr	r2, [r4, #0]
 8018468:	07d2      	lsls	r2, r2, #31
 801846a:	d501      	bpl.n	8018470 <_printf_float+0x1a8>
 801846c:	3302      	adds	r3, #2
 801846e:	e7f4      	b.n	801845a <_printf_float+0x192>
 8018470:	2301      	movs	r3, #1
 8018472:	e7f2      	b.n	801845a <_printf_float+0x192>
 8018474:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018478:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801847a:	4299      	cmp	r1, r3
 801847c:	db05      	blt.n	801848a <_printf_float+0x1c2>
 801847e:	6823      	ldr	r3, [r4, #0]
 8018480:	6121      	str	r1, [r4, #16]
 8018482:	07d8      	lsls	r0, r3, #31
 8018484:	d5ea      	bpl.n	801845c <_printf_float+0x194>
 8018486:	1c4b      	adds	r3, r1, #1
 8018488:	e7e7      	b.n	801845a <_printf_float+0x192>
 801848a:	2900      	cmp	r1, #0
 801848c:	bfd4      	ite	le
 801848e:	f1c1 0202 	rsble	r2, r1, #2
 8018492:	2201      	movgt	r2, #1
 8018494:	4413      	add	r3, r2
 8018496:	e7e0      	b.n	801845a <_printf_float+0x192>
 8018498:	6823      	ldr	r3, [r4, #0]
 801849a:	055a      	lsls	r2, r3, #21
 801849c:	d407      	bmi.n	80184ae <_printf_float+0x1e6>
 801849e:	6923      	ldr	r3, [r4, #16]
 80184a0:	4642      	mov	r2, r8
 80184a2:	4631      	mov	r1, r6
 80184a4:	4628      	mov	r0, r5
 80184a6:	47b8      	blx	r7
 80184a8:	3001      	adds	r0, #1
 80184aa:	d12b      	bne.n	8018504 <_printf_float+0x23c>
 80184ac:	e767      	b.n	801837e <_printf_float+0xb6>
 80184ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80184b2:	f240 80dd 	bls.w	8018670 <_printf_float+0x3a8>
 80184b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80184ba:	2200      	movs	r2, #0
 80184bc:	2300      	movs	r3, #0
 80184be:	f7ea fd35 	bl	8002f2c <__aeabi_dcmpeq>
 80184c2:	2800      	cmp	r0, #0
 80184c4:	d033      	beq.n	801852e <_printf_float+0x266>
 80184c6:	4a37      	ldr	r2, [pc, #220]	@ (80185a4 <_printf_float+0x2dc>)
 80184c8:	2301      	movs	r3, #1
 80184ca:	4631      	mov	r1, r6
 80184cc:	4628      	mov	r0, r5
 80184ce:	47b8      	blx	r7
 80184d0:	3001      	adds	r0, #1
 80184d2:	f43f af54 	beq.w	801837e <_printf_float+0xb6>
 80184d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80184da:	4543      	cmp	r3, r8
 80184dc:	db02      	blt.n	80184e4 <_printf_float+0x21c>
 80184de:	6823      	ldr	r3, [r4, #0]
 80184e0:	07d8      	lsls	r0, r3, #31
 80184e2:	d50f      	bpl.n	8018504 <_printf_float+0x23c>
 80184e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80184e8:	4631      	mov	r1, r6
 80184ea:	4628      	mov	r0, r5
 80184ec:	47b8      	blx	r7
 80184ee:	3001      	adds	r0, #1
 80184f0:	f43f af45 	beq.w	801837e <_printf_float+0xb6>
 80184f4:	f04f 0900 	mov.w	r9, #0
 80184f8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80184fc:	f104 0a1a 	add.w	sl, r4, #26
 8018500:	45c8      	cmp	r8, r9
 8018502:	dc09      	bgt.n	8018518 <_printf_float+0x250>
 8018504:	6823      	ldr	r3, [r4, #0]
 8018506:	079b      	lsls	r3, r3, #30
 8018508:	f100 8103 	bmi.w	8018712 <_printf_float+0x44a>
 801850c:	68e0      	ldr	r0, [r4, #12]
 801850e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018510:	4298      	cmp	r0, r3
 8018512:	bfb8      	it	lt
 8018514:	4618      	movlt	r0, r3
 8018516:	e734      	b.n	8018382 <_printf_float+0xba>
 8018518:	2301      	movs	r3, #1
 801851a:	4652      	mov	r2, sl
 801851c:	4631      	mov	r1, r6
 801851e:	4628      	mov	r0, r5
 8018520:	47b8      	blx	r7
 8018522:	3001      	adds	r0, #1
 8018524:	f43f af2b 	beq.w	801837e <_printf_float+0xb6>
 8018528:	f109 0901 	add.w	r9, r9, #1
 801852c:	e7e8      	b.n	8018500 <_printf_float+0x238>
 801852e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018530:	2b00      	cmp	r3, #0
 8018532:	dc39      	bgt.n	80185a8 <_printf_float+0x2e0>
 8018534:	4a1b      	ldr	r2, [pc, #108]	@ (80185a4 <_printf_float+0x2dc>)
 8018536:	2301      	movs	r3, #1
 8018538:	4631      	mov	r1, r6
 801853a:	4628      	mov	r0, r5
 801853c:	47b8      	blx	r7
 801853e:	3001      	adds	r0, #1
 8018540:	f43f af1d 	beq.w	801837e <_printf_float+0xb6>
 8018544:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018548:	ea59 0303 	orrs.w	r3, r9, r3
 801854c:	d102      	bne.n	8018554 <_printf_float+0x28c>
 801854e:	6823      	ldr	r3, [r4, #0]
 8018550:	07d9      	lsls	r1, r3, #31
 8018552:	d5d7      	bpl.n	8018504 <_printf_float+0x23c>
 8018554:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018558:	4631      	mov	r1, r6
 801855a:	4628      	mov	r0, r5
 801855c:	47b8      	blx	r7
 801855e:	3001      	adds	r0, #1
 8018560:	f43f af0d 	beq.w	801837e <_printf_float+0xb6>
 8018564:	f04f 0a00 	mov.w	sl, #0
 8018568:	f104 0b1a 	add.w	fp, r4, #26
 801856c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801856e:	425b      	negs	r3, r3
 8018570:	4553      	cmp	r3, sl
 8018572:	dc01      	bgt.n	8018578 <_printf_float+0x2b0>
 8018574:	464b      	mov	r3, r9
 8018576:	e793      	b.n	80184a0 <_printf_float+0x1d8>
 8018578:	2301      	movs	r3, #1
 801857a:	465a      	mov	r2, fp
 801857c:	4631      	mov	r1, r6
 801857e:	4628      	mov	r0, r5
 8018580:	47b8      	blx	r7
 8018582:	3001      	adds	r0, #1
 8018584:	f43f aefb 	beq.w	801837e <_printf_float+0xb6>
 8018588:	f10a 0a01 	add.w	sl, sl, #1
 801858c:	e7ee      	b.n	801856c <_printf_float+0x2a4>
 801858e:	bf00      	nop
 8018590:	7fefffff 	.word	0x7fefffff
 8018594:	0801ec20 	.word	0x0801ec20
 8018598:	0801ec24 	.word	0x0801ec24
 801859c:	0801ec28 	.word	0x0801ec28
 80185a0:	0801ec2c 	.word	0x0801ec2c
 80185a4:	0801ec30 	.word	0x0801ec30
 80185a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80185aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80185ae:	4553      	cmp	r3, sl
 80185b0:	bfa8      	it	ge
 80185b2:	4653      	movge	r3, sl
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	4699      	mov	r9, r3
 80185b8:	dc36      	bgt.n	8018628 <_printf_float+0x360>
 80185ba:	f04f 0b00 	mov.w	fp, #0
 80185be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80185c2:	f104 021a 	add.w	r2, r4, #26
 80185c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80185c8:	9306      	str	r3, [sp, #24]
 80185ca:	eba3 0309 	sub.w	r3, r3, r9
 80185ce:	455b      	cmp	r3, fp
 80185d0:	dc31      	bgt.n	8018636 <_printf_float+0x36e>
 80185d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80185d4:	459a      	cmp	sl, r3
 80185d6:	dc3a      	bgt.n	801864e <_printf_float+0x386>
 80185d8:	6823      	ldr	r3, [r4, #0]
 80185da:	07da      	lsls	r2, r3, #31
 80185dc:	d437      	bmi.n	801864e <_printf_float+0x386>
 80185de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80185e0:	ebaa 0903 	sub.w	r9, sl, r3
 80185e4:	9b06      	ldr	r3, [sp, #24]
 80185e6:	ebaa 0303 	sub.w	r3, sl, r3
 80185ea:	4599      	cmp	r9, r3
 80185ec:	bfa8      	it	ge
 80185ee:	4699      	movge	r9, r3
 80185f0:	f1b9 0f00 	cmp.w	r9, #0
 80185f4:	dc33      	bgt.n	801865e <_printf_float+0x396>
 80185f6:	f04f 0800 	mov.w	r8, #0
 80185fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80185fe:	f104 0b1a 	add.w	fp, r4, #26
 8018602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018604:	ebaa 0303 	sub.w	r3, sl, r3
 8018608:	eba3 0309 	sub.w	r3, r3, r9
 801860c:	4543      	cmp	r3, r8
 801860e:	f77f af79 	ble.w	8018504 <_printf_float+0x23c>
 8018612:	2301      	movs	r3, #1
 8018614:	465a      	mov	r2, fp
 8018616:	4631      	mov	r1, r6
 8018618:	4628      	mov	r0, r5
 801861a:	47b8      	blx	r7
 801861c:	3001      	adds	r0, #1
 801861e:	f43f aeae 	beq.w	801837e <_printf_float+0xb6>
 8018622:	f108 0801 	add.w	r8, r8, #1
 8018626:	e7ec      	b.n	8018602 <_printf_float+0x33a>
 8018628:	4642      	mov	r2, r8
 801862a:	4631      	mov	r1, r6
 801862c:	4628      	mov	r0, r5
 801862e:	47b8      	blx	r7
 8018630:	3001      	adds	r0, #1
 8018632:	d1c2      	bne.n	80185ba <_printf_float+0x2f2>
 8018634:	e6a3      	b.n	801837e <_printf_float+0xb6>
 8018636:	2301      	movs	r3, #1
 8018638:	4631      	mov	r1, r6
 801863a:	4628      	mov	r0, r5
 801863c:	9206      	str	r2, [sp, #24]
 801863e:	47b8      	blx	r7
 8018640:	3001      	adds	r0, #1
 8018642:	f43f ae9c 	beq.w	801837e <_printf_float+0xb6>
 8018646:	9a06      	ldr	r2, [sp, #24]
 8018648:	f10b 0b01 	add.w	fp, fp, #1
 801864c:	e7bb      	b.n	80185c6 <_printf_float+0x2fe>
 801864e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018652:	4631      	mov	r1, r6
 8018654:	4628      	mov	r0, r5
 8018656:	47b8      	blx	r7
 8018658:	3001      	adds	r0, #1
 801865a:	d1c0      	bne.n	80185de <_printf_float+0x316>
 801865c:	e68f      	b.n	801837e <_printf_float+0xb6>
 801865e:	9a06      	ldr	r2, [sp, #24]
 8018660:	464b      	mov	r3, r9
 8018662:	4442      	add	r2, r8
 8018664:	4631      	mov	r1, r6
 8018666:	4628      	mov	r0, r5
 8018668:	47b8      	blx	r7
 801866a:	3001      	adds	r0, #1
 801866c:	d1c3      	bne.n	80185f6 <_printf_float+0x32e>
 801866e:	e686      	b.n	801837e <_printf_float+0xb6>
 8018670:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018674:	f1ba 0f01 	cmp.w	sl, #1
 8018678:	dc01      	bgt.n	801867e <_printf_float+0x3b6>
 801867a:	07db      	lsls	r3, r3, #31
 801867c:	d536      	bpl.n	80186ec <_printf_float+0x424>
 801867e:	2301      	movs	r3, #1
 8018680:	4642      	mov	r2, r8
 8018682:	4631      	mov	r1, r6
 8018684:	4628      	mov	r0, r5
 8018686:	47b8      	blx	r7
 8018688:	3001      	adds	r0, #1
 801868a:	f43f ae78 	beq.w	801837e <_printf_float+0xb6>
 801868e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018692:	4631      	mov	r1, r6
 8018694:	4628      	mov	r0, r5
 8018696:	47b8      	blx	r7
 8018698:	3001      	adds	r0, #1
 801869a:	f43f ae70 	beq.w	801837e <_printf_float+0xb6>
 801869e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80186a2:	2200      	movs	r2, #0
 80186a4:	2300      	movs	r3, #0
 80186a6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80186aa:	f7ea fc3f 	bl	8002f2c <__aeabi_dcmpeq>
 80186ae:	b9c0      	cbnz	r0, 80186e2 <_printf_float+0x41a>
 80186b0:	4653      	mov	r3, sl
 80186b2:	f108 0201 	add.w	r2, r8, #1
 80186b6:	4631      	mov	r1, r6
 80186b8:	4628      	mov	r0, r5
 80186ba:	47b8      	blx	r7
 80186bc:	3001      	adds	r0, #1
 80186be:	d10c      	bne.n	80186da <_printf_float+0x412>
 80186c0:	e65d      	b.n	801837e <_printf_float+0xb6>
 80186c2:	2301      	movs	r3, #1
 80186c4:	465a      	mov	r2, fp
 80186c6:	4631      	mov	r1, r6
 80186c8:	4628      	mov	r0, r5
 80186ca:	47b8      	blx	r7
 80186cc:	3001      	adds	r0, #1
 80186ce:	f43f ae56 	beq.w	801837e <_printf_float+0xb6>
 80186d2:	f108 0801 	add.w	r8, r8, #1
 80186d6:	45d0      	cmp	r8, sl
 80186d8:	dbf3      	blt.n	80186c2 <_printf_float+0x3fa>
 80186da:	464b      	mov	r3, r9
 80186dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80186e0:	e6df      	b.n	80184a2 <_printf_float+0x1da>
 80186e2:	f04f 0800 	mov.w	r8, #0
 80186e6:	f104 0b1a 	add.w	fp, r4, #26
 80186ea:	e7f4      	b.n	80186d6 <_printf_float+0x40e>
 80186ec:	2301      	movs	r3, #1
 80186ee:	4642      	mov	r2, r8
 80186f0:	e7e1      	b.n	80186b6 <_printf_float+0x3ee>
 80186f2:	2301      	movs	r3, #1
 80186f4:	464a      	mov	r2, r9
 80186f6:	4631      	mov	r1, r6
 80186f8:	4628      	mov	r0, r5
 80186fa:	47b8      	blx	r7
 80186fc:	3001      	adds	r0, #1
 80186fe:	f43f ae3e 	beq.w	801837e <_printf_float+0xb6>
 8018702:	f108 0801 	add.w	r8, r8, #1
 8018706:	68e3      	ldr	r3, [r4, #12]
 8018708:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801870a:	1a5b      	subs	r3, r3, r1
 801870c:	4543      	cmp	r3, r8
 801870e:	dcf0      	bgt.n	80186f2 <_printf_float+0x42a>
 8018710:	e6fc      	b.n	801850c <_printf_float+0x244>
 8018712:	f04f 0800 	mov.w	r8, #0
 8018716:	f104 0919 	add.w	r9, r4, #25
 801871a:	e7f4      	b.n	8018706 <_printf_float+0x43e>

0801871c <malloc>:
 801871c:	4b02      	ldr	r3, [pc, #8]	@ (8018728 <malloc+0xc>)
 801871e:	4601      	mov	r1, r0
 8018720:	6818      	ldr	r0, [r3, #0]
 8018722:	f000 b825 	b.w	8018770 <_malloc_r>
 8018726:	bf00      	nop
 8018728:	200004cc 	.word	0x200004cc

0801872c <sbrk_aligned>:
 801872c:	b570      	push	{r4, r5, r6, lr}
 801872e:	4e0f      	ldr	r6, [pc, #60]	@ (801876c <sbrk_aligned+0x40>)
 8018730:	460c      	mov	r4, r1
 8018732:	6831      	ldr	r1, [r6, #0]
 8018734:	4605      	mov	r5, r0
 8018736:	b911      	cbnz	r1, 801873e <sbrk_aligned+0x12>
 8018738:	f001 fd2c 	bl	801a194 <_sbrk_r>
 801873c:	6030      	str	r0, [r6, #0]
 801873e:	4621      	mov	r1, r4
 8018740:	4628      	mov	r0, r5
 8018742:	f001 fd27 	bl	801a194 <_sbrk_r>
 8018746:	1c43      	adds	r3, r0, #1
 8018748:	d103      	bne.n	8018752 <sbrk_aligned+0x26>
 801874a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801874e:	4620      	mov	r0, r4
 8018750:	bd70      	pop	{r4, r5, r6, pc}
 8018752:	1cc4      	adds	r4, r0, #3
 8018754:	f024 0403 	bic.w	r4, r4, #3
 8018758:	42a0      	cmp	r0, r4
 801875a:	d0f8      	beq.n	801874e <sbrk_aligned+0x22>
 801875c:	1a21      	subs	r1, r4, r0
 801875e:	4628      	mov	r0, r5
 8018760:	f001 fd18 	bl	801a194 <_sbrk_r>
 8018764:	3001      	adds	r0, #1
 8018766:	d1f2      	bne.n	801874e <sbrk_aligned+0x22>
 8018768:	e7ef      	b.n	801874a <sbrk_aligned+0x1e>
 801876a:	bf00      	nop
 801876c:	200079ec 	.word	0x200079ec

08018770 <_malloc_r>:
 8018770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018774:	1ccd      	adds	r5, r1, #3
 8018776:	f025 0503 	bic.w	r5, r5, #3
 801877a:	3508      	adds	r5, #8
 801877c:	2d0c      	cmp	r5, #12
 801877e:	bf38      	it	cc
 8018780:	250c      	movcc	r5, #12
 8018782:	2d00      	cmp	r5, #0
 8018784:	4606      	mov	r6, r0
 8018786:	db01      	blt.n	801878c <_malloc_r+0x1c>
 8018788:	42a9      	cmp	r1, r5
 801878a:	d904      	bls.n	8018796 <_malloc_r+0x26>
 801878c:	230c      	movs	r3, #12
 801878e:	6033      	str	r3, [r6, #0]
 8018790:	2000      	movs	r0, #0
 8018792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018796:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801886c <_malloc_r+0xfc>
 801879a:	f000 fc3f 	bl	801901c <__malloc_lock>
 801879e:	f8d8 3000 	ldr.w	r3, [r8]
 80187a2:	461c      	mov	r4, r3
 80187a4:	bb44      	cbnz	r4, 80187f8 <_malloc_r+0x88>
 80187a6:	4629      	mov	r1, r5
 80187a8:	4630      	mov	r0, r6
 80187aa:	f7ff ffbf 	bl	801872c <sbrk_aligned>
 80187ae:	1c43      	adds	r3, r0, #1
 80187b0:	4604      	mov	r4, r0
 80187b2:	d158      	bne.n	8018866 <_malloc_r+0xf6>
 80187b4:	f8d8 4000 	ldr.w	r4, [r8]
 80187b8:	4627      	mov	r7, r4
 80187ba:	2f00      	cmp	r7, #0
 80187bc:	d143      	bne.n	8018846 <_malloc_r+0xd6>
 80187be:	2c00      	cmp	r4, #0
 80187c0:	d04b      	beq.n	801885a <_malloc_r+0xea>
 80187c2:	6823      	ldr	r3, [r4, #0]
 80187c4:	4639      	mov	r1, r7
 80187c6:	4630      	mov	r0, r6
 80187c8:	eb04 0903 	add.w	r9, r4, r3
 80187cc:	f001 fce2 	bl	801a194 <_sbrk_r>
 80187d0:	4581      	cmp	r9, r0
 80187d2:	d142      	bne.n	801885a <_malloc_r+0xea>
 80187d4:	6821      	ldr	r1, [r4, #0]
 80187d6:	1a6d      	subs	r5, r5, r1
 80187d8:	4629      	mov	r1, r5
 80187da:	4630      	mov	r0, r6
 80187dc:	f7ff ffa6 	bl	801872c <sbrk_aligned>
 80187e0:	3001      	adds	r0, #1
 80187e2:	d03a      	beq.n	801885a <_malloc_r+0xea>
 80187e4:	6823      	ldr	r3, [r4, #0]
 80187e6:	442b      	add	r3, r5
 80187e8:	6023      	str	r3, [r4, #0]
 80187ea:	f8d8 3000 	ldr.w	r3, [r8]
 80187ee:	685a      	ldr	r2, [r3, #4]
 80187f0:	bb62      	cbnz	r2, 801884c <_malloc_r+0xdc>
 80187f2:	f8c8 7000 	str.w	r7, [r8]
 80187f6:	e00f      	b.n	8018818 <_malloc_r+0xa8>
 80187f8:	6822      	ldr	r2, [r4, #0]
 80187fa:	1b52      	subs	r2, r2, r5
 80187fc:	d420      	bmi.n	8018840 <_malloc_r+0xd0>
 80187fe:	2a0b      	cmp	r2, #11
 8018800:	d917      	bls.n	8018832 <_malloc_r+0xc2>
 8018802:	1961      	adds	r1, r4, r5
 8018804:	42a3      	cmp	r3, r4
 8018806:	6025      	str	r5, [r4, #0]
 8018808:	bf18      	it	ne
 801880a:	6059      	strne	r1, [r3, #4]
 801880c:	6863      	ldr	r3, [r4, #4]
 801880e:	bf08      	it	eq
 8018810:	f8c8 1000 	streq.w	r1, [r8]
 8018814:	5162      	str	r2, [r4, r5]
 8018816:	604b      	str	r3, [r1, #4]
 8018818:	4630      	mov	r0, r6
 801881a:	f000 fc05 	bl	8019028 <__malloc_unlock>
 801881e:	f104 000b 	add.w	r0, r4, #11
 8018822:	1d23      	adds	r3, r4, #4
 8018824:	f020 0007 	bic.w	r0, r0, #7
 8018828:	1ac2      	subs	r2, r0, r3
 801882a:	bf1c      	itt	ne
 801882c:	1a1b      	subne	r3, r3, r0
 801882e:	50a3      	strne	r3, [r4, r2]
 8018830:	e7af      	b.n	8018792 <_malloc_r+0x22>
 8018832:	6862      	ldr	r2, [r4, #4]
 8018834:	42a3      	cmp	r3, r4
 8018836:	bf0c      	ite	eq
 8018838:	f8c8 2000 	streq.w	r2, [r8]
 801883c:	605a      	strne	r2, [r3, #4]
 801883e:	e7eb      	b.n	8018818 <_malloc_r+0xa8>
 8018840:	4623      	mov	r3, r4
 8018842:	6864      	ldr	r4, [r4, #4]
 8018844:	e7ae      	b.n	80187a4 <_malloc_r+0x34>
 8018846:	463c      	mov	r4, r7
 8018848:	687f      	ldr	r7, [r7, #4]
 801884a:	e7b6      	b.n	80187ba <_malloc_r+0x4a>
 801884c:	461a      	mov	r2, r3
 801884e:	685b      	ldr	r3, [r3, #4]
 8018850:	42a3      	cmp	r3, r4
 8018852:	d1fb      	bne.n	801884c <_malloc_r+0xdc>
 8018854:	2300      	movs	r3, #0
 8018856:	6053      	str	r3, [r2, #4]
 8018858:	e7de      	b.n	8018818 <_malloc_r+0xa8>
 801885a:	230c      	movs	r3, #12
 801885c:	6033      	str	r3, [r6, #0]
 801885e:	4630      	mov	r0, r6
 8018860:	f000 fbe2 	bl	8019028 <__malloc_unlock>
 8018864:	e794      	b.n	8018790 <_malloc_r+0x20>
 8018866:	6005      	str	r5, [r0, #0]
 8018868:	e7d6      	b.n	8018818 <_malloc_r+0xa8>
 801886a:	bf00      	nop
 801886c:	200079f0 	.word	0x200079f0

08018870 <_printf_common>:
 8018870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018874:	4616      	mov	r6, r2
 8018876:	4698      	mov	r8, r3
 8018878:	688a      	ldr	r2, [r1, #8]
 801887a:	690b      	ldr	r3, [r1, #16]
 801887c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018880:	4293      	cmp	r3, r2
 8018882:	bfb8      	it	lt
 8018884:	4613      	movlt	r3, r2
 8018886:	6033      	str	r3, [r6, #0]
 8018888:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801888c:	4607      	mov	r7, r0
 801888e:	460c      	mov	r4, r1
 8018890:	b10a      	cbz	r2, 8018896 <_printf_common+0x26>
 8018892:	3301      	adds	r3, #1
 8018894:	6033      	str	r3, [r6, #0]
 8018896:	6823      	ldr	r3, [r4, #0]
 8018898:	0699      	lsls	r1, r3, #26
 801889a:	bf42      	ittt	mi
 801889c:	6833      	ldrmi	r3, [r6, #0]
 801889e:	3302      	addmi	r3, #2
 80188a0:	6033      	strmi	r3, [r6, #0]
 80188a2:	6825      	ldr	r5, [r4, #0]
 80188a4:	f015 0506 	ands.w	r5, r5, #6
 80188a8:	d106      	bne.n	80188b8 <_printf_common+0x48>
 80188aa:	f104 0a19 	add.w	sl, r4, #25
 80188ae:	68e3      	ldr	r3, [r4, #12]
 80188b0:	6832      	ldr	r2, [r6, #0]
 80188b2:	1a9b      	subs	r3, r3, r2
 80188b4:	42ab      	cmp	r3, r5
 80188b6:	dc26      	bgt.n	8018906 <_printf_common+0x96>
 80188b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80188bc:	6822      	ldr	r2, [r4, #0]
 80188be:	3b00      	subs	r3, #0
 80188c0:	bf18      	it	ne
 80188c2:	2301      	movne	r3, #1
 80188c4:	0692      	lsls	r2, r2, #26
 80188c6:	d42b      	bmi.n	8018920 <_printf_common+0xb0>
 80188c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80188cc:	4641      	mov	r1, r8
 80188ce:	4638      	mov	r0, r7
 80188d0:	47c8      	blx	r9
 80188d2:	3001      	adds	r0, #1
 80188d4:	d01e      	beq.n	8018914 <_printf_common+0xa4>
 80188d6:	6823      	ldr	r3, [r4, #0]
 80188d8:	6922      	ldr	r2, [r4, #16]
 80188da:	f003 0306 	and.w	r3, r3, #6
 80188de:	2b04      	cmp	r3, #4
 80188e0:	bf02      	ittt	eq
 80188e2:	68e5      	ldreq	r5, [r4, #12]
 80188e4:	6833      	ldreq	r3, [r6, #0]
 80188e6:	1aed      	subeq	r5, r5, r3
 80188e8:	68a3      	ldr	r3, [r4, #8]
 80188ea:	bf0c      	ite	eq
 80188ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80188f0:	2500      	movne	r5, #0
 80188f2:	4293      	cmp	r3, r2
 80188f4:	bfc4      	itt	gt
 80188f6:	1a9b      	subgt	r3, r3, r2
 80188f8:	18ed      	addgt	r5, r5, r3
 80188fa:	2600      	movs	r6, #0
 80188fc:	341a      	adds	r4, #26
 80188fe:	42b5      	cmp	r5, r6
 8018900:	d11a      	bne.n	8018938 <_printf_common+0xc8>
 8018902:	2000      	movs	r0, #0
 8018904:	e008      	b.n	8018918 <_printf_common+0xa8>
 8018906:	2301      	movs	r3, #1
 8018908:	4652      	mov	r2, sl
 801890a:	4641      	mov	r1, r8
 801890c:	4638      	mov	r0, r7
 801890e:	47c8      	blx	r9
 8018910:	3001      	adds	r0, #1
 8018912:	d103      	bne.n	801891c <_printf_common+0xac>
 8018914:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801891c:	3501      	adds	r5, #1
 801891e:	e7c6      	b.n	80188ae <_printf_common+0x3e>
 8018920:	18e1      	adds	r1, r4, r3
 8018922:	1c5a      	adds	r2, r3, #1
 8018924:	2030      	movs	r0, #48	@ 0x30
 8018926:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801892a:	4422      	add	r2, r4
 801892c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018930:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018934:	3302      	adds	r3, #2
 8018936:	e7c7      	b.n	80188c8 <_printf_common+0x58>
 8018938:	2301      	movs	r3, #1
 801893a:	4622      	mov	r2, r4
 801893c:	4641      	mov	r1, r8
 801893e:	4638      	mov	r0, r7
 8018940:	47c8      	blx	r9
 8018942:	3001      	adds	r0, #1
 8018944:	d0e6      	beq.n	8018914 <_printf_common+0xa4>
 8018946:	3601      	adds	r6, #1
 8018948:	e7d9      	b.n	80188fe <_printf_common+0x8e>
	...

0801894c <_printf_i>:
 801894c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018950:	7e0f      	ldrb	r7, [r1, #24]
 8018952:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018954:	2f78      	cmp	r7, #120	@ 0x78
 8018956:	4691      	mov	r9, r2
 8018958:	4680      	mov	r8, r0
 801895a:	460c      	mov	r4, r1
 801895c:	469a      	mov	sl, r3
 801895e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018962:	d807      	bhi.n	8018974 <_printf_i+0x28>
 8018964:	2f62      	cmp	r7, #98	@ 0x62
 8018966:	d80a      	bhi.n	801897e <_printf_i+0x32>
 8018968:	2f00      	cmp	r7, #0
 801896a:	f000 80d2 	beq.w	8018b12 <_printf_i+0x1c6>
 801896e:	2f58      	cmp	r7, #88	@ 0x58
 8018970:	f000 80b9 	beq.w	8018ae6 <_printf_i+0x19a>
 8018974:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018978:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801897c:	e03a      	b.n	80189f4 <_printf_i+0xa8>
 801897e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018982:	2b15      	cmp	r3, #21
 8018984:	d8f6      	bhi.n	8018974 <_printf_i+0x28>
 8018986:	a101      	add	r1, pc, #4	@ (adr r1, 801898c <_printf_i+0x40>)
 8018988:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801898c:	080189e5 	.word	0x080189e5
 8018990:	080189f9 	.word	0x080189f9
 8018994:	08018975 	.word	0x08018975
 8018998:	08018975 	.word	0x08018975
 801899c:	08018975 	.word	0x08018975
 80189a0:	08018975 	.word	0x08018975
 80189a4:	080189f9 	.word	0x080189f9
 80189a8:	08018975 	.word	0x08018975
 80189ac:	08018975 	.word	0x08018975
 80189b0:	08018975 	.word	0x08018975
 80189b4:	08018975 	.word	0x08018975
 80189b8:	08018af9 	.word	0x08018af9
 80189bc:	08018a23 	.word	0x08018a23
 80189c0:	08018ab3 	.word	0x08018ab3
 80189c4:	08018975 	.word	0x08018975
 80189c8:	08018975 	.word	0x08018975
 80189cc:	08018b1b 	.word	0x08018b1b
 80189d0:	08018975 	.word	0x08018975
 80189d4:	08018a23 	.word	0x08018a23
 80189d8:	08018975 	.word	0x08018975
 80189dc:	08018975 	.word	0x08018975
 80189e0:	08018abb 	.word	0x08018abb
 80189e4:	6833      	ldr	r3, [r6, #0]
 80189e6:	1d1a      	adds	r2, r3, #4
 80189e8:	681b      	ldr	r3, [r3, #0]
 80189ea:	6032      	str	r2, [r6, #0]
 80189ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80189f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80189f4:	2301      	movs	r3, #1
 80189f6:	e09d      	b.n	8018b34 <_printf_i+0x1e8>
 80189f8:	6833      	ldr	r3, [r6, #0]
 80189fa:	6820      	ldr	r0, [r4, #0]
 80189fc:	1d19      	adds	r1, r3, #4
 80189fe:	6031      	str	r1, [r6, #0]
 8018a00:	0606      	lsls	r6, r0, #24
 8018a02:	d501      	bpl.n	8018a08 <_printf_i+0xbc>
 8018a04:	681d      	ldr	r5, [r3, #0]
 8018a06:	e003      	b.n	8018a10 <_printf_i+0xc4>
 8018a08:	0645      	lsls	r5, r0, #25
 8018a0a:	d5fb      	bpl.n	8018a04 <_printf_i+0xb8>
 8018a0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018a10:	2d00      	cmp	r5, #0
 8018a12:	da03      	bge.n	8018a1c <_printf_i+0xd0>
 8018a14:	232d      	movs	r3, #45	@ 0x2d
 8018a16:	426d      	negs	r5, r5
 8018a18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018a1c:	4859      	ldr	r0, [pc, #356]	@ (8018b84 <_printf_i+0x238>)
 8018a1e:	230a      	movs	r3, #10
 8018a20:	e011      	b.n	8018a46 <_printf_i+0xfa>
 8018a22:	6821      	ldr	r1, [r4, #0]
 8018a24:	6833      	ldr	r3, [r6, #0]
 8018a26:	0608      	lsls	r0, r1, #24
 8018a28:	f853 5b04 	ldr.w	r5, [r3], #4
 8018a2c:	d402      	bmi.n	8018a34 <_printf_i+0xe8>
 8018a2e:	0649      	lsls	r1, r1, #25
 8018a30:	bf48      	it	mi
 8018a32:	b2ad      	uxthmi	r5, r5
 8018a34:	2f6f      	cmp	r7, #111	@ 0x6f
 8018a36:	4853      	ldr	r0, [pc, #332]	@ (8018b84 <_printf_i+0x238>)
 8018a38:	6033      	str	r3, [r6, #0]
 8018a3a:	bf14      	ite	ne
 8018a3c:	230a      	movne	r3, #10
 8018a3e:	2308      	moveq	r3, #8
 8018a40:	2100      	movs	r1, #0
 8018a42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018a46:	6866      	ldr	r6, [r4, #4]
 8018a48:	60a6      	str	r6, [r4, #8]
 8018a4a:	2e00      	cmp	r6, #0
 8018a4c:	bfa2      	ittt	ge
 8018a4e:	6821      	ldrge	r1, [r4, #0]
 8018a50:	f021 0104 	bicge.w	r1, r1, #4
 8018a54:	6021      	strge	r1, [r4, #0]
 8018a56:	b90d      	cbnz	r5, 8018a5c <_printf_i+0x110>
 8018a58:	2e00      	cmp	r6, #0
 8018a5a:	d04b      	beq.n	8018af4 <_printf_i+0x1a8>
 8018a5c:	4616      	mov	r6, r2
 8018a5e:	fbb5 f1f3 	udiv	r1, r5, r3
 8018a62:	fb03 5711 	mls	r7, r3, r1, r5
 8018a66:	5dc7      	ldrb	r7, [r0, r7]
 8018a68:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018a6c:	462f      	mov	r7, r5
 8018a6e:	42bb      	cmp	r3, r7
 8018a70:	460d      	mov	r5, r1
 8018a72:	d9f4      	bls.n	8018a5e <_printf_i+0x112>
 8018a74:	2b08      	cmp	r3, #8
 8018a76:	d10b      	bne.n	8018a90 <_printf_i+0x144>
 8018a78:	6823      	ldr	r3, [r4, #0]
 8018a7a:	07df      	lsls	r7, r3, #31
 8018a7c:	d508      	bpl.n	8018a90 <_printf_i+0x144>
 8018a7e:	6923      	ldr	r3, [r4, #16]
 8018a80:	6861      	ldr	r1, [r4, #4]
 8018a82:	4299      	cmp	r1, r3
 8018a84:	bfde      	ittt	le
 8018a86:	2330      	movle	r3, #48	@ 0x30
 8018a88:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018a8c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8018a90:	1b92      	subs	r2, r2, r6
 8018a92:	6122      	str	r2, [r4, #16]
 8018a94:	f8cd a000 	str.w	sl, [sp]
 8018a98:	464b      	mov	r3, r9
 8018a9a:	aa03      	add	r2, sp, #12
 8018a9c:	4621      	mov	r1, r4
 8018a9e:	4640      	mov	r0, r8
 8018aa0:	f7ff fee6 	bl	8018870 <_printf_common>
 8018aa4:	3001      	adds	r0, #1
 8018aa6:	d14a      	bne.n	8018b3e <_printf_i+0x1f2>
 8018aa8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018aac:	b004      	add	sp, #16
 8018aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ab2:	6823      	ldr	r3, [r4, #0]
 8018ab4:	f043 0320 	orr.w	r3, r3, #32
 8018ab8:	6023      	str	r3, [r4, #0]
 8018aba:	4833      	ldr	r0, [pc, #204]	@ (8018b88 <_printf_i+0x23c>)
 8018abc:	2778      	movs	r7, #120	@ 0x78
 8018abe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018ac2:	6823      	ldr	r3, [r4, #0]
 8018ac4:	6831      	ldr	r1, [r6, #0]
 8018ac6:	061f      	lsls	r7, r3, #24
 8018ac8:	f851 5b04 	ldr.w	r5, [r1], #4
 8018acc:	d402      	bmi.n	8018ad4 <_printf_i+0x188>
 8018ace:	065f      	lsls	r7, r3, #25
 8018ad0:	bf48      	it	mi
 8018ad2:	b2ad      	uxthmi	r5, r5
 8018ad4:	6031      	str	r1, [r6, #0]
 8018ad6:	07d9      	lsls	r1, r3, #31
 8018ad8:	bf44      	itt	mi
 8018ada:	f043 0320 	orrmi.w	r3, r3, #32
 8018ade:	6023      	strmi	r3, [r4, #0]
 8018ae0:	b11d      	cbz	r5, 8018aea <_printf_i+0x19e>
 8018ae2:	2310      	movs	r3, #16
 8018ae4:	e7ac      	b.n	8018a40 <_printf_i+0xf4>
 8018ae6:	4827      	ldr	r0, [pc, #156]	@ (8018b84 <_printf_i+0x238>)
 8018ae8:	e7e9      	b.n	8018abe <_printf_i+0x172>
 8018aea:	6823      	ldr	r3, [r4, #0]
 8018aec:	f023 0320 	bic.w	r3, r3, #32
 8018af0:	6023      	str	r3, [r4, #0]
 8018af2:	e7f6      	b.n	8018ae2 <_printf_i+0x196>
 8018af4:	4616      	mov	r6, r2
 8018af6:	e7bd      	b.n	8018a74 <_printf_i+0x128>
 8018af8:	6833      	ldr	r3, [r6, #0]
 8018afa:	6825      	ldr	r5, [r4, #0]
 8018afc:	6961      	ldr	r1, [r4, #20]
 8018afe:	1d18      	adds	r0, r3, #4
 8018b00:	6030      	str	r0, [r6, #0]
 8018b02:	062e      	lsls	r6, r5, #24
 8018b04:	681b      	ldr	r3, [r3, #0]
 8018b06:	d501      	bpl.n	8018b0c <_printf_i+0x1c0>
 8018b08:	6019      	str	r1, [r3, #0]
 8018b0a:	e002      	b.n	8018b12 <_printf_i+0x1c6>
 8018b0c:	0668      	lsls	r0, r5, #25
 8018b0e:	d5fb      	bpl.n	8018b08 <_printf_i+0x1bc>
 8018b10:	8019      	strh	r1, [r3, #0]
 8018b12:	2300      	movs	r3, #0
 8018b14:	6123      	str	r3, [r4, #16]
 8018b16:	4616      	mov	r6, r2
 8018b18:	e7bc      	b.n	8018a94 <_printf_i+0x148>
 8018b1a:	6833      	ldr	r3, [r6, #0]
 8018b1c:	1d1a      	adds	r2, r3, #4
 8018b1e:	6032      	str	r2, [r6, #0]
 8018b20:	681e      	ldr	r6, [r3, #0]
 8018b22:	6862      	ldr	r2, [r4, #4]
 8018b24:	2100      	movs	r1, #0
 8018b26:	4630      	mov	r0, r6
 8018b28:	f7e9 fd7a 	bl	8002620 <memchr>
 8018b2c:	b108      	cbz	r0, 8018b32 <_printf_i+0x1e6>
 8018b2e:	1b80      	subs	r0, r0, r6
 8018b30:	6060      	str	r0, [r4, #4]
 8018b32:	6863      	ldr	r3, [r4, #4]
 8018b34:	6123      	str	r3, [r4, #16]
 8018b36:	2300      	movs	r3, #0
 8018b38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018b3c:	e7aa      	b.n	8018a94 <_printf_i+0x148>
 8018b3e:	6923      	ldr	r3, [r4, #16]
 8018b40:	4632      	mov	r2, r6
 8018b42:	4649      	mov	r1, r9
 8018b44:	4640      	mov	r0, r8
 8018b46:	47d0      	blx	sl
 8018b48:	3001      	adds	r0, #1
 8018b4a:	d0ad      	beq.n	8018aa8 <_printf_i+0x15c>
 8018b4c:	6823      	ldr	r3, [r4, #0]
 8018b4e:	079b      	lsls	r3, r3, #30
 8018b50:	d413      	bmi.n	8018b7a <_printf_i+0x22e>
 8018b52:	68e0      	ldr	r0, [r4, #12]
 8018b54:	9b03      	ldr	r3, [sp, #12]
 8018b56:	4298      	cmp	r0, r3
 8018b58:	bfb8      	it	lt
 8018b5a:	4618      	movlt	r0, r3
 8018b5c:	e7a6      	b.n	8018aac <_printf_i+0x160>
 8018b5e:	2301      	movs	r3, #1
 8018b60:	4632      	mov	r2, r6
 8018b62:	4649      	mov	r1, r9
 8018b64:	4640      	mov	r0, r8
 8018b66:	47d0      	blx	sl
 8018b68:	3001      	adds	r0, #1
 8018b6a:	d09d      	beq.n	8018aa8 <_printf_i+0x15c>
 8018b6c:	3501      	adds	r5, #1
 8018b6e:	68e3      	ldr	r3, [r4, #12]
 8018b70:	9903      	ldr	r1, [sp, #12]
 8018b72:	1a5b      	subs	r3, r3, r1
 8018b74:	42ab      	cmp	r3, r5
 8018b76:	dcf2      	bgt.n	8018b5e <_printf_i+0x212>
 8018b78:	e7eb      	b.n	8018b52 <_printf_i+0x206>
 8018b7a:	2500      	movs	r5, #0
 8018b7c:	f104 0619 	add.w	r6, r4, #25
 8018b80:	e7f5      	b.n	8018b6e <_printf_i+0x222>
 8018b82:	bf00      	nop
 8018b84:	0801ec32 	.word	0x0801ec32
 8018b88:	0801ec43 	.word	0x0801ec43

08018b8c <_scanf_float>:
 8018b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b90:	b087      	sub	sp, #28
 8018b92:	4617      	mov	r7, r2
 8018b94:	9303      	str	r3, [sp, #12]
 8018b96:	688b      	ldr	r3, [r1, #8]
 8018b98:	1e5a      	subs	r2, r3, #1
 8018b9a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8018b9e:	bf81      	itttt	hi
 8018ba0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8018ba4:	eb03 0b05 	addhi.w	fp, r3, r5
 8018ba8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8018bac:	608b      	strhi	r3, [r1, #8]
 8018bae:	680b      	ldr	r3, [r1, #0]
 8018bb0:	460a      	mov	r2, r1
 8018bb2:	f04f 0500 	mov.w	r5, #0
 8018bb6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8018bba:	f842 3b1c 	str.w	r3, [r2], #28
 8018bbe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8018bc2:	4680      	mov	r8, r0
 8018bc4:	460c      	mov	r4, r1
 8018bc6:	bf98      	it	ls
 8018bc8:	f04f 0b00 	movls.w	fp, #0
 8018bcc:	9201      	str	r2, [sp, #4]
 8018bce:	4616      	mov	r6, r2
 8018bd0:	46aa      	mov	sl, r5
 8018bd2:	46a9      	mov	r9, r5
 8018bd4:	9502      	str	r5, [sp, #8]
 8018bd6:	68a2      	ldr	r2, [r4, #8]
 8018bd8:	b152      	cbz	r2, 8018bf0 <_scanf_float+0x64>
 8018bda:	683b      	ldr	r3, [r7, #0]
 8018bdc:	781b      	ldrb	r3, [r3, #0]
 8018bde:	2b4e      	cmp	r3, #78	@ 0x4e
 8018be0:	d864      	bhi.n	8018cac <_scanf_float+0x120>
 8018be2:	2b40      	cmp	r3, #64	@ 0x40
 8018be4:	d83c      	bhi.n	8018c60 <_scanf_float+0xd4>
 8018be6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8018bea:	b2c8      	uxtb	r0, r1
 8018bec:	280e      	cmp	r0, #14
 8018bee:	d93a      	bls.n	8018c66 <_scanf_float+0xda>
 8018bf0:	f1b9 0f00 	cmp.w	r9, #0
 8018bf4:	d003      	beq.n	8018bfe <_scanf_float+0x72>
 8018bf6:	6823      	ldr	r3, [r4, #0]
 8018bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018bfc:	6023      	str	r3, [r4, #0]
 8018bfe:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8018c02:	f1ba 0f01 	cmp.w	sl, #1
 8018c06:	f200 8117 	bhi.w	8018e38 <_scanf_float+0x2ac>
 8018c0a:	9b01      	ldr	r3, [sp, #4]
 8018c0c:	429e      	cmp	r6, r3
 8018c0e:	f200 8108 	bhi.w	8018e22 <_scanf_float+0x296>
 8018c12:	2001      	movs	r0, #1
 8018c14:	b007      	add	sp, #28
 8018c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c1a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8018c1e:	2a0d      	cmp	r2, #13
 8018c20:	d8e6      	bhi.n	8018bf0 <_scanf_float+0x64>
 8018c22:	a101      	add	r1, pc, #4	@ (adr r1, 8018c28 <_scanf_float+0x9c>)
 8018c24:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018c28:	08018d6f 	.word	0x08018d6f
 8018c2c:	08018bf1 	.word	0x08018bf1
 8018c30:	08018bf1 	.word	0x08018bf1
 8018c34:	08018bf1 	.word	0x08018bf1
 8018c38:	08018dcf 	.word	0x08018dcf
 8018c3c:	08018da7 	.word	0x08018da7
 8018c40:	08018bf1 	.word	0x08018bf1
 8018c44:	08018bf1 	.word	0x08018bf1
 8018c48:	08018d7d 	.word	0x08018d7d
 8018c4c:	08018bf1 	.word	0x08018bf1
 8018c50:	08018bf1 	.word	0x08018bf1
 8018c54:	08018bf1 	.word	0x08018bf1
 8018c58:	08018bf1 	.word	0x08018bf1
 8018c5c:	08018d35 	.word	0x08018d35
 8018c60:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8018c64:	e7db      	b.n	8018c1e <_scanf_float+0x92>
 8018c66:	290e      	cmp	r1, #14
 8018c68:	d8c2      	bhi.n	8018bf0 <_scanf_float+0x64>
 8018c6a:	a001      	add	r0, pc, #4	@ (adr r0, 8018c70 <_scanf_float+0xe4>)
 8018c6c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8018c70:	08018d25 	.word	0x08018d25
 8018c74:	08018bf1 	.word	0x08018bf1
 8018c78:	08018d25 	.word	0x08018d25
 8018c7c:	08018dbb 	.word	0x08018dbb
 8018c80:	08018bf1 	.word	0x08018bf1
 8018c84:	08018ccd 	.word	0x08018ccd
 8018c88:	08018d0b 	.word	0x08018d0b
 8018c8c:	08018d0b 	.word	0x08018d0b
 8018c90:	08018d0b 	.word	0x08018d0b
 8018c94:	08018d0b 	.word	0x08018d0b
 8018c98:	08018d0b 	.word	0x08018d0b
 8018c9c:	08018d0b 	.word	0x08018d0b
 8018ca0:	08018d0b 	.word	0x08018d0b
 8018ca4:	08018d0b 	.word	0x08018d0b
 8018ca8:	08018d0b 	.word	0x08018d0b
 8018cac:	2b6e      	cmp	r3, #110	@ 0x6e
 8018cae:	d809      	bhi.n	8018cc4 <_scanf_float+0x138>
 8018cb0:	2b60      	cmp	r3, #96	@ 0x60
 8018cb2:	d8b2      	bhi.n	8018c1a <_scanf_float+0x8e>
 8018cb4:	2b54      	cmp	r3, #84	@ 0x54
 8018cb6:	d07b      	beq.n	8018db0 <_scanf_float+0x224>
 8018cb8:	2b59      	cmp	r3, #89	@ 0x59
 8018cba:	d199      	bne.n	8018bf0 <_scanf_float+0x64>
 8018cbc:	2d07      	cmp	r5, #7
 8018cbe:	d197      	bne.n	8018bf0 <_scanf_float+0x64>
 8018cc0:	2508      	movs	r5, #8
 8018cc2:	e02c      	b.n	8018d1e <_scanf_float+0x192>
 8018cc4:	2b74      	cmp	r3, #116	@ 0x74
 8018cc6:	d073      	beq.n	8018db0 <_scanf_float+0x224>
 8018cc8:	2b79      	cmp	r3, #121	@ 0x79
 8018cca:	e7f6      	b.n	8018cba <_scanf_float+0x12e>
 8018ccc:	6821      	ldr	r1, [r4, #0]
 8018cce:	05c8      	lsls	r0, r1, #23
 8018cd0:	d51b      	bpl.n	8018d0a <_scanf_float+0x17e>
 8018cd2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8018cd6:	6021      	str	r1, [r4, #0]
 8018cd8:	f109 0901 	add.w	r9, r9, #1
 8018cdc:	f1bb 0f00 	cmp.w	fp, #0
 8018ce0:	d003      	beq.n	8018cea <_scanf_float+0x15e>
 8018ce2:	3201      	adds	r2, #1
 8018ce4:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8018ce8:	60a2      	str	r2, [r4, #8]
 8018cea:	68a3      	ldr	r3, [r4, #8]
 8018cec:	3b01      	subs	r3, #1
 8018cee:	60a3      	str	r3, [r4, #8]
 8018cf0:	6923      	ldr	r3, [r4, #16]
 8018cf2:	3301      	adds	r3, #1
 8018cf4:	6123      	str	r3, [r4, #16]
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	3b01      	subs	r3, #1
 8018cfa:	2b00      	cmp	r3, #0
 8018cfc:	607b      	str	r3, [r7, #4]
 8018cfe:	f340 8087 	ble.w	8018e10 <_scanf_float+0x284>
 8018d02:	683b      	ldr	r3, [r7, #0]
 8018d04:	3301      	adds	r3, #1
 8018d06:	603b      	str	r3, [r7, #0]
 8018d08:	e765      	b.n	8018bd6 <_scanf_float+0x4a>
 8018d0a:	eb1a 0105 	adds.w	r1, sl, r5
 8018d0e:	f47f af6f 	bne.w	8018bf0 <_scanf_float+0x64>
 8018d12:	6822      	ldr	r2, [r4, #0]
 8018d14:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8018d18:	6022      	str	r2, [r4, #0]
 8018d1a:	460d      	mov	r5, r1
 8018d1c:	468a      	mov	sl, r1
 8018d1e:	f806 3b01 	strb.w	r3, [r6], #1
 8018d22:	e7e2      	b.n	8018cea <_scanf_float+0x15e>
 8018d24:	6822      	ldr	r2, [r4, #0]
 8018d26:	0610      	lsls	r0, r2, #24
 8018d28:	f57f af62 	bpl.w	8018bf0 <_scanf_float+0x64>
 8018d2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8018d30:	6022      	str	r2, [r4, #0]
 8018d32:	e7f4      	b.n	8018d1e <_scanf_float+0x192>
 8018d34:	f1ba 0f00 	cmp.w	sl, #0
 8018d38:	d10e      	bne.n	8018d58 <_scanf_float+0x1cc>
 8018d3a:	f1b9 0f00 	cmp.w	r9, #0
 8018d3e:	d10e      	bne.n	8018d5e <_scanf_float+0x1d2>
 8018d40:	6822      	ldr	r2, [r4, #0]
 8018d42:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018d46:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8018d4a:	d108      	bne.n	8018d5e <_scanf_float+0x1d2>
 8018d4c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018d50:	6022      	str	r2, [r4, #0]
 8018d52:	f04f 0a01 	mov.w	sl, #1
 8018d56:	e7e2      	b.n	8018d1e <_scanf_float+0x192>
 8018d58:	f1ba 0f02 	cmp.w	sl, #2
 8018d5c:	d055      	beq.n	8018e0a <_scanf_float+0x27e>
 8018d5e:	2d01      	cmp	r5, #1
 8018d60:	d002      	beq.n	8018d68 <_scanf_float+0x1dc>
 8018d62:	2d04      	cmp	r5, #4
 8018d64:	f47f af44 	bne.w	8018bf0 <_scanf_float+0x64>
 8018d68:	3501      	adds	r5, #1
 8018d6a:	b2ed      	uxtb	r5, r5
 8018d6c:	e7d7      	b.n	8018d1e <_scanf_float+0x192>
 8018d6e:	f1ba 0f01 	cmp.w	sl, #1
 8018d72:	f47f af3d 	bne.w	8018bf0 <_scanf_float+0x64>
 8018d76:	f04f 0a02 	mov.w	sl, #2
 8018d7a:	e7d0      	b.n	8018d1e <_scanf_float+0x192>
 8018d7c:	b97d      	cbnz	r5, 8018d9e <_scanf_float+0x212>
 8018d7e:	f1b9 0f00 	cmp.w	r9, #0
 8018d82:	f47f af38 	bne.w	8018bf6 <_scanf_float+0x6a>
 8018d86:	6822      	ldr	r2, [r4, #0]
 8018d88:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018d8c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8018d90:	f040 8108 	bne.w	8018fa4 <_scanf_float+0x418>
 8018d94:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018d98:	6022      	str	r2, [r4, #0]
 8018d9a:	2501      	movs	r5, #1
 8018d9c:	e7bf      	b.n	8018d1e <_scanf_float+0x192>
 8018d9e:	2d03      	cmp	r5, #3
 8018da0:	d0e2      	beq.n	8018d68 <_scanf_float+0x1dc>
 8018da2:	2d05      	cmp	r5, #5
 8018da4:	e7de      	b.n	8018d64 <_scanf_float+0x1d8>
 8018da6:	2d02      	cmp	r5, #2
 8018da8:	f47f af22 	bne.w	8018bf0 <_scanf_float+0x64>
 8018dac:	2503      	movs	r5, #3
 8018dae:	e7b6      	b.n	8018d1e <_scanf_float+0x192>
 8018db0:	2d06      	cmp	r5, #6
 8018db2:	f47f af1d 	bne.w	8018bf0 <_scanf_float+0x64>
 8018db6:	2507      	movs	r5, #7
 8018db8:	e7b1      	b.n	8018d1e <_scanf_float+0x192>
 8018dba:	6822      	ldr	r2, [r4, #0]
 8018dbc:	0591      	lsls	r1, r2, #22
 8018dbe:	f57f af17 	bpl.w	8018bf0 <_scanf_float+0x64>
 8018dc2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8018dc6:	6022      	str	r2, [r4, #0]
 8018dc8:	f8cd 9008 	str.w	r9, [sp, #8]
 8018dcc:	e7a7      	b.n	8018d1e <_scanf_float+0x192>
 8018dce:	6822      	ldr	r2, [r4, #0]
 8018dd0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8018dd4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8018dd8:	d006      	beq.n	8018de8 <_scanf_float+0x25c>
 8018dda:	0550      	lsls	r0, r2, #21
 8018ddc:	f57f af08 	bpl.w	8018bf0 <_scanf_float+0x64>
 8018de0:	f1b9 0f00 	cmp.w	r9, #0
 8018de4:	f000 80de 	beq.w	8018fa4 <_scanf_float+0x418>
 8018de8:	0591      	lsls	r1, r2, #22
 8018dea:	bf58      	it	pl
 8018dec:	9902      	ldrpl	r1, [sp, #8]
 8018dee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018df2:	bf58      	it	pl
 8018df4:	eba9 0101 	subpl.w	r1, r9, r1
 8018df8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8018dfc:	bf58      	it	pl
 8018dfe:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018e02:	6022      	str	r2, [r4, #0]
 8018e04:	f04f 0900 	mov.w	r9, #0
 8018e08:	e789      	b.n	8018d1e <_scanf_float+0x192>
 8018e0a:	f04f 0a03 	mov.w	sl, #3
 8018e0e:	e786      	b.n	8018d1e <_scanf_float+0x192>
 8018e10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018e14:	4639      	mov	r1, r7
 8018e16:	4640      	mov	r0, r8
 8018e18:	4798      	blx	r3
 8018e1a:	2800      	cmp	r0, #0
 8018e1c:	f43f aedb 	beq.w	8018bd6 <_scanf_float+0x4a>
 8018e20:	e6e6      	b.n	8018bf0 <_scanf_float+0x64>
 8018e22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018e26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018e2a:	463a      	mov	r2, r7
 8018e2c:	4640      	mov	r0, r8
 8018e2e:	4798      	blx	r3
 8018e30:	6923      	ldr	r3, [r4, #16]
 8018e32:	3b01      	subs	r3, #1
 8018e34:	6123      	str	r3, [r4, #16]
 8018e36:	e6e8      	b.n	8018c0a <_scanf_float+0x7e>
 8018e38:	1e6b      	subs	r3, r5, #1
 8018e3a:	2b06      	cmp	r3, #6
 8018e3c:	d824      	bhi.n	8018e88 <_scanf_float+0x2fc>
 8018e3e:	2d02      	cmp	r5, #2
 8018e40:	d836      	bhi.n	8018eb0 <_scanf_float+0x324>
 8018e42:	9b01      	ldr	r3, [sp, #4]
 8018e44:	429e      	cmp	r6, r3
 8018e46:	f67f aee4 	bls.w	8018c12 <_scanf_float+0x86>
 8018e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018e4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018e52:	463a      	mov	r2, r7
 8018e54:	4640      	mov	r0, r8
 8018e56:	4798      	blx	r3
 8018e58:	6923      	ldr	r3, [r4, #16]
 8018e5a:	3b01      	subs	r3, #1
 8018e5c:	6123      	str	r3, [r4, #16]
 8018e5e:	e7f0      	b.n	8018e42 <_scanf_float+0x2b6>
 8018e60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018e64:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8018e68:	463a      	mov	r2, r7
 8018e6a:	4640      	mov	r0, r8
 8018e6c:	4798      	blx	r3
 8018e6e:	6923      	ldr	r3, [r4, #16]
 8018e70:	3b01      	subs	r3, #1
 8018e72:	6123      	str	r3, [r4, #16]
 8018e74:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8018e78:	fa5f fa8a 	uxtb.w	sl, sl
 8018e7c:	f1ba 0f02 	cmp.w	sl, #2
 8018e80:	d1ee      	bne.n	8018e60 <_scanf_float+0x2d4>
 8018e82:	3d03      	subs	r5, #3
 8018e84:	b2ed      	uxtb	r5, r5
 8018e86:	1b76      	subs	r6, r6, r5
 8018e88:	6823      	ldr	r3, [r4, #0]
 8018e8a:	05da      	lsls	r2, r3, #23
 8018e8c:	d530      	bpl.n	8018ef0 <_scanf_float+0x364>
 8018e8e:	055b      	lsls	r3, r3, #21
 8018e90:	d511      	bpl.n	8018eb6 <_scanf_float+0x32a>
 8018e92:	9b01      	ldr	r3, [sp, #4]
 8018e94:	429e      	cmp	r6, r3
 8018e96:	f67f aebc 	bls.w	8018c12 <_scanf_float+0x86>
 8018e9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018e9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018ea2:	463a      	mov	r2, r7
 8018ea4:	4640      	mov	r0, r8
 8018ea6:	4798      	blx	r3
 8018ea8:	6923      	ldr	r3, [r4, #16]
 8018eaa:	3b01      	subs	r3, #1
 8018eac:	6123      	str	r3, [r4, #16]
 8018eae:	e7f0      	b.n	8018e92 <_scanf_float+0x306>
 8018eb0:	46aa      	mov	sl, r5
 8018eb2:	46b3      	mov	fp, r6
 8018eb4:	e7de      	b.n	8018e74 <_scanf_float+0x2e8>
 8018eb6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8018eba:	6923      	ldr	r3, [r4, #16]
 8018ebc:	2965      	cmp	r1, #101	@ 0x65
 8018ebe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8018ec2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8018ec6:	6123      	str	r3, [r4, #16]
 8018ec8:	d00c      	beq.n	8018ee4 <_scanf_float+0x358>
 8018eca:	2945      	cmp	r1, #69	@ 0x45
 8018ecc:	d00a      	beq.n	8018ee4 <_scanf_float+0x358>
 8018ece:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018ed2:	463a      	mov	r2, r7
 8018ed4:	4640      	mov	r0, r8
 8018ed6:	4798      	blx	r3
 8018ed8:	6923      	ldr	r3, [r4, #16]
 8018eda:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018ede:	3b01      	subs	r3, #1
 8018ee0:	1eb5      	subs	r5, r6, #2
 8018ee2:	6123      	str	r3, [r4, #16]
 8018ee4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018ee8:	463a      	mov	r2, r7
 8018eea:	4640      	mov	r0, r8
 8018eec:	4798      	blx	r3
 8018eee:	462e      	mov	r6, r5
 8018ef0:	6822      	ldr	r2, [r4, #0]
 8018ef2:	f012 0210 	ands.w	r2, r2, #16
 8018ef6:	d001      	beq.n	8018efc <_scanf_float+0x370>
 8018ef8:	2000      	movs	r0, #0
 8018efa:	e68b      	b.n	8018c14 <_scanf_float+0x88>
 8018efc:	7032      	strb	r2, [r6, #0]
 8018efe:	6823      	ldr	r3, [r4, #0]
 8018f00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8018f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018f08:	d11c      	bne.n	8018f44 <_scanf_float+0x3b8>
 8018f0a:	9b02      	ldr	r3, [sp, #8]
 8018f0c:	454b      	cmp	r3, r9
 8018f0e:	eba3 0209 	sub.w	r2, r3, r9
 8018f12:	d123      	bne.n	8018f5c <_scanf_float+0x3d0>
 8018f14:	9901      	ldr	r1, [sp, #4]
 8018f16:	2200      	movs	r2, #0
 8018f18:	4640      	mov	r0, r8
 8018f1a:	f000 ff51 	bl	8019dc0 <_strtod_r>
 8018f1e:	9b03      	ldr	r3, [sp, #12]
 8018f20:	6821      	ldr	r1, [r4, #0]
 8018f22:	681b      	ldr	r3, [r3, #0]
 8018f24:	f011 0f02 	tst.w	r1, #2
 8018f28:	ec57 6b10 	vmov	r6, r7, d0
 8018f2c:	f103 0204 	add.w	r2, r3, #4
 8018f30:	d01f      	beq.n	8018f72 <_scanf_float+0x3e6>
 8018f32:	9903      	ldr	r1, [sp, #12]
 8018f34:	600a      	str	r2, [r1, #0]
 8018f36:	681b      	ldr	r3, [r3, #0]
 8018f38:	e9c3 6700 	strd	r6, r7, [r3]
 8018f3c:	68e3      	ldr	r3, [r4, #12]
 8018f3e:	3301      	adds	r3, #1
 8018f40:	60e3      	str	r3, [r4, #12]
 8018f42:	e7d9      	b.n	8018ef8 <_scanf_float+0x36c>
 8018f44:	9b04      	ldr	r3, [sp, #16]
 8018f46:	2b00      	cmp	r3, #0
 8018f48:	d0e4      	beq.n	8018f14 <_scanf_float+0x388>
 8018f4a:	9905      	ldr	r1, [sp, #20]
 8018f4c:	230a      	movs	r3, #10
 8018f4e:	3101      	adds	r1, #1
 8018f50:	4640      	mov	r0, r8
 8018f52:	f000 ffb5 	bl	8019ec0 <_strtol_r>
 8018f56:	9b04      	ldr	r3, [sp, #16]
 8018f58:	9e05      	ldr	r6, [sp, #20]
 8018f5a:	1ac2      	subs	r2, r0, r3
 8018f5c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8018f60:	429e      	cmp	r6, r3
 8018f62:	bf28      	it	cs
 8018f64:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8018f68:	4910      	ldr	r1, [pc, #64]	@ (8018fac <_scanf_float+0x420>)
 8018f6a:	4630      	mov	r0, r6
 8018f6c:	f000 f862 	bl	8019034 <siprintf>
 8018f70:	e7d0      	b.n	8018f14 <_scanf_float+0x388>
 8018f72:	f011 0f04 	tst.w	r1, #4
 8018f76:	9903      	ldr	r1, [sp, #12]
 8018f78:	600a      	str	r2, [r1, #0]
 8018f7a:	d1dc      	bne.n	8018f36 <_scanf_float+0x3aa>
 8018f7c:	681d      	ldr	r5, [r3, #0]
 8018f7e:	4632      	mov	r2, r6
 8018f80:	463b      	mov	r3, r7
 8018f82:	4630      	mov	r0, r6
 8018f84:	4639      	mov	r1, r7
 8018f86:	f7ea f803 	bl	8002f90 <__aeabi_dcmpun>
 8018f8a:	b128      	cbz	r0, 8018f98 <_scanf_float+0x40c>
 8018f8c:	4808      	ldr	r0, [pc, #32]	@ (8018fb0 <_scanf_float+0x424>)
 8018f8e:	f001 f95b 	bl	801a248 <nanf>
 8018f92:	ed85 0a00 	vstr	s0, [r5]
 8018f96:	e7d1      	b.n	8018f3c <_scanf_float+0x3b0>
 8018f98:	4630      	mov	r0, r6
 8018f9a:	4639      	mov	r1, r7
 8018f9c:	f7ea f856 	bl	800304c <__aeabi_d2f>
 8018fa0:	6028      	str	r0, [r5, #0]
 8018fa2:	e7cb      	b.n	8018f3c <_scanf_float+0x3b0>
 8018fa4:	f04f 0900 	mov.w	r9, #0
 8018fa8:	e629      	b.n	8018bfe <_scanf_float+0x72>
 8018faa:	bf00      	nop
 8018fac:	0801ec54 	.word	0x0801ec54
 8018fb0:	0801ee65 	.word	0x0801ee65

08018fb4 <sniprintf>:
 8018fb4:	b40c      	push	{r2, r3}
 8018fb6:	b530      	push	{r4, r5, lr}
 8018fb8:	4b17      	ldr	r3, [pc, #92]	@ (8019018 <sniprintf+0x64>)
 8018fba:	1e0c      	subs	r4, r1, #0
 8018fbc:	681d      	ldr	r5, [r3, #0]
 8018fbe:	b09d      	sub	sp, #116	@ 0x74
 8018fc0:	da08      	bge.n	8018fd4 <sniprintf+0x20>
 8018fc2:	238b      	movs	r3, #139	@ 0x8b
 8018fc4:	602b      	str	r3, [r5, #0]
 8018fc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018fca:	b01d      	add	sp, #116	@ 0x74
 8018fcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018fd0:	b002      	add	sp, #8
 8018fd2:	4770      	bx	lr
 8018fd4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018fd8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018fdc:	bf14      	ite	ne
 8018fde:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8018fe2:	4623      	moveq	r3, r4
 8018fe4:	9304      	str	r3, [sp, #16]
 8018fe6:	9307      	str	r3, [sp, #28]
 8018fe8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018fec:	9002      	str	r0, [sp, #8]
 8018fee:	9006      	str	r0, [sp, #24]
 8018ff0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018ff4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018ff6:	ab21      	add	r3, sp, #132	@ 0x84
 8018ff8:	a902      	add	r1, sp, #8
 8018ffa:	4628      	mov	r0, r5
 8018ffc:	9301      	str	r3, [sp, #4]
 8018ffe:	f002 fb71 	bl	801b6e4 <_svfiprintf_r>
 8019002:	1c43      	adds	r3, r0, #1
 8019004:	bfbc      	itt	lt
 8019006:	238b      	movlt	r3, #139	@ 0x8b
 8019008:	602b      	strlt	r3, [r5, #0]
 801900a:	2c00      	cmp	r4, #0
 801900c:	d0dd      	beq.n	8018fca <sniprintf+0x16>
 801900e:	9b02      	ldr	r3, [sp, #8]
 8019010:	2200      	movs	r2, #0
 8019012:	701a      	strb	r2, [r3, #0]
 8019014:	e7d9      	b.n	8018fca <sniprintf+0x16>
 8019016:	bf00      	nop
 8019018:	200004cc 	.word	0x200004cc

0801901c <__malloc_lock>:
 801901c:	4801      	ldr	r0, [pc, #4]	@ (8019024 <__malloc_lock+0x8>)
 801901e:	f001 b8f4 	b.w	801a20a <__retarget_lock_acquire_recursive>
 8019022:	bf00      	nop
 8019024:	20007b34 	.word	0x20007b34

08019028 <__malloc_unlock>:
 8019028:	4801      	ldr	r0, [pc, #4]	@ (8019030 <__malloc_unlock+0x8>)
 801902a:	f001 b8ef 	b.w	801a20c <__retarget_lock_release_recursive>
 801902e:	bf00      	nop
 8019030:	20007b34 	.word	0x20007b34

08019034 <siprintf>:
 8019034:	b40e      	push	{r1, r2, r3}
 8019036:	b500      	push	{lr}
 8019038:	b09c      	sub	sp, #112	@ 0x70
 801903a:	ab1d      	add	r3, sp, #116	@ 0x74
 801903c:	9002      	str	r0, [sp, #8]
 801903e:	9006      	str	r0, [sp, #24]
 8019040:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019044:	4809      	ldr	r0, [pc, #36]	@ (801906c <siprintf+0x38>)
 8019046:	9107      	str	r1, [sp, #28]
 8019048:	9104      	str	r1, [sp, #16]
 801904a:	4909      	ldr	r1, [pc, #36]	@ (8019070 <siprintf+0x3c>)
 801904c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019050:	9105      	str	r1, [sp, #20]
 8019052:	6800      	ldr	r0, [r0, #0]
 8019054:	9301      	str	r3, [sp, #4]
 8019056:	a902      	add	r1, sp, #8
 8019058:	f002 fb44 	bl	801b6e4 <_svfiprintf_r>
 801905c:	9b02      	ldr	r3, [sp, #8]
 801905e:	2200      	movs	r2, #0
 8019060:	701a      	strb	r2, [r3, #0]
 8019062:	b01c      	add	sp, #112	@ 0x70
 8019064:	f85d eb04 	ldr.w	lr, [sp], #4
 8019068:	b003      	add	sp, #12
 801906a:	4770      	bx	lr
 801906c:	200004cc 	.word	0x200004cc
 8019070:	ffff0208 	.word	0xffff0208

08019074 <std>:
 8019074:	2300      	movs	r3, #0
 8019076:	b510      	push	{r4, lr}
 8019078:	4604      	mov	r4, r0
 801907a:	e9c0 3300 	strd	r3, r3, [r0]
 801907e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019082:	6083      	str	r3, [r0, #8]
 8019084:	8181      	strh	r1, [r0, #12]
 8019086:	6643      	str	r3, [r0, #100]	@ 0x64
 8019088:	81c2      	strh	r2, [r0, #14]
 801908a:	6183      	str	r3, [r0, #24]
 801908c:	4619      	mov	r1, r3
 801908e:	2208      	movs	r2, #8
 8019090:	305c      	adds	r0, #92	@ 0x5c
 8019092:	f001 f81d 	bl	801a0d0 <memset>
 8019096:	4b0d      	ldr	r3, [pc, #52]	@ (80190cc <std+0x58>)
 8019098:	6263      	str	r3, [r4, #36]	@ 0x24
 801909a:	4b0d      	ldr	r3, [pc, #52]	@ (80190d0 <std+0x5c>)
 801909c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801909e:	4b0d      	ldr	r3, [pc, #52]	@ (80190d4 <std+0x60>)
 80190a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80190a2:	4b0d      	ldr	r3, [pc, #52]	@ (80190d8 <std+0x64>)
 80190a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80190a6:	4b0d      	ldr	r3, [pc, #52]	@ (80190dc <std+0x68>)
 80190a8:	6224      	str	r4, [r4, #32]
 80190aa:	429c      	cmp	r4, r3
 80190ac:	d006      	beq.n	80190bc <std+0x48>
 80190ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80190b2:	4294      	cmp	r4, r2
 80190b4:	d002      	beq.n	80190bc <std+0x48>
 80190b6:	33d0      	adds	r3, #208	@ 0xd0
 80190b8:	429c      	cmp	r4, r3
 80190ba:	d105      	bne.n	80190c8 <std+0x54>
 80190bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80190c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80190c4:	f001 b8a0 	b.w	801a208 <__retarget_lock_init_recursive>
 80190c8:	bd10      	pop	{r4, pc}
 80190ca:	bf00      	nop
 80190cc:	0801c641 	.word	0x0801c641
 80190d0:	0801c663 	.word	0x0801c663
 80190d4:	0801c69b 	.word	0x0801c69b
 80190d8:	0801c6bf 	.word	0x0801c6bf
 80190dc:	200079f4 	.word	0x200079f4

080190e0 <stdio_exit_handler>:
 80190e0:	4a02      	ldr	r2, [pc, #8]	@ (80190ec <stdio_exit_handler+0xc>)
 80190e2:	4903      	ldr	r1, [pc, #12]	@ (80190f0 <stdio_exit_handler+0x10>)
 80190e4:	4803      	ldr	r0, [pc, #12]	@ (80190f4 <stdio_exit_handler+0x14>)
 80190e6:	f000 bef7 	b.w	8019ed8 <_fwalk_sglue>
 80190ea:	bf00      	nop
 80190ec:	20000354 	.word	0x20000354
 80190f0:	0801bc8d 	.word	0x0801bc8d
 80190f4:	200004d0 	.word	0x200004d0

080190f8 <cleanup_stdio>:
 80190f8:	6841      	ldr	r1, [r0, #4]
 80190fa:	4b0c      	ldr	r3, [pc, #48]	@ (801912c <cleanup_stdio+0x34>)
 80190fc:	4299      	cmp	r1, r3
 80190fe:	b510      	push	{r4, lr}
 8019100:	4604      	mov	r4, r0
 8019102:	d001      	beq.n	8019108 <cleanup_stdio+0x10>
 8019104:	f002 fdc2 	bl	801bc8c <_fflush_r>
 8019108:	68a1      	ldr	r1, [r4, #8]
 801910a:	4b09      	ldr	r3, [pc, #36]	@ (8019130 <cleanup_stdio+0x38>)
 801910c:	4299      	cmp	r1, r3
 801910e:	d002      	beq.n	8019116 <cleanup_stdio+0x1e>
 8019110:	4620      	mov	r0, r4
 8019112:	f002 fdbb 	bl	801bc8c <_fflush_r>
 8019116:	68e1      	ldr	r1, [r4, #12]
 8019118:	4b06      	ldr	r3, [pc, #24]	@ (8019134 <cleanup_stdio+0x3c>)
 801911a:	4299      	cmp	r1, r3
 801911c:	d004      	beq.n	8019128 <cleanup_stdio+0x30>
 801911e:	4620      	mov	r0, r4
 8019120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019124:	f002 bdb2 	b.w	801bc8c <_fflush_r>
 8019128:	bd10      	pop	{r4, pc}
 801912a:	bf00      	nop
 801912c:	200079f4 	.word	0x200079f4
 8019130:	20007a5c 	.word	0x20007a5c
 8019134:	20007ac4 	.word	0x20007ac4

08019138 <global_stdio_init.part.0>:
 8019138:	b510      	push	{r4, lr}
 801913a:	4b0b      	ldr	r3, [pc, #44]	@ (8019168 <global_stdio_init.part.0+0x30>)
 801913c:	4c0b      	ldr	r4, [pc, #44]	@ (801916c <global_stdio_init.part.0+0x34>)
 801913e:	4a0c      	ldr	r2, [pc, #48]	@ (8019170 <global_stdio_init.part.0+0x38>)
 8019140:	601a      	str	r2, [r3, #0]
 8019142:	4620      	mov	r0, r4
 8019144:	2200      	movs	r2, #0
 8019146:	2104      	movs	r1, #4
 8019148:	f7ff ff94 	bl	8019074 <std>
 801914c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019150:	2201      	movs	r2, #1
 8019152:	2109      	movs	r1, #9
 8019154:	f7ff ff8e 	bl	8019074 <std>
 8019158:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801915c:	2202      	movs	r2, #2
 801915e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019162:	2112      	movs	r1, #18
 8019164:	f7ff bf86 	b.w	8019074 <std>
 8019168:	20007b2c 	.word	0x20007b2c
 801916c:	200079f4 	.word	0x200079f4
 8019170:	080190e1 	.word	0x080190e1

08019174 <__sfp_lock_acquire>:
 8019174:	4801      	ldr	r0, [pc, #4]	@ (801917c <__sfp_lock_acquire+0x8>)
 8019176:	f001 b848 	b.w	801a20a <__retarget_lock_acquire_recursive>
 801917a:	bf00      	nop
 801917c:	20007b35 	.word	0x20007b35

08019180 <__sfp_lock_release>:
 8019180:	4801      	ldr	r0, [pc, #4]	@ (8019188 <__sfp_lock_release+0x8>)
 8019182:	f001 b843 	b.w	801a20c <__retarget_lock_release_recursive>
 8019186:	bf00      	nop
 8019188:	20007b35 	.word	0x20007b35

0801918c <__sinit>:
 801918c:	b510      	push	{r4, lr}
 801918e:	4604      	mov	r4, r0
 8019190:	f7ff fff0 	bl	8019174 <__sfp_lock_acquire>
 8019194:	6a23      	ldr	r3, [r4, #32]
 8019196:	b11b      	cbz	r3, 80191a0 <__sinit+0x14>
 8019198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801919c:	f7ff bff0 	b.w	8019180 <__sfp_lock_release>
 80191a0:	4b04      	ldr	r3, [pc, #16]	@ (80191b4 <__sinit+0x28>)
 80191a2:	6223      	str	r3, [r4, #32]
 80191a4:	4b04      	ldr	r3, [pc, #16]	@ (80191b8 <__sinit+0x2c>)
 80191a6:	681b      	ldr	r3, [r3, #0]
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	d1f5      	bne.n	8019198 <__sinit+0xc>
 80191ac:	f7ff ffc4 	bl	8019138 <global_stdio_init.part.0>
 80191b0:	e7f2      	b.n	8019198 <__sinit+0xc>
 80191b2:	bf00      	nop
 80191b4:	080190f9 	.word	0x080190f9
 80191b8:	20007b2c 	.word	0x20007b2c

080191bc <sulp>:
 80191bc:	b570      	push	{r4, r5, r6, lr}
 80191be:	4604      	mov	r4, r0
 80191c0:	460d      	mov	r5, r1
 80191c2:	ec45 4b10 	vmov	d0, r4, r5
 80191c6:	4616      	mov	r6, r2
 80191c8:	f003 f8fc 	bl	801c3c4 <__ulp>
 80191cc:	ec51 0b10 	vmov	r0, r1, d0
 80191d0:	b17e      	cbz	r6, 80191f2 <sulp+0x36>
 80191d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80191d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80191da:	2b00      	cmp	r3, #0
 80191dc:	dd09      	ble.n	80191f2 <sulp+0x36>
 80191de:	051b      	lsls	r3, r3, #20
 80191e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80191e4:	2400      	movs	r4, #0
 80191e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80191ea:	4622      	mov	r2, r4
 80191ec:	462b      	mov	r3, r5
 80191ee:	f7e9 fc35 	bl	8002a5c <__aeabi_dmul>
 80191f2:	ec41 0b10 	vmov	d0, r0, r1
 80191f6:	bd70      	pop	{r4, r5, r6, pc}

080191f8 <_strtod_l>:
 80191f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191fc:	b09f      	sub	sp, #124	@ 0x7c
 80191fe:	460c      	mov	r4, r1
 8019200:	9217      	str	r2, [sp, #92]	@ 0x5c
 8019202:	2200      	movs	r2, #0
 8019204:	921a      	str	r2, [sp, #104]	@ 0x68
 8019206:	9005      	str	r0, [sp, #20]
 8019208:	f04f 0a00 	mov.w	sl, #0
 801920c:	f04f 0b00 	mov.w	fp, #0
 8019210:	460a      	mov	r2, r1
 8019212:	9219      	str	r2, [sp, #100]	@ 0x64
 8019214:	7811      	ldrb	r1, [r2, #0]
 8019216:	292b      	cmp	r1, #43	@ 0x2b
 8019218:	d04a      	beq.n	80192b0 <_strtod_l+0xb8>
 801921a:	d838      	bhi.n	801928e <_strtod_l+0x96>
 801921c:	290d      	cmp	r1, #13
 801921e:	d832      	bhi.n	8019286 <_strtod_l+0x8e>
 8019220:	2908      	cmp	r1, #8
 8019222:	d832      	bhi.n	801928a <_strtod_l+0x92>
 8019224:	2900      	cmp	r1, #0
 8019226:	d03b      	beq.n	80192a0 <_strtod_l+0xa8>
 8019228:	2200      	movs	r2, #0
 801922a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801922c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801922e:	782a      	ldrb	r2, [r5, #0]
 8019230:	2a30      	cmp	r2, #48	@ 0x30
 8019232:	f040 80b3 	bne.w	801939c <_strtod_l+0x1a4>
 8019236:	786a      	ldrb	r2, [r5, #1]
 8019238:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801923c:	2a58      	cmp	r2, #88	@ 0x58
 801923e:	d16e      	bne.n	801931e <_strtod_l+0x126>
 8019240:	9302      	str	r3, [sp, #8]
 8019242:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019244:	9301      	str	r3, [sp, #4]
 8019246:	ab1a      	add	r3, sp, #104	@ 0x68
 8019248:	9300      	str	r3, [sp, #0]
 801924a:	4a8e      	ldr	r2, [pc, #568]	@ (8019484 <_strtod_l+0x28c>)
 801924c:	9805      	ldr	r0, [sp, #20]
 801924e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8019250:	a919      	add	r1, sp, #100	@ 0x64
 8019252:	f001 ff1b 	bl	801b08c <__gethex>
 8019256:	f010 060f 	ands.w	r6, r0, #15
 801925a:	4604      	mov	r4, r0
 801925c:	d005      	beq.n	801926a <_strtod_l+0x72>
 801925e:	2e06      	cmp	r6, #6
 8019260:	d128      	bne.n	80192b4 <_strtod_l+0xbc>
 8019262:	3501      	adds	r5, #1
 8019264:	2300      	movs	r3, #0
 8019266:	9519      	str	r5, [sp, #100]	@ 0x64
 8019268:	930b      	str	r3, [sp, #44]	@ 0x2c
 801926a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801926c:	2b00      	cmp	r3, #0
 801926e:	f040 858e 	bne.w	8019d8e <_strtod_l+0xb96>
 8019272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019274:	b1cb      	cbz	r3, 80192aa <_strtod_l+0xb2>
 8019276:	4652      	mov	r2, sl
 8019278:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801927c:	ec43 2b10 	vmov	d0, r2, r3
 8019280:	b01f      	add	sp, #124	@ 0x7c
 8019282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019286:	2920      	cmp	r1, #32
 8019288:	d1ce      	bne.n	8019228 <_strtod_l+0x30>
 801928a:	3201      	adds	r2, #1
 801928c:	e7c1      	b.n	8019212 <_strtod_l+0x1a>
 801928e:	292d      	cmp	r1, #45	@ 0x2d
 8019290:	d1ca      	bne.n	8019228 <_strtod_l+0x30>
 8019292:	2101      	movs	r1, #1
 8019294:	910b      	str	r1, [sp, #44]	@ 0x2c
 8019296:	1c51      	adds	r1, r2, #1
 8019298:	9119      	str	r1, [sp, #100]	@ 0x64
 801929a:	7852      	ldrb	r2, [r2, #1]
 801929c:	2a00      	cmp	r2, #0
 801929e:	d1c5      	bne.n	801922c <_strtod_l+0x34>
 80192a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80192a2:	9419      	str	r4, [sp, #100]	@ 0x64
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	f040 8570 	bne.w	8019d8a <_strtod_l+0xb92>
 80192aa:	4652      	mov	r2, sl
 80192ac:	465b      	mov	r3, fp
 80192ae:	e7e5      	b.n	801927c <_strtod_l+0x84>
 80192b0:	2100      	movs	r1, #0
 80192b2:	e7ef      	b.n	8019294 <_strtod_l+0x9c>
 80192b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80192b6:	b13a      	cbz	r2, 80192c8 <_strtod_l+0xd0>
 80192b8:	2135      	movs	r1, #53	@ 0x35
 80192ba:	a81c      	add	r0, sp, #112	@ 0x70
 80192bc:	f003 f97c 	bl	801c5b8 <__copybits>
 80192c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80192c2:	9805      	ldr	r0, [sp, #20]
 80192c4:	f002 fd4a 	bl	801bd5c <_Bfree>
 80192c8:	3e01      	subs	r6, #1
 80192ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80192cc:	2e04      	cmp	r6, #4
 80192ce:	d806      	bhi.n	80192de <_strtod_l+0xe6>
 80192d0:	e8df f006 	tbb	[pc, r6]
 80192d4:	201d0314 	.word	0x201d0314
 80192d8:	14          	.byte	0x14
 80192d9:	00          	.byte	0x00
 80192da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80192de:	05e1      	lsls	r1, r4, #23
 80192e0:	bf48      	it	mi
 80192e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80192e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80192ea:	0d1b      	lsrs	r3, r3, #20
 80192ec:	051b      	lsls	r3, r3, #20
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d1bb      	bne.n	801926a <_strtod_l+0x72>
 80192f2:	f000 ff5f 	bl	801a1b4 <__errno>
 80192f6:	2322      	movs	r3, #34	@ 0x22
 80192f8:	6003      	str	r3, [r0, #0]
 80192fa:	e7b6      	b.n	801926a <_strtod_l+0x72>
 80192fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8019300:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8019304:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8019308:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801930c:	e7e7      	b.n	80192de <_strtod_l+0xe6>
 801930e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801948c <_strtod_l+0x294>
 8019312:	e7e4      	b.n	80192de <_strtod_l+0xe6>
 8019314:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8019318:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801931c:	e7df      	b.n	80192de <_strtod_l+0xe6>
 801931e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019320:	1c5a      	adds	r2, r3, #1
 8019322:	9219      	str	r2, [sp, #100]	@ 0x64
 8019324:	785b      	ldrb	r3, [r3, #1]
 8019326:	2b30      	cmp	r3, #48	@ 0x30
 8019328:	d0f9      	beq.n	801931e <_strtod_l+0x126>
 801932a:	2b00      	cmp	r3, #0
 801932c:	d09d      	beq.n	801926a <_strtod_l+0x72>
 801932e:	2301      	movs	r3, #1
 8019330:	9309      	str	r3, [sp, #36]	@ 0x24
 8019332:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019334:	930c      	str	r3, [sp, #48]	@ 0x30
 8019336:	2300      	movs	r3, #0
 8019338:	9308      	str	r3, [sp, #32]
 801933a:	930a      	str	r3, [sp, #40]	@ 0x28
 801933c:	461f      	mov	r7, r3
 801933e:	220a      	movs	r2, #10
 8019340:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8019342:	7805      	ldrb	r5, [r0, #0]
 8019344:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8019348:	b2d9      	uxtb	r1, r3
 801934a:	2909      	cmp	r1, #9
 801934c:	d928      	bls.n	80193a0 <_strtod_l+0x1a8>
 801934e:	494e      	ldr	r1, [pc, #312]	@ (8019488 <_strtod_l+0x290>)
 8019350:	2201      	movs	r2, #1
 8019352:	f000 fe4f 	bl	8019ff4 <strncmp>
 8019356:	2800      	cmp	r0, #0
 8019358:	d032      	beq.n	80193c0 <_strtod_l+0x1c8>
 801935a:	2000      	movs	r0, #0
 801935c:	462a      	mov	r2, r5
 801935e:	4681      	mov	r9, r0
 8019360:	463d      	mov	r5, r7
 8019362:	4603      	mov	r3, r0
 8019364:	2a65      	cmp	r2, #101	@ 0x65
 8019366:	d001      	beq.n	801936c <_strtod_l+0x174>
 8019368:	2a45      	cmp	r2, #69	@ 0x45
 801936a:	d114      	bne.n	8019396 <_strtod_l+0x19e>
 801936c:	b91d      	cbnz	r5, 8019376 <_strtod_l+0x17e>
 801936e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019370:	4302      	orrs	r2, r0
 8019372:	d095      	beq.n	80192a0 <_strtod_l+0xa8>
 8019374:	2500      	movs	r5, #0
 8019376:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8019378:	1c62      	adds	r2, r4, #1
 801937a:	9219      	str	r2, [sp, #100]	@ 0x64
 801937c:	7862      	ldrb	r2, [r4, #1]
 801937e:	2a2b      	cmp	r2, #43	@ 0x2b
 8019380:	d077      	beq.n	8019472 <_strtod_l+0x27a>
 8019382:	2a2d      	cmp	r2, #45	@ 0x2d
 8019384:	d07b      	beq.n	801947e <_strtod_l+0x286>
 8019386:	f04f 0c00 	mov.w	ip, #0
 801938a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801938e:	2909      	cmp	r1, #9
 8019390:	f240 8082 	bls.w	8019498 <_strtod_l+0x2a0>
 8019394:	9419      	str	r4, [sp, #100]	@ 0x64
 8019396:	f04f 0800 	mov.w	r8, #0
 801939a:	e0a2      	b.n	80194e2 <_strtod_l+0x2ea>
 801939c:	2300      	movs	r3, #0
 801939e:	e7c7      	b.n	8019330 <_strtod_l+0x138>
 80193a0:	2f08      	cmp	r7, #8
 80193a2:	bfd5      	itete	le
 80193a4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80193a6:	9908      	ldrgt	r1, [sp, #32]
 80193a8:	fb02 3301 	mlale	r3, r2, r1, r3
 80193ac:	fb02 3301 	mlagt	r3, r2, r1, r3
 80193b0:	f100 0001 	add.w	r0, r0, #1
 80193b4:	bfd4      	ite	le
 80193b6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80193b8:	9308      	strgt	r3, [sp, #32]
 80193ba:	3701      	adds	r7, #1
 80193bc:	9019      	str	r0, [sp, #100]	@ 0x64
 80193be:	e7bf      	b.n	8019340 <_strtod_l+0x148>
 80193c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80193c2:	1c5a      	adds	r2, r3, #1
 80193c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80193c6:	785a      	ldrb	r2, [r3, #1]
 80193c8:	b37f      	cbz	r7, 801942a <_strtod_l+0x232>
 80193ca:	4681      	mov	r9, r0
 80193cc:	463d      	mov	r5, r7
 80193ce:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80193d2:	2b09      	cmp	r3, #9
 80193d4:	d912      	bls.n	80193fc <_strtod_l+0x204>
 80193d6:	2301      	movs	r3, #1
 80193d8:	e7c4      	b.n	8019364 <_strtod_l+0x16c>
 80193da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80193dc:	1c5a      	adds	r2, r3, #1
 80193de:	9219      	str	r2, [sp, #100]	@ 0x64
 80193e0:	785a      	ldrb	r2, [r3, #1]
 80193e2:	3001      	adds	r0, #1
 80193e4:	2a30      	cmp	r2, #48	@ 0x30
 80193e6:	d0f8      	beq.n	80193da <_strtod_l+0x1e2>
 80193e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80193ec:	2b08      	cmp	r3, #8
 80193ee:	f200 84d3 	bhi.w	8019d98 <_strtod_l+0xba0>
 80193f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80193f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80193f6:	4681      	mov	r9, r0
 80193f8:	2000      	movs	r0, #0
 80193fa:	4605      	mov	r5, r0
 80193fc:	3a30      	subs	r2, #48	@ 0x30
 80193fe:	f100 0301 	add.w	r3, r0, #1
 8019402:	d02a      	beq.n	801945a <_strtod_l+0x262>
 8019404:	4499      	add	r9, r3
 8019406:	eb00 0c05 	add.w	ip, r0, r5
 801940a:	462b      	mov	r3, r5
 801940c:	210a      	movs	r1, #10
 801940e:	4563      	cmp	r3, ip
 8019410:	d10d      	bne.n	801942e <_strtod_l+0x236>
 8019412:	1c69      	adds	r1, r5, #1
 8019414:	4401      	add	r1, r0
 8019416:	4428      	add	r0, r5
 8019418:	2808      	cmp	r0, #8
 801941a:	dc16      	bgt.n	801944a <_strtod_l+0x252>
 801941c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801941e:	230a      	movs	r3, #10
 8019420:	fb03 2300 	mla	r3, r3, r0, r2
 8019424:	930a      	str	r3, [sp, #40]	@ 0x28
 8019426:	2300      	movs	r3, #0
 8019428:	e018      	b.n	801945c <_strtod_l+0x264>
 801942a:	4638      	mov	r0, r7
 801942c:	e7da      	b.n	80193e4 <_strtod_l+0x1ec>
 801942e:	2b08      	cmp	r3, #8
 8019430:	f103 0301 	add.w	r3, r3, #1
 8019434:	dc03      	bgt.n	801943e <_strtod_l+0x246>
 8019436:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8019438:	434e      	muls	r6, r1
 801943a:	960a      	str	r6, [sp, #40]	@ 0x28
 801943c:	e7e7      	b.n	801940e <_strtod_l+0x216>
 801943e:	2b10      	cmp	r3, #16
 8019440:	bfde      	ittt	le
 8019442:	9e08      	ldrle	r6, [sp, #32]
 8019444:	434e      	mulle	r6, r1
 8019446:	9608      	strle	r6, [sp, #32]
 8019448:	e7e1      	b.n	801940e <_strtod_l+0x216>
 801944a:	280f      	cmp	r0, #15
 801944c:	dceb      	bgt.n	8019426 <_strtod_l+0x22e>
 801944e:	9808      	ldr	r0, [sp, #32]
 8019450:	230a      	movs	r3, #10
 8019452:	fb03 2300 	mla	r3, r3, r0, r2
 8019456:	9308      	str	r3, [sp, #32]
 8019458:	e7e5      	b.n	8019426 <_strtod_l+0x22e>
 801945a:	4629      	mov	r1, r5
 801945c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801945e:	1c50      	adds	r0, r2, #1
 8019460:	9019      	str	r0, [sp, #100]	@ 0x64
 8019462:	7852      	ldrb	r2, [r2, #1]
 8019464:	4618      	mov	r0, r3
 8019466:	460d      	mov	r5, r1
 8019468:	e7b1      	b.n	80193ce <_strtod_l+0x1d6>
 801946a:	f04f 0900 	mov.w	r9, #0
 801946e:	2301      	movs	r3, #1
 8019470:	e77d      	b.n	801936e <_strtod_l+0x176>
 8019472:	f04f 0c00 	mov.w	ip, #0
 8019476:	1ca2      	adds	r2, r4, #2
 8019478:	9219      	str	r2, [sp, #100]	@ 0x64
 801947a:	78a2      	ldrb	r2, [r4, #2]
 801947c:	e785      	b.n	801938a <_strtod_l+0x192>
 801947e:	f04f 0c01 	mov.w	ip, #1
 8019482:	e7f8      	b.n	8019476 <_strtod_l+0x27e>
 8019484:	0801ec70 	.word	0x0801ec70
 8019488:	0801ec59 	.word	0x0801ec59
 801948c:	7ff00000 	.word	0x7ff00000
 8019490:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8019492:	1c51      	adds	r1, r2, #1
 8019494:	9119      	str	r1, [sp, #100]	@ 0x64
 8019496:	7852      	ldrb	r2, [r2, #1]
 8019498:	2a30      	cmp	r2, #48	@ 0x30
 801949a:	d0f9      	beq.n	8019490 <_strtod_l+0x298>
 801949c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80194a0:	2908      	cmp	r1, #8
 80194a2:	f63f af78 	bhi.w	8019396 <_strtod_l+0x19e>
 80194a6:	3a30      	subs	r2, #48	@ 0x30
 80194a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80194aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80194ac:	920f      	str	r2, [sp, #60]	@ 0x3c
 80194ae:	f04f 080a 	mov.w	r8, #10
 80194b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80194b4:	1c56      	adds	r6, r2, #1
 80194b6:	9619      	str	r6, [sp, #100]	@ 0x64
 80194b8:	7852      	ldrb	r2, [r2, #1]
 80194ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80194be:	f1be 0f09 	cmp.w	lr, #9
 80194c2:	d939      	bls.n	8019538 <_strtod_l+0x340>
 80194c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80194c6:	1a76      	subs	r6, r6, r1
 80194c8:	2e08      	cmp	r6, #8
 80194ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80194ce:	dc03      	bgt.n	80194d8 <_strtod_l+0x2e0>
 80194d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80194d2:	4588      	cmp	r8, r1
 80194d4:	bfa8      	it	ge
 80194d6:	4688      	movge	r8, r1
 80194d8:	f1bc 0f00 	cmp.w	ip, #0
 80194dc:	d001      	beq.n	80194e2 <_strtod_l+0x2ea>
 80194de:	f1c8 0800 	rsb	r8, r8, #0
 80194e2:	2d00      	cmp	r5, #0
 80194e4:	d14e      	bne.n	8019584 <_strtod_l+0x38c>
 80194e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80194e8:	4308      	orrs	r0, r1
 80194ea:	f47f aebe 	bne.w	801926a <_strtod_l+0x72>
 80194ee:	2b00      	cmp	r3, #0
 80194f0:	f47f aed6 	bne.w	80192a0 <_strtod_l+0xa8>
 80194f4:	2a69      	cmp	r2, #105	@ 0x69
 80194f6:	d028      	beq.n	801954a <_strtod_l+0x352>
 80194f8:	dc25      	bgt.n	8019546 <_strtod_l+0x34e>
 80194fa:	2a49      	cmp	r2, #73	@ 0x49
 80194fc:	d025      	beq.n	801954a <_strtod_l+0x352>
 80194fe:	2a4e      	cmp	r2, #78	@ 0x4e
 8019500:	f47f aece 	bne.w	80192a0 <_strtod_l+0xa8>
 8019504:	499b      	ldr	r1, [pc, #620]	@ (8019774 <_strtod_l+0x57c>)
 8019506:	a819      	add	r0, sp, #100	@ 0x64
 8019508:	f001 ffe2 	bl	801b4d0 <__match>
 801950c:	2800      	cmp	r0, #0
 801950e:	f43f aec7 	beq.w	80192a0 <_strtod_l+0xa8>
 8019512:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019514:	781b      	ldrb	r3, [r3, #0]
 8019516:	2b28      	cmp	r3, #40	@ 0x28
 8019518:	d12e      	bne.n	8019578 <_strtod_l+0x380>
 801951a:	4997      	ldr	r1, [pc, #604]	@ (8019778 <_strtod_l+0x580>)
 801951c:	aa1c      	add	r2, sp, #112	@ 0x70
 801951e:	a819      	add	r0, sp, #100	@ 0x64
 8019520:	f001 ffea 	bl	801b4f8 <__hexnan>
 8019524:	2805      	cmp	r0, #5
 8019526:	d127      	bne.n	8019578 <_strtod_l+0x380>
 8019528:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801952a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801952e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8019532:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8019536:	e698      	b.n	801926a <_strtod_l+0x72>
 8019538:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801953a:	fb08 2101 	mla	r1, r8, r1, r2
 801953e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8019542:	920e      	str	r2, [sp, #56]	@ 0x38
 8019544:	e7b5      	b.n	80194b2 <_strtod_l+0x2ba>
 8019546:	2a6e      	cmp	r2, #110	@ 0x6e
 8019548:	e7da      	b.n	8019500 <_strtod_l+0x308>
 801954a:	498c      	ldr	r1, [pc, #560]	@ (801977c <_strtod_l+0x584>)
 801954c:	a819      	add	r0, sp, #100	@ 0x64
 801954e:	f001 ffbf 	bl	801b4d0 <__match>
 8019552:	2800      	cmp	r0, #0
 8019554:	f43f aea4 	beq.w	80192a0 <_strtod_l+0xa8>
 8019558:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801955a:	4989      	ldr	r1, [pc, #548]	@ (8019780 <_strtod_l+0x588>)
 801955c:	3b01      	subs	r3, #1
 801955e:	a819      	add	r0, sp, #100	@ 0x64
 8019560:	9319      	str	r3, [sp, #100]	@ 0x64
 8019562:	f001 ffb5 	bl	801b4d0 <__match>
 8019566:	b910      	cbnz	r0, 801956e <_strtod_l+0x376>
 8019568:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801956a:	3301      	adds	r3, #1
 801956c:	9319      	str	r3, [sp, #100]	@ 0x64
 801956e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8019790 <_strtod_l+0x598>
 8019572:	f04f 0a00 	mov.w	sl, #0
 8019576:	e678      	b.n	801926a <_strtod_l+0x72>
 8019578:	4882      	ldr	r0, [pc, #520]	@ (8019784 <_strtod_l+0x58c>)
 801957a:	f000 fe5d 	bl	801a238 <nan>
 801957e:	ec5b ab10 	vmov	sl, fp, d0
 8019582:	e672      	b.n	801926a <_strtod_l+0x72>
 8019584:	eba8 0309 	sub.w	r3, r8, r9
 8019588:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801958a:	9309      	str	r3, [sp, #36]	@ 0x24
 801958c:	2f00      	cmp	r7, #0
 801958e:	bf08      	it	eq
 8019590:	462f      	moveq	r7, r5
 8019592:	2d10      	cmp	r5, #16
 8019594:	462c      	mov	r4, r5
 8019596:	bfa8      	it	ge
 8019598:	2410      	movge	r4, #16
 801959a:	f7e9 f9e5 	bl	8002968 <__aeabi_ui2d>
 801959e:	2d09      	cmp	r5, #9
 80195a0:	4682      	mov	sl, r0
 80195a2:	468b      	mov	fp, r1
 80195a4:	dc13      	bgt.n	80195ce <_strtod_l+0x3d6>
 80195a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	f43f ae5e 	beq.w	801926a <_strtod_l+0x72>
 80195ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195b0:	dd78      	ble.n	80196a4 <_strtod_l+0x4ac>
 80195b2:	2b16      	cmp	r3, #22
 80195b4:	dc5f      	bgt.n	8019676 <_strtod_l+0x47e>
 80195b6:	4974      	ldr	r1, [pc, #464]	@ (8019788 <_strtod_l+0x590>)
 80195b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80195bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80195c0:	4652      	mov	r2, sl
 80195c2:	465b      	mov	r3, fp
 80195c4:	f7e9 fa4a 	bl	8002a5c <__aeabi_dmul>
 80195c8:	4682      	mov	sl, r0
 80195ca:	468b      	mov	fp, r1
 80195cc:	e64d      	b.n	801926a <_strtod_l+0x72>
 80195ce:	4b6e      	ldr	r3, [pc, #440]	@ (8019788 <_strtod_l+0x590>)
 80195d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80195d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80195d8:	f7e9 fa40 	bl	8002a5c <__aeabi_dmul>
 80195dc:	4682      	mov	sl, r0
 80195de:	9808      	ldr	r0, [sp, #32]
 80195e0:	468b      	mov	fp, r1
 80195e2:	f7e9 f9c1 	bl	8002968 <__aeabi_ui2d>
 80195e6:	4602      	mov	r2, r0
 80195e8:	460b      	mov	r3, r1
 80195ea:	4650      	mov	r0, sl
 80195ec:	4659      	mov	r1, fp
 80195ee:	f7e9 f87f 	bl	80026f0 <__adddf3>
 80195f2:	2d0f      	cmp	r5, #15
 80195f4:	4682      	mov	sl, r0
 80195f6:	468b      	mov	fp, r1
 80195f8:	ddd5      	ble.n	80195a6 <_strtod_l+0x3ae>
 80195fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80195fc:	1b2c      	subs	r4, r5, r4
 80195fe:	441c      	add	r4, r3
 8019600:	2c00      	cmp	r4, #0
 8019602:	f340 8096 	ble.w	8019732 <_strtod_l+0x53a>
 8019606:	f014 030f 	ands.w	r3, r4, #15
 801960a:	d00a      	beq.n	8019622 <_strtod_l+0x42a>
 801960c:	495e      	ldr	r1, [pc, #376]	@ (8019788 <_strtod_l+0x590>)
 801960e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8019612:	4652      	mov	r2, sl
 8019614:	465b      	mov	r3, fp
 8019616:	e9d1 0100 	ldrd	r0, r1, [r1]
 801961a:	f7e9 fa1f 	bl	8002a5c <__aeabi_dmul>
 801961e:	4682      	mov	sl, r0
 8019620:	468b      	mov	fp, r1
 8019622:	f034 040f 	bics.w	r4, r4, #15
 8019626:	d073      	beq.n	8019710 <_strtod_l+0x518>
 8019628:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801962c:	dd48      	ble.n	80196c0 <_strtod_l+0x4c8>
 801962e:	2400      	movs	r4, #0
 8019630:	46a0      	mov	r8, r4
 8019632:	940a      	str	r4, [sp, #40]	@ 0x28
 8019634:	46a1      	mov	r9, r4
 8019636:	9a05      	ldr	r2, [sp, #20]
 8019638:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8019790 <_strtod_l+0x598>
 801963c:	2322      	movs	r3, #34	@ 0x22
 801963e:	6013      	str	r3, [r2, #0]
 8019640:	f04f 0a00 	mov.w	sl, #0
 8019644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019646:	2b00      	cmp	r3, #0
 8019648:	f43f ae0f 	beq.w	801926a <_strtod_l+0x72>
 801964c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801964e:	9805      	ldr	r0, [sp, #20]
 8019650:	f002 fb84 	bl	801bd5c <_Bfree>
 8019654:	9805      	ldr	r0, [sp, #20]
 8019656:	4649      	mov	r1, r9
 8019658:	f002 fb80 	bl	801bd5c <_Bfree>
 801965c:	9805      	ldr	r0, [sp, #20]
 801965e:	4641      	mov	r1, r8
 8019660:	f002 fb7c 	bl	801bd5c <_Bfree>
 8019664:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8019666:	9805      	ldr	r0, [sp, #20]
 8019668:	f002 fb78 	bl	801bd5c <_Bfree>
 801966c:	9805      	ldr	r0, [sp, #20]
 801966e:	4621      	mov	r1, r4
 8019670:	f002 fb74 	bl	801bd5c <_Bfree>
 8019674:	e5f9      	b.n	801926a <_strtod_l+0x72>
 8019676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019678:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801967c:	4293      	cmp	r3, r2
 801967e:	dbbc      	blt.n	80195fa <_strtod_l+0x402>
 8019680:	4c41      	ldr	r4, [pc, #260]	@ (8019788 <_strtod_l+0x590>)
 8019682:	f1c5 050f 	rsb	r5, r5, #15
 8019686:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801968a:	4652      	mov	r2, sl
 801968c:	465b      	mov	r3, fp
 801968e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019692:	f7e9 f9e3 	bl	8002a5c <__aeabi_dmul>
 8019696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019698:	1b5d      	subs	r5, r3, r5
 801969a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801969e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80196a2:	e78f      	b.n	80195c4 <_strtod_l+0x3cc>
 80196a4:	3316      	adds	r3, #22
 80196a6:	dba8      	blt.n	80195fa <_strtod_l+0x402>
 80196a8:	4b37      	ldr	r3, [pc, #220]	@ (8019788 <_strtod_l+0x590>)
 80196aa:	eba9 0808 	sub.w	r8, r9, r8
 80196ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80196b2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80196b6:	4650      	mov	r0, sl
 80196b8:	4659      	mov	r1, fp
 80196ba:	f7e9 faf9 	bl	8002cb0 <__aeabi_ddiv>
 80196be:	e783      	b.n	80195c8 <_strtod_l+0x3d0>
 80196c0:	4b32      	ldr	r3, [pc, #200]	@ (801978c <_strtod_l+0x594>)
 80196c2:	9308      	str	r3, [sp, #32]
 80196c4:	2300      	movs	r3, #0
 80196c6:	1124      	asrs	r4, r4, #4
 80196c8:	4650      	mov	r0, sl
 80196ca:	4659      	mov	r1, fp
 80196cc:	461e      	mov	r6, r3
 80196ce:	2c01      	cmp	r4, #1
 80196d0:	dc21      	bgt.n	8019716 <_strtod_l+0x51e>
 80196d2:	b10b      	cbz	r3, 80196d8 <_strtod_l+0x4e0>
 80196d4:	4682      	mov	sl, r0
 80196d6:	468b      	mov	fp, r1
 80196d8:	492c      	ldr	r1, [pc, #176]	@ (801978c <_strtod_l+0x594>)
 80196da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80196de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80196e2:	4652      	mov	r2, sl
 80196e4:	465b      	mov	r3, fp
 80196e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80196ea:	f7e9 f9b7 	bl	8002a5c <__aeabi_dmul>
 80196ee:	4b28      	ldr	r3, [pc, #160]	@ (8019790 <_strtod_l+0x598>)
 80196f0:	460a      	mov	r2, r1
 80196f2:	400b      	ands	r3, r1
 80196f4:	4927      	ldr	r1, [pc, #156]	@ (8019794 <_strtod_l+0x59c>)
 80196f6:	428b      	cmp	r3, r1
 80196f8:	4682      	mov	sl, r0
 80196fa:	d898      	bhi.n	801962e <_strtod_l+0x436>
 80196fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8019700:	428b      	cmp	r3, r1
 8019702:	bf86      	itte	hi
 8019704:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8019798 <_strtod_l+0x5a0>
 8019708:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 801970c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8019710:	2300      	movs	r3, #0
 8019712:	9308      	str	r3, [sp, #32]
 8019714:	e07a      	b.n	801980c <_strtod_l+0x614>
 8019716:	07e2      	lsls	r2, r4, #31
 8019718:	d505      	bpl.n	8019726 <_strtod_l+0x52e>
 801971a:	9b08      	ldr	r3, [sp, #32]
 801971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019720:	f7e9 f99c 	bl	8002a5c <__aeabi_dmul>
 8019724:	2301      	movs	r3, #1
 8019726:	9a08      	ldr	r2, [sp, #32]
 8019728:	3208      	adds	r2, #8
 801972a:	3601      	adds	r6, #1
 801972c:	1064      	asrs	r4, r4, #1
 801972e:	9208      	str	r2, [sp, #32]
 8019730:	e7cd      	b.n	80196ce <_strtod_l+0x4d6>
 8019732:	d0ed      	beq.n	8019710 <_strtod_l+0x518>
 8019734:	4264      	negs	r4, r4
 8019736:	f014 020f 	ands.w	r2, r4, #15
 801973a:	d00a      	beq.n	8019752 <_strtod_l+0x55a>
 801973c:	4b12      	ldr	r3, [pc, #72]	@ (8019788 <_strtod_l+0x590>)
 801973e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019742:	4650      	mov	r0, sl
 8019744:	4659      	mov	r1, fp
 8019746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801974a:	f7e9 fab1 	bl	8002cb0 <__aeabi_ddiv>
 801974e:	4682      	mov	sl, r0
 8019750:	468b      	mov	fp, r1
 8019752:	1124      	asrs	r4, r4, #4
 8019754:	d0dc      	beq.n	8019710 <_strtod_l+0x518>
 8019756:	2c1f      	cmp	r4, #31
 8019758:	dd20      	ble.n	801979c <_strtod_l+0x5a4>
 801975a:	2400      	movs	r4, #0
 801975c:	46a0      	mov	r8, r4
 801975e:	940a      	str	r4, [sp, #40]	@ 0x28
 8019760:	46a1      	mov	r9, r4
 8019762:	9a05      	ldr	r2, [sp, #20]
 8019764:	2322      	movs	r3, #34	@ 0x22
 8019766:	f04f 0a00 	mov.w	sl, #0
 801976a:	f04f 0b00 	mov.w	fp, #0
 801976e:	6013      	str	r3, [r2, #0]
 8019770:	e768      	b.n	8019644 <_strtod_l+0x44c>
 8019772:	bf00      	nop
 8019774:	0801ec2d 	.word	0x0801ec2d
 8019778:	0801ec5c 	.word	0x0801ec5c
 801977c:	0801ec25 	.word	0x0801ec25
 8019780:	0801ee69 	.word	0x0801ee69
 8019784:	0801ee65 	.word	0x0801ee65
 8019788:	0801efe0 	.word	0x0801efe0
 801978c:	0801efb8 	.word	0x0801efb8
 8019790:	7ff00000 	.word	0x7ff00000
 8019794:	7ca00000 	.word	0x7ca00000
 8019798:	7fefffff 	.word	0x7fefffff
 801979c:	f014 0310 	ands.w	r3, r4, #16
 80197a0:	bf18      	it	ne
 80197a2:	236a      	movne	r3, #106	@ 0x6a
 80197a4:	4ea9      	ldr	r6, [pc, #676]	@ (8019a4c <_strtod_l+0x854>)
 80197a6:	9308      	str	r3, [sp, #32]
 80197a8:	4650      	mov	r0, sl
 80197aa:	4659      	mov	r1, fp
 80197ac:	2300      	movs	r3, #0
 80197ae:	07e2      	lsls	r2, r4, #31
 80197b0:	d504      	bpl.n	80197bc <_strtod_l+0x5c4>
 80197b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80197b6:	f7e9 f951 	bl	8002a5c <__aeabi_dmul>
 80197ba:	2301      	movs	r3, #1
 80197bc:	1064      	asrs	r4, r4, #1
 80197be:	f106 0608 	add.w	r6, r6, #8
 80197c2:	d1f4      	bne.n	80197ae <_strtod_l+0x5b6>
 80197c4:	b10b      	cbz	r3, 80197ca <_strtod_l+0x5d2>
 80197c6:	4682      	mov	sl, r0
 80197c8:	468b      	mov	fp, r1
 80197ca:	9b08      	ldr	r3, [sp, #32]
 80197cc:	b1b3      	cbz	r3, 80197fc <_strtod_l+0x604>
 80197ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80197d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80197d6:	2b00      	cmp	r3, #0
 80197d8:	4659      	mov	r1, fp
 80197da:	dd0f      	ble.n	80197fc <_strtod_l+0x604>
 80197dc:	2b1f      	cmp	r3, #31
 80197de:	dd55      	ble.n	801988c <_strtod_l+0x694>
 80197e0:	2b34      	cmp	r3, #52	@ 0x34
 80197e2:	bfde      	ittt	le
 80197e4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80197e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80197ec:	4093      	lslle	r3, r2
 80197ee:	f04f 0a00 	mov.w	sl, #0
 80197f2:	bfcc      	ite	gt
 80197f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80197f8:	ea03 0b01 	andle.w	fp, r3, r1
 80197fc:	2200      	movs	r2, #0
 80197fe:	2300      	movs	r3, #0
 8019800:	4650      	mov	r0, sl
 8019802:	4659      	mov	r1, fp
 8019804:	f7e9 fb92 	bl	8002f2c <__aeabi_dcmpeq>
 8019808:	2800      	cmp	r0, #0
 801980a:	d1a6      	bne.n	801975a <_strtod_l+0x562>
 801980c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801980e:	9300      	str	r3, [sp, #0]
 8019810:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8019812:	9805      	ldr	r0, [sp, #20]
 8019814:	462b      	mov	r3, r5
 8019816:	463a      	mov	r2, r7
 8019818:	f002 fb08 	bl	801be2c <__s2b>
 801981c:	900a      	str	r0, [sp, #40]	@ 0x28
 801981e:	2800      	cmp	r0, #0
 8019820:	f43f af05 	beq.w	801962e <_strtod_l+0x436>
 8019824:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019826:	2a00      	cmp	r2, #0
 8019828:	eba9 0308 	sub.w	r3, r9, r8
 801982c:	bfa8      	it	ge
 801982e:	2300      	movge	r3, #0
 8019830:	9312      	str	r3, [sp, #72]	@ 0x48
 8019832:	2400      	movs	r4, #0
 8019834:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8019838:	9316      	str	r3, [sp, #88]	@ 0x58
 801983a:	46a0      	mov	r8, r4
 801983c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801983e:	9805      	ldr	r0, [sp, #20]
 8019840:	6859      	ldr	r1, [r3, #4]
 8019842:	f002 fa4b 	bl	801bcdc <_Balloc>
 8019846:	4681      	mov	r9, r0
 8019848:	2800      	cmp	r0, #0
 801984a:	f43f aef4 	beq.w	8019636 <_strtod_l+0x43e>
 801984e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019850:	691a      	ldr	r2, [r3, #16]
 8019852:	3202      	adds	r2, #2
 8019854:	f103 010c 	add.w	r1, r3, #12
 8019858:	0092      	lsls	r2, r2, #2
 801985a:	300c      	adds	r0, #12
 801985c:	f000 fcda 	bl	801a214 <memcpy>
 8019860:	ec4b ab10 	vmov	d0, sl, fp
 8019864:	9805      	ldr	r0, [sp, #20]
 8019866:	aa1c      	add	r2, sp, #112	@ 0x70
 8019868:	a91b      	add	r1, sp, #108	@ 0x6c
 801986a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801986e:	f002 fe19 	bl	801c4a4 <__d2b>
 8019872:	901a      	str	r0, [sp, #104]	@ 0x68
 8019874:	2800      	cmp	r0, #0
 8019876:	f43f aede 	beq.w	8019636 <_strtod_l+0x43e>
 801987a:	9805      	ldr	r0, [sp, #20]
 801987c:	2101      	movs	r1, #1
 801987e:	f002 fb6b 	bl	801bf58 <__i2b>
 8019882:	4680      	mov	r8, r0
 8019884:	b948      	cbnz	r0, 801989a <_strtod_l+0x6a2>
 8019886:	f04f 0800 	mov.w	r8, #0
 801988a:	e6d4      	b.n	8019636 <_strtod_l+0x43e>
 801988c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019890:	fa02 f303 	lsl.w	r3, r2, r3
 8019894:	ea03 0a0a 	and.w	sl, r3, sl
 8019898:	e7b0      	b.n	80197fc <_strtod_l+0x604>
 801989a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801989c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801989e:	2d00      	cmp	r5, #0
 80198a0:	bfab      	itete	ge
 80198a2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80198a4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80198a6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80198a8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80198aa:	bfac      	ite	ge
 80198ac:	18ef      	addge	r7, r5, r3
 80198ae:	1b5e      	sublt	r6, r3, r5
 80198b0:	9b08      	ldr	r3, [sp, #32]
 80198b2:	1aed      	subs	r5, r5, r3
 80198b4:	4415      	add	r5, r2
 80198b6:	4b66      	ldr	r3, [pc, #408]	@ (8019a50 <_strtod_l+0x858>)
 80198b8:	3d01      	subs	r5, #1
 80198ba:	429d      	cmp	r5, r3
 80198bc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80198c0:	da50      	bge.n	8019964 <_strtod_l+0x76c>
 80198c2:	1b5b      	subs	r3, r3, r5
 80198c4:	2b1f      	cmp	r3, #31
 80198c6:	eba2 0203 	sub.w	r2, r2, r3
 80198ca:	f04f 0101 	mov.w	r1, #1
 80198ce:	dc3d      	bgt.n	801994c <_strtod_l+0x754>
 80198d0:	fa01 f303 	lsl.w	r3, r1, r3
 80198d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80198d6:	2300      	movs	r3, #0
 80198d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80198da:	18bd      	adds	r5, r7, r2
 80198dc:	9b08      	ldr	r3, [sp, #32]
 80198de:	42af      	cmp	r7, r5
 80198e0:	4416      	add	r6, r2
 80198e2:	441e      	add	r6, r3
 80198e4:	463b      	mov	r3, r7
 80198e6:	bfa8      	it	ge
 80198e8:	462b      	movge	r3, r5
 80198ea:	42b3      	cmp	r3, r6
 80198ec:	bfa8      	it	ge
 80198ee:	4633      	movge	r3, r6
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	bfc2      	ittt	gt
 80198f4:	1aed      	subgt	r5, r5, r3
 80198f6:	1af6      	subgt	r6, r6, r3
 80198f8:	1aff      	subgt	r7, r7, r3
 80198fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80198fc:	2b00      	cmp	r3, #0
 80198fe:	dd16      	ble.n	801992e <_strtod_l+0x736>
 8019900:	4641      	mov	r1, r8
 8019902:	9805      	ldr	r0, [sp, #20]
 8019904:	461a      	mov	r2, r3
 8019906:	f002 fbe7 	bl	801c0d8 <__pow5mult>
 801990a:	4680      	mov	r8, r0
 801990c:	2800      	cmp	r0, #0
 801990e:	d0ba      	beq.n	8019886 <_strtod_l+0x68e>
 8019910:	4601      	mov	r1, r0
 8019912:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8019914:	9805      	ldr	r0, [sp, #20]
 8019916:	f002 fb35 	bl	801bf84 <__multiply>
 801991a:	900e      	str	r0, [sp, #56]	@ 0x38
 801991c:	2800      	cmp	r0, #0
 801991e:	f43f ae8a 	beq.w	8019636 <_strtod_l+0x43e>
 8019922:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019924:	9805      	ldr	r0, [sp, #20]
 8019926:	f002 fa19 	bl	801bd5c <_Bfree>
 801992a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801992c:	931a      	str	r3, [sp, #104]	@ 0x68
 801992e:	2d00      	cmp	r5, #0
 8019930:	dc1d      	bgt.n	801996e <_strtod_l+0x776>
 8019932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019934:	2b00      	cmp	r3, #0
 8019936:	dd23      	ble.n	8019980 <_strtod_l+0x788>
 8019938:	4649      	mov	r1, r9
 801993a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801993c:	9805      	ldr	r0, [sp, #20]
 801993e:	f002 fbcb 	bl	801c0d8 <__pow5mult>
 8019942:	4681      	mov	r9, r0
 8019944:	b9e0      	cbnz	r0, 8019980 <_strtod_l+0x788>
 8019946:	f04f 0900 	mov.w	r9, #0
 801994a:	e674      	b.n	8019636 <_strtod_l+0x43e>
 801994c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8019950:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8019954:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8019958:	35e2      	adds	r5, #226	@ 0xe2
 801995a:	fa01 f305 	lsl.w	r3, r1, r5
 801995e:	9310      	str	r3, [sp, #64]	@ 0x40
 8019960:	9113      	str	r1, [sp, #76]	@ 0x4c
 8019962:	e7ba      	b.n	80198da <_strtod_l+0x6e2>
 8019964:	2300      	movs	r3, #0
 8019966:	9310      	str	r3, [sp, #64]	@ 0x40
 8019968:	2301      	movs	r3, #1
 801996a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801996c:	e7b5      	b.n	80198da <_strtod_l+0x6e2>
 801996e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019970:	9805      	ldr	r0, [sp, #20]
 8019972:	462a      	mov	r2, r5
 8019974:	f002 fc0a 	bl	801c18c <__lshift>
 8019978:	901a      	str	r0, [sp, #104]	@ 0x68
 801997a:	2800      	cmp	r0, #0
 801997c:	d1d9      	bne.n	8019932 <_strtod_l+0x73a>
 801997e:	e65a      	b.n	8019636 <_strtod_l+0x43e>
 8019980:	2e00      	cmp	r6, #0
 8019982:	dd07      	ble.n	8019994 <_strtod_l+0x79c>
 8019984:	4649      	mov	r1, r9
 8019986:	9805      	ldr	r0, [sp, #20]
 8019988:	4632      	mov	r2, r6
 801998a:	f002 fbff 	bl	801c18c <__lshift>
 801998e:	4681      	mov	r9, r0
 8019990:	2800      	cmp	r0, #0
 8019992:	d0d8      	beq.n	8019946 <_strtod_l+0x74e>
 8019994:	2f00      	cmp	r7, #0
 8019996:	dd08      	ble.n	80199aa <_strtod_l+0x7b2>
 8019998:	4641      	mov	r1, r8
 801999a:	9805      	ldr	r0, [sp, #20]
 801999c:	463a      	mov	r2, r7
 801999e:	f002 fbf5 	bl	801c18c <__lshift>
 80199a2:	4680      	mov	r8, r0
 80199a4:	2800      	cmp	r0, #0
 80199a6:	f43f ae46 	beq.w	8019636 <_strtod_l+0x43e>
 80199aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80199ac:	9805      	ldr	r0, [sp, #20]
 80199ae:	464a      	mov	r2, r9
 80199b0:	f002 fc74 	bl	801c29c <__mdiff>
 80199b4:	4604      	mov	r4, r0
 80199b6:	2800      	cmp	r0, #0
 80199b8:	f43f ae3d 	beq.w	8019636 <_strtod_l+0x43e>
 80199bc:	68c3      	ldr	r3, [r0, #12]
 80199be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80199c0:	2300      	movs	r3, #0
 80199c2:	60c3      	str	r3, [r0, #12]
 80199c4:	4641      	mov	r1, r8
 80199c6:	f002 fc4d 	bl	801c264 <__mcmp>
 80199ca:	2800      	cmp	r0, #0
 80199cc:	da46      	bge.n	8019a5c <_strtod_l+0x864>
 80199ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80199d0:	ea53 030a 	orrs.w	r3, r3, sl
 80199d4:	d16c      	bne.n	8019ab0 <_strtod_l+0x8b8>
 80199d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d168      	bne.n	8019ab0 <_strtod_l+0x8b8>
 80199de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80199e2:	0d1b      	lsrs	r3, r3, #20
 80199e4:	051b      	lsls	r3, r3, #20
 80199e6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80199ea:	d961      	bls.n	8019ab0 <_strtod_l+0x8b8>
 80199ec:	6963      	ldr	r3, [r4, #20]
 80199ee:	b913      	cbnz	r3, 80199f6 <_strtod_l+0x7fe>
 80199f0:	6923      	ldr	r3, [r4, #16]
 80199f2:	2b01      	cmp	r3, #1
 80199f4:	dd5c      	ble.n	8019ab0 <_strtod_l+0x8b8>
 80199f6:	4621      	mov	r1, r4
 80199f8:	2201      	movs	r2, #1
 80199fa:	9805      	ldr	r0, [sp, #20]
 80199fc:	f002 fbc6 	bl	801c18c <__lshift>
 8019a00:	4641      	mov	r1, r8
 8019a02:	4604      	mov	r4, r0
 8019a04:	f002 fc2e 	bl	801c264 <__mcmp>
 8019a08:	2800      	cmp	r0, #0
 8019a0a:	dd51      	ble.n	8019ab0 <_strtod_l+0x8b8>
 8019a0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019a10:	9a08      	ldr	r2, [sp, #32]
 8019a12:	0d1b      	lsrs	r3, r3, #20
 8019a14:	051b      	lsls	r3, r3, #20
 8019a16:	2a00      	cmp	r2, #0
 8019a18:	d06b      	beq.n	8019af2 <_strtod_l+0x8fa>
 8019a1a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019a1e:	d868      	bhi.n	8019af2 <_strtod_l+0x8fa>
 8019a20:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8019a24:	f67f ae9d 	bls.w	8019762 <_strtod_l+0x56a>
 8019a28:	4b0a      	ldr	r3, [pc, #40]	@ (8019a54 <_strtod_l+0x85c>)
 8019a2a:	4650      	mov	r0, sl
 8019a2c:	4659      	mov	r1, fp
 8019a2e:	2200      	movs	r2, #0
 8019a30:	f7e9 f814 	bl	8002a5c <__aeabi_dmul>
 8019a34:	4b08      	ldr	r3, [pc, #32]	@ (8019a58 <_strtod_l+0x860>)
 8019a36:	400b      	ands	r3, r1
 8019a38:	4682      	mov	sl, r0
 8019a3a:	468b      	mov	fp, r1
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	f47f ae05 	bne.w	801964c <_strtod_l+0x454>
 8019a42:	9a05      	ldr	r2, [sp, #20]
 8019a44:	2322      	movs	r3, #34	@ 0x22
 8019a46:	6013      	str	r3, [r2, #0]
 8019a48:	e600      	b.n	801964c <_strtod_l+0x454>
 8019a4a:	bf00      	nop
 8019a4c:	0801ec88 	.word	0x0801ec88
 8019a50:	fffffc02 	.word	0xfffffc02
 8019a54:	39500000 	.word	0x39500000
 8019a58:	7ff00000 	.word	0x7ff00000
 8019a5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8019a60:	d165      	bne.n	8019b2e <_strtod_l+0x936>
 8019a62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019a64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019a68:	b35a      	cbz	r2, 8019ac2 <_strtod_l+0x8ca>
 8019a6a:	4a9f      	ldr	r2, [pc, #636]	@ (8019ce8 <_strtod_l+0xaf0>)
 8019a6c:	4293      	cmp	r3, r2
 8019a6e:	d12b      	bne.n	8019ac8 <_strtod_l+0x8d0>
 8019a70:	9b08      	ldr	r3, [sp, #32]
 8019a72:	4651      	mov	r1, sl
 8019a74:	b303      	cbz	r3, 8019ab8 <_strtod_l+0x8c0>
 8019a76:	4b9d      	ldr	r3, [pc, #628]	@ (8019cec <_strtod_l+0xaf4>)
 8019a78:	465a      	mov	r2, fp
 8019a7a:	4013      	ands	r3, r2
 8019a7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8019a80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019a84:	d81b      	bhi.n	8019abe <_strtod_l+0x8c6>
 8019a86:	0d1b      	lsrs	r3, r3, #20
 8019a88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8019a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8019a90:	4299      	cmp	r1, r3
 8019a92:	d119      	bne.n	8019ac8 <_strtod_l+0x8d0>
 8019a94:	4b96      	ldr	r3, [pc, #600]	@ (8019cf0 <_strtod_l+0xaf8>)
 8019a96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019a98:	429a      	cmp	r2, r3
 8019a9a:	d102      	bne.n	8019aa2 <_strtod_l+0x8aa>
 8019a9c:	3101      	adds	r1, #1
 8019a9e:	f43f adca 	beq.w	8019636 <_strtod_l+0x43e>
 8019aa2:	4b92      	ldr	r3, [pc, #584]	@ (8019cec <_strtod_l+0xaf4>)
 8019aa4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019aa6:	401a      	ands	r2, r3
 8019aa8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8019aac:	f04f 0a00 	mov.w	sl, #0
 8019ab0:	9b08      	ldr	r3, [sp, #32]
 8019ab2:	2b00      	cmp	r3, #0
 8019ab4:	d1b8      	bne.n	8019a28 <_strtod_l+0x830>
 8019ab6:	e5c9      	b.n	801964c <_strtod_l+0x454>
 8019ab8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019abc:	e7e8      	b.n	8019a90 <_strtod_l+0x898>
 8019abe:	4613      	mov	r3, r2
 8019ac0:	e7e6      	b.n	8019a90 <_strtod_l+0x898>
 8019ac2:	ea53 030a 	orrs.w	r3, r3, sl
 8019ac6:	d0a1      	beq.n	8019a0c <_strtod_l+0x814>
 8019ac8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019aca:	b1db      	cbz	r3, 8019b04 <_strtod_l+0x90c>
 8019acc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019ace:	4213      	tst	r3, r2
 8019ad0:	d0ee      	beq.n	8019ab0 <_strtod_l+0x8b8>
 8019ad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019ad4:	9a08      	ldr	r2, [sp, #32]
 8019ad6:	4650      	mov	r0, sl
 8019ad8:	4659      	mov	r1, fp
 8019ada:	b1bb      	cbz	r3, 8019b0c <_strtod_l+0x914>
 8019adc:	f7ff fb6e 	bl	80191bc <sulp>
 8019ae0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019ae4:	ec53 2b10 	vmov	r2, r3, d0
 8019ae8:	f7e8 fe02 	bl	80026f0 <__adddf3>
 8019aec:	4682      	mov	sl, r0
 8019aee:	468b      	mov	fp, r1
 8019af0:	e7de      	b.n	8019ab0 <_strtod_l+0x8b8>
 8019af2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8019af6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019afa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8019afe:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8019b02:	e7d5      	b.n	8019ab0 <_strtod_l+0x8b8>
 8019b04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8019b06:	ea13 0f0a 	tst.w	r3, sl
 8019b0a:	e7e1      	b.n	8019ad0 <_strtod_l+0x8d8>
 8019b0c:	f7ff fb56 	bl	80191bc <sulp>
 8019b10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019b14:	ec53 2b10 	vmov	r2, r3, d0
 8019b18:	f7e8 fde8 	bl	80026ec <__aeabi_dsub>
 8019b1c:	2200      	movs	r2, #0
 8019b1e:	2300      	movs	r3, #0
 8019b20:	4682      	mov	sl, r0
 8019b22:	468b      	mov	fp, r1
 8019b24:	f7e9 fa02 	bl	8002f2c <__aeabi_dcmpeq>
 8019b28:	2800      	cmp	r0, #0
 8019b2a:	d0c1      	beq.n	8019ab0 <_strtod_l+0x8b8>
 8019b2c:	e619      	b.n	8019762 <_strtod_l+0x56a>
 8019b2e:	4641      	mov	r1, r8
 8019b30:	4620      	mov	r0, r4
 8019b32:	f002 fd0f 	bl	801c554 <__ratio>
 8019b36:	ec57 6b10 	vmov	r6, r7, d0
 8019b3a:	2200      	movs	r2, #0
 8019b3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8019b40:	4630      	mov	r0, r6
 8019b42:	4639      	mov	r1, r7
 8019b44:	f7e9 fa06 	bl	8002f54 <__aeabi_dcmple>
 8019b48:	2800      	cmp	r0, #0
 8019b4a:	d06f      	beq.n	8019c2c <_strtod_l+0xa34>
 8019b4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	d17a      	bne.n	8019c48 <_strtod_l+0xa50>
 8019b52:	f1ba 0f00 	cmp.w	sl, #0
 8019b56:	d158      	bne.n	8019c0a <_strtod_l+0xa12>
 8019b58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019b5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019b5e:	2b00      	cmp	r3, #0
 8019b60:	d15a      	bne.n	8019c18 <_strtod_l+0xa20>
 8019b62:	4b64      	ldr	r3, [pc, #400]	@ (8019cf4 <_strtod_l+0xafc>)
 8019b64:	2200      	movs	r2, #0
 8019b66:	4630      	mov	r0, r6
 8019b68:	4639      	mov	r1, r7
 8019b6a:	f7e9 f9e9 	bl	8002f40 <__aeabi_dcmplt>
 8019b6e:	2800      	cmp	r0, #0
 8019b70:	d159      	bne.n	8019c26 <_strtod_l+0xa2e>
 8019b72:	4630      	mov	r0, r6
 8019b74:	4639      	mov	r1, r7
 8019b76:	4b60      	ldr	r3, [pc, #384]	@ (8019cf8 <_strtod_l+0xb00>)
 8019b78:	2200      	movs	r2, #0
 8019b7a:	f7e8 ff6f 	bl	8002a5c <__aeabi_dmul>
 8019b7e:	4606      	mov	r6, r0
 8019b80:	460f      	mov	r7, r1
 8019b82:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8019b86:	9606      	str	r6, [sp, #24]
 8019b88:	9307      	str	r3, [sp, #28]
 8019b8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019b8e:	4d57      	ldr	r5, [pc, #348]	@ (8019cec <_strtod_l+0xaf4>)
 8019b90:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8019b94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019b96:	401d      	ands	r5, r3
 8019b98:	4b58      	ldr	r3, [pc, #352]	@ (8019cfc <_strtod_l+0xb04>)
 8019b9a:	429d      	cmp	r5, r3
 8019b9c:	f040 80b2 	bne.w	8019d04 <_strtod_l+0xb0c>
 8019ba0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019ba2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8019ba6:	ec4b ab10 	vmov	d0, sl, fp
 8019baa:	f002 fc0b 	bl	801c3c4 <__ulp>
 8019bae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019bb2:	ec51 0b10 	vmov	r0, r1, d0
 8019bb6:	f7e8 ff51 	bl	8002a5c <__aeabi_dmul>
 8019bba:	4652      	mov	r2, sl
 8019bbc:	465b      	mov	r3, fp
 8019bbe:	f7e8 fd97 	bl	80026f0 <__adddf3>
 8019bc2:	460b      	mov	r3, r1
 8019bc4:	4949      	ldr	r1, [pc, #292]	@ (8019cec <_strtod_l+0xaf4>)
 8019bc6:	4a4e      	ldr	r2, [pc, #312]	@ (8019d00 <_strtod_l+0xb08>)
 8019bc8:	4019      	ands	r1, r3
 8019bca:	4291      	cmp	r1, r2
 8019bcc:	4682      	mov	sl, r0
 8019bce:	d942      	bls.n	8019c56 <_strtod_l+0xa5e>
 8019bd0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019bd2:	4b47      	ldr	r3, [pc, #284]	@ (8019cf0 <_strtod_l+0xaf8>)
 8019bd4:	429a      	cmp	r2, r3
 8019bd6:	d103      	bne.n	8019be0 <_strtod_l+0x9e8>
 8019bd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019bda:	3301      	adds	r3, #1
 8019bdc:	f43f ad2b 	beq.w	8019636 <_strtod_l+0x43e>
 8019be0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8019cf0 <_strtod_l+0xaf8>
 8019be4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8019be8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019bea:	9805      	ldr	r0, [sp, #20]
 8019bec:	f002 f8b6 	bl	801bd5c <_Bfree>
 8019bf0:	9805      	ldr	r0, [sp, #20]
 8019bf2:	4649      	mov	r1, r9
 8019bf4:	f002 f8b2 	bl	801bd5c <_Bfree>
 8019bf8:	9805      	ldr	r0, [sp, #20]
 8019bfa:	4641      	mov	r1, r8
 8019bfc:	f002 f8ae 	bl	801bd5c <_Bfree>
 8019c00:	9805      	ldr	r0, [sp, #20]
 8019c02:	4621      	mov	r1, r4
 8019c04:	f002 f8aa 	bl	801bd5c <_Bfree>
 8019c08:	e618      	b.n	801983c <_strtod_l+0x644>
 8019c0a:	f1ba 0f01 	cmp.w	sl, #1
 8019c0e:	d103      	bne.n	8019c18 <_strtod_l+0xa20>
 8019c10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019c12:	2b00      	cmp	r3, #0
 8019c14:	f43f ada5 	beq.w	8019762 <_strtod_l+0x56a>
 8019c18:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8019cc8 <_strtod_l+0xad0>
 8019c1c:	4f35      	ldr	r7, [pc, #212]	@ (8019cf4 <_strtod_l+0xafc>)
 8019c1e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019c22:	2600      	movs	r6, #0
 8019c24:	e7b1      	b.n	8019b8a <_strtod_l+0x992>
 8019c26:	4f34      	ldr	r7, [pc, #208]	@ (8019cf8 <_strtod_l+0xb00>)
 8019c28:	2600      	movs	r6, #0
 8019c2a:	e7aa      	b.n	8019b82 <_strtod_l+0x98a>
 8019c2c:	4b32      	ldr	r3, [pc, #200]	@ (8019cf8 <_strtod_l+0xb00>)
 8019c2e:	4630      	mov	r0, r6
 8019c30:	4639      	mov	r1, r7
 8019c32:	2200      	movs	r2, #0
 8019c34:	f7e8 ff12 	bl	8002a5c <__aeabi_dmul>
 8019c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019c3a:	4606      	mov	r6, r0
 8019c3c:	460f      	mov	r7, r1
 8019c3e:	2b00      	cmp	r3, #0
 8019c40:	d09f      	beq.n	8019b82 <_strtod_l+0x98a>
 8019c42:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8019c46:	e7a0      	b.n	8019b8a <_strtod_l+0x992>
 8019c48:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8019cd0 <_strtod_l+0xad8>
 8019c4c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019c50:	ec57 6b17 	vmov	r6, r7, d7
 8019c54:	e799      	b.n	8019b8a <_strtod_l+0x992>
 8019c56:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8019c5a:	9b08      	ldr	r3, [sp, #32]
 8019c5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	d1c1      	bne.n	8019be8 <_strtod_l+0x9f0>
 8019c64:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019c68:	0d1b      	lsrs	r3, r3, #20
 8019c6a:	051b      	lsls	r3, r3, #20
 8019c6c:	429d      	cmp	r5, r3
 8019c6e:	d1bb      	bne.n	8019be8 <_strtod_l+0x9f0>
 8019c70:	4630      	mov	r0, r6
 8019c72:	4639      	mov	r1, r7
 8019c74:	f7e9 fa52 	bl	800311c <__aeabi_d2lz>
 8019c78:	f7e8 fec2 	bl	8002a00 <__aeabi_l2d>
 8019c7c:	4602      	mov	r2, r0
 8019c7e:	460b      	mov	r3, r1
 8019c80:	4630      	mov	r0, r6
 8019c82:	4639      	mov	r1, r7
 8019c84:	f7e8 fd32 	bl	80026ec <__aeabi_dsub>
 8019c88:	460b      	mov	r3, r1
 8019c8a:	4602      	mov	r2, r0
 8019c8c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8019c90:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8019c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019c96:	ea46 060a 	orr.w	r6, r6, sl
 8019c9a:	431e      	orrs	r6, r3
 8019c9c:	d06f      	beq.n	8019d7e <_strtod_l+0xb86>
 8019c9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8019cd8 <_strtod_l+0xae0>)
 8019ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ca4:	f7e9 f94c 	bl	8002f40 <__aeabi_dcmplt>
 8019ca8:	2800      	cmp	r0, #0
 8019caa:	f47f accf 	bne.w	801964c <_strtod_l+0x454>
 8019cae:	a30c      	add	r3, pc, #48	@ (adr r3, 8019ce0 <_strtod_l+0xae8>)
 8019cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019cb8:	f7e9 f960 	bl	8002f7c <__aeabi_dcmpgt>
 8019cbc:	2800      	cmp	r0, #0
 8019cbe:	d093      	beq.n	8019be8 <_strtod_l+0x9f0>
 8019cc0:	e4c4      	b.n	801964c <_strtod_l+0x454>
 8019cc2:	bf00      	nop
 8019cc4:	f3af 8000 	nop.w
 8019cc8:	00000000 	.word	0x00000000
 8019ccc:	bff00000 	.word	0xbff00000
 8019cd0:	00000000 	.word	0x00000000
 8019cd4:	3ff00000 	.word	0x3ff00000
 8019cd8:	94a03595 	.word	0x94a03595
 8019cdc:	3fdfffff 	.word	0x3fdfffff
 8019ce0:	35afe535 	.word	0x35afe535
 8019ce4:	3fe00000 	.word	0x3fe00000
 8019ce8:	000fffff 	.word	0x000fffff
 8019cec:	7ff00000 	.word	0x7ff00000
 8019cf0:	7fefffff 	.word	0x7fefffff
 8019cf4:	3ff00000 	.word	0x3ff00000
 8019cf8:	3fe00000 	.word	0x3fe00000
 8019cfc:	7fe00000 	.word	0x7fe00000
 8019d00:	7c9fffff 	.word	0x7c9fffff
 8019d04:	9b08      	ldr	r3, [sp, #32]
 8019d06:	b323      	cbz	r3, 8019d52 <_strtod_l+0xb5a>
 8019d08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8019d0c:	d821      	bhi.n	8019d52 <_strtod_l+0xb5a>
 8019d0e:	a328      	add	r3, pc, #160	@ (adr r3, 8019db0 <_strtod_l+0xbb8>)
 8019d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d14:	4630      	mov	r0, r6
 8019d16:	4639      	mov	r1, r7
 8019d18:	f7e9 f91c 	bl	8002f54 <__aeabi_dcmple>
 8019d1c:	b1a0      	cbz	r0, 8019d48 <_strtod_l+0xb50>
 8019d1e:	4639      	mov	r1, r7
 8019d20:	4630      	mov	r0, r6
 8019d22:	f7e9 f973 	bl	800300c <__aeabi_d2uiz>
 8019d26:	2801      	cmp	r0, #1
 8019d28:	bf38      	it	cc
 8019d2a:	2001      	movcc	r0, #1
 8019d2c:	f7e8 fe1c 	bl	8002968 <__aeabi_ui2d>
 8019d30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019d32:	4606      	mov	r6, r0
 8019d34:	460f      	mov	r7, r1
 8019d36:	b9fb      	cbnz	r3, 8019d78 <_strtod_l+0xb80>
 8019d38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019d3c:	9014      	str	r0, [sp, #80]	@ 0x50
 8019d3e:	9315      	str	r3, [sp, #84]	@ 0x54
 8019d40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8019d44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8019d48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019d4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8019d4e:	1b5b      	subs	r3, r3, r5
 8019d50:	9311      	str	r3, [sp, #68]	@ 0x44
 8019d52:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8019d56:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8019d5a:	f002 fb33 	bl	801c3c4 <__ulp>
 8019d5e:	4650      	mov	r0, sl
 8019d60:	ec53 2b10 	vmov	r2, r3, d0
 8019d64:	4659      	mov	r1, fp
 8019d66:	f7e8 fe79 	bl	8002a5c <__aeabi_dmul>
 8019d6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8019d6e:	f7e8 fcbf 	bl	80026f0 <__adddf3>
 8019d72:	4682      	mov	sl, r0
 8019d74:	468b      	mov	fp, r1
 8019d76:	e770      	b.n	8019c5a <_strtod_l+0xa62>
 8019d78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8019d7c:	e7e0      	b.n	8019d40 <_strtod_l+0xb48>
 8019d7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8019db8 <_strtod_l+0xbc0>)
 8019d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d84:	f7e9 f8dc 	bl	8002f40 <__aeabi_dcmplt>
 8019d88:	e798      	b.n	8019cbc <_strtod_l+0xac4>
 8019d8a:	2300      	movs	r3, #0
 8019d8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019d8e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8019d90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019d92:	6013      	str	r3, [r2, #0]
 8019d94:	f7ff ba6d 	b.w	8019272 <_strtod_l+0x7a>
 8019d98:	2a65      	cmp	r2, #101	@ 0x65
 8019d9a:	f43f ab66 	beq.w	801946a <_strtod_l+0x272>
 8019d9e:	2a45      	cmp	r2, #69	@ 0x45
 8019da0:	f43f ab63 	beq.w	801946a <_strtod_l+0x272>
 8019da4:	2301      	movs	r3, #1
 8019da6:	f7ff bb9e 	b.w	80194e6 <_strtod_l+0x2ee>
 8019daa:	bf00      	nop
 8019dac:	f3af 8000 	nop.w
 8019db0:	ffc00000 	.word	0xffc00000
 8019db4:	41dfffff 	.word	0x41dfffff
 8019db8:	94a03595 	.word	0x94a03595
 8019dbc:	3fcfffff 	.word	0x3fcfffff

08019dc0 <_strtod_r>:
 8019dc0:	4b01      	ldr	r3, [pc, #4]	@ (8019dc8 <_strtod_r+0x8>)
 8019dc2:	f7ff ba19 	b.w	80191f8 <_strtod_l>
 8019dc6:	bf00      	nop
 8019dc8:	20000360 	.word	0x20000360

08019dcc <_strtol_l.constprop.0>:
 8019dcc:	2b24      	cmp	r3, #36	@ 0x24
 8019dce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019dd2:	4686      	mov	lr, r0
 8019dd4:	4690      	mov	r8, r2
 8019dd6:	d801      	bhi.n	8019ddc <_strtol_l.constprop.0+0x10>
 8019dd8:	2b01      	cmp	r3, #1
 8019dda:	d106      	bne.n	8019dea <_strtol_l.constprop.0+0x1e>
 8019ddc:	f000 f9ea 	bl	801a1b4 <__errno>
 8019de0:	2316      	movs	r3, #22
 8019de2:	6003      	str	r3, [r0, #0]
 8019de4:	2000      	movs	r0, #0
 8019de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019dea:	4834      	ldr	r0, [pc, #208]	@ (8019ebc <_strtol_l.constprop.0+0xf0>)
 8019dec:	460d      	mov	r5, r1
 8019dee:	462a      	mov	r2, r5
 8019df0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019df4:	5d06      	ldrb	r6, [r0, r4]
 8019df6:	f016 0608 	ands.w	r6, r6, #8
 8019dfa:	d1f8      	bne.n	8019dee <_strtol_l.constprop.0+0x22>
 8019dfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8019dfe:	d12d      	bne.n	8019e5c <_strtol_l.constprop.0+0x90>
 8019e00:	782c      	ldrb	r4, [r5, #0]
 8019e02:	2601      	movs	r6, #1
 8019e04:	1c95      	adds	r5, r2, #2
 8019e06:	f033 0210 	bics.w	r2, r3, #16
 8019e0a:	d109      	bne.n	8019e20 <_strtol_l.constprop.0+0x54>
 8019e0c:	2c30      	cmp	r4, #48	@ 0x30
 8019e0e:	d12a      	bne.n	8019e66 <_strtol_l.constprop.0+0x9a>
 8019e10:	782a      	ldrb	r2, [r5, #0]
 8019e12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019e16:	2a58      	cmp	r2, #88	@ 0x58
 8019e18:	d125      	bne.n	8019e66 <_strtol_l.constprop.0+0x9a>
 8019e1a:	786c      	ldrb	r4, [r5, #1]
 8019e1c:	2310      	movs	r3, #16
 8019e1e:	3502      	adds	r5, #2
 8019e20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019e24:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8019e28:	2200      	movs	r2, #0
 8019e2a:	fbbc f9f3 	udiv	r9, ip, r3
 8019e2e:	4610      	mov	r0, r2
 8019e30:	fb03 ca19 	mls	sl, r3, r9, ip
 8019e34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019e38:	2f09      	cmp	r7, #9
 8019e3a:	d81b      	bhi.n	8019e74 <_strtol_l.constprop.0+0xa8>
 8019e3c:	463c      	mov	r4, r7
 8019e3e:	42a3      	cmp	r3, r4
 8019e40:	dd27      	ble.n	8019e92 <_strtol_l.constprop.0+0xc6>
 8019e42:	1c57      	adds	r7, r2, #1
 8019e44:	d007      	beq.n	8019e56 <_strtol_l.constprop.0+0x8a>
 8019e46:	4581      	cmp	r9, r0
 8019e48:	d320      	bcc.n	8019e8c <_strtol_l.constprop.0+0xc0>
 8019e4a:	d101      	bne.n	8019e50 <_strtol_l.constprop.0+0x84>
 8019e4c:	45a2      	cmp	sl, r4
 8019e4e:	db1d      	blt.n	8019e8c <_strtol_l.constprop.0+0xc0>
 8019e50:	fb00 4003 	mla	r0, r0, r3, r4
 8019e54:	2201      	movs	r2, #1
 8019e56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019e5a:	e7eb      	b.n	8019e34 <_strtol_l.constprop.0+0x68>
 8019e5c:	2c2b      	cmp	r4, #43	@ 0x2b
 8019e5e:	bf04      	itt	eq
 8019e60:	782c      	ldrbeq	r4, [r5, #0]
 8019e62:	1c95      	addeq	r5, r2, #2
 8019e64:	e7cf      	b.n	8019e06 <_strtol_l.constprop.0+0x3a>
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	d1da      	bne.n	8019e20 <_strtol_l.constprop.0+0x54>
 8019e6a:	2c30      	cmp	r4, #48	@ 0x30
 8019e6c:	bf0c      	ite	eq
 8019e6e:	2308      	moveq	r3, #8
 8019e70:	230a      	movne	r3, #10
 8019e72:	e7d5      	b.n	8019e20 <_strtol_l.constprop.0+0x54>
 8019e74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019e78:	2f19      	cmp	r7, #25
 8019e7a:	d801      	bhi.n	8019e80 <_strtol_l.constprop.0+0xb4>
 8019e7c:	3c37      	subs	r4, #55	@ 0x37
 8019e7e:	e7de      	b.n	8019e3e <_strtol_l.constprop.0+0x72>
 8019e80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019e84:	2f19      	cmp	r7, #25
 8019e86:	d804      	bhi.n	8019e92 <_strtol_l.constprop.0+0xc6>
 8019e88:	3c57      	subs	r4, #87	@ 0x57
 8019e8a:	e7d8      	b.n	8019e3e <_strtol_l.constprop.0+0x72>
 8019e8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019e90:	e7e1      	b.n	8019e56 <_strtol_l.constprop.0+0x8a>
 8019e92:	1c53      	adds	r3, r2, #1
 8019e94:	d108      	bne.n	8019ea8 <_strtol_l.constprop.0+0xdc>
 8019e96:	2322      	movs	r3, #34	@ 0x22
 8019e98:	f8ce 3000 	str.w	r3, [lr]
 8019e9c:	4660      	mov	r0, ip
 8019e9e:	f1b8 0f00 	cmp.w	r8, #0
 8019ea2:	d0a0      	beq.n	8019de6 <_strtol_l.constprop.0+0x1a>
 8019ea4:	1e69      	subs	r1, r5, #1
 8019ea6:	e006      	b.n	8019eb6 <_strtol_l.constprop.0+0xea>
 8019ea8:	b106      	cbz	r6, 8019eac <_strtol_l.constprop.0+0xe0>
 8019eaa:	4240      	negs	r0, r0
 8019eac:	f1b8 0f00 	cmp.w	r8, #0
 8019eb0:	d099      	beq.n	8019de6 <_strtol_l.constprop.0+0x1a>
 8019eb2:	2a00      	cmp	r2, #0
 8019eb4:	d1f6      	bne.n	8019ea4 <_strtol_l.constprop.0+0xd8>
 8019eb6:	f8c8 1000 	str.w	r1, [r8]
 8019eba:	e794      	b.n	8019de6 <_strtol_l.constprop.0+0x1a>
 8019ebc:	0801ed2a 	.word	0x0801ed2a

08019ec0 <_strtol_r>:
 8019ec0:	f7ff bf84 	b.w	8019dcc <_strtol_l.constprop.0>

08019ec4 <strtol>:
 8019ec4:	4613      	mov	r3, r2
 8019ec6:	460a      	mov	r2, r1
 8019ec8:	4601      	mov	r1, r0
 8019eca:	4802      	ldr	r0, [pc, #8]	@ (8019ed4 <strtol+0x10>)
 8019ecc:	6800      	ldr	r0, [r0, #0]
 8019ece:	f7ff bf7d 	b.w	8019dcc <_strtol_l.constprop.0>
 8019ed2:	bf00      	nop
 8019ed4:	200004cc 	.word	0x200004cc

08019ed8 <_fwalk_sglue>:
 8019ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019edc:	4607      	mov	r7, r0
 8019ede:	4688      	mov	r8, r1
 8019ee0:	4614      	mov	r4, r2
 8019ee2:	2600      	movs	r6, #0
 8019ee4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019ee8:	f1b9 0901 	subs.w	r9, r9, #1
 8019eec:	d505      	bpl.n	8019efa <_fwalk_sglue+0x22>
 8019eee:	6824      	ldr	r4, [r4, #0]
 8019ef0:	2c00      	cmp	r4, #0
 8019ef2:	d1f7      	bne.n	8019ee4 <_fwalk_sglue+0xc>
 8019ef4:	4630      	mov	r0, r6
 8019ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019efa:	89ab      	ldrh	r3, [r5, #12]
 8019efc:	2b01      	cmp	r3, #1
 8019efe:	d907      	bls.n	8019f10 <_fwalk_sglue+0x38>
 8019f00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019f04:	3301      	adds	r3, #1
 8019f06:	d003      	beq.n	8019f10 <_fwalk_sglue+0x38>
 8019f08:	4629      	mov	r1, r5
 8019f0a:	4638      	mov	r0, r7
 8019f0c:	47c0      	blx	r8
 8019f0e:	4306      	orrs	r6, r0
 8019f10:	3568      	adds	r5, #104	@ 0x68
 8019f12:	e7e9      	b.n	8019ee8 <_fwalk_sglue+0x10>

08019f14 <iprintf>:
 8019f14:	b40f      	push	{r0, r1, r2, r3}
 8019f16:	b507      	push	{r0, r1, r2, lr}
 8019f18:	4906      	ldr	r1, [pc, #24]	@ (8019f34 <iprintf+0x20>)
 8019f1a:	ab04      	add	r3, sp, #16
 8019f1c:	6808      	ldr	r0, [r1, #0]
 8019f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019f22:	6881      	ldr	r1, [r0, #8]
 8019f24:	9301      	str	r3, [sp, #4]
 8019f26:	f001 fd03 	bl	801b930 <_vfiprintf_r>
 8019f2a:	b003      	add	sp, #12
 8019f2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019f30:	b004      	add	sp, #16
 8019f32:	4770      	bx	lr
 8019f34:	200004cc 	.word	0x200004cc

08019f38 <_puts_r>:
 8019f38:	6a03      	ldr	r3, [r0, #32]
 8019f3a:	b570      	push	{r4, r5, r6, lr}
 8019f3c:	6884      	ldr	r4, [r0, #8]
 8019f3e:	4605      	mov	r5, r0
 8019f40:	460e      	mov	r6, r1
 8019f42:	b90b      	cbnz	r3, 8019f48 <_puts_r+0x10>
 8019f44:	f7ff f922 	bl	801918c <__sinit>
 8019f48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019f4a:	07db      	lsls	r3, r3, #31
 8019f4c:	d405      	bmi.n	8019f5a <_puts_r+0x22>
 8019f4e:	89a3      	ldrh	r3, [r4, #12]
 8019f50:	0598      	lsls	r0, r3, #22
 8019f52:	d402      	bmi.n	8019f5a <_puts_r+0x22>
 8019f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019f56:	f000 f958 	bl	801a20a <__retarget_lock_acquire_recursive>
 8019f5a:	89a3      	ldrh	r3, [r4, #12]
 8019f5c:	0719      	lsls	r1, r3, #28
 8019f5e:	d502      	bpl.n	8019f66 <_puts_r+0x2e>
 8019f60:	6923      	ldr	r3, [r4, #16]
 8019f62:	2b00      	cmp	r3, #0
 8019f64:	d135      	bne.n	8019fd2 <_puts_r+0x9a>
 8019f66:	4621      	mov	r1, r4
 8019f68:	4628      	mov	r0, r5
 8019f6a:	f002 fc2b 	bl	801c7c4 <__swsetup_r>
 8019f6e:	b380      	cbz	r0, 8019fd2 <_puts_r+0x9a>
 8019f70:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019f74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019f76:	07da      	lsls	r2, r3, #31
 8019f78:	d405      	bmi.n	8019f86 <_puts_r+0x4e>
 8019f7a:	89a3      	ldrh	r3, [r4, #12]
 8019f7c:	059b      	lsls	r3, r3, #22
 8019f7e:	d402      	bmi.n	8019f86 <_puts_r+0x4e>
 8019f80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019f82:	f000 f943 	bl	801a20c <__retarget_lock_release_recursive>
 8019f86:	4628      	mov	r0, r5
 8019f88:	bd70      	pop	{r4, r5, r6, pc}
 8019f8a:	2b00      	cmp	r3, #0
 8019f8c:	da04      	bge.n	8019f98 <_puts_r+0x60>
 8019f8e:	69a2      	ldr	r2, [r4, #24]
 8019f90:	429a      	cmp	r2, r3
 8019f92:	dc17      	bgt.n	8019fc4 <_puts_r+0x8c>
 8019f94:	290a      	cmp	r1, #10
 8019f96:	d015      	beq.n	8019fc4 <_puts_r+0x8c>
 8019f98:	6823      	ldr	r3, [r4, #0]
 8019f9a:	1c5a      	adds	r2, r3, #1
 8019f9c:	6022      	str	r2, [r4, #0]
 8019f9e:	7019      	strb	r1, [r3, #0]
 8019fa0:	68a3      	ldr	r3, [r4, #8]
 8019fa2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019fa6:	3b01      	subs	r3, #1
 8019fa8:	60a3      	str	r3, [r4, #8]
 8019faa:	2900      	cmp	r1, #0
 8019fac:	d1ed      	bne.n	8019f8a <_puts_r+0x52>
 8019fae:	2b00      	cmp	r3, #0
 8019fb0:	da11      	bge.n	8019fd6 <_puts_r+0x9e>
 8019fb2:	4622      	mov	r2, r4
 8019fb4:	210a      	movs	r1, #10
 8019fb6:	4628      	mov	r0, r5
 8019fb8:	f002 fbc6 	bl	801c748 <__swbuf_r>
 8019fbc:	3001      	adds	r0, #1
 8019fbe:	d0d7      	beq.n	8019f70 <_puts_r+0x38>
 8019fc0:	250a      	movs	r5, #10
 8019fc2:	e7d7      	b.n	8019f74 <_puts_r+0x3c>
 8019fc4:	4622      	mov	r2, r4
 8019fc6:	4628      	mov	r0, r5
 8019fc8:	f002 fbbe 	bl	801c748 <__swbuf_r>
 8019fcc:	3001      	adds	r0, #1
 8019fce:	d1e7      	bne.n	8019fa0 <_puts_r+0x68>
 8019fd0:	e7ce      	b.n	8019f70 <_puts_r+0x38>
 8019fd2:	3e01      	subs	r6, #1
 8019fd4:	e7e4      	b.n	8019fa0 <_puts_r+0x68>
 8019fd6:	6823      	ldr	r3, [r4, #0]
 8019fd8:	1c5a      	adds	r2, r3, #1
 8019fda:	6022      	str	r2, [r4, #0]
 8019fdc:	220a      	movs	r2, #10
 8019fde:	701a      	strb	r2, [r3, #0]
 8019fe0:	e7ee      	b.n	8019fc0 <_puts_r+0x88>
	...

08019fe4 <puts>:
 8019fe4:	4b02      	ldr	r3, [pc, #8]	@ (8019ff0 <puts+0xc>)
 8019fe6:	4601      	mov	r1, r0
 8019fe8:	6818      	ldr	r0, [r3, #0]
 8019fea:	f7ff bfa5 	b.w	8019f38 <_puts_r>
 8019fee:	bf00      	nop
 8019ff0:	200004cc 	.word	0x200004cc

08019ff4 <strncmp>:
 8019ff4:	b510      	push	{r4, lr}
 8019ff6:	b16a      	cbz	r2, 801a014 <strncmp+0x20>
 8019ff8:	3901      	subs	r1, #1
 8019ffa:	1884      	adds	r4, r0, r2
 8019ffc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a000:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801a004:	429a      	cmp	r2, r3
 801a006:	d103      	bne.n	801a010 <strncmp+0x1c>
 801a008:	42a0      	cmp	r0, r4
 801a00a:	d001      	beq.n	801a010 <strncmp+0x1c>
 801a00c:	2a00      	cmp	r2, #0
 801a00e:	d1f5      	bne.n	8019ffc <strncmp+0x8>
 801a010:	1ad0      	subs	r0, r2, r3
 801a012:	bd10      	pop	{r4, pc}
 801a014:	4610      	mov	r0, r2
 801a016:	e7fc      	b.n	801a012 <strncmp+0x1e>

0801a018 <strtok>:
 801a018:	4b16      	ldr	r3, [pc, #88]	@ (801a074 <strtok+0x5c>)
 801a01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a01e:	681f      	ldr	r7, [r3, #0]
 801a020:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801a022:	4605      	mov	r5, r0
 801a024:	460e      	mov	r6, r1
 801a026:	b9ec      	cbnz	r4, 801a064 <strtok+0x4c>
 801a028:	2050      	movs	r0, #80	@ 0x50
 801a02a:	f7fe fb77 	bl	801871c <malloc>
 801a02e:	4602      	mov	r2, r0
 801a030:	6478      	str	r0, [r7, #68]	@ 0x44
 801a032:	b920      	cbnz	r0, 801a03e <strtok+0x26>
 801a034:	4b10      	ldr	r3, [pc, #64]	@ (801a078 <strtok+0x60>)
 801a036:	4811      	ldr	r0, [pc, #68]	@ (801a07c <strtok+0x64>)
 801a038:	215b      	movs	r1, #91	@ 0x5b
 801a03a:	f000 f90b 	bl	801a254 <__assert_func>
 801a03e:	e9c0 4400 	strd	r4, r4, [r0]
 801a042:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801a046:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801a04a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 801a04e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 801a052:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801a056:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801a05a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801a05e:	6184      	str	r4, [r0, #24]
 801a060:	7704      	strb	r4, [r0, #28]
 801a062:	6244      	str	r4, [r0, #36]	@ 0x24
 801a064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a066:	4631      	mov	r1, r6
 801a068:	4628      	mov	r0, r5
 801a06a:	2301      	movs	r3, #1
 801a06c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a070:	f000 b806 	b.w	801a080 <__strtok_r>
 801a074:	200004cc 	.word	0x200004cc
 801a078:	0801ecb0 	.word	0x0801ecb0
 801a07c:	0801ecc7 	.word	0x0801ecc7

0801a080 <__strtok_r>:
 801a080:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a082:	4604      	mov	r4, r0
 801a084:	b908      	cbnz	r0, 801a08a <__strtok_r+0xa>
 801a086:	6814      	ldr	r4, [r2, #0]
 801a088:	b144      	cbz	r4, 801a09c <__strtok_r+0x1c>
 801a08a:	4620      	mov	r0, r4
 801a08c:	f814 5b01 	ldrb.w	r5, [r4], #1
 801a090:	460f      	mov	r7, r1
 801a092:	f817 6b01 	ldrb.w	r6, [r7], #1
 801a096:	b91e      	cbnz	r6, 801a0a0 <__strtok_r+0x20>
 801a098:	b965      	cbnz	r5, 801a0b4 <__strtok_r+0x34>
 801a09a:	6015      	str	r5, [r2, #0]
 801a09c:	2000      	movs	r0, #0
 801a09e:	e005      	b.n	801a0ac <__strtok_r+0x2c>
 801a0a0:	42b5      	cmp	r5, r6
 801a0a2:	d1f6      	bne.n	801a092 <__strtok_r+0x12>
 801a0a4:	2b00      	cmp	r3, #0
 801a0a6:	d1f0      	bne.n	801a08a <__strtok_r+0xa>
 801a0a8:	6014      	str	r4, [r2, #0]
 801a0aa:	7003      	strb	r3, [r0, #0]
 801a0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a0ae:	461c      	mov	r4, r3
 801a0b0:	e00c      	b.n	801a0cc <__strtok_r+0x4c>
 801a0b2:	b915      	cbnz	r5, 801a0ba <__strtok_r+0x3a>
 801a0b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a0b8:	460e      	mov	r6, r1
 801a0ba:	f816 5b01 	ldrb.w	r5, [r6], #1
 801a0be:	42ab      	cmp	r3, r5
 801a0c0:	d1f7      	bne.n	801a0b2 <__strtok_r+0x32>
 801a0c2:	2b00      	cmp	r3, #0
 801a0c4:	d0f3      	beq.n	801a0ae <__strtok_r+0x2e>
 801a0c6:	2300      	movs	r3, #0
 801a0c8:	f804 3c01 	strb.w	r3, [r4, #-1]
 801a0cc:	6014      	str	r4, [r2, #0]
 801a0ce:	e7ed      	b.n	801a0ac <__strtok_r+0x2c>

0801a0d0 <memset>:
 801a0d0:	4402      	add	r2, r0
 801a0d2:	4603      	mov	r3, r0
 801a0d4:	4293      	cmp	r3, r2
 801a0d6:	d100      	bne.n	801a0da <memset+0xa>
 801a0d8:	4770      	bx	lr
 801a0da:	f803 1b01 	strb.w	r1, [r3], #1
 801a0de:	e7f9      	b.n	801a0d4 <memset+0x4>

0801a0e0 <_localeconv_r>:
 801a0e0:	4800      	ldr	r0, [pc, #0]	@ (801a0e4 <_localeconv_r+0x4>)
 801a0e2:	4770      	bx	lr
 801a0e4:	20000450 	.word	0x20000450

0801a0e8 <_reclaim_reent>:
 801a0e8:	4b29      	ldr	r3, [pc, #164]	@ (801a190 <_reclaim_reent+0xa8>)
 801a0ea:	681b      	ldr	r3, [r3, #0]
 801a0ec:	4283      	cmp	r3, r0
 801a0ee:	b570      	push	{r4, r5, r6, lr}
 801a0f0:	4604      	mov	r4, r0
 801a0f2:	d04b      	beq.n	801a18c <_reclaim_reent+0xa4>
 801a0f4:	69c3      	ldr	r3, [r0, #28]
 801a0f6:	b1ab      	cbz	r3, 801a124 <_reclaim_reent+0x3c>
 801a0f8:	68db      	ldr	r3, [r3, #12]
 801a0fa:	b16b      	cbz	r3, 801a118 <_reclaim_reent+0x30>
 801a0fc:	2500      	movs	r5, #0
 801a0fe:	69e3      	ldr	r3, [r4, #28]
 801a100:	68db      	ldr	r3, [r3, #12]
 801a102:	5959      	ldr	r1, [r3, r5]
 801a104:	2900      	cmp	r1, #0
 801a106:	d13b      	bne.n	801a180 <_reclaim_reent+0x98>
 801a108:	3504      	adds	r5, #4
 801a10a:	2d80      	cmp	r5, #128	@ 0x80
 801a10c:	d1f7      	bne.n	801a0fe <_reclaim_reent+0x16>
 801a10e:	69e3      	ldr	r3, [r4, #28]
 801a110:	4620      	mov	r0, r4
 801a112:	68d9      	ldr	r1, [r3, #12]
 801a114:	f000 ff08 	bl	801af28 <_free_r>
 801a118:	69e3      	ldr	r3, [r4, #28]
 801a11a:	6819      	ldr	r1, [r3, #0]
 801a11c:	b111      	cbz	r1, 801a124 <_reclaim_reent+0x3c>
 801a11e:	4620      	mov	r0, r4
 801a120:	f000 ff02 	bl	801af28 <_free_r>
 801a124:	6961      	ldr	r1, [r4, #20]
 801a126:	b111      	cbz	r1, 801a12e <_reclaim_reent+0x46>
 801a128:	4620      	mov	r0, r4
 801a12a:	f000 fefd 	bl	801af28 <_free_r>
 801a12e:	69e1      	ldr	r1, [r4, #28]
 801a130:	b111      	cbz	r1, 801a138 <_reclaim_reent+0x50>
 801a132:	4620      	mov	r0, r4
 801a134:	f000 fef8 	bl	801af28 <_free_r>
 801a138:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801a13a:	b111      	cbz	r1, 801a142 <_reclaim_reent+0x5a>
 801a13c:	4620      	mov	r0, r4
 801a13e:	f000 fef3 	bl	801af28 <_free_r>
 801a142:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a144:	b111      	cbz	r1, 801a14c <_reclaim_reent+0x64>
 801a146:	4620      	mov	r0, r4
 801a148:	f000 feee 	bl	801af28 <_free_r>
 801a14c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801a14e:	b111      	cbz	r1, 801a156 <_reclaim_reent+0x6e>
 801a150:	4620      	mov	r0, r4
 801a152:	f000 fee9 	bl	801af28 <_free_r>
 801a156:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801a158:	b111      	cbz	r1, 801a160 <_reclaim_reent+0x78>
 801a15a:	4620      	mov	r0, r4
 801a15c:	f000 fee4 	bl	801af28 <_free_r>
 801a160:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801a162:	b111      	cbz	r1, 801a16a <_reclaim_reent+0x82>
 801a164:	4620      	mov	r0, r4
 801a166:	f000 fedf 	bl	801af28 <_free_r>
 801a16a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801a16c:	b111      	cbz	r1, 801a174 <_reclaim_reent+0x8c>
 801a16e:	4620      	mov	r0, r4
 801a170:	f000 feda 	bl	801af28 <_free_r>
 801a174:	6a23      	ldr	r3, [r4, #32]
 801a176:	b14b      	cbz	r3, 801a18c <_reclaim_reent+0xa4>
 801a178:	4620      	mov	r0, r4
 801a17a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a17e:	4718      	bx	r3
 801a180:	680e      	ldr	r6, [r1, #0]
 801a182:	4620      	mov	r0, r4
 801a184:	f000 fed0 	bl	801af28 <_free_r>
 801a188:	4631      	mov	r1, r6
 801a18a:	e7bb      	b.n	801a104 <_reclaim_reent+0x1c>
 801a18c:	bd70      	pop	{r4, r5, r6, pc}
 801a18e:	bf00      	nop
 801a190:	200004cc 	.word	0x200004cc

0801a194 <_sbrk_r>:
 801a194:	b538      	push	{r3, r4, r5, lr}
 801a196:	4d06      	ldr	r5, [pc, #24]	@ (801a1b0 <_sbrk_r+0x1c>)
 801a198:	2300      	movs	r3, #0
 801a19a:	4604      	mov	r4, r0
 801a19c:	4608      	mov	r0, r1
 801a19e:	602b      	str	r3, [r5, #0]
 801a1a0:	f7ea f912 	bl	80043c8 <_sbrk>
 801a1a4:	1c43      	adds	r3, r0, #1
 801a1a6:	d102      	bne.n	801a1ae <_sbrk_r+0x1a>
 801a1a8:	682b      	ldr	r3, [r5, #0]
 801a1aa:	b103      	cbz	r3, 801a1ae <_sbrk_r+0x1a>
 801a1ac:	6023      	str	r3, [r4, #0]
 801a1ae:	bd38      	pop	{r3, r4, r5, pc}
 801a1b0:	20007b30 	.word	0x20007b30

0801a1b4 <__errno>:
 801a1b4:	4b01      	ldr	r3, [pc, #4]	@ (801a1bc <__errno+0x8>)
 801a1b6:	6818      	ldr	r0, [r3, #0]
 801a1b8:	4770      	bx	lr
 801a1ba:	bf00      	nop
 801a1bc:	200004cc 	.word	0x200004cc

0801a1c0 <__libc_init_array>:
 801a1c0:	b570      	push	{r4, r5, r6, lr}
 801a1c2:	4d0d      	ldr	r5, [pc, #52]	@ (801a1f8 <__libc_init_array+0x38>)
 801a1c4:	4c0d      	ldr	r4, [pc, #52]	@ (801a1fc <__libc_init_array+0x3c>)
 801a1c6:	1b64      	subs	r4, r4, r5
 801a1c8:	10a4      	asrs	r4, r4, #2
 801a1ca:	2600      	movs	r6, #0
 801a1cc:	42a6      	cmp	r6, r4
 801a1ce:	d109      	bne.n	801a1e4 <__libc_init_array+0x24>
 801a1d0:	4d0b      	ldr	r5, [pc, #44]	@ (801a200 <__libc_init_array+0x40>)
 801a1d2:	4c0c      	ldr	r4, [pc, #48]	@ (801a204 <__libc_init_array+0x44>)
 801a1d4:	f003 fd20 	bl	801dc18 <_init>
 801a1d8:	1b64      	subs	r4, r4, r5
 801a1da:	10a4      	asrs	r4, r4, #2
 801a1dc:	2600      	movs	r6, #0
 801a1de:	42a6      	cmp	r6, r4
 801a1e0:	d105      	bne.n	801a1ee <__libc_init_array+0x2e>
 801a1e2:	bd70      	pop	{r4, r5, r6, pc}
 801a1e4:	f855 3b04 	ldr.w	r3, [r5], #4
 801a1e8:	4798      	blx	r3
 801a1ea:	3601      	adds	r6, #1
 801a1ec:	e7ee      	b.n	801a1cc <__libc_init_array+0xc>
 801a1ee:	f855 3b04 	ldr.w	r3, [r5], #4
 801a1f2:	4798      	blx	r3
 801a1f4:	3601      	adds	r6, #1
 801a1f6:	e7f2      	b.n	801a1de <__libc_init_array+0x1e>
 801a1f8:	0801f288 	.word	0x0801f288
 801a1fc:	0801f288 	.word	0x0801f288
 801a200:	0801f288 	.word	0x0801f288
 801a204:	0801f28c 	.word	0x0801f28c

0801a208 <__retarget_lock_init_recursive>:
 801a208:	4770      	bx	lr

0801a20a <__retarget_lock_acquire_recursive>:
 801a20a:	4770      	bx	lr

0801a20c <__retarget_lock_release_recursive>:
 801a20c:	4770      	bx	lr

0801a20e <__aeabi_memclr>:
 801a20e:	2200      	movs	r2, #0
 801a210:	f7e8 b9b9 	b.w	8002586 <__aeabi_memset>

0801a214 <memcpy>:
 801a214:	440a      	add	r2, r1
 801a216:	4291      	cmp	r1, r2
 801a218:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801a21c:	d100      	bne.n	801a220 <memcpy+0xc>
 801a21e:	4770      	bx	lr
 801a220:	b510      	push	{r4, lr}
 801a222:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a226:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a22a:	4291      	cmp	r1, r2
 801a22c:	d1f9      	bne.n	801a222 <memcpy+0xe>
 801a22e:	bd10      	pop	{r4, pc}

0801a230 <__aeabi_memcpy>:
 801a230:	f7ff bff0 	b.w	801a214 <memcpy>
 801a234:	0000      	movs	r0, r0
	...

0801a238 <nan>:
 801a238:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a240 <nan+0x8>
 801a23c:	4770      	bx	lr
 801a23e:	bf00      	nop
 801a240:	00000000 	.word	0x00000000
 801a244:	7ff80000 	.word	0x7ff80000

0801a248 <nanf>:
 801a248:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801a250 <nanf+0x8>
 801a24c:	4770      	bx	lr
 801a24e:	bf00      	nop
 801a250:	7fc00000 	.word	0x7fc00000

0801a254 <__assert_func>:
 801a254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a256:	4614      	mov	r4, r2
 801a258:	461a      	mov	r2, r3
 801a25a:	4b09      	ldr	r3, [pc, #36]	@ (801a280 <__assert_func+0x2c>)
 801a25c:	681b      	ldr	r3, [r3, #0]
 801a25e:	4605      	mov	r5, r0
 801a260:	68d8      	ldr	r0, [r3, #12]
 801a262:	b954      	cbnz	r4, 801a27a <__assert_func+0x26>
 801a264:	4b07      	ldr	r3, [pc, #28]	@ (801a284 <__assert_func+0x30>)
 801a266:	461c      	mov	r4, r3
 801a268:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a26c:	9100      	str	r1, [sp, #0]
 801a26e:	462b      	mov	r3, r5
 801a270:	4905      	ldr	r1, [pc, #20]	@ (801a288 <__assert_func+0x34>)
 801a272:	f002 fa29 	bl	801c6c8 <fiprintf>
 801a276:	f002 fbed 	bl	801ca54 <abort>
 801a27a:	4b04      	ldr	r3, [pc, #16]	@ (801a28c <__assert_func+0x38>)
 801a27c:	e7f4      	b.n	801a268 <__assert_func+0x14>
 801a27e:	bf00      	nop
 801a280:	200004cc 	.word	0x200004cc
 801a284:	0801ee65 	.word	0x0801ee65
 801a288:	0801ee37 	.word	0x0801ee37
 801a28c:	0801ee2a 	.word	0x0801ee2a

0801a290 <quorem>:
 801a290:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a294:	6903      	ldr	r3, [r0, #16]
 801a296:	690c      	ldr	r4, [r1, #16]
 801a298:	42a3      	cmp	r3, r4
 801a29a:	4607      	mov	r7, r0
 801a29c:	db7e      	blt.n	801a39c <quorem+0x10c>
 801a29e:	3c01      	subs	r4, #1
 801a2a0:	f101 0814 	add.w	r8, r1, #20
 801a2a4:	00a3      	lsls	r3, r4, #2
 801a2a6:	f100 0514 	add.w	r5, r0, #20
 801a2aa:	9300      	str	r3, [sp, #0]
 801a2ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a2b0:	9301      	str	r3, [sp, #4]
 801a2b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a2b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a2ba:	3301      	adds	r3, #1
 801a2bc:	429a      	cmp	r2, r3
 801a2be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a2c2:	fbb2 f6f3 	udiv	r6, r2, r3
 801a2c6:	d32e      	bcc.n	801a326 <quorem+0x96>
 801a2c8:	f04f 0a00 	mov.w	sl, #0
 801a2cc:	46c4      	mov	ip, r8
 801a2ce:	46ae      	mov	lr, r5
 801a2d0:	46d3      	mov	fp, sl
 801a2d2:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a2d6:	b298      	uxth	r0, r3
 801a2d8:	fb06 a000 	mla	r0, r6, r0, sl
 801a2dc:	0c02      	lsrs	r2, r0, #16
 801a2de:	0c1b      	lsrs	r3, r3, #16
 801a2e0:	fb06 2303 	mla	r3, r6, r3, r2
 801a2e4:	f8de 2000 	ldr.w	r2, [lr]
 801a2e8:	b280      	uxth	r0, r0
 801a2ea:	b292      	uxth	r2, r2
 801a2ec:	1a12      	subs	r2, r2, r0
 801a2ee:	445a      	add	r2, fp
 801a2f0:	f8de 0000 	ldr.w	r0, [lr]
 801a2f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a2f8:	b29b      	uxth	r3, r3
 801a2fa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a2fe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a302:	b292      	uxth	r2, r2
 801a304:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a308:	45e1      	cmp	r9, ip
 801a30a:	f84e 2b04 	str.w	r2, [lr], #4
 801a30e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a312:	d2de      	bcs.n	801a2d2 <quorem+0x42>
 801a314:	9b00      	ldr	r3, [sp, #0]
 801a316:	58eb      	ldr	r3, [r5, r3]
 801a318:	b92b      	cbnz	r3, 801a326 <quorem+0x96>
 801a31a:	9b01      	ldr	r3, [sp, #4]
 801a31c:	3b04      	subs	r3, #4
 801a31e:	429d      	cmp	r5, r3
 801a320:	461a      	mov	r2, r3
 801a322:	d32f      	bcc.n	801a384 <quorem+0xf4>
 801a324:	613c      	str	r4, [r7, #16]
 801a326:	4638      	mov	r0, r7
 801a328:	f001 ff9c 	bl	801c264 <__mcmp>
 801a32c:	2800      	cmp	r0, #0
 801a32e:	db25      	blt.n	801a37c <quorem+0xec>
 801a330:	4629      	mov	r1, r5
 801a332:	2000      	movs	r0, #0
 801a334:	f858 2b04 	ldr.w	r2, [r8], #4
 801a338:	f8d1 c000 	ldr.w	ip, [r1]
 801a33c:	fa1f fe82 	uxth.w	lr, r2
 801a340:	fa1f f38c 	uxth.w	r3, ip
 801a344:	eba3 030e 	sub.w	r3, r3, lr
 801a348:	4403      	add	r3, r0
 801a34a:	0c12      	lsrs	r2, r2, #16
 801a34c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a350:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a354:	b29b      	uxth	r3, r3
 801a356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a35a:	45c1      	cmp	r9, r8
 801a35c:	f841 3b04 	str.w	r3, [r1], #4
 801a360:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a364:	d2e6      	bcs.n	801a334 <quorem+0xa4>
 801a366:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a36a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a36e:	b922      	cbnz	r2, 801a37a <quorem+0xea>
 801a370:	3b04      	subs	r3, #4
 801a372:	429d      	cmp	r5, r3
 801a374:	461a      	mov	r2, r3
 801a376:	d30b      	bcc.n	801a390 <quorem+0x100>
 801a378:	613c      	str	r4, [r7, #16]
 801a37a:	3601      	adds	r6, #1
 801a37c:	4630      	mov	r0, r6
 801a37e:	b003      	add	sp, #12
 801a380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a384:	6812      	ldr	r2, [r2, #0]
 801a386:	3b04      	subs	r3, #4
 801a388:	2a00      	cmp	r2, #0
 801a38a:	d1cb      	bne.n	801a324 <quorem+0x94>
 801a38c:	3c01      	subs	r4, #1
 801a38e:	e7c6      	b.n	801a31e <quorem+0x8e>
 801a390:	6812      	ldr	r2, [r2, #0]
 801a392:	3b04      	subs	r3, #4
 801a394:	2a00      	cmp	r2, #0
 801a396:	d1ef      	bne.n	801a378 <quorem+0xe8>
 801a398:	3c01      	subs	r4, #1
 801a39a:	e7ea      	b.n	801a372 <quorem+0xe2>
 801a39c:	2000      	movs	r0, #0
 801a39e:	e7ee      	b.n	801a37e <quorem+0xee>

0801a3a0 <_dtoa_r>:
 801a3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3a4:	69c7      	ldr	r7, [r0, #28]
 801a3a6:	b099      	sub	sp, #100	@ 0x64
 801a3a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a3ac:	ec55 4b10 	vmov	r4, r5, d0
 801a3b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801a3b2:	9109      	str	r1, [sp, #36]	@ 0x24
 801a3b4:	4683      	mov	fp, r0
 801a3b6:	920e      	str	r2, [sp, #56]	@ 0x38
 801a3b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 801a3ba:	b97f      	cbnz	r7, 801a3dc <_dtoa_r+0x3c>
 801a3bc:	2010      	movs	r0, #16
 801a3be:	f7fe f9ad 	bl	801871c <malloc>
 801a3c2:	4602      	mov	r2, r0
 801a3c4:	f8cb 001c 	str.w	r0, [fp, #28]
 801a3c8:	b920      	cbnz	r0, 801a3d4 <_dtoa_r+0x34>
 801a3ca:	4ba7      	ldr	r3, [pc, #668]	@ (801a668 <_dtoa_r+0x2c8>)
 801a3cc:	21ef      	movs	r1, #239	@ 0xef
 801a3ce:	48a7      	ldr	r0, [pc, #668]	@ (801a66c <_dtoa_r+0x2cc>)
 801a3d0:	f7ff ff40 	bl	801a254 <__assert_func>
 801a3d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a3d8:	6007      	str	r7, [r0, #0]
 801a3da:	60c7      	str	r7, [r0, #12]
 801a3dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 801a3e0:	6819      	ldr	r1, [r3, #0]
 801a3e2:	b159      	cbz	r1, 801a3fc <_dtoa_r+0x5c>
 801a3e4:	685a      	ldr	r2, [r3, #4]
 801a3e6:	604a      	str	r2, [r1, #4]
 801a3e8:	2301      	movs	r3, #1
 801a3ea:	4093      	lsls	r3, r2
 801a3ec:	608b      	str	r3, [r1, #8]
 801a3ee:	4658      	mov	r0, fp
 801a3f0:	f001 fcb4 	bl	801bd5c <_Bfree>
 801a3f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 801a3f8:	2200      	movs	r2, #0
 801a3fa:	601a      	str	r2, [r3, #0]
 801a3fc:	1e2b      	subs	r3, r5, #0
 801a3fe:	bfb9      	ittee	lt
 801a400:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a404:	9303      	strlt	r3, [sp, #12]
 801a406:	2300      	movge	r3, #0
 801a408:	6033      	strge	r3, [r6, #0]
 801a40a:	9f03      	ldr	r7, [sp, #12]
 801a40c:	4b98      	ldr	r3, [pc, #608]	@ (801a670 <_dtoa_r+0x2d0>)
 801a40e:	bfbc      	itt	lt
 801a410:	2201      	movlt	r2, #1
 801a412:	6032      	strlt	r2, [r6, #0]
 801a414:	43bb      	bics	r3, r7
 801a416:	d112      	bne.n	801a43e <_dtoa_r+0x9e>
 801a418:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801a41a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a41e:	6013      	str	r3, [r2, #0]
 801a420:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801a424:	4323      	orrs	r3, r4
 801a426:	f000 854d 	beq.w	801aec4 <_dtoa_r+0xb24>
 801a42a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801a42c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801a684 <_dtoa_r+0x2e4>
 801a430:	2b00      	cmp	r3, #0
 801a432:	f000 854f 	beq.w	801aed4 <_dtoa_r+0xb34>
 801a436:	f10a 0303 	add.w	r3, sl, #3
 801a43a:	f000 bd49 	b.w	801aed0 <_dtoa_r+0xb30>
 801a43e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a442:	2200      	movs	r2, #0
 801a444:	ec51 0b17 	vmov	r0, r1, d7
 801a448:	2300      	movs	r3, #0
 801a44a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801a44e:	f7e8 fd6d 	bl	8002f2c <__aeabi_dcmpeq>
 801a452:	4680      	mov	r8, r0
 801a454:	b158      	cbz	r0, 801a46e <_dtoa_r+0xce>
 801a456:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801a458:	2301      	movs	r3, #1
 801a45a:	6013      	str	r3, [r2, #0]
 801a45c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801a45e:	b113      	cbz	r3, 801a466 <_dtoa_r+0xc6>
 801a460:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801a462:	4b84      	ldr	r3, [pc, #528]	@ (801a674 <_dtoa_r+0x2d4>)
 801a464:	6013      	str	r3, [r2, #0]
 801a466:	f8df a220 	ldr.w	sl, [pc, #544]	@ 801a688 <_dtoa_r+0x2e8>
 801a46a:	f000 bd33 	b.w	801aed4 <_dtoa_r+0xb34>
 801a46e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801a472:	aa16      	add	r2, sp, #88	@ 0x58
 801a474:	a917      	add	r1, sp, #92	@ 0x5c
 801a476:	4658      	mov	r0, fp
 801a478:	f002 f814 	bl	801c4a4 <__d2b>
 801a47c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801a480:	4681      	mov	r9, r0
 801a482:	2e00      	cmp	r6, #0
 801a484:	d077      	beq.n	801a576 <_dtoa_r+0x1d6>
 801a486:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a488:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801a48c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a494:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801a498:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801a49c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801a4a0:	4619      	mov	r1, r3
 801a4a2:	2200      	movs	r2, #0
 801a4a4:	4b74      	ldr	r3, [pc, #464]	@ (801a678 <_dtoa_r+0x2d8>)
 801a4a6:	f7e8 f921 	bl	80026ec <__aeabi_dsub>
 801a4aa:	a369      	add	r3, pc, #420	@ (adr r3, 801a650 <_dtoa_r+0x2b0>)
 801a4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4b0:	f7e8 fad4 	bl	8002a5c <__aeabi_dmul>
 801a4b4:	a368      	add	r3, pc, #416	@ (adr r3, 801a658 <_dtoa_r+0x2b8>)
 801a4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4ba:	f7e8 f919 	bl	80026f0 <__adddf3>
 801a4be:	4604      	mov	r4, r0
 801a4c0:	4630      	mov	r0, r6
 801a4c2:	460d      	mov	r5, r1
 801a4c4:	f7e8 fa60 	bl	8002988 <__aeabi_i2d>
 801a4c8:	a365      	add	r3, pc, #404	@ (adr r3, 801a660 <_dtoa_r+0x2c0>)
 801a4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4ce:	f7e8 fac5 	bl	8002a5c <__aeabi_dmul>
 801a4d2:	4602      	mov	r2, r0
 801a4d4:	460b      	mov	r3, r1
 801a4d6:	4620      	mov	r0, r4
 801a4d8:	4629      	mov	r1, r5
 801a4da:	f7e8 f909 	bl	80026f0 <__adddf3>
 801a4de:	4604      	mov	r4, r0
 801a4e0:	460d      	mov	r5, r1
 801a4e2:	f7e8 fd6b 	bl	8002fbc <__aeabi_d2iz>
 801a4e6:	2200      	movs	r2, #0
 801a4e8:	4607      	mov	r7, r0
 801a4ea:	2300      	movs	r3, #0
 801a4ec:	4620      	mov	r0, r4
 801a4ee:	4629      	mov	r1, r5
 801a4f0:	f7e8 fd26 	bl	8002f40 <__aeabi_dcmplt>
 801a4f4:	b140      	cbz	r0, 801a508 <_dtoa_r+0x168>
 801a4f6:	4638      	mov	r0, r7
 801a4f8:	f7e8 fa46 	bl	8002988 <__aeabi_i2d>
 801a4fc:	4622      	mov	r2, r4
 801a4fe:	462b      	mov	r3, r5
 801a500:	f7e8 fd14 	bl	8002f2c <__aeabi_dcmpeq>
 801a504:	b900      	cbnz	r0, 801a508 <_dtoa_r+0x168>
 801a506:	3f01      	subs	r7, #1
 801a508:	2f16      	cmp	r7, #22
 801a50a:	d851      	bhi.n	801a5b0 <_dtoa_r+0x210>
 801a50c:	4b5b      	ldr	r3, [pc, #364]	@ (801a67c <_dtoa_r+0x2dc>)
 801a50e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801a512:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a516:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a51a:	f7e8 fd11 	bl	8002f40 <__aeabi_dcmplt>
 801a51e:	2800      	cmp	r0, #0
 801a520:	d048      	beq.n	801a5b4 <_dtoa_r+0x214>
 801a522:	3f01      	subs	r7, #1
 801a524:	2300      	movs	r3, #0
 801a526:	9312      	str	r3, [sp, #72]	@ 0x48
 801a528:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801a52a:	1b9b      	subs	r3, r3, r6
 801a52c:	1e5a      	subs	r2, r3, #1
 801a52e:	bf44      	itt	mi
 801a530:	f1c3 0801 	rsbmi	r8, r3, #1
 801a534:	2300      	movmi	r3, #0
 801a536:	9208      	str	r2, [sp, #32]
 801a538:	bf54      	ite	pl
 801a53a:	f04f 0800 	movpl.w	r8, #0
 801a53e:	9308      	strmi	r3, [sp, #32]
 801a540:	2f00      	cmp	r7, #0
 801a542:	db39      	blt.n	801a5b8 <_dtoa_r+0x218>
 801a544:	9b08      	ldr	r3, [sp, #32]
 801a546:	970f      	str	r7, [sp, #60]	@ 0x3c
 801a548:	443b      	add	r3, r7
 801a54a:	9308      	str	r3, [sp, #32]
 801a54c:	2300      	movs	r3, #0
 801a54e:	930a      	str	r3, [sp, #40]	@ 0x28
 801a550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a552:	2b09      	cmp	r3, #9
 801a554:	d864      	bhi.n	801a620 <_dtoa_r+0x280>
 801a556:	2b05      	cmp	r3, #5
 801a558:	bfc4      	itt	gt
 801a55a:	3b04      	subgt	r3, #4
 801a55c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801a55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a560:	f1a3 0302 	sub.w	r3, r3, #2
 801a564:	bfcc      	ite	gt
 801a566:	2400      	movgt	r4, #0
 801a568:	2401      	movle	r4, #1
 801a56a:	2b03      	cmp	r3, #3
 801a56c:	d863      	bhi.n	801a636 <_dtoa_r+0x296>
 801a56e:	e8df f003 	tbb	[pc, r3]
 801a572:	372a      	.short	0x372a
 801a574:	5535      	.short	0x5535
 801a576:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801a57a:	441e      	add	r6, r3
 801a57c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801a580:	2b20      	cmp	r3, #32
 801a582:	bfc1      	itttt	gt
 801a584:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801a588:	409f      	lslgt	r7, r3
 801a58a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801a58e:	fa24 f303 	lsrgt.w	r3, r4, r3
 801a592:	bfd6      	itet	le
 801a594:	f1c3 0320 	rsble	r3, r3, #32
 801a598:	ea47 0003 	orrgt.w	r0, r7, r3
 801a59c:	fa04 f003 	lslle.w	r0, r4, r3
 801a5a0:	f7e8 f9e2 	bl	8002968 <__aeabi_ui2d>
 801a5a4:	2201      	movs	r2, #1
 801a5a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801a5aa:	3e01      	subs	r6, #1
 801a5ac:	9214      	str	r2, [sp, #80]	@ 0x50
 801a5ae:	e777      	b.n	801a4a0 <_dtoa_r+0x100>
 801a5b0:	2301      	movs	r3, #1
 801a5b2:	e7b8      	b.n	801a526 <_dtoa_r+0x186>
 801a5b4:	9012      	str	r0, [sp, #72]	@ 0x48
 801a5b6:	e7b7      	b.n	801a528 <_dtoa_r+0x188>
 801a5b8:	427b      	negs	r3, r7
 801a5ba:	930a      	str	r3, [sp, #40]	@ 0x28
 801a5bc:	2300      	movs	r3, #0
 801a5be:	eba8 0807 	sub.w	r8, r8, r7
 801a5c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 801a5c4:	e7c4      	b.n	801a550 <_dtoa_r+0x1b0>
 801a5c6:	2300      	movs	r3, #0
 801a5c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a5ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	dc35      	bgt.n	801a63c <_dtoa_r+0x29c>
 801a5d0:	2301      	movs	r3, #1
 801a5d2:	9300      	str	r3, [sp, #0]
 801a5d4:	9307      	str	r3, [sp, #28]
 801a5d6:	461a      	mov	r2, r3
 801a5d8:	920e      	str	r2, [sp, #56]	@ 0x38
 801a5da:	e00b      	b.n	801a5f4 <_dtoa_r+0x254>
 801a5dc:	2301      	movs	r3, #1
 801a5de:	e7f3      	b.n	801a5c8 <_dtoa_r+0x228>
 801a5e0:	2300      	movs	r3, #0
 801a5e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a5e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a5e6:	18fb      	adds	r3, r7, r3
 801a5e8:	9300      	str	r3, [sp, #0]
 801a5ea:	3301      	adds	r3, #1
 801a5ec:	2b01      	cmp	r3, #1
 801a5ee:	9307      	str	r3, [sp, #28]
 801a5f0:	bfb8      	it	lt
 801a5f2:	2301      	movlt	r3, #1
 801a5f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 801a5f8:	2100      	movs	r1, #0
 801a5fa:	2204      	movs	r2, #4
 801a5fc:	f102 0514 	add.w	r5, r2, #20
 801a600:	429d      	cmp	r5, r3
 801a602:	d91f      	bls.n	801a644 <_dtoa_r+0x2a4>
 801a604:	6041      	str	r1, [r0, #4]
 801a606:	4658      	mov	r0, fp
 801a608:	f001 fb68 	bl	801bcdc <_Balloc>
 801a60c:	4682      	mov	sl, r0
 801a60e:	2800      	cmp	r0, #0
 801a610:	d13c      	bne.n	801a68c <_dtoa_r+0x2ec>
 801a612:	4b1b      	ldr	r3, [pc, #108]	@ (801a680 <_dtoa_r+0x2e0>)
 801a614:	4602      	mov	r2, r0
 801a616:	f240 11af 	movw	r1, #431	@ 0x1af
 801a61a:	e6d8      	b.n	801a3ce <_dtoa_r+0x2e>
 801a61c:	2301      	movs	r3, #1
 801a61e:	e7e0      	b.n	801a5e2 <_dtoa_r+0x242>
 801a620:	2401      	movs	r4, #1
 801a622:	2300      	movs	r3, #0
 801a624:	9309      	str	r3, [sp, #36]	@ 0x24
 801a626:	940b      	str	r4, [sp, #44]	@ 0x2c
 801a628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a62c:	9300      	str	r3, [sp, #0]
 801a62e:	9307      	str	r3, [sp, #28]
 801a630:	2200      	movs	r2, #0
 801a632:	2312      	movs	r3, #18
 801a634:	e7d0      	b.n	801a5d8 <_dtoa_r+0x238>
 801a636:	2301      	movs	r3, #1
 801a638:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a63a:	e7f5      	b.n	801a628 <_dtoa_r+0x288>
 801a63c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a63e:	9300      	str	r3, [sp, #0]
 801a640:	9307      	str	r3, [sp, #28]
 801a642:	e7d7      	b.n	801a5f4 <_dtoa_r+0x254>
 801a644:	3101      	adds	r1, #1
 801a646:	0052      	lsls	r2, r2, #1
 801a648:	e7d8      	b.n	801a5fc <_dtoa_r+0x25c>
 801a64a:	bf00      	nop
 801a64c:	f3af 8000 	nop.w
 801a650:	636f4361 	.word	0x636f4361
 801a654:	3fd287a7 	.word	0x3fd287a7
 801a658:	8b60c8b3 	.word	0x8b60c8b3
 801a65c:	3fc68a28 	.word	0x3fc68a28
 801a660:	509f79fb 	.word	0x509f79fb
 801a664:	3fd34413 	.word	0x3fd34413
 801a668:	0801ecb0 	.word	0x0801ecb0
 801a66c:	0801ee73 	.word	0x0801ee73
 801a670:	7ff00000 	.word	0x7ff00000
 801a674:	0801ec31 	.word	0x0801ec31
 801a678:	3ff80000 	.word	0x3ff80000
 801a67c:	0801efe0 	.word	0x0801efe0
 801a680:	0801eecb 	.word	0x0801eecb
 801a684:	0801ee6f 	.word	0x0801ee6f
 801a688:	0801ec30 	.word	0x0801ec30
 801a68c:	f8db 301c 	ldr.w	r3, [fp, #28]
 801a690:	6018      	str	r0, [r3, #0]
 801a692:	9b07      	ldr	r3, [sp, #28]
 801a694:	2b0e      	cmp	r3, #14
 801a696:	f200 80a4 	bhi.w	801a7e2 <_dtoa_r+0x442>
 801a69a:	2c00      	cmp	r4, #0
 801a69c:	f000 80a1 	beq.w	801a7e2 <_dtoa_r+0x442>
 801a6a0:	2f00      	cmp	r7, #0
 801a6a2:	dd33      	ble.n	801a70c <_dtoa_r+0x36c>
 801a6a4:	4bad      	ldr	r3, [pc, #692]	@ (801a95c <_dtoa_r+0x5bc>)
 801a6a6:	f007 020f 	and.w	r2, r7, #15
 801a6aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a6ae:	ed93 7b00 	vldr	d7, [r3]
 801a6b2:	05f8      	lsls	r0, r7, #23
 801a6b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 801a6b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 801a6bc:	d516      	bpl.n	801a6ec <_dtoa_r+0x34c>
 801a6be:	4ba8      	ldr	r3, [pc, #672]	@ (801a960 <_dtoa_r+0x5c0>)
 801a6c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a6c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801a6c8:	f7e8 faf2 	bl	8002cb0 <__aeabi_ddiv>
 801a6cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a6d0:	f004 040f 	and.w	r4, r4, #15
 801a6d4:	2603      	movs	r6, #3
 801a6d6:	4da2      	ldr	r5, [pc, #648]	@ (801a960 <_dtoa_r+0x5c0>)
 801a6d8:	b954      	cbnz	r4, 801a6f0 <_dtoa_r+0x350>
 801a6da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a6de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a6e2:	f7e8 fae5 	bl	8002cb0 <__aeabi_ddiv>
 801a6e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a6ea:	e028      	b.n	801a73e <_dtoa_r+0x39e>
 801a6ec:	2602      	movs	r6, #2
 801a6ee:	e7f2      	b.n	801a6d6 <_dtoa_r+0x336>
 801a6f0:	07e1      	lsls	r1, r4, #31
 801a6f2:	d508      	bpl.n	801a706 <_dtoa_r+0x366>
 801a6f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801a6f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a6fc:	f7e8 f9ae 	bl	8002a5c <__aeabi_dmul>
 801a700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801a704:	3601      	adds	r6, #1
 801a706:	1064      	asrs	r4, r4, #1
 801a708:	3508      	adds	r5, #8
 801a70a:	e7e5      	b.n	801a6d8 <_dtoa_r+0x338>
 801a70c:	f000 80d2 	beq.w	801a8b4 <_dtoa_r+0x514>
 801a710:	427c      	negs	r4, r7
 801a712:	4b92      	ldr	r3, [pc, #584]	@ (801a95c <_dtoa_r+0x5bc>)
 801a714:	4d92      	ldr	r5, [pc, #584]	@ (801a960 <_dtoa_r+0x5c0>)
 801a716:	f004 020f 	and.w	r2, r4, #15
 801a71a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a722:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801a726:	f7e8 f999 	bl	8002a5c <__aeabi_dmul>
 801a72a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a72e:	1124      	asrs	r4, r4, #4
 801a730:	2300      	movs	r3, #0
 801a732:	2602      	movs	r6, #2
 801a734:	2c00      	cmp	r4, #0
 801a736:	f040 80b2 	bne.w	801a89e <_dtoa_r+0x4fe>
 801a73a:	2b00      	cmp	r3, #0
 801a73c:	d1d3      	bne.n	801a6e6 <_dtoa_r+0x346>
 801a73e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801a740:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801a744:	2b00      	cmp	r3, #0
 801a746:	f000 80b7 	beq.w	801a8b8 <_dtoa_r+0x518>
 801a74a:	4b86      	ldr	r3, [pc, #536]	@ (801a964 <_dtoa_r+0x5c4>)
 801a74c:	2200      	movs	r2, #0
 801a74e:	4620      	mov	r0, r4
 801a750:	4629      	mov	r1, r5
 801a752:	f7e8 fbf5 	bl	8002f40 <__aeabi_dcmplt>
 801a756:	2800      	cmp	r0, #0
 801a758:	f000 80ae 	beq.w	801a8b8 <_dtoa_r+0x518>
 801a75c:	9b07      	ldr	r3, [sp, #28]
 801a75e:	2b00      	cmp	r3, #0
 801a760:	f000 80aa 	beq.w	801a8b8 <_dtoa_r+0x518>
 801a764:	9b00      	ldr	r3, [sp, #0]
 801a766:	2b00      	cmp	r3, #0
 801a768:	dd37      	ble.n	801a7da <_dtoa_r+0x43a>
 801a76a:	1e7b      	subs	r3, r7, #1
 801a76c:	9304      	str	r3, [sp, #16]
 801a76e:	4620      	mov	r0, r4
 801a770:	4b7d      	ldr	r3, [pc, #500]	@ (801a968 <_dtoa_r+0x5c8>)
 801a772:	2200      	movs	r2, #0
 801a774:	4629      	mov	r1, r5
 801a776:	f7e8 f971 	bl	8002a5c <__aeabi_dmul>
 801a77a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a77e:	9c00      	ldr	r4, [sp, #0]
 801a780:	3601      	adds	r6, #1
 801a782:	4630      	mov	r0, r6
 801a784:	f7e8 f900 	bl	8002988 <__aeabi_i2d>
 801a788:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a78c:	f7e8 f966 	bl	8002a5c <__aeabi_dmul>
 801a790:	4b76      	ldr	r3, [pc, #472]	@ (801a96c <_dtoa_r+0x5cc>)
 801a792:	2200      	movs	r2, #0
 801a794:	f7e7 ffac 	bl	80026f0 <__adddf3>
 801a798:	4605      	mov	r5, r0
 801a79a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801a79e:	2c00      	cmp	r4, #0
 801a7a0:	f040 808d 	bne.w	801a8be <_dtoa_r+0x51e>
 801a7a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a7a8:	4b71      	ldr	r3, [pc, #452]	@ (801a970 <_dtoa_r+0x5d0>)
 801a7aa:	2200      	movs	r2, #0
 801a7ac:	f7e7 ff9e 	bl	80026ec <__aeabi_dsub>
 801a7b0:	4602      	mov	r2, r0
 801a7b2:	460b      	mov	r3, r1
 801a7b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801a7b8:	462a      	mov	r2, r5
 801a7ba:	4633      	mov	r3, r6
 801a7bc:	f7e8 fbde 	bl	8002f7c <__aeabi_dcmpgt>
 801a7c0:	2800      	cmp	r0, #0
 801a7c2:	f040 828b 	bne.w	801acdc <_dtoa_r+0x93c>
 801a7c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a7ca:	462a      	mov	r2, r5
 801a7cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801a7d0:	f7e8 fbb6 	bl	8002f40 <__aeabi_dcmplt>
 801a7d4:	2800      	cmp	r0, #0
 801a7d6:	f040 8128 	bne.w	801aa2a <_dtoa_r+0x68a>
 801a7da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801a7de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801a7e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801a7e4:	2b00      	cmp	r3, #0
 801a7e6:	f2c0 815a 	blt.w	801aa9e <_dtoa_r+0x6fe>
 801a7ea:	2f0e      	cmp	r7, #14
 801a7ec:	f300 8157 	bgt.w	801aa9e <_dtoa_r+0x6fe>
 801a7f0:	4b5a      	ldr	r3, [pc, #360]	@ (801a95c <_dtoa_r+0x5bc>)
 801a7f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801a7f6:	ed93 7b00 	vldr	d7, [r3]
 801a7fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	ed8d 7b00 	vstr	d7, [sp]
 801a802:	da03      	bge.n	801a80c <_dtoa_r+0x46c>
 801a804:	9b07      	ldr	r3, [sp, #28]
 801a806:	2b00      	cmp	r3, #0
 801a808:	f340 8101 	ble.w	801aa0e <_dtoa_r+0x66e>
 801a80c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801a810:	4656      	mov	r6, sl
 801a812:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a816:	4620      	mov	r0, r4
 801a818:	4629      	mov	r1, r5
 801a81a:	f7e8 fa49 	bl	8002cb0 <__aeabi_ddiv>
 801a81e:	f7e8 fbcd 	bl	8002fbc <__aeabi_d2iz>
 801a822:	4680      	mov	r8, r0
 801a824:	f7e8 f8b0 	bl	8002988 <__aeabi_i2d>
 801a828:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a82c:	f7e8 f916 	bl	8002a5c <__aeabi_dmul>
 801a830:	4602      	mov	r2, r0
 801a832:	460b      	mov	r3, r1
 801a834:	4620      	mov	r0, r4
 801a836:	4629      	mov	r1, r5
 801a838:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801a83c:	f7e7 ff56 	bl	80026ec <__aeabi_dsub>
 801a840:	f806 4b01 	strb.w	r4, [r6], #1
 801a844:	9d07      	ldr	r5, [sp, #28]
 801a846:	eba6 040a 	sub.w	r4, r6, sl
 801a84a:	42a5      	cmp	r5, r4
 801a84c:	4602      	mov	r2, r0
 801a84e:	460b      	mov	r3, r1
 801a850:	f040 8117 	bne.w	801aa82 <_dtoa_r+0x6e2>
 801a854:	f7e7 ff4c 	bl	80026f0 <__adddf3>
 801a858:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a85c:	4604      	mov	r4, r0
 801a85e:	460d      	mov	r5, r1
 801a860:	f7e8 fb8c 	bl	8002f7c <__aeabi_dcmpgt>
 801a864:	2800      	cmp	r0, #0
 801a866:	f040 80f9 	bne.w	801aa5c <_dtoa_r+0x6bc>
 801a86a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a86e:	4620      	mov	r0, r4
 801a870:	4629      	mov	r1, r5
 801a872:	f7e8 fb5b 	bl	8002f2c <__aeabi_dcmpeq>
 801a876:	b118      	cbz	r0, 801a880 <_dtoa_r+0x4e0>
 801a878:	f018 0f01 	tst.w	r8, #1
 801a87c:	f040 80ee 	bne.w	801aa5c <_dtoa_r+0x6bc>
 801a880:	4649      	mov	r1, r9
 801a882:	4658      	mov	r0, fp
 801a884:	f001 fa6a 	bl	801bd5c <_Bfree>
 801a888:	2300      	movs	r3, #0
 801a88a:	7033      	strb	r3, [r6, #0]
 801a88c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801a88e:	3701      	adds	r7, #1
 801a890:	601f      	str	r7, [r3, #0]
 801a892:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801a894:	2b00      	cmp	r3, #0
 801a896:	f000 831d 	beq.w	801aed4 <_dtoa_r+0xb34>
 801a89a:	601e      	str	r6, [r3, #0]
 801a89c:	e31a      	b.n	801aed4 <_dtoa_r+0xb34>
 801a89e:	07e2      	lsls	r2, r4, #31
 801a8a0:	d505      	bpl.n	801a8ae <_dtoa_r+0x50e>
 801a8a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a8a6:	f7e8 f8d9 	bl	8002a5c <__aeabi_dmul>
 801a8aa:	3601      	adds	r6, #1
 801a8ac:	2301      	movs	r3, #1
 801a8ae:	1064      	asrs	r4, r4, #1
 801a8b0:	3508      	adds	r5, #8
 801a8b2:	e73f      	b.n	801a734 <_dtoa_r+0x394>
 801a8b4:	2602      	movs	r6, #2
 801a8b6:	e742      	b.n	801a73e <_dtoa_r+0x39e>
 801a8b8:	9c07      	ldr	r4, [sp, #28]
 801a8ba:	9704      	str	r7, [sp, #16]
 801a8bc:	e761      	b.n	801a782 <_dtoa_r+0x3e2>
 801a8be:	4b27      	ldr	r3, [pc, #156]	@ (801a95c <_dtoa_r+0x5bc>)
 801a8c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801a8c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a8c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a8ca:	4454      	add	r4, sl
 801a8cc:	2900      	cmp	r1, #0
 801a8ce:	d053      	beq.n	801a978 <_dtoa_r+0x5d8>
 801a8d0:	4928      	ldr	r1, [pc, #160]	@ (801a974 <_dtoa_r+0x5d4>)
 801a8d2:	2000      	movs	r0, #0
 801a8d4:	f7e8 f9ec 	bl	8002cb0 <__aeabi_ddiv>
 801a8d8:	4633      	mov	r3, r6
 801a8da:	462a      	mov	r2, r5
 801a8dc:	f7e7 ff06 	bl	80026ec <__aeabi_dsub>
 801a8e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801a8e4:	4656      	mov	r6, sl
 801a8e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a8ea:	f7e8 fb67 	bl	8002fbc <__aeabi_d2iz>
 801a8ee:	4605      	mov	r5, r0
 801a8f0:	f7e8 f84a 	bl	8002988 <__aeabi_i2d>
 801a8f4:	4602      	mov	r2, r0
 801a8f6:	460b      	mov	r3, r1
 801a8f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a8fc:	f7e7 fef6 	bl	80026ec <__aeabi_dsub>
 801a900:	3530      	adds	r5, #48	@ 0x30
 801a902:	4602      	mov	r2, r0
 801a904:	460b      	mov	r3, r1
 801a906:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801a90a:	f806 5b01 	strb.w	r5, [r6], #1
 801a90e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801a912:	f7e8 fb15 	bl	8002f40 <__aeabi_dcmplt>
 801a916:	2800      	cmp	r0, #0
 801a918:	d171      	bne.n	801a9fe <_dtoa_r+0x65e>
 801a91a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a91e:	4911      	ldr	r1, [pc, #68]	@ (801a964 <_dtoa_r+0x5c4>)
 801a920:	2000      	movs	r0, #0
 801a922:	f7e7 fee3 	bl	80026ec <__aeabi_dsub>
 801a926:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801a92a:	f7e8 fb09 	bl	8002f40 <__aeabi_dcmplt>
 801a92e:	2800      	cmp	r0, #0
 801a930:	f040 8095 	bne.w	801aa5e <_dtoa_r+0x6be>
 801a934:	42a6      	cmp	r6, r4
 801a936:	f43f af50 	beq.w	801a7da <_dtoa_r+0x43a>
 801a93a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801a93e:	4b0a      	ldr	r3, [pc, #40]	@ (801a968 <_dtoa_r+0x5c8>)
 801a940:	2200      	movs	r2, #0
 801a942:	f7e8 f88b 	bl	8002a5c <__aeabi_dmul>
 801a946:	4b08      	ldr	r3, [pc, #32]	@ (801a968 <_dtoa_r+0x5c8>)
 801a948:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801a94c:	2200      	movs	r2, #0
 801a94e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a952:	f7e8 f883 	bl	8002a5c <__aeabi_dmul>
 801a956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a95a:	e7c4      	b.n	801a8e6 <_dtoa_r+0x546>
 801a95c:	0801efe0 	.word	0x0801efe0
 801a960:	0801efb8 	.word	0x0801efb8
 801a964:	3ff00000 	.word	0x3ff00000
 801a968:	40240000 	.word	0x40240000
 801a96c:	401c0000 	.word	0x401c0000
 801a970:	40140000 	.word	0x40140000
 801a974:	3fe00000 	.word	0x3fe00000
 801a978:	4631      	mov	r1, r6
 801a97a:	4628      	mov	r0, r5
 801a97c:	f7e8 f86e 	bl	8002a5c <__aeabi_dmul>
 801a980:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801a984:	9415      	str	r4, [sp, #84]	@ 0x54
 801a986:	4656      	mov	r6, sl
 801a988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a98c:	f7e8 fb16 	bl	8002fbc <__aeabi_d2iz>
 801a990:	4605      	mov	r5, r0
 801a992:	f7e7 fff9 	bl	8002988 <__aeabi_i2d>
 801a996:	4602      	mov	r2, r0
 801a998:	460b      	mov	r3, r1
 801a99a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a99e:	f7e7 fea5 	bl	80026ec <__aeabi_dsub>
 801a9a2:	3530      	adds	r5, #48	@ 0x30
 801a9a4:	f806 5b01 	strb.w	r5, [r6], #1
 801a9a8:	4602      	mov	r2, r0
 801a9aa:	460b      	mov	r3, r1
 801a9ac:	42a6      	cmp	r6, r4
 801a9ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801a9b2:	f04f 0200 	mov.w	r2, #0
 801a9b6:	d124      	bne.n	801aa02 <_dtoa_r+0x662>
 801a9b8:	4bac      	ldr	r3, [pc, #688]	@ (801ac6c <_dtoa_r+0x8cc>)
 801a9ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801a9be:	f7e7 fe97 	bl	80026f0 <__adddf3>
 801a9c2:	4602      	mov	r2, r0
 801a9c4:	460b      	mov	r3, r1
 801a9c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a9ca:	f7e8 fad7 	bl	8002f7c <__aeabi_dcmpgt>
 801a9ce:	2800      	cmp	r0, #0
 801a9d0:	d145      	bne.n	801aa5e <_dtoa_r+0x6be>
 801a9d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801a9d6:	49a5      	ldr	r1, [pc, #660]	@ (801ac6c <_dtoa_r+0x8cc>)
 801a9d8:	2000      	movs	r0, #0
 801a9da:	f7e7 fe87 	bl	80026ec <__aeabi_dsub>
 801a9de:	4602      	mov	r2, r0
 801a9e0:	460b      	mov	r3, r1
 801a9e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a9e6:	f7e8 faab 	bl	8002f40 <__aeabi_dcmplt>
 801a9ea:	2800      	cmp	r0, #0
 801a9ec:	f43f aef5 	beq.w	801a7da <_dtoa_r+0x43a>
 801a9f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801a9f2:	1e73      	subs	r3, r6, #1
 801a9f4:	9315      	str	r3, [sp, #84]	@ 0x54
 801a9f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a9fa:	2b30      	cmp	r3, #48	@ 0x30
 801a9fc:	d0f8      	beq.n	801a9f0 <_dtoa_r+0x650>
 801a9fe:	9f04      	ldr	r7, [sp, #16]
 801aa00:	e73e      	b.n	801a880 <_dtoa_r+0x4e0>
 801aa02:	4b9b      	ldr	r3, [pc, #620]	@ (801ac70 <_dtoa_r+0x8d0>)
 801aa04:	f7e8 f82a 	bl	8002a5c <__aeabi_dmul>
 801aa08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801aa0c:	e7bc      	b.n	801a988 <_dtoa_r+0x5e8>
 801aa0e:	d10c      	bne.n	801aa2a <_dtoa_r+0x68a>
 801aa10:	4b98      	ldr	r3, [pc, #608]	@ (801ac74 <_dtoa_r+0x8d4>)
 801aa12:	2200      	movs	r2, #0
 801aa14:	e9dd 0100 	ldrd	r0, r1, [sp]
 801aa18:	f7e8 f820 	bl	8002a5c <__aeabi_dmul>
 801aa1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801aa20:	f7e8 faa2 	bl	8002f68 <__aeabi_dcmpge>
 801aa24:	2800      	cmp	r0, #0
 801aa26:	f000 8157 	beq.w	801acd8 <_dtoa_r+0x938>
 801aa2a:	2400      	movs	r4, #0
 801aa2c:	4625      	mov	r5, r4
 801aa2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801aa30:	43db      	mvns	r3, r3
 801aa32:	9304      	str	r3, [sp, #16]
 801aa34:	4656      	mov	r6, sl
 801aa36:	2700      	movs	r7, #0
 801aa38:	4621      	mov	r1, r4
 801aa3a:	4658      	mov	r0, fp
 801aa3c:	f001 f98e 	bl	801bd5c <_Bfree>
 801aa40:	2d00      	cmp	r5, #0
 801aa42:	d0dc      	beq.n	801a9fe <_dtoa_r+0x65e>
 801aa44:	b12f      	cbz	r7, 801aa52 <_dtoa_r+0x6b2>
 801aa46:	42af      	cmp	r7, r5
 801aa48:	d003      	beq.n	801aa52 <_dtoa_r+0x6b2>
 801aa4a:	4639      	mov	r1, r7
 801aa4c:	4658      	mov	r0, fp
 801aa4e:	f001 f985 	bl	801bd5c <_Bfree>
 801aa52:	4629      	mov	r1, r5
 801aa54:	4658      	mov	r0, fp
 801aa56:	f001 f981 	bl	801bd5c <_Bfree>
 801aa5a:	e7d0      	b.n	801a9fe <_dtoa_r+0x65e>
 801aa5c:	9704      	str	r7, [sp, #16]
 801aa5e:	4633      	mov	r3, r6
 801aa60:	461e      	mov	r6, r3
 801aa62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801aa66:	2a39      	cmp	r2, #57	@ 0x39
 801aa68:	d107      	bne.n	801aa7a <_dtoa_r+0x6da>
 801aa6a:	459a      	cmp	sl, r3
 801aa6c:	d1f8      	bne.n	801aa60 <_dtoa_r+0x6c0>
 801aa6e:	9a04      	ldr	r2, [sp, #16]
 801aa70:	3201      	adds	r2, #1
 801aa72:	9204      	str	r2, [sp, #16]
 801aa74:	2230      	movs	r2, #48	@ 0x30
 801aa76:	f88a 2000 	strb.w	r2, [sl]
 801aa7a:	781a      	ldrb	r2, [r3, #0]
 801aa7c:	3201      	adds	r2, #1
 801aa7e:	701a      	strb	r2, [r3, #0]
 801aa80:	e7bd      	b.n	801a9fe <_dtoa_r+0x65e>
 801aa82:	4b7b      	ldr	r3, [pc, #492]	@ (801ac70 <_dtoa_r+0x8d0>)
 801aa84:	2200      	movs	r2, #0
 801aa86:	f7e7 ffe9 	bl	8002a5c <__aeabi_dmul>
 801aa8a:	2200      	movs	r2, #0
 801aa8c:	2300      	movs	r3, #0
 801aa8e:	4604      	mov	r4, r0
 801aa90:	460d      	mov	r5, r1
 801aa92:	f7e8 fa4b 	bl	8002f2c <__aeabi_dcmpeq>
 801aa96:	2800      	cmp	r0, #0
 801aa98:	f43f aebb 	beq.w	801a812 <_dtoa_r+0x472>
 801aa9c:	e6f0      	b.n	801a880 <_dtoa_r+0x4e0>
 801aa9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801aaa0:	2a00      	cmp	r2, #0
 801aaa2:	f000 80db 	beq.w	801ac5c <_dtoa_r+0x8bc>
 801aaa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aaa8:	2a01      	cmp	r2, #1
 801aaaa:	f300 80bf 	bgt.w	801ac2c <_dtoa_r+0x88c>
 801aaae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801aab0:	2a00      	cmp	r2, #0
 801aab2:	f000 80b7 	beq.w	801ac24 <_dtoa_r+0x884>
 801aab6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801aaba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801aabc:	4646      	mov	r6, r8
 801aabe:	9a08      	ldr	r2, [sp, #32]
 801aac0:	2101      	movs	r1, #1
 801aac2:	441a      	add	r2, r3
 801aac4:	4658      	mov	r0, fp
 801aac6:	4498      	add	r8, r3
 801aac8:	9208      	str	r2, [sp, #32]
 801aaca:	f001 fa45 	bl	801bf58 <__i2b>
 801aace:	4605      	mov	r5, r0
 801aad0:	b15e      	cbz	r6, 801aaea <_dtoa_r+0x74a>
 801aad2:	9b08      	ldr	r3, [sp, #32]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	dd08      	ble.n	801aaea <_dtoa_r+0x74a>
 801aad8:	42b3      	cmp	r3, r6
 801aada:	9a08      	ldr	r2, [sp, #32]
 801aadc:	bfa8      	it	ge
 801aade:	4633      	movge	r3, r6
 801aae0:	eba8 0803 	sub.w	r8, r8, r3
 801aae4:	1af6      	subs	r6, r6, r3
 801aae6:	1ad3      	subs	r3, r2, r3
 801aae8:	9308      	str	r3, [sp, #32]
 801aaea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801aaec:	b1f3      	cbz	r3, 801ab2c <_dtoa_r+0x78c>
 801aaee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aaf0:	2b00      	cmp	r3, #0
 801aaf2:	f000 80b7 	beq.w	801ac64 <_dtoa_r+0x8c4>
 801aaf6:	b18c      	cbz	r4, 801ab1c <_dtoa_r+0x77c>
 801aaf8:	4629      	mov	r1, r5
 801aafa:	4622      	mov	r2, r4
 801aafc:	4658      	mov	r0, fp
 801aafe:	f001 faeb 	bl	801c0d8 <__pow5mult>
 801ab02:	464a      	mov	r2, r9
 801ab04:	4601      	mov	r1, r0
 801ab06:	4605      	mov	r5, r0
 801ab08:	4658      	mov	r0, fp
 801ab0a:	f001 fa3b 	bl	801bf84 <__multiply>
 801ab0e:	4649      	mov	r1, r9
 801ab10:	9004      	str	r0, [sp, #16]
 801ab12:	4658      	mov	r0, fp
 801ab14:	f001 f922 	bl	801bd5c <_Bfree>
 801ab18:	9b04      	ldr	r3, [sp, #16]
 801ab1a:	4699      	mov	r9, r3
 801ab1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ab1e:	1b1a      	subs	r2, r3, r4
 801ab20:	d004      	beq.n	801ab2c <_dtoa_r+0x78c>
 801ab22:	4649      	mov	r1, r9
 801ab24:	4658      	mov	r0, fp
 801ab26:	f001 fad7 	bl	801c0d8 <__pow5mult>
 801ab2a:	4681      	mov	r9, r0
 801ab2c:	2101      	movs	r1, #1
 801ab2e:	4658      	mov	r0, fp
 801ab30:	f001 fa12 	bl	801bf58 <__i2b>
 801ab34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ab36:	4604      	mov	r4, r0
 801ab38:	2b00      	cmp	r3, #0
 801ab3a:	f000 81cf 	beq.w	801aedc <_dtoa_r+0xb3c>
 801ab3e:	461a      	mov	r2, r3
 801ab40:	4601      	mov	r1, r0
 801ab42:	4658      	mov	r0, fp
 801ab44:	f001 fac8 	bl	801c0d8 <__pow5mult>
 801ab48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ab4a:	2b01      	cmp	r3, #1
 801ab4c:	4604      	mov	r4, r0
 801ab4e:	f300 8095 	bgt.w	801ac7c <_dtoa_r+0x8dc>
 801ab52:	9b02      	ldr	r3, [sp, #8]
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	f040 8087 	bne.w	801ac68 <_dtoa_r+0x8c8>
 801ab5a:	9b03      	ldr	r3, [sp, #12]
 801ab5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ab60:	2b00      	cmp	r3, #0
 801ab62:	f040 8089 	bne.w	801ac78 <_dtoa_r+0x8d8>
 801ab66:	9b03      	ldr	r3, [sp, #12]
 801ab68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801ab6c:	0d1b      	lsrs	r3, r3, #20
 801ab6e:	051b      	lsls	r3, r3, #20
 801ab70:	b12b      	cbz	r3, 801ab7e <_dtoa_r+0x7de>
 801ab72:	9b08      	ldr	r3, [sp, #32]
 801ab74:	3301      	adds	r3, #1
 801ab76:	9308      	str	r3, [sp, #32]
 801ab78:	f108 0801 	add.w	r8, r8, #1
 801ab7c:	2301      	movs	r3, #1
 801ab7e:	930a      	str	r3, [sp, #40]	@ 0x28
 801ab80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ab82:	2b00      	cmp	r3, #0
 801ab84:	f000 81b0 	beq.w	801aee8 <_dtoa_r+0xb48>
 801ab88:	6923      	ldr	r3, [r4, #16]
 801ab8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ab8e:	6918      	ldr	r0, [r3, #16]
 801ab90:	f001 f996 	bl	801bec0 <__hi0bits>
 801ab94:	f1c0 0020 	rsb	r0, r0, #32
 801ab98:	9b08      	ldr	r3, [sp, #32]
 801ab9a:	4418      	add	r0, r3
 801ab9c:	f010 001f 	ands.w	r0, r0, #31
 801aba0:	d077      	beq.n	801ac92 <_dtoa_r+0x8f2>
 801aba2:	f1c0 0320 	rsb	r3, r0, #32
 801aba6:	2b04      	cmp	r3, #4
 801aba8:	dd6b      	ble.n	801ac82 <_dtoa_r+0x8e2>
 801abaa:	9b08      	ldr	r3, [sp, #32]
 801abac:	f1c0 001c 	rsb	r0, r0, #28
 801abb0:	4403      	add	r3, r0
 801abb2:	4480      	add	r8, r0
 801abb4:	4406      	add	r6, r0
 801abb6:	9308      	str	r3, [sp, #32]
 801abb8:	f1b8 0f00 	cmp.w	r8, #0
 801abbc:	dd05      	ble.n	801abca <_dtoa_r+0x82a>
 801abbe:	4649      	mov	r1, r9
 801abc0:	4642      	mov	r2, r8
 801abc2:	4658      	mov	r0, fp
 801abc4:	f001 fae2 	bl	801c18c <__lshift>
 801abc8:	4681      	mov	r9, r0
 801abca:	9b08      	ldr	r3, [sp, #32]
 801abcc:	2b00      	cmp	r3, #0
 801abce:	dd05      	ble.n	801abdc <_dtoa_r+0x83c>
 801abd0:	4621      	mov	r1, r4
 801abd2:	461a      	mov	r2, r3
 801abd4:	4658      	mov	r0, fp
 801abd6:	f001 fad9 	bl	801c18c <__lshift>
 801abda:	4604      	mov	r4, r0
 801abdc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801abde:	2b00      	cmp	r3, #0
 801abe0:	d059      	beq.n	801ac96 <_dtoa_r+0x8f6>
 801abe2:	4621      	mov	r1, r4
 801abe4:	4648      	mov	r0, r9
 801abe6:	f001 fb3d 	bl	801c264 <__mcmp>
 801abea:	2800      	cmp	r0, #0
 801abec:	da53      	bge.n	801ac96 <_dtoa_r+0x8f6>
 801abee:	1e7b      	subs	r3, r7, #1
 801abf0:	9304      	str	r3, [sp, #16]
 801abf2:	4649      	mov	r1, r9
 801abf4:	2300      	movs	r3, #0
 801abf6:	220a      	movs	r2, #10
 801abf8:	4658      	mov	r0, fp
 801abfa:	f001 f8d1 	bl	801bda0 <__multadd>
 801abfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ac00:	4681      	mov	r9, r0
 801ac02:	2b00      	cmp	r3, #0
 801ac04:	f000 8172 	beq.w	801aeec <_dtoa_r+0xb4c>
 801ac08:	2300      	movs	r3, #0
 801ac0a:	4629      	mov	r1, r5
 801ac0c:	220a      	movs	r2, #10
 801ac0e:	4658      	mov	r0, fp
 801ac10:	f001 f8c6 	bl	801bda0 <__multadd>
 801ac14:	9b00      	ldr	r3, [sp, #0]
 801ac16:	2b00      	cmp	r3, #0
 801ac18:	4605      	mov	r5, r0
 801ac1a:	dc67      	bgt.n	801acec <_dtoa_r+0x94c>
 801ac1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac1e:	2b02      	cmp	r3, #2
 801ac20:	dc41      	bgt.n	801aca6 <_dtoa_r+0x906>
 801ac22:	e063      	b.n	801acec <_dtoa_r+0x94c>
 801ac24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801ac26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801ac2a:	e746      	b.n	801aaba <_dtoa_r+0x71a>
 801ac2c:	9b07      	ldr	r3, [sp, #28]
 801ac2e:	1e5c      	subs	r4, r3, #1
 801ac30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ac32:	42a3      	cmp	r3, r4
 801ac34:	bfbf      	itttt	lt
 801ac36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801ac38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801ac3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801ac3c:	1ae3      	sublt	r3, r4, r3
 801ac3e:	bfb4      	ite	lt
 801ac40:	18d2      	addlt	r2, r2, r3
 801ac42:	1b1c      	subge	r4, r3, r4
 801ac44:	9b07      	ldr	r3, [sp, #28]
 801ac46:	bfbc      	itt	lt
 801ac48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801ac4a:	2400      	movlt	r4, #0
 801ac4c:	2b00      	cmp	r3, #0
 801ac4e:	bfb5      	itete	lt
 801ac50:	eba8 0603 	sublt.w	r6, r8, r3
 801ac54:	9b07      	ldrge	r3, [sp, #28]
 801ac56:	2300      	movlt	r3, #0
 801ac58:	4646      	movge	r6, r8
 801ac5a:	e730      	b.n	801aabe <_dtoa_r+0x71e>
 801ac5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801ac5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801ac60:	4646      	mov	r6, r8
 801ac62:	e735      	b.n	801aad0 <_dtoa_r+0x730>
 801ac64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ac66:	e75c      	b.n	801ab22 <_dtoa_r+0x782>
 801ac68:	2300      	movs	r3, #0
 801ac6a:	e788      	b.n	801ab7e <_dtoa_r+0x7de>
 801ac6c:	3fe00000 	.word	0x3fe00000
 801ac70:	40240000 	.word	0x40240000
 801ac74:	40140000 	.word	0x40140000
 801ac78:	9b02      	ldr	r3, [sp, #8]
 801ac7a:	e780      	b.n	801ab7e <_dtoa_r+0x7de>
 801ac7c:	2300      	movs	r3, #0
 801ac7e:	930a      	str	r3, [sp, #40]	@ 0x28
 801ac80:	e782      	b.n	801ab88 <_dtoa_r+0x7e8>
 801ac82:	d099      	beq.n	801abb8 <_dtoa_r+0x818>
 801ac84:	9a08      	ldr	r2, [sp, #32]
 801ac86:	331c      	adds	r3, #28
 801ac88:	441a      	add	r2, r3
 801ac8a:	4498      	add	r8, r3
 801ac8c:	441e      	add	r6, r3
 801ac8e:	9208      	str	r2, [sp, #32]
 801ac90:	e792      	b.n	801abb8 <_dtoa_r+0x818>
 801ac92:	4603      	mov	r3, r0
 801ac94:	e7f6      	b.n	801ac84 <_dtoa_r+0x8e4>
 801ac96:	9b07      	ldr	r3, [sp, #28]
 801ac98:	9704      	str	r7, [sp, #16]
 801ac9a:	2b00      	cmp	r3, #0
 801ac9c:	dc20      	bgt.n	801ace0 <_dtoa_r+0x940>
 801ac9e:	9300      	str	r3, [sp, #0]
 801aca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aca2:	2b02      	cmp	r3, #2
 801aca4:	dd1e      	ble.n	801ace4 <_dtoa_r+0x944>
 801aca6:	9b00      	ldr	r3, [sp, #0]
 801aca8:	2b00      	cmp	r3, #0
 801acaa:	f47f aec0 	bne.w	801aa2e <_dtoa_r+0x68e>
 801acae:	4621      	mov	r1, r4
 801acb0:	2205      	movs	r2, #5
 801acb2:	4658      	mov	r0, fp
 801acb4:	f001 f874 	bl	801bda0 <__multadd>
 801acb8:	4601      	mov	r1, r0
 801acba:	4604      	mov	r4, r0
 801acbc:	4648      	mov	r0, r9
 801acbe:	f001 fad1 	bl	801c264 <__mcmp>
 801acc2:	2800      	cmp	r0, #0
 801acc4:	f77f aeb3 	ble.w	801aa2e <_dtoa_r+0x68e>
 801acc8:	4656      	mov	r6, sl
 801acca:	2331      	movs	r3, #49	@ 0x31
 801accc:	f806 3b01 	strb.w	r3, [r6], #1
 801acd0:	9b04      	ldr	r3, [sp, #16]
 801acd2:	3301      	adds	r3, #1
 801acd4:	9304      	str	r3, [sp, #16]
 801acd6:	e6ae      	b.n	801aa36 <_dtoa_r+0x696>
 801acd8:	9c07      	ldr	r4, [sp, #28]
 801acda:	9704      	str	r7, [sp, #16]
 801acdc:	4625      	mov	r5, r4
 801acde:	e7f3      	b.n	801acc8 <_dtoa_r+0x928>
 801ace0:	9b07      	ldr	r3, [sp, #28]
 801ace2:	9300      	str	r3, [sp, #0]
 801ace4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	f000 8104 	beq.w	801aef4 <_dtoa_r+0xb54>
 801acec:	2e00      	cmp	r6, #0
 801acee:	dd05      	ble.n	801acfc <_dtoa_r+0x95c>
 801acf0:	4629      	mov	r1, r5
 801acf2:	4632      	mov	r2, r6
 801acf4:	4658      	mov	r0, fp
 801acf6:	f001 fa49 	bl	801c18c <__lshift>
 801acfa:	4605      	mov	r5, r0
 801acfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801acfe:	2b00      	cmp	r3, #0
 801ad00:	d05a      	beq.n	801adb8 <_dtoa_r+0xa18>
 801ad02:	6869      	ldr	r1, [r5, #4]
 801ad04:	4658      	mov	r0, fp
 801ad06:	f000 ffe9 	bl	801bcdc <_Balloc>
 801ad0a:	4606      	mov	r6, r0
 801ad0c:	b928      	cbnz	r0, 801ad1a <_dtoa_r+0x97a>
 801ad0e:	4b84      	ldr	r3, [pc, #528]	@ (801af20 <_dtoa_r+0xb80>)
 801ad10:	4602      	mov	r2, r0
 801ad12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801ad16:	f7ff bb5a 	b.w	801a3ce <_dtoa_r+0x2e>
 801ad1a:	692a      	ldr	r2, [r5, #16]
 801ad1c:	3202      	adds	r2, #2
 801ad1e:	0092      	lsls	r2, r2, #2
 801ad20:	f105 010c 	add.w	r1, r5, #12
 801ad24:	300c      	adds	r0, #12
 801ad26:	f7ff fa75 	bl	801a214 <memcpy>
 801ad2a:	2201      	movs	r2, #1
 801ad2c:	4631      	mov	r1, r6
 801ad2e:	4658      	mov	r0, fp
 801ad30:	f001 fa2c 	bl	801c18c <__lshift>
 801ad34:	f10a 0301 	add.w	r3, sl, #1
 801ad38:	9307      	str	r3, [sp, #28]
 801ad3a:	9b00      	ldr	r3, [sp, #0]
 801ad3c:	4453      	add	r3, sl
 801ad3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ad40:	9b02      	ldr	r3, [sp, #8]
 801ad42:	f003 0301 	and.w	r3, r3, #1
 801ad46:	462f      	mov	r7, r5
 801ad48:	930a      	str	r3, [sp, #40]	@ 0x28
 801ad4a:	4605      	mov	r5, r0
 801ad4c:	9b07      	ldr	r3, [sp, #28]
 801ad4e:	4621      	mov	r1, r4
 801ad50:	3b01      	subs	r3, #1
 801ad52:	4648      	mov	r0, r9
 801ad54:	9300      	str	r3, [sp, #0]
 801ad56:	f7ff fa9b 	bl	801a290 <quorem>
 801ad5a:	4639      	mov	r1, r7
 801ad5c:	9002      	str	r0, [sp, #8]
 801ad5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801ad62:	4648      	mov	r0, r9
 801ad64:	f001 fa7e 	bl	801c264 <__mcmp>
 801ad68:	462a      	mov	r2, r5
 801ad6a:	9008      	str	r0, [sp, #32]
 801ad6c:	4621      	mov	r1, r4
 801ad6e:	4658      	mov	r0, fp
 801ad70:	f001 fa94 	bl	801c29c <__mdiff>
 801ad74:	68c2      	ldr	r2, [r0, #12]
 801ad76:	4606      	mov	r6, r0
 801ad78:	bb02      	cbnz	r2, 801adbc <_dtoa_r+0xa1c>
 801ad7a:	4601      	mov	r1, r0
 801ad7c:	4648      	mov	r0, r9
 801ad7e:	f001 fa71 	bl	801c264 <__mcmp>
 801ad82:	4602      	mov	r2, r0
 801ad84:	4631      	mov	r1, r6
 801ad86:	4658      	mov	r0, fp
 801ad88:	920e      	str	r2, [sp, #56]	@ 0x38
 801ad8a:	f000 ffe7 	bl	801bd5c <_Bfree>
 801ad8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ad90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ad92:	9e07      	ldr	r6, [sp, #28]
 801ad94:	ea43 0102 	orr.w	r1, r3, r2
 801ad98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ad9a:	4319      	orrs	r1, r3
 801ad9c:	d110      	bne.n	801adc0 <_dtoa_r+0xa20>
 801ad9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801ada2:	d029      	beq.n	801adf8 <_dtoa_r+0xa58>
 801ada4:	9b08      	ldr	r3, [sp, #32]
 801ada6:	2b00      	cmp	r3, #0
 801ada8:	dd02      	ble.n	801adb0 <_dtoa_r+0xa10>
 801adaa:	9b02      	ldr	r3, [sp, #8]
 801adac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801adb0:	9b00      	ldr	r3, [sp, #0]
 801adb2:	f883 8000 	strb.w	r8, [r3]
 801adb6:	e63f      	b.n	801aa38 <_dtoa_r+0x698>
 801adb8:	4628      	mov	r0, r5
 801adba:	e7bb      	b.n	801ad34 <_dtoa_r+0x994>
 801adbc:	2201      	movs	r2, #1
 801adbe:	e7e1      	b.n	801ad84 <_dtoa_r+0x9e4>
 801adc0:	9b08      	ldr	r3, [sp, #32]
 801adc2:	2b00      	cmp	r3, #0
 801adc4:	db04      	blt.n	801add0 <_dtoa_r+0xa30>
 801adc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801adc8:	430b      	orrs	r3, r1
 801adca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801adcc:	430b      	orrs	r3, r1
 801adce:	d120      	bne.n	801ae12 <_dtoa_r+0xa72>
 801add0:	2a00      	cmp	r2, #0
 801add2:	dded      	ble.n	801adb0 <_dtoa_r+0xa10>
 801add4:	4649      	mov	r1, r9
 801add6:	2201      	movs	r2, #1
 801add8:	4658      	mov	r0, fp
 801adda:	f001 f9d7 	bl	801c18c <__lshift>
 801adde:	4621      	mov	r1, r4
 801ade0:	4681      	mov	r9, r0
 801ade2:	f001 fa3f 	bl	801c264 <__mcmp>
 801ade6:	2800      	cmp	r0, #0
 801ade8:	dc03      	bgt.n	801adf2 <_dtoa_r+0xa52>
 801adea:	d1e1      	bne.n	801adb0 <_dtoa_r+0xa10>
 801adec:	f018 0f01 	tst.w	r8, #1
 801adf0:	d0de      	beq.n	801adb0 <_dtoa_r+0xa10>
 801adf2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801adf6:	d1d8      	bne.n	801adaa <_dtoa_r+0xa0a>
 801adf8:	9a00      	ldr	r2, [sp, #0]
 801adfa:	2339      	movs	r3, #57	@ 0x39
 801adfc:	7013      	strb	r3, [r2, #0]
 801adfe:	4633      	mov	r3, r6
 801ae00:	461e      	mov	r6, r3
 801ae02:	3b01      	subs	r3, #1
 801ae04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801ae08:	2a39      	cmp	r2, #57	@ 0x39
 801ae0a:	d052      	beq.n	801aeb2 <_dtoa_r+0xb12>
 801ae0c:	3201      	adds	r2, #1
 801ae0e:	701a      	strb	r2, [r3, #0]
 801ae10:	e612      	b.n	801aa38 <_dtoa_r+0x698>
 801ae12:	2a00      	cmp	r2, #0
 801ae14:	dd07      	ble.n	801ae26 <_dtoa_r+0xa86>
 801ae16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801ae1a:	d0ed      	beq.n	801adf8 <_dtoa_r+0xa58>
 801ae1c:	9a00      	ldr	r2, [sp, #0]
 801ae1e:	f108 0301 	add.w	r3, r8, #1
 801ae22:	7013      	strb	r3, [r2, #0]
 801ae24:	e608      	b.n	801aa38 <_dtoa_r+0x698>
 801ae26:	9b07      	ldr	r3, [sp, #28]
 801ae28:	9a07      	ldr	r2, [sp, #28]
 801ae2a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801ae2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ae30:	4293      	cmp	r3, r2
 801ae32:	d028      	beq.n	801ae86 <_dtoa_r+0xae6>
 801ae34:	4649      	mov	r1, r9
 801ae36:	2300      	movs	r3, #0
 801ae38:	220a      	movs	r2, #10
 801ae3a:	4658      	mov	r0, fp
 801ae3c:	f000 ffb0 	bl	801bda0 <__multadd>
 801ae40:	42af      	cmp	r7, r5
 801ae42:	4681      	mov	r9, r0
 801ae44:	f04f 0300 	mov.w	r3, #0
 801ae48:	f04f 020a 	mov.w	r2, #10
 801ae4c:	4639      	mov	r1, r7
 801ae4e:	4658      	mov	r0, fp
 801ae50:	d107      	bne.n	801ae62 <_dtoa_r+0xac2>
 801ae52:	f000 ffa5 	bl	801bda0 <__multadd>
 801ae56:	4607      	mov	r7, r0
 801ae58:	4605      	mov	r5, r0
 801ae5a:	9b07      	ldr	r3, [sp, #28]
 801ae5c:	3301      	adds	r3, #1
 801ae5e:	9307      	str	r3, [sp, #28]
 801ae60:	e774      	b.n	801ad4c <_dtoa_r+0x9ac>
 801ae62:	f000 ff9d 	bl	801bda0 <__multadd>
 801ae66:	4629      	mov	r1, r5
 801ae68:	4607      	mov	r7, r0
 801ae6a:	2300      	movs	r3, #0
 801ae6c:	220a      	movs	r2, #10
 801ae6e:	4658      	mov	r0, fp
 801ae70:	f000 ff96 	bl	801bda0 <__multadd>
 801ae74:	4605      	mov	r5, r0
 801ae76:	e7f0      	b.n	801ae5a <_dtoa_r+0xaba>
 801ae78:	9b00      	ldr	r3, [sp, #0]
 801ae7a:	2b00      	cmp	r3, #0
 801ae7c:	bfcc      	ite	gt
 801ae7e:	461e      	movgt	r6, r3
 801ae80:	2601      	movle	r6, #1
 801ae82:	4456      	add	r6, sl
 801ae84:	2700      	movs	r7, #0
 801ae86:	4649      	mov	r1, r9
 801ae88:	2201      	movs	r2, #1
 801ae8a:	4658      	mov	r0, fp
 801ae8c:	f001 f97e 	bl	801c18c <__lshift>
 801ae90:	4621      	mov	r1, r4
 801ae92:	4681      	mov	r9, r0
 801ae94:	f001 f9e6 	bl	801c264 <__mcmp>
 801ae98:	2800      	cmp	r0, #0
 801ae9a:	dcb0      	bgt.n	801adfe <_dtoa_r+0xa5e>
 801ae9c:	d102      	bne.n	801aea4 <_dtoa_r+0xb04>
 801ae9e:	f018 0f01 	tst.w	r8, #1
 801aea2:	d1ac      	bne.n	801adfe <_dtoa_r+0xa5e>
 801aea4:	4633      	mov	r3, r6
 801aea6:	461e      	mov	r6, r3
 801aea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801aeac:	2a30      	cmp	r2, #48	@ 0x30
 801aeae:	d0fa      	beq.n	801aea6 <_dtoa_r+0xb06>
 801aeb0:	e5c2      	b.n	801aa38 <_dtoa_r+0x698>
 801aeb2:	459a      	cmp	sl, r3
 801aeb4:	d1a4      	bne.n	801ae00 <_dtoa_r+0xa60>
 801aeb6:	9b04      	ldr	r3, [sp, #16]
 801aeb8:	3301      	adds	r3, #1
 801aeba:	9304      	str	r3, [sp, #16]
 801aebc:	2331      	movs	r3, #49	@ 0x31
 801aebe:	f88a 3000 	strb.w	r3, [sl]
 801aec2:	e5b9      	b.n	801aa38 <_dtoa_r+0x698>
 801aec4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801aec6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801af24 <_dtoa_r+0xb84>
 801aeca:	b11b      	cbz	r3, 801aed4 <_dtoa_r+0xb34>
 801aecc:	f10a 0308 	add.w	r3, sl, #8
 801aed0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801aed2:	6013      	str	r3, [r2, #0]
 801aed4:	4650      	mov	r0, sl
 801aed6:	b019      	add	sp, #100	@ 0x64
 801aed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aede:	2b01      	cmp	r3, #1
 801aee0:	f77f ae37 	ble.w	801ab52 <_dtoa_r+0x7b2>
 801aee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801aee6:	930a      	str	r3, [sp, #40]	@ 0x28
 801aee8:	2001      	movs	r0, #1
 801aeea:	e655      	b.n	801ab98 <_dtoa_r+0x7f8>
 801aeec:	9b00      	ldr	r3, [sp, #0]
 801aeee:	2b00      	cmp	r3, #0
 801aef0:	f77f aed6 	ble.w	801aca0 <_dtoa_r+0x900>
 801aef4:	4656      	mov	r6, sl
 801aef6:	4621      	mov	r1, r4
 801aef8:	4648      	mov	r0, r9
 801aefa:	f7ff f9c9 	bl	801a290 <quorem>
 801aefe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801af02:	f806 8b01 	strb.w	r8, [r6], #1
 801af06:	9b00      	ldr	r3, [sp, #0]
 801af08:	eba6 020a 	sub.w	r2, r6, sl
 801af0c:	4293      	cmp	r3, r2
 801af0e:	ddb3      	ble.n	801ae78 <_dtoa_r+0xad8>
 801af10:	4649      	mov	r1, r9
 801af12:	2300      	movs	r3, #0
 801af14:	220a      	movs	r2, #10
 801af16:	4658      	mov	r0, fp
 801af18:	f000 ff42 	bl	801bda0 <__multadd>
 801af1c:	4681      	mov	r9, r0
 801af1e:	e7ea      	b.n	801aef6 <_dtoa_r+0xb56>
 801af20:	0801eecb 	.word	0x0801eecb
 801af24:	0801ee66 	.word	0x0801ee66

0801af28 <_free_r>:
 801af28:	b538      	push	{r3, r4, r5, lr}
 801af2a:	4605      	mov	r5, r0
 801af2c:	2900      	cmp	r1, #0
 801af2e:	d041      	beq.n	801afb4 <_free_r+0x8c>
 801af30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801af34:	1f0c      	subs	r4, r1, #4
 801af36:	2b00      	cmp	r3, #0
 801af38:	bfb8      	it	lt
 801af3a:	18e4      	addlt	r4, r4, r3
 801af3c:	f7fe f86e 	bl	801901c <__malloc_lock>
 801af40:	4a1d      	ldr	r2, [pc, #116]	@ (801afb8 <_free_r+0x90>)
 801af42:	6813      	ldr	r3, [r2, #0]
 801af44:	b933      	cbnz	r3, 801af54 <_free_r+0x2c>
 801af46:	6063      	str	r3, [r4, #4]
 801af48:	6014      	str	r4, [r2, #0]
 801af4a:	4628      	mov	r0, r5
 801af4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801af50:	f7fe b86a 	b.w	8019028 <__malloc_unlock>
 801af54:	42a3      	cmp	r3, r4
 801af56:	d908      	bls.n	801af6a <_free_r+0x42>
 801af58:	6820      	ldr	r0, [r4, #0]
 801af5a:	1821      	adds	r1, r4, r0
 801af5c:	428b      	cmp	r3, r1
 801af5e:	bf01      	itttt	eq
 801af60:	6819      	ldreq	r1, [r3, #0]
 801af62:	685b      	ldreq	r3, [r3, #4]
 801af64:	1809      	addeq	r1, r1, r0
 801af66:	6021      	streq	r1, [r4, #0]
 801af68:	e7ed      	b.n	801af46 <_free_r+0x1e>
 801af6a:	461a      	mov	r2, r3
 801af6c:	685b      	ldr	r3, [r3, #4]
 801af6e:	b10b      	cbz	r3, 801af74 <_free_r+0x4c>
 801af70:	42a3      	cmp	r3, r4
 801af72:	d9fa      	bls.n	801af6a <_free_r+0x42>
 801af74:	6811      	ldr	r1, [r2, #0]
 801af76:	1850      	adds	r0, r2, r1
 801af78:	42a0      	cmp	r0, r4
 801af7a:	d10b      	bne.n	801af94 <_free_r+0x6c>
 801af7c:	6820      	ldr	r0, [r4, #0]
 801af7e:	4401      	add	r1, r0
 801af80:	1850      	adds	r0, r2, r1
 801af82:	4283      	cmp	r3, r0
 801af84:	6011      	str	r1, [r2, #0]
 801af86:	d1e0      	bne.n	801af4a <_free_r+0x22>
 801af88:	6818      	ldr	r0, [r3, #0]
 801af8a:	685b      	ldr	r3, [r3, #4]
 801af8c:	6053      	str	r3, [r2, #4]
 801af8e:	4408      	add	r0, r1
 801af90:	6010      	str	r0, [r2, #0]
 801af92:	e7da      	b.n	801af4a <_free_r+0x22>
 801af94:	d902      	bls.n	801af9c <_free_r+0x74>
 801af96:	230c      	movs	r3, #12
 801af98:	602b      	str	r3, [r5, #0]
 801af9a:	e7d6      	b.n	801af4a <_free_r+0x22>
 801af9c:	6820      	ldr	r0, [r4, #0]
 801af9e:	1821      	adds	r1, r4, r0
 801afa0:	428b      	cmp	r3, r1
 801afa2:	bf04      	itt	eq
 801afa4:	6819      	ldreq	r1, [r3, #0]
 801afa6:	685b      	ldreq	r3, [r3, #4]
 801afa8:	6063      	str	r3, [r4, #4]
 801afaa:	bf04      	itt	eq
 801afac:	1809      	addeq	r1, r1, r0
 801afae:	6021      	streq	r1, [r4, #0]
 801afb0:	6054      	str	r4, [r2, #4]
 801afb2:	e7ca      	b.n	801af4a <_free_r+0x22>
 801afb4:	bd38      	pop	{r3, r4, r5, pc}
 801afb6:	bf00      	nop
 801afb8:	200079f0 	.word	0x200079f0

0801afbc <rshift>:
 801afbc:	6903      	ldr	r3, [r0, #16]
 801afbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801afc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801afc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 801afca:	f100 0414 	add.w	r4, r0, #20
 801afce:	dd45      	ble.n	801b05c <rshift+0xa0>
 801afd0:	f011 011f 	ands.w	r1, r1, #31
 801afd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801afd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801afdc:	d10c      	bne.n	801aff8 <rshift+0x3c>
 801afde:	f100 0710 	add.w	r7, r0, #16
 801afe2:	4629      	mov	r1, r5
 801afe4:	42b1      	cmp	r1, r6
 801afe6:	d334      	bcc.n	801b052 <rshift+0x96>
 801afe8:	1a9b      	subs	r3, r3, r2
 801afea:	009b      	lsls	r3, r3, #2
 801afec:	1eea      	subs	r2, r5, #3
 801afee:	4296      	cmp	r6, r2
 801aff0:	bf38      	it	cc
 801aff2:	2300      	movcc	r3, #0
 801aff4:	4423      	add	r3, r4
 801aff6:	e015      	b.n	801b024 <rshift+0x68>
 801aff8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801affc:	f1c1 0820 	rsb	r8, r1, #32
 801b000:	40cf      	lsrs	r7, r1
 801b002:	f105 0e04 	add.w	lr, r5, #4
 801b006:	46a1      	mov	r9, r4
 801b008:	4576      	cmp	r6, lr
 801b00a:	46f4      	mov	ip, lr
 801b00c:	d815      	bhi.n	801b03a <rshift+0x7e>
 801b00e:	1a9a      	subs	r2, r3, r2
 801b010:	0092      	lsls	r2, r2, #2
 801b012:	3a04      	subs	r2, #4
 801b014:	3501      	adds	r5, #1
 801b016:	42ae      	cmp	r6, r5
 801b018:	bf38      	it	cc
 801b01a:	2200      	movcc	r2, #0
 801b01c:	18a3      	adds	r3, r4, r2
 801b01e:	50a7      	str	r7, [r4, r2]
 801b020:	b107      	cbz	r7, 801b024 <rshift+0x68>
 801b022:	3304      	adds	r3, #4
 801b024:	1b1a      	subs	r2, r3, r4
 801b026:	42a3      	cmp	r3, r4
 801b028:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801b02c:	bf08      	it	eq
 801b02e:	2300      	moveq	r3, #0
 801b030:	6102      	str	r2, [r0, #16]
 801b032:	bf08      	it	eq
 801b034:	6143      	streq	r3, [r0, #20]
 801b036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b03a:	f8dc c000 	ldr.w	ip, [ip]
 801b03e:	fa0c fc08 	lsl.w	ip, ip, r8
 801b042:	ea4c 0707 	orr.w	r7, ip, r7
 801b046:	f849 7b04 	str.w	r7, [r9], #4
 801b04a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b04e:	40cf      	lsrs	r7, r1
 801b050:	e7da      	b.n	801b008 <rshift+0x4c>
 801b052:	f851 cb04 	ldr.w	ip, [r1], #4
 801b056:	f847 cf04 	str.w	ip, [r7, #4]!
 801b05a:	e7c3      	b.n	801afe4 <rshift+0x28>
 801b05c:	4623      	mov	r3, r4
 801b05e:	e7e1      	b.n	801b024 <rshift+0x68>

0801b060 <__hexdig_fun>:
 801b060:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801b064:	2b09      	cmp	r3, #9
 801b066:	d802      	bhi.n	801b06e <__hexdig_fun+0xe>
 801b068:	3820      	subs	r0, #32
 801b06a:	b2c0      	uxtb	r0, r0
 801b06c:	4770      	bx	lr
 801b06e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801b072:	2b05      	cmp	r3, #5
 801b074:	d801      	bhi.n	801b07a <__hexdig_fun+0x1a>
 801b076:	3847      	subs	r0, #71	@ 0x47
 801b078:	e7f7      	b.n	801b06a <__hexdig_fun+0xa>
 801b07a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801b07e:	2b05      	cmp	r3, #5
 801b080:	d801      	bhi.n	801b086 <__hexdig_fun+0x26>
 801b082:	3827      	subs	r0, #39	@ 0x27
 801b084:	e7f1      	b.n	801b06a <__hexdig_fun+0xa>
 801b086:	2000      	movs	r0, #0
 801b088:	4770      	bx	lr
	...

0801b08c <__gethex>:
 801b08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b090:	b085      	sub	sp, #20
 801b092:	468a      	mov	sl, r1
 801b094:	9302      	str	r3, [sp, #8]
 801b096:	680b      	ldr	r3, [r1, #0]
 801b098:	9001      	str	r0, [sp, #4]
 801b09a:	4690      	mov	r8, r2
 801b09c:	1c9c      	adds	r4, r3, #2
 801b09e:	46a1      	mov	r9, r4
 801b0a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 801b0a4:	2830      	cmp	r0, #48	@ 0x30
 801b0a6:	d0fa      	beq.n	801b09e <__gethex+0x12>
 801b0a8:	eba9 0303 	sub.w	r3, r9, r3
 801b0ac:	f1a3 0b02 	sub.w	fp, r3, #2
 801b0b0:	f7ff ffd6 	bl	801b060 <__hexdig_fun>
 801b0b4:	4605      	mov	r5, r0
 801b0b6:	2800      	cmp	r0, #0
 801b0b8:	d168      	bne.n	801b18c <__gethex+0x100>
 801b0ba:	49a0      	ldr	r1, [pc, #640]	@ (801b33c <__gethex+0x2b0>)
 801b0bc:	2201      	movs	r2, #1
 801b0be:	4648      	mov	r0, r9
 801b0c0:	f7fe ff98 	bl	8019ff4 <strncmp>
 801b0c4:	4607      	mov	r7, r0
 801b0c6:	2800      	cmp	r0, #0
 801b0c8:	d167      	bne.n	801b19a <__gethex+0x10e>
 801b0ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 801b0ce:	4626      	mov	r6, r4
 801b0d0:	f7ff ffc6 	bl	801b060 <__hexdig_fun>
 801b0d4:	2800      	cmp	r0, #0
 801b0d6:	d062      	beq.n	801b19e <__gethex+0x112>
 801b0d8:	4623      	mov	r3, r4
 801b0da:	7818      	ldrb	r0, [r3, #0]
 801b0dc:	2830      	cmp	r0, #48	@ 0x30
 801b0de:	4699      	mov	r9, r3
 801b0e0:	f103 0301 	add.w	r3, r3, #1
 801b0e4:	d0f9      	beq.n	801b0da <__gethex+0x4e>
 801b0e6:	f7ff ffbb 	bl	801b060 <__hexdig_fun>
 801b0ea:	fab0 f580 	clz	r5, r0
 801b0ee:	096d      	lsrs	r5, r5, #5
 801b0f0:	f04f 0b01 	mov.w	fp, #1
 801b0f4:	464a      	mov	r2, r9
 801b0f6:	4616      	mov	r6, r2
 801b0f8:	3201      	adds	r2, #1
 801b0fa:	7830      	ldrb	r0, [r6, #0]
 801b0fc:	f7ff ffb0 	bl	801b060 <__hexdig_fun>
 801b100:	2800      	cmp	r0, #0
 801b102:	d1f8      	bne.n	801b0f6 <__gethex+0x6a>
 801b104:	498d      	ldr	r1, [pc, #564]	@ (801b33c <__gethex+0x2b0>)
 801b106:	2201      	movs	r2, #1
 801b108:	4630      	mov	r0, r6
 801b10a:	f7fe ff73 	bl	8019ff4 <strncmp>
 801b10e:	2800      	cmp	r0, #0
 801b110:	d13f      	bne.n	801b192 <__gethex+0x106>
 801b112:	b944      	cbnz	r4, 801b126 <__gethex+0x9a>
 801b114:	1c74      	adds	r4, r6, #1
 801b116:	4622      	mov	r2, r4
 801b118:	4616      	mov	r6, r2
 801b11a:	3201      	adds	r2, #1
 801b11c:	7830      	ldrb	r0, [r6, #0]
 801b11e:	f7ff ff9f 	bl	801b060 <__hexdig_fun>
 801b122:	2800      	cmp	r0, #0
 801b124:	d1f8      	bne.n	801b118 <__gethex+0x8c>
 801b126:	1ba4      	subs	r4, r4, r6
 801b128:	00a7      	lsls	r7, r4, #2
 801b12a:	7833      	ldrb	r3, [r6, #0]
 801b12c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801b130:	2b50      	cmp	r3, #80	@ 0x50
 801b132:	d13e      	bne.n	801b1b2 <__gethex+0x126>
 801b134:	7873      	ldrb	r3, [r6, #1]
 801b136:	2b2b      	cmp	r3, #43	@ 0x2b
 801b138:	d033      	beq.n	801b1a2 <__gethex+0x116>
 801b13a:	2b2d      	cmp	r3, #45	@ 0x2d
 801b13c:	d034      	beq.n	801b1a8 <__gethex+0x11c>
 801b13e:	1c71      	adds	r1, r6, #1
 801b140:	2400      	movs	r4, #0
 801b142:	7808      	ldrb	r0, [r1, #0]
 801b144:	f7ff ff8c 	bl	801b060 <__hexdig_fun>
 801b148:	1e43      	subs	r3, r0, #1
 801b14a:	b2db      	uxtb	r3, r3
 801b14c:	2b18      	cmp	r3, #24
 801b14e:	d830      	bhi.n	801b1b2 <__gethex+0x126>
 801b150:	f1a0 0210 	sub.w	r2, r0, #16
 801b154:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801b158:	f7ff ff82 	bl	801b060 <__hexdig_fun>
 801b15c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 801b160:	fa5f fc8c 	uxtb.w	ip, ip
 801b164:	f1bc 0f18 	cmp.w	ip, #24
 801b168:	f04f 030a 	mov.w	r3, #10
 801b16c:	d91e      	bls.n	801b1ac <__gethex+0x120>
 801b16e:	b104      	cbz	r4, 801b172 <__gethex+0xe6>
 801b170:	4252      	negs	r2, r2
 801b172:	4417      	add	r7, r2
 801b174:	f8ca 1000 	str.w	r1, [sl]
 801b178:	b1ed      	cbz	r5, 801b1b6 <__gethex+0x12a>
 801b17a:	f1bb 0f00 	cmp.w	fp, #0
 801b17e:	bf0c      	ite	eq
 801b180:	2506      	moveq	r5, #6
 801b182:	2500      	movne	r5, #0
 801b184:	4628      	mov	r0, r5
 801b186:	b005      	add	sp, #20
 801b188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b18c:	2500      	movs	r5, #0
 801b18e:	462c      	mov	r4, r5
 801b190:	e7b0      	b.n	801b0f4 <__gethex+0x68>
 801b192:	2c00      	cmp	r4, #0
 801b194:	d1c7      	bne.n	801b126 <__gethex+0x9a>
 801b196:	4627      	mov	r7, r4
 801b198:	e7c7      	b.n	801b12a <__gethex+0x9e>
 801b19a:	464e      	mov	r6, r9
 801b19c:	462f      	mov	r7, r5
 801b19e:	2501      	movs	r5, #1
 801b1a0:	e7c3      	b.n	801b12a <__gethex+0x9e>
 801b1a2:	2400      	movs	r4, #0
 801b1a4:	1cb1      	adds	r1, r6, #2
 801b1a6:	e7cc      	b.n	801b142 <__gethex+0xb6>
 801b1a8:	2401      	movs	r4, #1
 801b1aa:	e7fb      	b.n	801b1a4 <__gethex+0x118>
 801b1ac:	fb03 0002 	mla	r0, r3, r2, r0
 801b1b0:	e7ce      	b.n	801b150 <__gethex+0xc4>
 801b1b2:	4631      	mov	r1, r6
 801b1b4:	e7de      	b.n	801b174 <__gethex+0xe8>
 801b1b6:	eba6 0309 	sub.w	r3, r6, r9
 801b1ba:	3b01      	subs	r3, #1
 801b1bc:	4629      	mov	r1, r5
 801b1be:	2b07      	cmp	r3, #7
 801b1c0:	dc0a      	bgt.n	801b1d8 <__gethex+0x14c>
 801b1c2:	9801      	ldr	r0, [sp, #4]
 801b1c4:	f000 fd8a 	bl	801bcdc <_Balloc>
 801b1c8:	4604      	mov	r4, r0
 801b1ca:	b940      	cbnz	r0, 801b1de <__gethex+0x152>
 801b1cc:	4b5c      	ldr	r3, [pc, #368]	@ (801b340 <__gethex+0x2b4>)
 801b1ce:	4602      	mov	r2, r0
 801b1d0:	21e4      	movs	r1, #228	@ 0xe4
 801b1d2:	485c      	ldr	r0, [pc, #368]	@ (801b344 <__gethex+0x2b8>)
 801b1d4:	f7ff f83e 	bl	801a254 <__assert_func>
 801b1d8:	3101      	adds	r1, #1
 801b1da:	105b      	asrs	r3, r3, #1
 801b1dc:	e7ef      	b.n	801b1be <__gethex+0x132>
 801b1de:	f100 0a14 	add.w	sl, r0, #20
 801b1e2:	2300      	movs	r3, #0
 801b1e4:	4655      	mov	r5, sl
 801b1e6:	469b      	mov	fp, r3
 801b1e8:	45b1      	cmp	r9, r6
 801b1ea:	d337      	bcc.n	801b25c <__gethex+0x1d0>
 801b1ec:	f845 bb04 	str.w	fp, [r5], #4
 801b1f0:	eba5 050a 	sub.w	r5, r5, sl
 801b1f4:	10ad      	asrs	r5, r5, #2
 801b1f6:	6125      	str	r5, [r4, #16]
 801b1f8:	4658      	mov	r0, fp
 801b1fa:	f000 fe61 	bl	801bec0 <__hi0bits>
 801b1fe:	016d      	lsls	r5, r5, #5
 801b200:	f8d8 6000 	ldr.w	r6, [r8]
 801b204:	1a2d      	subs	r5, r5, r0
 801b206:	42b5      	cmp	r5, r6
 801b208:	dd54      	ble.n	801b2b4 <__gethex+0x228>
 801b20a:	1bad      	subs	r5, r5, r6
 801b20c:	4629      	mov	r1, r5
 801b20e:	4620      	mov	r0, r4
 801b210:	f001 f9f5 	bl	801c5fe <__any_on>
 801b214:	4681      	mov	r9, r0
 801b216:	b178      	cbz	r0, 801b238 <__gethex+0x1ac>
 801b218:	1e6b      	subs	r3, r5, #1
 801b21a:	1159      	asrs	r1, r3, #5
 801b21c:	f003 021f 	and.w	r2, r3, #31
 801b220:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801b224:	f04f 0901 	mov.w	r9, #1
 801b228:	fa09 f202 	lsl.w	r2, r9, r2
 801b22c:	420a      	tst	r2, r1
 801b22e:	d003      	beq.n	801b238 <__gethex+0x1ac>
 801b230:	454b      	cmp	r3, r9
 801b232:	dc36      	bgt.n	801b2a2 <__gethex+0x216>
 801b234:	f04f 0902 	mov.w	r9, #2
 801b238:	4629      	mov	r1, r5
 801b23a:	4620      	mov	r0, r4
 801b23c:	f7ff febe 	bl	801afbc <rshift>
 801b240:	442f      	add	r7, r5
 801b242:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b246:	42bb      	cmp	r3, r7
 801b248:	da42      	bge.n	801b2d0 <__gethex+0x244>
 801b24a:	9801      	ldr	r0, [sp, #4]
 801b24c:	4621      	mov	r1, r4
 801b24e:	f000 fd85 	bl	801bd5c <_Bfree>
 801b252:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b254:	2300      	movs	r3, #0
 801b256:	6013      	str	r3, [r2, #0]
 801b258:	25a3      	movs	r5, #163	@ 0xa3
 801b25a:	e793      	b.n	801b184 <__gethex+0xf8>
 801b25c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801b260:	2a2e      	cmp	r2, #46	@ 0x2e
 801b262:	d012      	beq.n	801b28a <__gethex+0x1fe>
 801b264:	2b20      	cmp	r3, #32
 801b266:	d104      	bne.n	801b272 <__gethex+0x1e6>
 801b268:	f845 bb04 	str.w	fp, [r5], #4
 801b26c:	f04f 0b00 	mov.w	fp, #0
 801b270:	465b      	mov	r3, fp
 801b272:	7830      	ldrb	r0, [r6, #0]
 801b274:	9303      	str	r3, [sp, #12]
 801b276:	f7ff fef3 	bl	801b060 <__hexdig_fun>
 801b27a:	9b03      	ldr	r3, [sp, #12]
 801b27c:	f000 000f 	and.w	r0, r0, #15
 801b280:	4098      	lsls	r0, r3
 801b282:	ea4b 0b00 	orr.w	fp, fp, r0
 801b286:	3304      	adds	r3, #4
 801b288:	e7ae      	b.n	801b1e8 <__gethex+0x15c>
 801b28a:	45b1      	cmp	r9, r6
 801b28c:	d8ea      	bhi.n	801b264 <__gethex+0x1d8>
 801b28e:	492b      	ldr	r1, [pc, #172]	@ (801b33c <__gethex+0x2b0>)
 801b290:	9303      	str	r3, [sp, #12]
 801b292:	2201      	movs	r2, #1
 801b294:	4630      	mov	r0, r6
 801b296:	f7fe fead 	bl	8019ff4 <strncmp>
 801b29a:	9b03      	ldr	r3, [sp, #12]
 801b29c:	2800      	cmp	r0, #0
 801b29e:	d1e1      	bne.n	801b264 <__gethex+0x1d8>
 801b2a0:	e7a2      	b.n	801b1e8 <__gethex+0x15c>
 801b2a2:	1ea9      	subs	r1, r5, #2
 801b2a4:	4620      	mov	r0, r4
 801b2a6:	f001 f9aa 	bl	801c5fe <__any_on>
 801b2aa:	2800      	cmp	r0, #0
 801b2ac:	d0c2      	beq.n	801b234 <__gethex+0x1a8>
 801b2ae:	f04f 0903 	mov.w	r9, #3
 801b2b2:	e7c1      	b.n	801b238 <__gethex+0x1ac>
 801b2b4:	da09      	bge.n	801b2ca <__gethex+0x23e>
 801b2b6:	1b75      	subs	r5, r6, r5
 801b2b8:	4621      	mov	r1, r4
 801b2ba:	9801      	ldr	r0, [sp, #4]
 801b2bc:	462a      	mov	r2, r5
 801b2be:	f000 ff65 	bl	801c18c <__lshift>
 801b2c2:	1b7f      	subs	r7, r7, r5
 801b2c4:	4604      	mov	r4, r0
 801b2c6:	f100 0a14 	add.w	sl, r0, #20
 801b2ca:	f04f 0900 	mov.w	r9, #0
 801b2ce:	e7b8      	b.n	801b242 <__gethex+0x1b6>
 801b2d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b2d4:	42bd      	cmp	r5, r7
 801b2d6:	dd6f      	ble.n	801b3b8 <__gethex+0x32c>
 801b2d8:	1bed      	subs	r5, r5, r7
 801b2da:	42ae      	cmp	r6, r5
 801b2dc:	dc34      	bgt.n	801b348 <__gethex+0x2bc>
 801b2de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b2e2:	2b02      	cmp	r3, #2
 801b2e4:	d022      	beq.n	801b32c <__gethex+0x2a0>
 801b2e6:	2b03      	cmp	r3, #3
 801b2e8:	d024      	beq.n	801b334 <__gethex+0x2a8>
 801b2ea:	2b01      	cmp	r3, #1
 801b2ec:	d115      	bne.n	801b31a <__gethex+0x28e>
 801b2ee:	42ae      	cmp	r6, r5
 801b2f0:	d113      	bne.n	801b31a <__gethex+0x28e>
 801b2f2:	2e01      	cmp	r6, #1
 801b2f4:	d10b      	bne.n	801b30e <__gethex+0x282>
 801b2f6:	9a02      	ldr	r2, [sp, #8]
 801b2f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b2fc:	6013      	str	r3, [r2, #0]
 801b2fe:	2301      	movs	r3, #1
 801b300:	6123      	str	r3, [r4, #16]
 801b302:	f8ca 3000 	str.w	r3, [sl]
 801b306:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b308:	2562      	movs	r5, #98	@ 0x62
 801b30a:	601c      	str	r4, [r3, #0]
 801b30c:	e73a      	b.n	801b184 <__gethex+0xf8>
 801b30e:	1e71      	subs	r1, r6, #1
 801b310:	4620      	mov	r0, r4
 801b312:	f001 f974 	bl	801c5fe <__any_on>
 801b316:	2800      	cmp	r0, #0
 801b318:	d1ed      	bne.n	801b2f6 <__gethex+0x26a>
 801b31a:	9801      	ldr	r0, [sp, #4]
 801b31c:	4621      	mov	r1, r4
 801b31e:	f000 fd1d 	bl	801bd5c <_Bfree>
 801b322:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b324:	2300      	movs	r3, #0
 801b326:	6013      	str	r3, [r2, #0]
 801b328:	2550      	movs	r5, #80	@ 0x50
 801b32a:	e72b      	b.n	801b184 <__gethex+0xf8>
 801b32c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b32e:	2b00      	cmp	r3, #0
 801b330:	d1f3      	bne.n	801b31a <__gethex+0x28e>
 801b332:	e7e0      	b.n	801b2f6 <__gethex+0x26a>
 801b334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b336:	2b00      	cmp	r3, #0
 801b338:	d1dd      	bne.n	801b2f6 <__gethex+0x26a>
 801b33a:	e7ee      	b.n	801b31a <__gethex+0x28e>
 801b33c:	0801ec59 	.word	0x0801ec59
 801b340:	0801eecb 	.word	0x0801eecb
 801b344:	0801eedc 	.word	0x0801eedc
 801b348:	1e6f      	subs	r7, r5, #1
 801b34a:	f1b9 0f00 	cmp.w	r9, #0
 801b34e:	d130      	bne.n	801b3b2 <__gethex+0x326>
 801b350:	b127      	cbz	r7, 801b35c <__gethex+0x2d0>
 801b352:	4639      	mov	r1, r7
 801b354:	4620      	mov	r0, r4
 801b356:	f001 f952 	bl	801c5fe <__any_on>
 801b35a:	4681      	mov	r9, r0
 801b35c:	117a      	asrs	r2, r7, #5
 801b35e:	2301      	movs	r3, #1
 801b360:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801b364:	f007 071f 	and.w	r7, r7, #31
 801b368:	40bb      	lsls	r3, r7
 801b36a:	4213      	tst	r3, r2
 801b36c:	4629      	mov	r1, r5
 801b36e:	4620      	mov	r0, r4
 801b370:	bf18      	it	ne
 801b372:	f049 0902 	orrne.w	r9, r9, #2
 801b376:	f7ff fe21 	bl	801afbc <rshift>
 801b37a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801b37e:	1b76      	subs	r6, r6, r5
 801b380:	2502      	movs	r5, #2
 801b382:	f1b9 0f00 	cmp.w	r9, #0
 801b386:	d047      	beq.n	801b418 <__gethex+0x38c>
 801b388:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b38c:	2b02      	cmp	r3, #2
 801b38e:	d015      	beq.n	801b3bc <__gethex+0x330>
 801b390:	2b03      	cmp	r3, #3
 801b392:	d017      	beq.n	801b3c4 <__gethex+0x338>
 801b394:	2b01      	cmp	r3, #1
 801b396:	d109      	bne.n	801b3ac <__gethex+0x320>
 801b398:	f019 0f02 	tst.w	r9, #2
 801b39c:	d006      	beq.n	801b3ac <__gethex+0x320>
 801b39e:	f8da 3000 	ldr.w	r3, [sl]
 801b3a2:	ea49 0903 	orr.w	r9, r9, r3
 801b3a6:	f019 0f01 	tst.w	r9, #1
 801b3aa:	d10e      	bne.n	801b3ca <__gethex+0x33e>
 801b3ac:	f045 0510 	orr.w	r5, r5, #16
 801b3b0:	e032      	b.n	801b418 <__gethex+0x38c>
 801b3b2:	f04f 0901 	mov.w	r9, #1
 801b3b6:	e7d1      	b.n	801b35c <__gethex+0x2d0>
 801b3b8:	2501      	movs	r5, #1
 801b3ba:	e7e2      	b.n	801b382 <__gethex+0x2f6>
 801b3bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b3be:	f1c3 0301 	rsb	r3, r3, #1
 801b3c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b3c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d0f0      	beq.n	801b3ac <__gethex+0x320>
 801b3ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b3ce:	f104 0314 	add.w	r3, r4, #20
 801b3d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b3d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b3da:	f04f 0c00 	mov.w	ip, #0
 801b3de:	4618      	mov	r0, r3
 801b3e0:	f853 2b04 	ldr.w	r2, [r3], #4
 801b3e4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 801b3e8:	d01b      	beq.n	801b422 <__gethex+0x396>
 801b3ea:	3201      	adds	r2, #1
 801b3ec:	6002      	str	r2, [r0, #0]
 801b3ee:	2d02      	cmp	r5, #2
 801b3f0:	f104 0314 	add.w	r3, r4, #20
 801b3f4:	d13c      	bne.n	801b470 <__gethex+0x3e4>
 801b3f6:	f8d8 2000 	ldr.w	r2, [r8]
 801b3fa:	3a01      	subs	r2, #1
 801b3fc:	42b2      	cmp	r2, r6
 801b3fe:	d109      	bne.n	801b414 <__gethex+0x388>
 801b400:	1171      	asrs	r1, r6, #5
 801b402:	2201      	movs	r2, #1
 801b404:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b408:	f006 061f 	and.w	r6, r6, #31
 801b40c:	fa02 f606 	lsl.w	r6, r2, r6
 801b410:	421e      	tst	r6, r3
 801b412:	d13a      	bne.n	801b48a <__gethex+0x3fe>
 801b414:	f045 0520 	orr.w	r5, r5, #32
 801b418:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b41a:	601c      	str	r4, [r3, #0]
 801b41c:	9b02      	ldr	r3, [sp, #8]
 801b41e:	601f      	str	r7, [r3, #0]
 801b420:	e6b0      	b.n	801b184 <__gethex+0xf8>
 801b422:	4299      	cmp	r1, r3
 801b424:	f843 cc04 	str.w	ip, [r3, #-4]
 801b428:	d8d9      	bhi.n	801b3de <__gethex+0x352>
 801b42a:	68a3      	ldr	r3, [r4, #8]
 801b42c:	459b      	cmp	fp, r3
 801b42e:	db17      	blt.n	801b460 <__gethex+0x3d4>
 801b430:	6861      	ldr	r1, [r4, #4]
 801b432:	9801      	ldr	r0, [sp, #4]
 801b434:	3101      	adds	r1, #1
 801b436:	f000 fc51 	bl	801bcdc <_Balloc>
 801b43a:	4681      	mov	r9, r0
 801b43c:	b918      	cbnz	r0, 801b446 <__gethex+0x3ba>
 801b43e:	4b1a      	ldr	r3, [pc, #104]	@ (801b4a8 <__gethex+0x41c>)
 801b440:	4602      	mov	r2, r0
 801b442:	2184      	movs	r1, #132	@ 0x84
 801b444:	e6c5      	b.n	801b1d2 <__gethex+0x146>
 801b446:	6922      	ldr	r2, [r4, #16]
 801b448:	3202      	adds	r2, #2
 801b44a:	f104 010c 	add.w	r1, r4, #12
 801b44e:	0092      	lsls	r2, r2, #2
 801b450:	300c      	adds	r0, #12
 801b452:	f7fe fedf 	bl	801a214 <memcpy>
 801b456:	4621      	mov	r1, r4
 801b458:	9801      	ldr	r0, [sp, #4]
 801b45a:	f000 fc7f 	bl	801bd5c <_Bfree>
 801b45e:	464c      	mov	r4, r9
 801b460:	6923      	ldr	r3, [r4, #16]
 801b462:	1c5a      	adds	r2, r3, #1
 801b464:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b468:	6122      	str	r2, [r4, #16]
 801b46a:	2201      	movs	r2, #1
 801b46c:	615a      	str	r2, [r3, #20]
 801b46e:	e7be      	b.n	801b3ee <__gethex+0x362>
 801b470:	6922      	ldr	r2, [r4, #16]
 801b472:	455a      	cmp	r2, fp
 801b474:	dd0b      	ble.n	801b48e <__gethex+0x402>
 801b476:	2101      	movs	r1, #1
 801b478:	4620      	mov	r0, r4
 801b47a:	f7ff fd9f 	bl	801afbc <rshift>
 801b47e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b482:	3701      	adds	r7, #1
 801b484:	42bb      	cmp	r3, r7
 801b486:	f6ff aee0 	blt.w	801b24a <__gethex+0x1be>
 801b48a:	2501      	movs	r5, #1
 801b48c:	e7c2      	b.n	801b414 <__gethex+0x388>
 801b48e:	f016 061f 	ands.w	r6, r6, #31
 801b492:	d0fa      	beq.n	801b48a <__gethex+0x3fe>
 801b494:	4453      	add	r3, sl
 801b496:	f1c6 0620 	rsb	r6, r6, #32
 801b49a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801b49e:	f000 fd0f 	bl	801bec0 <__hi0bits>
 801b4a2:	42b0      	cmp	r0, r6
 801b4a4:	dbe7      	blt.n	801b476 <__gethex+0x3ea>
 801b4a6:	e7f0      	b.n	801b48a <__gethex+0x3fe>
 801b4a8:	0801eecb 	.word	0x0801eecb

0801b4ac <L_shift>:
 801b4ac:	f1c2 0208 	rsb	r2, r2, #8
 801b4b0:	0092      	lsls	r2, r2, #2
 801b4b2:	b570      	push	{r4, r5, r6, lr}
 801b4b4:	f1c2 0620 	rsb	r6, r2, #32
 801b4b8:	6843      	ldr	r3, [r0, #4]
 801b4ba:	6804      	ldr	r4, [r0, #0]
 801b4bc:	fa03 f506 	lsl.w	r5, r3, r6
 801b4c0:	432c      	orrs	r4, r5
 801b4c2:	40d3      	lsrs	r3, r2
 801b4c4:	6004      	str	r4, [r0, #0]
 801b4c6:	f840 3f04 	str.w	r3, [r0, #4]!
 801b4ca:	4288      	cmp	r0, r1
 801b4cc:	d3f4      	bcc.n	801b4b8 <L_shift+0xc>
 801b4ce:	bd70      	pop	{r4, r5, r6, pc}

0801b4d0 <__match>:
 801b4d0:	b530      	push	{r4, r5, lr}
 801b4d2:	6803      	ldr	r3, [r0, #0]
 801b4d4:	3301      	adds	r3, #1
 801b4d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b4da:	b914      	cbnz	r4, 801b4e2 <__match+0x12>
 801b4dc:	6003      	str	r3, [r0, #0]
 801b4de:	2001      	movs	r0, #1
 801b4e0:	bd30      	pop	{r4, r5, pc}
 801b4e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b4e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801b4ea:	2d19      	cmp	r5, #25
 801b4ec:	bf98      	it	ls
 801b4ee:	3220      	addls	r2, #32
 801b4f0:	42a2      	cmp	r2, r4
 801b4f2:	d0f0      	beq.n	801b4d6 <__match+0x6>
 801b4f4:	2000      	movs	r0, #0
 801b4f6:	e7f3      	b.n	801b4e0 <__match+0x10>

0801b4f8 <__hexnan>:
 801b4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4fc:	680b      	ldr	r3, [r1, #0]
 801b4fe:	6801      	ldr	r1, [r0, #0]
 801b500:	115e      	asrs	r6, r3, #5
 801b502:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b506:	f013 031f 	ands.w	r3, r3, #31
 801b50a:	b087      	sub	sp, #28
 801b50c:	bf18      	it	ne
 801b50e:	3604      	addne	r6, #4
 801b510:	2500      	movs	r5, #0
 801b512:	1f37      	subs	r7, r6, #4
 801b514:	4682      	mov	sl, r0
 801b516:	4690      	mov	r8, r2
 801b518:	9301      	str	r3, [sp, #4]
 801b51a:	f846 5c04 	str.w	r5, [r6, #-4]
 801b51e:	46b9      	mov	r9, r7
 801b520:	463c      	mov	r4, r7
 801b522:	9502      	str	r5, [sp, #8]
 801b524:	46ab      	mov	fp, r5
 801b526:	784a      	ldrb	r2, [r1, #1]
 801b528:	1c4b      	adds	r3, r1, #1
 801b52a:	9303      	str	r3, [sp, #12]
 801b52c:	b342      	cbz	r2, 801b580 <__hexnan+0x88>
 801b52e:	4610      	mov	r0, r2
 801b530:	9105      	str	r1, [sp, #20]
 801b532:	9204      	str	r2, [sp, #16]
 801b534:	f7ff fd94 	bl	801b060 <__hexdig_fun>
 801b538:	2800      	cmp	r0, #0
 801b53a:	d151      	bne.n	801b5e0 <__hexnan+0xe8>
 801b53c:	9a04      	ldr	r2, [sp, #16]
 801b53e:	9905      	ldr	r1, [sp, #20]
 801b540:	2a20      	cmp	r2, #32
 801b542:	d818      	bhi.n	801b576 <__hexnan+0x7e>
 801b544:	9b02      	ldr	r3, [sp, #8]
 801b546:	459b      	cmp	fp, r3
 801b548:	dd13      	ble.n	801b572 <__hexnan+0x7a>
 801b54a:	454c      	cmp	r4, r9
 801b54c:	d206      	bcs.n	801b55c <__hexnan+0x64>
 801b54e:	2d07      	cmp	r5, #7
 801b550:	dc04      	bgt.n	801b55c <__hexnan+0x64>
 801b552:	462a      	mov	r2, r5
 801b554:	4649      	mov	r1, r9
 801b556:	4620      	mov	r0, r4
 801b558:	f7ff ffa8 	bl	801b4ac <L_shift>
 801b55c:	4544      	cmp	r4, r8
 801b55e:	d952      	bls.n	801b606 <__hexnan+0x10e>
 801b560:	2300      	movs	r3, #0
 801b562:	f1a4 0904 	sub.w	r9, r4, #4
 801b566:	f844 3c04 	str.w	r3, [r4, #-4]
 801b56a:	f8cd b008 	str.w	fp, [sp, #8]
 801b56e:	464c      	mov	r4, r9
 801b570:	461d      	mov	r5, r3
 801b572:	9903      	ldr	r1, [sp, #12]
 801b574:	e7d7      	b.n	801b526 <__hexnan+0x2e>
 801b576:	2a29      	cmp	r2, #41	@ 0x29
 801b578:	d157      	bne.n	801b62a <__hexnan+0x132>
 801b57a:	3102      	adds	r1, #2
 801b57c:	f8ca 1000 	str.w	r1, [sl]
 801b580:	f1bb 0f00 	cmp.w	fp, #0
 801b584:	d051      	beq.n	801b62a <__hexnan+0x132>
 801b586:	454c      	cmp	r4, r9
 801b588:	d206      	bcs.n	801b598 <__hexnan+0xa0>
 801b58a:	2d07      	cmp	r5, #7
 801b58c:	dc04      	bgt.n	801b598 <__hexnan+0xa0>
 801b58e:	462a      	mov	r2, r5
 801b590:	4649      	mov	r1, r9
 801b592:	4620      	mov	r0, r4
 801b594:	f7ff ff8a 	bl	801b4ac <L_shift>
 801b598:	4544      	cmp	r4, r8
 801b59a:	d936      	bls.n	801b60a <__hexnan+0x112>
 801b59c:	f1a8 0204 	sub.w	r2, r8, #4
 801b5a0:	4623      	mov	r3, r4
 801b5a2:	f853 1b04 	ldr.w	r1, [r3], #4
 801b5a6:	f842 1f04 	str.w	r1, [r2, #4]!
 801b5aa:	429f      	cmp	r7, r3
 801b5ac:	d2f9      	bcs.n	801b5a2 <__hexnan+0xaa>
 801b5ae:	1b3b      	subs	r3, r7, r4
 801b5b0:	f023 0303 	bic.w	r3, r3, #3
 801b5b4:	3304      	adds	r3, #4
 801b5b6:	3401      	adds	r4, #1
 801b5b8:	3e03      	subs	r6, #3
 801b5ba:	42b4      	cmp	r4, r6
 801b5bc:	bf88      	it	hi
 801b5be:	2304      	movhi	r3, #4
 801b5c0:	4443      	add	r3, r8
 801b5c2:	2200      	movs	r2, #0
 801b5c4:	f843 2b04 	str.w	r2, [r3], #4
 801b5c8:	429f      	cmp	r7, r3
 801b5ca:	d2fb      	bcs.n	801b5c4 <__hexnan+0xcc>
 801b5cc:	683b      	ldr	r3, [r7, #0]
 801b5ce:	b91b      	cbnz	r3, 801b5d8 <__hexnan+0xe0>
 801b5d0:	4547      	cmp	r7, r8
 801b5d2:	d128      	bne.n	801b626 <__hexnan+0x12e>
 801b5d4:	2301      	movs	r3, #1
 801b5d6:	603b      	str	r3, [r7, #0]
 801b5d8:	2005      	movs	r0, #5
 801b5da:	b007      	add	sp, #28
 801b5dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5e0:	3501      	adds	r5, #1
 801b5e2:	2d08      	cmp	r5, #8
 801b5e4:	f10b 0b01 	add.w	fp, fp, #1
 801b5e8:	dd06      	ble.n	801b5f8 <__hexnan+0x100>
 801b5ea:	4544      	cmp	r4, r8
 801b5ec:	d9c1      	bls.n	801b572 <__hexnan+0x7a>
 801b5ee:	2300      	movs	r3, #0
 801b5f0:	f844 3c04 	str.w	r3, [r4, #-4]
 801b5f4:	2501      	movs	r5, #1
 801b5f6:	3c04      	subs	r4, #4
 801b5f8:	6822      	ldr	r2, [r4, #0]
 801b5fa:	f000 000f 	and.w	r0, r0, #15
 801b5fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801b602:	6020      	str	r0, [r4, #0]
 801b604:	e7b5      	b.n	801b572 <__hexnan+0x7a>
 801b606:	2508      	movs	r5, #8
 801b608:	e7b3      	b.n	801b572 <__hexnan+0x7a>
 801b60a:	9b01      	ldr	r3, [sp, #4]
 801b60c:	2b00      	cmp	r3, #0
 801b60e:	d0dd      	beq.n	801b5cc <__hexnan+0xd4>
 801b610:	f1c3 0320 	rsb	r3, r3, #32
 801b614:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801b618:	40da      	lsrs	r2, r3
 801b61a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801b61e:	4013      	ands	r3, r2
 801b620:	f846 3c04 	str.w	r3, [r6, #-4]
 801b624:	e7d2      	b.n	801b5cc <__hexnan+0xd4>
 801b626:	3f04      	subs	r7, #4
 801b628:	e7d0      	b.n	801b5cc <__hexnan+0xd4>
 801b62a:	2004      	movs	r0, #4
 801b62c:	e7d5      	b.n	801b5da <__hexnan+0xe2>

0801b62e <__ssputs_r>:
 801b62e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b632:	688e      	ldr	r6, [r1, #8]
 801b634:	461f      	mov	r7, r3
 801b636:	42be      	cmp	r6, r7
 801b638:	680b      	ldr	r3, [r1, #0]
 801b63a:	4682      	mov	sl, r0
 801b63c:	460c      	mov	r4, r1
 801b63e:	4690      	mov	r8, r2
 801b640:	d82d      	bhi.n	801b69e <__ssputs_r+0x70>
 801b642:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b646:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b64a:	d026      	beq.n	801b69a <__ssputs_r+0x6c>
 801b64c:	6965      	ldr	r5, [r4, #20]
 801b64e:	6909      	ldr	r1, [r1, #16]
 801b650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b654:	eba3 0901 	sub.w	r9, r3, r1
 801b658:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b65c:	1c7b      	adds	r3, r7, #1
 801b65e:	444b      	add	r3, r9
 801b660:	106d      	asrs	r5, r5, #1
 801b662:	429d      	cmp	r5, r3
 801b664:	bf38      	it	cc
 801b666:	461d      	movcc	r5, r3
 801b668:	0553      	lsls	r3, r2, #21
 801b66a:	d527      	bpl.n	801b6bc <__ssputs_r+0x8e>
 801b66c:	4629      	mov	r1, r5
 801b66e:	f7fd f87f 	bl	8018770 <_malloc_r>
 801b672:	4606      	mov	r6, r0
 801b674:	b360      	cbz	r0, 801b6d0 <__ssputs_r+0xa2>
 801b676:	6921      	ldr	r1, [r4, #16]
 801b678:	464a      	mov	r2, r9
 801b67a:	f7fe fdcb 	bl	801a214 <memcpy>
 801b67e:	89a3      	ldrh	r3, [r4, #12]
 801b680:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b688:	81a3      	strh	r3, [r4, #12]
 801b68a:	6126      	str	r6, [r4, #16]
 801b68c:	6165      	str	r5, [r4, #20]
 801b68e:	444e      	add	r6, r9
 801b690:	eba5 0509 	sub.w	r5, r5, r9
 801b694:	6026      	str	r6, [r4, #0]
 801b696:	60a5      	str	r5, [r4, #8]
 801b698:	463e      	mov	r6, r7
 801b69a:	42be      	cmp	r6, r7
 801b69c:	d900      	bls.n	801b6a0 <__ssputs_r+0x72>
 801b69e:	463e      	mov	r6, r7
 801b6a0:	6820      	ldr	r0, [r4, #0]
 801b6a2:	4632      	mov	r2, r6
 801b6a4:	4641      	mov	r1, r8
 801b6a6:	f001 f952 	bl	801c94e <memmove>
 801b6aa:	68a3      	ldr	r3, [r4, #8]
 801b6ac:	1b9b      	subs	r3, r3, r6
 801b6ae:	60a3      	str	r3, [r4, #8]
 801b6b0:	6823      	ldr	r3, [r4, #0]
 801b6b2:	4433      	add	r3, r6
 801b6b4:	6023      	str	r3, [r4, #0]
 801b6b6:	2000      	movs	r0, #0
 801b6b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b6bc:	462a      	mov	r2, r5
 801b6be:	f001 f815 	bl	801c6ec <_realloc_r>
 801b6c2:	4606      	mov	r6, r0
 801b6c4:	2800      	cmp	r0, #0
 801b6c6:	d1e0      	bne.n	801b68a <__ssputs_r+0x5c>
 801b6c8:	6921      	ldr	r1, [r4, #16]
 801b6ca:	4650      	mov	r0, sl
 801b6cc:	f7ff fc2c 	bl	801af28 <_free_r>
 801b6d0:	230c      	movs	r3, #12
 801b6d2:	f8ca 3000 	str.w	r3, [sl]
 801b6d6:	89a3      	ldrh	r3, [r4, #12]
 801b6d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b6dc:	81a3      	strh	r3, [r4, #12]
 801b6de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b6e2:	e7e9      	b.n	801b6b8 <__ssputs_r+0x8a>

0801b6e4 <_svfiprintf_r>:
 801b6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b6e8:	4698      	mov	r8, r3
 801b6ea:	898b      	ldrh	r3, [r1, #12]
 801b6ec:	061b      	lsls	r3, r3, #24
 801b6ee:	b09d      	sub	sp, #116	@ 0x74
 801b6f0:	4607      	mov	r7, r0
 801b6f2:	460d      	mov	r5, r1
 801b6f4:	4614      	mov	r4, r2
 801b6f6:	d510      	bpl.n	801b71a <_svfiprintf_r+0x36>
 801b6f8:	690b      	ldr	r3, [r1, #16]
 801b6fa:	b973      	cbnz	r3, 801b71a <_svfiprintf_r+0x36>
 801b6fc:	2140      	movs	r1, #64	@ 0x40
 801b6fe:	f7fd f837 	bl	8018770 <_malloc_r>
 801b702:	6028      	str	r0, [r5, #0]
 801b704:	6128      	str	r0, [r5, #16]
 801b706:	b930      	cbnz	r0, 801b716 <_svfiprintf_r+0x32>
 801b708:	230c      	movs	r3, #12
 801b70a:	603b      	str	r3, [r7, #0]
 801b70c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b710:	b01d      	add	sp, #116	@ 0x74
 801b712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b716:	2340      	movs	r3, #64	@ 0x40
 801b718:	616b      	str	r3, [r5, #20]
 801b71a:	2300      	movs	r3, #0
 801b71c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b71e:	2320      	movs	r3, #32
 801b720:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b724:	f8cd 800c 	str.w	r8, [sp, #12]
 801b728:	2330      	movs	r3, #48	@ 0x30
 801b72a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b8c8 <_svfiprintf_r+0x1e4>
 801b72e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b732:	f04f 0901 	mov.w	r9, #1
 801b736:	4623      	mov	r3, r4
 801b738:	469a      	mov	sl, r3
 801b73a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b73e:	b10a      	cbz	r2, 801b744 <_svfiprintf_r+0x60>
 801b740:	2a25      	cmp	r2, #37	@ 0x25
 801b742:	d1f9      	bne.n	801b738 <_svfiprintf_r+0x54>
 801b744:	ebba 0b04 	subs.w	fp, sl, r4
 801b748:	d00b      	beq.n	801b762 <_svfiprintf_r+0x7e>
 801b74a:	465b      	mov	r3, fp
 801b74c:	4622      	mov	r2, r4
 801b74e:	4629      	mov	r1, r5
 801b750:	4638      	mov	r0, r7
 801b752:	f7ff ff6c 	bl	801b62e <__ssputs_r>
 801b756:	3001      	adds	r0, #1
 801b758:	f000 80a7 	beq.w	801b8aa <_svfiprintf_r+0x1c6>
 801b75c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b75e:	445a      	add	r2, fp
 801b760:	9209      	str	r2, [sp, #36]	@ 0x24
 801b762:	f89a 3000 	ldrb.w	r3, [sl]
 801b766:	2b00      	cmp	r3, #0
 801b768:	f000 809f 	beq.w	801b8aa <_svfiprintf_r+0x1c6>
 801b76c:	2300      	movs	r3, #0
 801b76e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801b772:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b776:	f10a 0a01 	add.w	sl, sl, #1
 801b77a:	9304      	str	r3, [sp, #16]
 801b77c:	9307      	str	r3, [sp, #28]
 801b77e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b782:	931a      	str	r3, [sp, #104]	@ 0x68
 801b784:	4654      	mov	r4, sl
 801b786:	2205      	movs	r2, #5
 801b788:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b78c:	484e      	ldr	r0, [pc, #312]	@ (801b8c8 <_svfiprintf_r+0x1e4>)
 801b78e:	f7e6 ff47 	bl	8002620 <memchr>
 801b792:	9a04      	ldr	r2, [sp, #16]
 801b794:	b9d8      	cbnz	r0, 801b7ce <_svfiprintf_r+0xea>
 801b796:	06d0      	lsls	r0, r2, #27
 801b798:	bf44      	itt	mi
 801b79a:	2320      	movmi	r3, #32
 801b79c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b7a0:	0711      	lsls	r1, r2, #28
 801b7a2:	bf44      	itt	mi
 801b7a4:	232b      	movmi	r3, #43	@ 0x2b
 801b7a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b7aa:	f89a 3000 	ldrb.w	r3, [sl]
 801b7ae:	2b2a      	cmp	r3, #42	@ 0x2a
 801b7b0:	d015      	beq.n	801b7de <_svfiprintf_r+0xfa>
 801b7b2:	9a07      	ldr	r2, [sp, #28]
 801b7b4:	4654      	mov	r4, sl
 801b7b6:	2000      	movs	r0, #0
 801b7b8:	f04f 0c0a 	mov.w	ip, #10
 801b7bc:	4621      	mov	r1, r4
 801b7be:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b7c2:	3b30      	subs	r3, #48	@ 0x30
 801b7c4:	2b09      	cmp	r3, #9
 801b7c6:	d94b      	bls.n	801b860 <_svfiprintf_r+0x17c>
 801b7c8:	b1b0      	cbz	r0, 801b7f8 <_svfiprintf_r+0x114>
 801b7ca:	9207      	str	r2, [sp, #28]
 801b7cc:	e014      	b.n	801b7f8 <_svfiprintf_r+0x114>
 801b7ce:	eba0 0308 	sub.w	r3, r0, r8
 801b7d2:	fa09 f303 	lsl.w	r3, r9, r3
 801b7d6:	4313      	orrs	r3, r2
 801b7d8:	9304      	str	r3, [sp, #16]
 801b7da:	46a2      	mov	sl, r4
 801b7dc:	e7d2      	b.n	801b784 <_svfiprintf_r+0xa0>
 801b7de:	9b03      	ldr	r3, [sp, #12]
 801b7e0:	1d19      	adds	r1, r3, #4
 801b7e2:	681b      	ldr	r3, [r3, #0]
 801b7e4:	9103      	str	r1, [sp, #12]
 801b7e6:	2b00      	cmp	r3, #0
 801b7e8:	bfbb      	ittet	lt
 801b7ea:	425b      	neglt	r3, r3
 801b7ec:	f042 0202 	orrlt.w	r2, r2, #2
 801b7f0:	9307      	strge	r3, [sp, #28]
 801b7f2:	9307      	strlt	r3, [sp, #28]
 801b7f4:	bfb8      	it	lt
 801b7f6:	9204      	strlt	r2, [sp, #16]
 801b7f8:	7823      	ldrb	r3, [r4, #0]
 801b7fa:	2b2e      	cmp	r3, #46	@ 0x2e
 801b7fc:	d10a      	bne.n	801b814 <_svfiprintf_r+0x130>
 801b7fe:	7863      	ldrb	r3, [r4, #1]
 801b800:	2b2a      	cmp	r3, #42	@ 0x2a
 801b802:	d132      	bne.n	801b86a <_svfiprintf_r+0x186>
 801b804:	9b03      	ldr	r3, [sp, #12]
 801b806:	1d1a      	adds	r2, r3, #4
 801b808:	681b      	ldr	r3, [r3, #0]
 801b80a:	9203      	str	r2, [sp, #12]
 801b80c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b810:	3402      	adds	r4, #2
 801b812:	9305      	str	r3, [sp, #20]
 801b814:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b8d8 <_svfiprintf_r+0x1f4>
 801b818:	7821      	ldrb	r1, [r4, #0]
 801b81a:	2203      	movs	r2, #3
 801b81c:	4650      	mov	r0, sl
 801b81e:	f7e6 feff 	bl	8002620 <memchr>
 801b822:	b138      	cbz	r0, 801b834 <_svfiprintf_r+0x150>
 801b824:	9b04      	ldr	r3, [sp, #16]
 801b826:	eba0 000a 	sub.w	r0, r0, sl
 801b82a:	2240      	movs	r2, #64	@ 0x40
 801b82c:	4082      	lsls	r2, r0
 801b82e:	4313      	orrs	r3, r2
 801b830:	3401      	adds	r4, #1
 801b832:	9304      	str	r3, [sp, #16]
 801b834:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b838:	4824      	ldr	r0, [pc, #144]	@ (801b8cc <_svfiprintf_r+0x1e8>)
 801b83a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b83e:	2206      	movs	r2, #6
 801b840:	f7e6 feee 	bl	8002620 <memchr>
 801b844:	2800      	cmp	r0, #0
 801b846:	d036      	beq.n	801b8b6 <_svfiprintf_r+0x1d2>
 801b848:	4b21      	ldr	r3, [pc, #132]	@ (801b8d0 <_svfiprintf_r+0x1ec>)
 801b84a:	bb1b      	cbnz	r3, 801b894 <_svfiprintf_r+0x1b0>
 801b84c:	9b03      	ldr	r3, [sp, #12]
 801b84e:	3307      	adds	r3, #7
 801b850:	f023 0307 	bic.w	r3, r3, #7
 801b854:	3308      	adds	r3, #8
 801b856:	9303      	str	r3, [sp, #12]
 801b858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b85a:	4433      	add	r3, r6
 801b85c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b85e:	e76a      	b.n	801b736 <_svfiprintf_r+0x52>
 801b860:	fb0c 3202 	mla	r2, ip, r2, r3
 801b864:	460c      	mov	r4, r1
 801b866:	2001      	movs	r0, #1
 801b868:	e7a8      	b.n	801b7bc <_svfiprintf_r+0xd8>
 801b86a:	2300      	movs	r3, #0
 801b86c:	3401      	adds	r4, #1
 801b86e:	9305      	str	r3, [sp, #20]
 801b870:	4619      	mov	r1, r3
 801b872:	f04f 0c0a 	mov.w	ip, #10
 801b876:	4620      	mov	r0, r4
 801b878:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b87c:	3a30      	subs	r2, #48	@ 0x30
 801b87e:	2a09      	cmp	r2, #9
 801b880:	d903      	bls.n	801b88a <_svfiprintf_r+0x1a6>
 801b882:	2b00      	cmp	r3, #0
 801b884:	d0c6      	beq.n	801b814 <_svfiprintf_r+0x130>
 801b886:	9105      	str	r1, [sp, #20]
 801b888:	e7c4      	b.n	801b814 <_svfiprintf_r+0x130>
 801b88a:	fb0c 2101 	mla	r1, ip, r1, r2
 801b88e:	4604      	mov	r4, r0
 801b890:	2301      	movs	r3, #1
 801b892:	e7f0      	b.n	801b876 <_svfiprintf_r+0x192>
 801b894:	ab03      	add	r3, sp, #12
 801b896:	9300      	str	r3, [sp, #0]
 801b898:	462a      	mov	r2, r5
 801b89a:	4b0e      	ldr	r3, [pc, #56]	@ (801b8d4 <_svfiprintf_r+0x1f0>)
 801b89c:	a904      	add	r1, sp, #16
 801b89e:	4638      	mov	r0, r7
 801b8a0:	f7fc fd12 	bl	80182c8 <_printf_float>
 801b8a4:	1c42      	adds	r2, r0, #1
 801b8a6:	4606      	mov	r6, r0
 801b8a8:	d1d6      	bne.n	801b858 <_svfiprintf_r+0x174>
 801b8aa:	89ab      	ldrh	r3, [r5, #12]
 801b8ac:	065b      	lsls	r3, r3, #25
 801b8ae:	f53f af2d 	bmi.w	801b70c <_svfiprintf_r+0x28>
 801b8b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b8b4:	e72c      	b.n	801b710 <_svfiprintf_r+0x2c>
 801b8b6:	ab03      	add	r3, sp, #12
 801b8b8:	9300      	str	r3, [sp, #0]
 801b8ba:	462a      	mov	r2, r5
 801b8bc:	4b05      	ldr	r3, [pc, #20]	@ (801b8d4 <_svfiprintf_r+0x1f0>)
 801b8be:	a904      	add	r1, sp, #16
 801b8c0:	4638      	mov	r0, r7
 801b8c2:	f7fd f843 	bl	801894c <_printf_i>
 801b8c6:	e7ed      	b.n	801b8a4 <_svfiprintf_r+0x1c0>
 801b8c8:	0801ef3c 	.word	0x0801ef3c
 801b8cc:	0801ef46 	.word	0x0801ef46
 801b8d0:	080182c9 	.word	0x080182c9
 801b8d4:	0801b62f 	.word	0x0801b62f
 801b8d8:	0801ef42 	.word	0x0801ef42

0801b8dc <__sfputc_r>:
 801b8dc:	6893      	ldr	r3, [r2, #8]
 801b8de:	3b01      	subs	r3, #1
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	b410      	push	{r4}
 801b8e4:	6093      	str	r3, [r2, #8]
 801b8e6:	da08      	bge.n	801b8fa <__sfputc_r+0x1e>
 801b8e8:	6994      	ldr	r4, [r2, #24]
 801b8ea:	42a3      	cmp	r3, r4
 801b8ec:	db01      	blt.n	801b8f2 <__sfputc_r+0x16>
 801b8ee:	290a      	cmp	r1, #10
 801b8f0:	d103      	bne.n	801b8fa <__sfputc_r+0x1e>
 801b8f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b8f6:	f000 bf27 	b.w	801c748 <__swbuf_r>
 801b8fa:	6813      	ldr	r3, [r2, #0]
 801b8fc:	1c58      	adds	r0, r3, #1
 801b8fe:	6010      	str	r0, [r2, #0]
 801b900:	7019      	strb	r1, [r3, #0]
 801b902:	4608      	mov	r0, r1
 801b904:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b908:	4770      	bx	lr

0801b90a <__sfputs_r>:
 801b90a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b90c:	4606      	mov	r6, r0
 801b90e:	460f      	mov	r7, r1
 801b910:	4614      	mov	r4, r2
 801b912:	18d5      	adds	r5, r2, r3
 801b914:	42ac      	cmp	r4, r5
 801b916:	d101      	bne.n	801b91c <__sfputs_r+0x12>
 801b918:	2000      	movs	r0, #0
 801b91a:	e007      	b.n	801b92c <__sfputs_r+0x22>
 801b91c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b920:	463a      	mov	r2, r7
 801b922:	4630      	mov	r0, r6
 801b924:	f7ff ffda 	bl	801b8dc <__sfputc_r>
 801b928:	1c43      	adds	r3, r0, #1
 801b92a:	d1f3      	bne.n	801b914 <__sfputs_r+0xa>
 801b92c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b930 <_vfiprintf_r>:
 801b930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b934:	460d      	mov	r5, r1
 801b936:	b09d      	sub	sp, #116	@ 0x74
 801b938:	4614      	mov	r4, r2
 801b93a:	4698      	mov	r8, r3
 801b93c:	4606      	mov	r6, r0
 801b93e:	b118      	cbz	r0, 801b948 <_vfiprintf_r+0x18>
 801b940:	6a03      	ldr	r3, [r0, #32]
 801b942:	b90b      	cbnz	r3, 801b948 <_vfiprintf_r+0x18>
 801b944:	f7fd fc22 	bl	801918c <__sinit>
 801b948:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b94a:	07d9      	lsls	r1, r3, #31
 801b94c:	d405      	bmi.n	801b95a <_vfiprintf_r+0x2a>
 801b94e:	89ab      	ldrh	r3, [r5, #12]
 801b950:	059a      	lsls	r2, r3, #22
 801b952:	d402      	bmi.n	801b95a <_vfiprintf_r+0x2a>
 801b954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b956:	f7fe fc58 	bl	801a20a <__retarget_lock_acquire_recursive>
 801b95a:	89ab      	ldrh	r3, [r5, #12]
 801b95c:	071b      	lsls	r3, r3, #28
 801b95e:	d501      	bpl.n	801b964 <_vfiprintf_r+0x34>
 801b960:	692b      	ldr	r3, [r5, #16]
 801b962:	b99b      	cbnz	r3, 801b98c <_vfiprintf_r+0x5c>
 801b964:	4629      	mov	r1, r5
 801b966:	4630      	mov	r0, r6
 801b968:	f000 ff2c 	bl	801c7c4 <__swsetup_r>
 801b96c:	b170      	cbz	r0, 801b98c <_vfiprintf_r+0x5c>
 801b96e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b970:	07dc      	lsls	r4, r3, #31
 801b972:	d504      	bpl.n	801b97e <_vfiprintf_r+0x4e>
 801b974:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801b978:	b01d      	add	sp, #116	@ 0x74
 801b97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b97e:	89ab      	ldrh	r3, [r5, #12]
 801b980:	0598      	lsls	r0, r3, #22
 801b982:	d4f7      	bmi.n	801b974 <_vfiprintf_r+0x44>
 801b984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b986:	f7fe fc41 	bl	801a20c <__retarget_lock_release_recursive>
 801b98a:	e7f3      	b.n	801b974 <_vfiprintf_r+0x44>
 801b98c:	2300      	movs	r3, #0
 801b98e:	9309      	str	r3, [sp, #36]	@ 0x24
 801b990:	2320      	movs	r3, #32
 801b992:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b996:	f8cd 800c 	str.w	r8, [sp, #12]
 801b99a:	2330      	movs	r3, #48	@ 0x30
 801b99c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801bb4c <_vfiprintf_r+0x21c>
 801b9a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b9a4:	f04f 0901 	mov.w	r9, #1
 801b9a8:	4623      	mov	r3, r4
 801b9aa:	469a      	mov	sl, r3
 801b9ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b9b0:	b10a      	cbz	r2, 801b9b6 <_vfiprintf_r+0x86>
 801b9b2:	2a25      	cmp	r2, #37	@ 0x25
 801b9b4:	d1f9      	bne.n	801b9aa <_vfiprintf_r+0x7a>
 801b9b6:	ebba 0b04 	subs.w	fp, sl, r4
 801b9ba:	d00b      	beq.n	801b9d4 <_vfiprintf_r+0xa4>
 801b9bc:	465b      	mov	r3, fp
 801b9be:	4622      	mov	r2, r4
 801b9c0:	4629      	mov	r1, r5
 801b9c2:	4630      	mov	r0, r6
 801b9c4:	f7ff ffa1 	bl	801b90a <__sfputs_r>
 801b9c8:	3001      	adds	r0, #1
 801b9ca:	f000 80a7 	beq.w	801bb1c <_vfiprintf_r+0x1ec>
 801b9ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b9d0:	445a      	add	r2, fp
 801b9d2:	9209      	str	r2, [sp, #36]	@ 0x24
 801b9d4:	f89a 3000 	ldrb.w	r3, [sl]
 801b9d8:	2b00      	cmp	r3, #0
 801b9da:	f000 809f 	beq.w	801bb1c <_vfiprintf_r+0x1ec>
 801b9de:	2300      	movs	r3, #0
 801b9e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801b9e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b9e8:	f10a 0a01 	add.w	sl, sl, #1
 801b9ec:	9304      	str	r3, [sp, #16]
 801b9ee:	9307      	str	r3, [sp, #28]
 801b9f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b9f4:	931a      	str	r3, [sp, #104]	@ 0x68
 801b9f6:	4654      	mov	r4, sl
 801b9f8:	2205      	movs	r2, #5
 801b9fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b9fe:	4853      	ldr	r0, [pc, #332]	@ (801bb4c <_vfiprintf_r+0x21c>)
 801ba00:	f7e6 fe0e 	bl	8002620 <memchr>
 801ba04:	9a04      	ldr	r2, [sp, #16]
 801ba06:	b9d8      	cbnz	r0, 801ba40 <_vfiprintf_r+0x110>
 801ba08:	06d1      	lsls	r1, r2, #27
 801ba0a:	bf44      	itt	mi
 801ba0c:	2320      	movmi	r3, #32
 801ba0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ba12:	0713      	lsls	r3, r2, #28
 801ba14:	bf44      	itt	mi
 801ba16:	232b      	movmi	r3, #43	@ 0x2b
 801ba18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ba1c:	f89a 3000 	ldrb.w	r3, [sl]
 801ba20:	2b2a      	cmp	r3, #42	@ 0x2a
 801ba22:	d015      	beq.n	801ba50 <_vfiprintf_r+0x120>
 801ba24:	9a07      	ldr	r2, [sp, #28]
 801ba26:	4654      	mov	r4, sl
 801ba28:	2000      	movs	r0, #0
 801ba2a:	f04f 0c0a 	mov.w	ip, #10
 801ba2e:	4621      	mov	r1, r4
 801ba30:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ba34:	3b30      	subs	r3, #48	@ 0x30
 801ba36:	2b09      	cmp	r3, #9
 801ba38:	d94b      	bls.n	801bad2 <_vfiprintf_r+0x1a2>
 801ba3a:	b1b0      	cbz	r0, 801ba6a <_vfiprintf_r+0x13a>
 801ba3c:	9207      	str	r2, [sp, #28]
 801ba3e:	e014      	b.n	801ba6a <_vfiprintf_r+0x13a>
 801ba40:	eba0 0308 	sub.w	r3, r0, r8
 801ba44:	fa09 f303 	lsl.w	r3, r9, r3
 801ba48:	4313      	orrs	r3, r2
 801ba4a:	9304      	str	r3, [sp, #16]
 801ba4c:	46a2      	mov	sl, r4
 801ba4e:	e7d2      	b.n	801b9f6 <_vfiprintf_r+0xc6>
 801ba50:	9b03      	ldr	r3, [sp, #12]
 801ba52:	1d19      	adds	r1, r3, #4
 801ba54:	681b      	ldr	r3, [r3, #0]
 801ba56:	9103      	str	r1, [sp, #12]
 801ba58:	2b00      	cmp	r3, #0
 801ba5a:	bfbb      	ittet	lt
 801ba5c:	425b      	neglt	r3, r3
 801ba5e:	f042 0202 	orrlt.w	r2, r2, #2
 801ba62:	9307      	strge	r3, [sp, #28]
 801ba64:	9307      	strlt	r3, [sp, #28]
 801ba66:	bfb8      	it	lt
 801ba68:	9204      	strlt	r2, [sp, #16]
 801ba6a:	7823      	ldrb	r3, [r4, #0]
 801ba6c:	2b2e      	cmp	r3, #46	@ 0x2e
 801ba6e:	d10a      	bne.n	801ba86 <_vfiprintf_r+0x156>
 801ba70:	7863      	ldrb	r3, [r4, #1]
 801ba72:	2b2a      	cmp	r3, #42	@ 0x2a
 801ba74:	d132      	bne.n	801badc <_vfiprintf_r+0x1ac>
 801ba76:	9b03      	ldr	r3, [sp, #12]
 801ba78:	1d1a      	adds	r2, r3, #4
 801ba7a:	681b      	ldr	r3, [r3, #0]
 801ba7c:	9203      	str	r2, [sp, #12]
 801ba7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ba82:	3402      	adds	r4, #2
 801ba84:	9305      	str	r3, [sp, #20]
 801ba86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801bb5c <_vfiprintf_r+0x22c>
 801ba8a:	7821      	ldrb	r1, [r4, #0]
 801ba8c:	2203      	movs	r2, #3
 801ba8e:	4650      	mov	r0, sl
 801ba90:	f7e6 fdc6 	bl	8002620 <memchr>
 801ba94:	b138      	cbz	r0, 801baa6 <_vfiprintf_r+0x176>
 801ba96:	9b04      	ldr	r3, [sp, #16]
 801ba98:	eba0 000a 	sub.w	r0, r0, sl
 801ba9c:	2240      	movs	r2, #64	@ 0x40
 801ba9e:	4082      	lsls	r2, r0
 801baa0:	4313      	orrs	r3, r2
 801baa2:	3401      	adds	r4, #1
 801baa4:	9304      	str	r3, [sp, #16]
 801baa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801baaa:	4829      	ldr	r0, [pc, #164]	@ (801bb50 <_vfiprintf_r+0x220>)
 801baac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801bab0:	2206      	movs	r2, #6
 801bab2:	f7e6 fdb5 	bl	8002620 <memchr>
 801bab6:	2800      	cmp	r0, #0
 801bab8:	d03f      	beq.n	801bb3a <_vfiprintf_r+0x20a>
 801baba:	4b26      	ldr	r3, [pc, #152]	@ (801bb54 <_vfiprintf_r+0x224>)
 801babc:	bb1b      	cbnz	r3, 801bb06 <_vfiprintf_r+0x1d6>
 801babe:	9b03      	ldr	r3, [sp, #12]
 801bac0:	3307      	adds	r3, #7
 801bac2:	f023 0307 	bic.w	r3, r3, #7
 801bac6:	3308      	adds	r3, #8
 801bac8:	9303      	str	r3, [sp, #12]
 801baca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bacc:	443b      	add	r3, r7
 801bace:	9309      	str	r3, [sp, #36]	@ 0x24
 801bad0:	e76a      	b.n	801b9a8 <_vfiprintf_r+0x78>
 801bad2:	fb0c 3202 	mla	r2, ip, r2, r3
 801bad6:	460c      	mov	r4, r1
 801bad8:	2001      	movs	r0, #1
 801bada:	e7a8      	b.n	801ba2e <_vfiprintf_r+0xfe>
 801badc:	2300      	movs	r3, #0
 801bade:	3401      	adds	r4, #1
 801bae0:	9305      	str	r3, [sp, #20]
 801bae2:	4619      	mov	r1, r3
 801bae4:	f04f 0c0a 	mov.w	ip, #10
 801bae8:	4620      	mov	r0, r4
 801baea:	f810 2b01 	ldrb.w	r2, [r0], #1
 801baee:	3a30      	subs	r2, #48	@ 0x30
 801baf0:	2a09      	cmp	r2, #9
 801baf2:	d903      	bls.n	801bafc <_vfiprintf_r+0x1cc>
 801baf4:	2b00      	cmp	r3, #0
 801baf6:	d0c6      	beq.n	801ba86 <_vfiprintf_r+0x156>
 801baf8:	9105      	str	r1, [sp, #20]
 801bafa:	e7c4      	b.n	801ba86 <_vfiprintf_r+0x156>
 801bafc:	fb0c 2101 	mla	r1, ip, r1, r2
 801bb00:	4604      	mov	r4, r0
 801bb02:	2301      	movs	r3, #1
 801bb04:	e7f0      	b.n	801bae8 <_vfiprintf_r+0x1b8>
 801bb06:	ab03      	add	r3, sp, #12
 801bb08:	9300      	str	r3, [sp, #0]
 801bb0a:	462a      	mov	r2, r5
 801bb0c:	4b12      	ldr	r3, [pc, #72]	@ (801bb58 <_vfiprintf_r+0x228>)
 801bb0e:	a904      	add	r1, sp, #16
 801bb10:	4630      	mov	r0, r6
 801bb12:	f7fc fbd9 	bl	80182c8 <_printf_float>
 801bb16:	4607      	mov	r7, r0
 801bb18:	1c78      	adds	r0, r7, #1
 801bb1a:	d1d6      	bne.n	801baca <_vfiprintf_r+0x19a>
 801bb1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801bb1e:	07d9      	lsls	r1, r3, #31
 801bb20:	d405      	bmi.n	801bb2e <_vfiprintf_r+0x1fe>
 801bb22:	89ab      	ldrh	r3, [r5, #12]
 801bb24:	059a      	lsls	r2, r3, #22
 801bb26:	d402      	bmi.n	801bb2e <_vfiprintf_r+0x1fe>
 801bb28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bb2a:	f7fe fb6f 	bl	801a20c <__retarget_lock_release_recursive>
 801bb2e:	89ab      	ldrh	r3, [r5, #12]
 801bb30:	065b      	lsls	r3, r3, #25
 801bb32:	f53f af1f 	bmi.w	801b974 <_vfiprintf_r+0x44>
 801bb36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bb38:	e71e      	b.n	801b978 <_vfiprintf_r+0x48>
 801bb3a:	ab03      	add	r3, sp, #12
 801bb3c:	9300      	str	r3, [sp, #0]
 801bb3e:	462a      	mov	r2, r5
 801bb40:	4b05      	ldr	r3, [pc, #20]	@ (801bb58 <_vfiprintf_r+0x228>)
 801bb42:	a904      	add	r1, sp, #16
 801bb44:	4630      	mov	r0, r6
 801bb46:	f7fc ff01 	bl	801894c <_printf_i>
 801bb4a:	e7e4      	b.n	801bb16 <_vfiprintf_r+0x1e6>
 801bb4c:	0801ef3c 	.word	0x0801ef3c
 801bb50:	0801ef46 	.word	0x0801ef46
 801bb54:	080182c9 	.word	0x080182c9
 801bb58:	0801b90b 	.word	0x0801b90b
 801bb5c:	0801ef42 	.word	0x0801ef42

0801bb60 <__ascii_mbtowc>:
 801bb60:	b082      	sub	sp, #8
 801bb62:	b901      	cbnz	r1, 801bb66 <__ascii_mbtowc+0x6>
 801bb64:	a901      	add	r1, sp, #4
 801bb66:	b142      	cbz	r2, 801bb7a <__ascii_mbtowc+0x1a>
 801bb68:	b14b      	cbz	r3, 801bb7e <__ascii_mbtowc+0x1e>
 801bb6a:	7813      	ldrb	r3, [r2, #0]
 801bb6c:	600b      	str	r3, [r1, #0]
 801bb6e:	7812      	ldrb	r2, [r2, #0]
 801bb70:	1e10      	subs	r0, r2, #0
 801bb72:	bf18      	it	ne
 801bb74:	2001      	movne	r0, #1
 801bb76:	b002      	add	sp, #8
 801bb78:	4770      	bx	lr
 801bb7a:	4610      	mov	r0, r2
 801bb7c:	e7fb      	b.n	801bb76 <__ascii_mbtowc+0x16>
 801bb7e:	f06f 0001 	mvn.w	r0, #1
 801bb82:	e7f8      	b.n	801bb76 <__ascii_mbtowc+0x16>

0801bb84 <__sflush_r>:
 801bb84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801bb88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bb8c:	0716      	lsls	r6, r2, #28
 801bb8e:	4605      	mov	r5, r0
 801bb90:	460c      	mov	r4, r1
 801bb92:	d454      	bmi.n	801bc3e <__sflush_r+0xba>
 801bb94:	684b      	ldr	r3, [r1, #4]
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	dc02      	bgt.n	801bba0 <__sflush_r+0x1c>
 801bb9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801bb9c:	2b00      	cmp	r3, #0
 801bb9e:	dd48      	ble.n	801bc32 <__sflush_r+0xae>
 801bba0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801bba2:	2e00      	cmp	r6, #0
 801bba4:	d045      	beq.n	801bc32 <__sflush_r+0xae>
 801bba6:	2300      	movs	r3, #0
 801bba8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801bbac:	682f      	ldr	r7, [r5, #0]
 801bbae:	6a21      	ldr	r1, [r4, #32]
 801bbb0:	602b      	str	r3, [r5, #0]
 801bbb2:	d030      	beq.n	801bc16 <__sflush_r+0x92>
 801bbb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801bbb6:	89a3      	ldrh	r3, [r4, #12]
 801bbb8:	0759      	lsls	r1, r3, #29
 801bbba:	d505      	bpl.n	801bbc8 <__sflush_r+0x44>
 801bbbc:	6863      	ldr	r3, [r4, #4]
 801bbbe:	1ad2      	subs	r2, r2, r3
 801bbc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801bbc2:	b10b      	cbz	r3, 801bbc8 <__sflush_r+0x44>
 801bbc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801bbc6:	1ad2      	subs	r2, r2, r3
 801bbc8:	2300      	movs	r3, #0
 801bbca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801bbcc:	6a21      	ldr	r1, [r4, #32]
 801bbce:	4628      	mov	r0, r5
 801bbd0:	47b0      	blx	r6
 801bbd2:	1c43      	adds	r3, r0, #1
 801bbd4:	89a3      	ldrh	r3, [r4, #12]
 801bbd6:	d106      	bne.n	801bbe6 <__sflush_r+0x62>
 801bbd8:	6829      	ldr	r1, [r5, #0]
 801bbda:	291d      	cmp	r1, #29
 801bbdc:	d82b      	bhi.n	801bc36 <__sflush_r+0xb2>
 801bbde:	4a2a      	ldr	r2, [pc, #168]	@ (801bc88 <__sflush_r+0x104>)
 801bbe0:	410a      	asrs	r2, r1
 801bbe2:	07d6      	lsls	r6, r2, #31
 801bbe4:	d427      	bmi.n	801bc36 <__sflush_r+0xb2>
 801bbe6:	2200      	movs	r2, #0
 801bbe8:	6062      	str	r2, [r4, #4]
 801bbea:	04d9      	lsls	r1, r3, #19
 801bbec:	6922      	ldr	r2, [r4, #16]
 801bbee:	6022      	str	r2, [r4, #0]
 801bbf0:	d504      	bpl.n	801bbfc <__sflush_r+0x78>
 801bbf2:	1c42      	adds	r2, r0, #1
 801bbf4:	d101      	bne.n	801bbfa <__sflush_r+0x76>
 801bbf6:	682b      	ldr	r3, [r5, #0]
 801bbf8:	b903      	cbnz	r3, 801bbfc <__sflush_r+0x78>
 801bbfa:	6560      	str	r0, [r4, #84]	@ 0x54
 801bbfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bbfe:	602f      	str	r7, [r5, #0]
 801bc00:	b1b9      	cbz	r1, 801bc32 <__sflush_r+0xae>
 801bc02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bc06:	4299      	cmp	r1, r3
 801bc08:	d002      	beq.n	801bc10 <__sflush_r+0x8c>
 801bc0a:	4628      	mov	r0, r5
 801bc0c:	f7ff f98c 	bl	801af28 <_free_r>
 801bc10:	2300      	movs	r3, #0
 801bc12:	6363      	str	r3, [r4, #52]	@ 0x34
 801bc14:	e00d      	b.n	801bc32 <__sflush_r+0xae>
 801bc16:	2301      	movs	r3, #1
 801bc18:	4628      	mov	r0, r5
 801bc1a:	47b0      	blx	r6
 801bc1c:	4602      	mov	r2, r0
 801bc1e:	1c50      	adds	r0, r2, #1
 801bc20:	d1c9      	bne.n	801bbb6 <__sflush_r+0x32>
 801bc22:	682b      	ldr	r3, [r5, #0]
 801bc24:	2b00      	cmp	r3, #0
 801bc26:	d0c6      	beq.n	801bbb6 <__sflush_r+0x32>
 801bc28:	2b1d      	cmp	r3, #29
 801bc2a:	d001      	beq.n	801bc30 <__sflush_r+0xac>
 801bc2c:	2b16      	cmp	r3, #22
 801bc2e:	d11e      	bne.n	801bc6e <__sflush_r+0xea>
 801bc30:	602f      	str	r7, [r5, #0]
 801bc32:	2000      	movs	r0, #0
 801bc34:	e022      	b.n	801bc7c <__sflush_r+0xf8>
 801bc36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bc3a:	b21b      	sxth	r3, r3
 801bc3c:	e01b      	b.n	801bc76 <__sflush_r+0xf2>
 801bc3e:	690f      	ldr	r7, [r1, #16]
 801bc40:	2f00      	cmp	r7, #0
 801bc42:	d0f6      	beq.n	801bc32 <__sflush_r+0xae>
 801bc44:	0793      	lsls	r3, r2, #30
 801bc46:	680e      	ldr	r6, [r1, #0]
 801bc48:	bf08      	it	eq
 801bc4a:	694b      	ldreq	r3, [r1, #20]
 801bc4c:	600f      	str	r7, [r1, #0]
 801bc4e:	bf18      	it	ne
 801bc50:	2300      	movne	r3, #0
 801bc52:	eba6 0807 	sub.w	r8, r6, r7
 801bc56:	608b      	str	r3, [r1, #8]
 801bc58:	f1b8 0f00 	cmp.w	r8, #0
 801bc5c:	dde9      	ble.n	801bc32 <__sflush_r+0xae>
 801bc5e:	6a21      	ldr	r1, [r4, #32]
 801bc60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801bc62:	4643      	mov	r3, r8
 801bc64:	463a      	mov	r2, r7
 801bc66:	4628      	mov	r0, r5
 801bc68:	47b0      	blx	r6
 801bc6a:	2800      	cmp	r0, #0
 801bc6c:	dc08      	bgt.n	801bc80 <__sflush_r+0xfc>
 801bc6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bc72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bc76:	81a3      	strh	r3, [r4, #12]
 801bc78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801bc7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc80:	4407      	add	r7, r0
 801bc82:	eba8 0800 	sub.w	r8, r8, r0
 801bc86:	e7e7      	b.n	801bc58 <__sflush_r+0xd4>
 801bc88:	dfbffffe 	.word	0xdfbffffe

0801bc8c <_fflush_r>:
 801bc8c:	b538      	push	{r3, r4, r5, lr}
 801bc8e:	690b      	ldr	r3, [r1, #16]
 801bc90:	4605      	mov	r5, r0
 801bc92:	460c      	mov	r4, r1
 801bc94:	b913      	cbnz	r3, 801bc9c <_fflush_r+0x10>
 801bc96:	2500      	movs	r5, #0
 801bc98:	4628      	mov	r0, r5
 801bc9a:	bd38      	pop	{r3, r4, r5, pc}
 801bc9c:	b118      	cbz	r0, 801bca6 <_fflush_r+0x1a>
 801bc9e:	6a03      	ldr	r3, [r0, #32]
 801bca0:	b90b      	cbnz	r3, 801bca6 <_fflush_r+0x1a>
 801bca2:	f7fd fa73 	bl	801918c <__sinit>
 801bca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bcaa:	2b00      	cmp	r3, #0
 801bcac:	d0f3      	beq.n	801bc96 <_fflush_r+0xa>
 801bcae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801bcb0:	07d0      	lsls	r0, r2, #31
 801bcb2:	d404      	bmi.n	801bcbe <_fflush_r+0x32>
 801bcb4:	0599      	lsls	r1, r3, #22
 801bcb6:	d402      	bmi.n	801bcbe <_fflush_r+0x32>
 801bcb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bcba:	f7fe faa6 	bl	801a20a <__retarget_lock_acquire_recursive>
 801bcbe:	4628      	mov	r0, r5
 801bcc0:	4621      	mov	r1, r4
 801bcc2:	f7ff ff5f 	bl	801bb84 <__sflush_r>
 801bcc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bcc8:	07da      	lsls	r2, r3, #31
 801bcca:	4605      	mov	r5, r0
 801bccc:	d4e4      	bmi.n	801bc98 <_fflush_r+0xc>
 801bcce:	89a3      	ldrh	r3, [r4, #12]
 801bcd0:	059b      	lsls	r3, r3, #22
 801bcd2:	d4e1      	bmi.n	801bc98 <_fflush_r+0xc>
 801bcd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bcd6:	f7fe fa99 	bl	801a20c <__retarget_lock_release_recursive>
 801bcda:	e7dd      	b.n	801bc98 <_fflush_r+0xc>

0801bcdc <_Balloc>:
 801bcdc:	b570      	push	{r4, r5, r6, lr}
 801bcde:	69c6      	ldr	r6, [r0, #28]
 801bce0:	4604      	mov	r4, r0
 801bce2:	460d      	mov	r5, r1
 801bce4:	b976      	cbnz	r6, 801bd04 <_Balloc+0x28>
 801bce6:	2010      	movs	r0, #16
 801bce8:	f7fc fd18 	bl	801871c <malloc>
 801bcec:	4602      	mov	r2, r0
 801bcee:	61e0      	str	r0, [r4, #28]
 801bcf0:	b920      	cbnz	r0, 801bcfc <_Balloc+0x20>
 801bcf2:	4b18      	ldr	r3, [pc, #96]	@ (801bd54 <_Balloc+0x78>)
 801bcf4:	4818      	ldr	r0, [pc, #96]	@ (801bd58 <_Balloc+0x7c>)
 801bcf6:	216b      	movs	r1, #107	@ 0x6b
 801bcf8:	f7fe faac 	bl	801a254 <__assert_func>
 801bcfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd00:	6006      	str	r6, [r0, #0]
 801bd02:	60c6      	str	r6, [r0, #12]
 801bd04:	69e6      	ldr	r6, [r4, #28]
 801bd06:	68f3      	ldr	r3, [r6, #12]
 801bd08:	b183      	cbz	r3, 801bd2c <_Balloc+0x50>
 801bd0a:	69e3      	ldr	r3, [r4, #28]
 801bd0c:	68db      	ldr	r3, [r3, #12]
 801bd0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bd12:	b9b8      	cbnz	r0, 801bd44 <_Balloc+0x68>
 801bd14:	2101      	movs	r1, #1
 801bd16:	fa01 f605 	lsl.w	r6, r1, r5
 801bd1a:	1d72      	adds	r2, r6, #5
 801bd1c:	0092      	lsls	r2, r2, #2
 801bd1e:	4620      	mov	r0, r4
 801bd20:	f000 fe9f 	bl	801ca62 <_calloc_r>
 801bd24:	b160      	cbz	r0, 801bd40 <_Balloc+0x64>
 801bd26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bd2a:	e00e      	b.n	801bd4a <_Balloc+0x6e>
 801bd2c:	2221      	movs	r2, #33	@ 0x21
 801bd2e:	2104      	movs	r1, #4
 801bd30:	4620      	mov	r0, r4
 801bd32:	f000 fe96 	bl	801ca62 <_calloc_r>
 801bd36:	69e3      	ldr	r3, [r4, #28]
 801bd38:	60f0      	str	r0, [r6, #12]
 801bd3a:	68db      	ldr	r3, [r3, #12]
 801bd3c:	2b00      	cmp	r3, #0
 801bd3e:	d1e4      	bne.n	801bd0a <_Balloc+0x2e>
 801bd40:	2000      	movs	r0, #0
 801bd42:	bd70      	pop	{r4, r5, r6, pc}
 801bd44:	6802      	ldr	r2, [r0, #0]
 801bd46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bd4a:	2300      	movs	r3, #0
 801bd4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bd50:	e7f7      	b.n	801bd42 <_Balloc+0x66>
 801bd52:	bf00      	nop
 801bd54:	0801ecb0 	.word	0x0801ecb0
 801bd58:	0801ef4d 	.word	0x0801ef4d

0801bd5c <_Bfree>:
 801bd5c:	b570      	push	{r4, r5, r6, lr}
 801bd5e:	69c6      	ldr	r6, [r0, #28]
 801bd60:	4605      	mov	r5, r0
 801bd62:	460c      	mov	r4, r1
 801bd64:	b976      	cbnz	r6, 801bd84 <_Bfree+0x28>
 801bd66:	2010      	movs	r0, #16
 801bd68:	f7fc fcd8 	bl	801871c <malloc>
 801bd6c:	4602      	mov	r2, r0
 801bd6e:	61e8      	str	r0, [r5, #28]
 801bd70:	b920      	cbnz	r0, 801bd7c <_Bfree+0x20>
 801bd72:	4b09      	ldr	r3, [pc, #36]	@ (801bd98 <_Bfree+0x3c>)
 801bd74:	4809      	ldr	r0, [pc, #36]	@ (801bd9c <_Bfree+0x40>)
 801bd76:	218f      	movs	r1, #143	@ 0x8f
 801bd78:	f7fe fa6c 	bl	801a254 <__assert_func>
 801bd7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd80:	6006      	str	r6, [r0, #0]
 801bd82:	60c6      	str	r6, [r0, #12]
 801bd84:	b13c      	cbz	r4, 801bd96 <_Bfree+0x3a>
 801bd86:	69eb      	ldr	r3, [r5, #28]
 801bd88:	6862      	ldr	r2, [r4, #4]
 801bd8a:	68db      	ldr	r3, [r3, #12]
 801bd8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bd90:	6021      	str	r1, [r4, #0]
 801bd92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801bd96:	bd70      	pop	{r4, r5, r6, pc}
 801bd98:	0801ecb0 	.word	0x0801ecb0
 801bd9c:	0801ef4d 	.word	0x0801ef4d

0801bda0 <__multadd>:
 801bda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bda4:	690d      	ldr	r5, [r1, #16]
 801bda6:	4607      	mov	r7, r0
 801bda8:	460c      	mov	r4, r1
 801bdaa:	461e      	mov	r6, r3
 801bdac:	f101 0c14 	add.w	ip, r1, #20
 801bdb0:	2000      	movs	r0, #0
 801bdb2:	f8dc 3000 	ldr.w	r3, [ip]
 801bdb6:	b299      	uxth	r1, r3
 801bdb8:	fb02 6101 	mla	r1, r2, r1, r6
 801bdbc:	0c1e      	lsrs	r6, r3, #16
 801bdbe:	0c0b      	lsrs	r3, r1, #16
 801bdc0:	fb02 3306 	mla	r3, r2, r6, r3
 801bdc4:	b289      	uxth	r1, r1
 801bdc6:	3001      	adds	r0, #1
 801bdc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801bdcc:	4285      	cmp	r5, r0
 801bdce:	f84c 1b04 	str.w	r1, [ip], #4
 801bdd2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801bdd6:	dcec      	bgt.n	801bdb2 <__multadd+0x12>
 801bdd8:	b30e      	cbz	r6, 801be1e <__multadd+0x7e>
 801bdda:	68a3      	ldr	r3, [r4, #8]
 801bddc:	42ab      	cmp	r3, r5
 801bdde:	dc19      	bgt.n	801be14 <__multadd+0x74>
 801bde0:	6861      	ldr	r1, [r4, #4]
 801bde2:	4638      	mov	r0, r7
 801bde4:	3101      	adds	r1, #1
 801bde6:	f7ff ff79 	bl	801bcdc <_Balloc>
 801bdea:	4680      	mov	r8, r0
 801bdec:	b928      	cbnz	r0, 801bdfa <__multadd+0x5a>
 801bdee:	4602      	mov	r2, r0
 801bdf0:	4b0c      	ldr	r3, [pc, #48]	@ (801be24 <__multadd+0x84>)
 801bdf2:	480d      	ldr	r0, [pc, #52]	@ (801be28 <__multadd+0x88>)
 801bdf4:	21ba      	movs	r1, #186	@ 0xba
 801bdf6:	f7fe fa2d 	bl	801a254 <__assert_func>
 801bdfa:	6922      	ldr	r2, [r4, #16]
 801bdfc:	3202      	adds	r2, #2
 801bdfe:	f104 010c 	add.w	r1, r4, #12
 801be02:	0092      	lsls	r2, r2, #2
 801be04:	300c      	adds	r0, #12
 801be06:	f7fe fa05 	bl	801a214 <memcpy>
 801be0a:	4621      	mov	r1, r4
 801be0c:	4638      	mov	r0, r7
 801be0e:	f7ff ffa5 	bl	801bd5c <_Bfree>
 801be12:	4644      	mov	r4, r8
 801be14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801be18:	3501      	adds	r5, #1
 801be1a:	615e      	str	r6, [r3, #20]
 801be1c:	6125      	str	r5, [r4, #16]
 801be1e:	4620      	mov	r0, r4
 801be20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be24:	0801eecb 	.word	0x0801eecb
 801be28:	0801ef4d 	.word	0x0801ef4d

0801be2c <__s2b>:
 801be2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801be30:	460c      	mov	r4, r1
 801be32:	4615      	mov	r5, r2
 801be34:	461f      	mov	r7, r3
 801be36:	2209      	movs	r2, #9
 801be38:	3308      	adds	r3, #8
 801be3a:	4606      	mov	r6, r0
 801be3c:	fb93 f3f2 	sdiv	r3, r3, r2
 801be40:	2100      	movs	r1, #0
 801be42:	2201      	movs	r2, #1
 801be44:	429a      	cmp	r2, r3
 801be46:	db09      	blt.n	801be5c <__s2b+0x30>
 801be48:	4630      	mov	r0, r6
 801be4a:	f7ff ff47 	bl	801bcdc <_Balloc>
 801be4e:	b940      	cbnz	r0, 801be62 <__s2b+0x36>
 801be50:	4602      	mov	r2, r0
 801be52:	4b19      	ldr	r3, [pc, #100]	@ (801beb8 <__s2b+0x8c>)
 801be54:	4819      	ldr	r0, [pc, #100]	@ (801bebc <__s2b+0x90>)
 801be56:	21d3      	movs	r1, #211	@ 0xd3
 801be58:	f7fe f9fc 	bl	801a254 <__assert_func>
 801be5c:	0052      	lsls	r2, r2, #1
 801be5e:	3101      	adds	r1, #1
 801be60:	e7f0      	b.n	801be44 <__s2b+0x18>
 801be62:	9b08      	ldr	r3, [sp, #32]
 801be64:	6143      	str	r3, [r0, #20]
 801be66:	2d09      	cmp	r5, #9
 801be68:	f04f 0301 	mov.w	r3, #1
 801be6c:	6103      	str	r3, [r0, #16]
 801be6e:	dd16      	ble.n	801be9e <__s2b+0x72>
 801be70:	f104 0909 	add.w	r9, r4, #9
 801be74:	46c8      	mov	r8, r9
 801be76:	442c      	add	r4, r5
 801be78:	f818 3b01 	ldrb.w	r3, [r8], #1
 801be7c:	4601      	mov	r1, r0
 801be7e:	3b30      	subs	r3, #48	@ 0x30
 801be80:	220a      	movs	r2, #10
 801be82:	4630      	mov	r0, r6
 801be84:	f7ff ff8c 	bl	801bda0 <__multadd>
 801be88:	45a0      	cmp	r8, r4
 801be8a:	d1f5      	bne.n	801be78 <__s2b+0x4c>
 801be8c:	f1a5 0408 	sub.w	r4, r5, #8
 801be90:	444c      	add	r4, r9
 801be92:	1b2d      	subs	r5, r5, r4
 801be94:	1963      	adds	r3, r4, r5
 801be96:	42bb      	cmp	r3, r7
 801be98:	db04      	blt.n	801bea4 <__s2b+0x78>
 801be9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be9e:	340a      	adds	r4, #10
 801bea0:	2509      	movs	r5, #9
 801bea2:	e7f6      	b.n	801be92 <__s2b+0x66>
 801bea4:	f814 3b01 	ldrb.w	r3, [r4], #1
 801bea8:	4601      	mov	r1, r0
 801beaa:	3b30      	subs	r3, #48	@ 0x30
 801beac:	220a      	movs	r2, #10
 801beae:	4630      	mov	r0, r6
 801beb0:	f7ff ff76 	bl	801bda0 <__multadd>
 801beb4:	e7ee      	b.n	801be94 <__s2b+0x68>
 801beb6:	bf00      	nop
 801beb8:	0801eecb 	.word	0x0801eecb
 801bebc:	0801ef4d 	.word	0x0801ef4d

0801bec0 <__hi0bits>:
 801bec0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801bec4:	4603      	mov	r3, r0
 801bec6:	bf36      	itet	cc
 801bec8:	0403      	lslcc	r3, r0, #16
 801beca:	2000      	movcs	r0, #0
 801becc:	2010      	movcc	r0, #16
 801bece:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801bed2:	bf3c      	itt	cc
 801bed4:	021b      	lslcc	r3, r3, #8
 801bed6:	3008      	addcc	r0, #8
 801bed8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801bedc:	bf3c      	itt	cc
 801bede:	011b      	lslcc	r3, r3, #4
 801bee0:	3004      	addcc	r0, #4
 801bee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801bee6:	bf3c      	itt	cc
 801bee8:	009b      	lslcc	r3, r3, #2
 801beea:	3002      	addcc	r0, #2
 801beec:	2b00      	cmp	r3, #0
 801beee:	db05      	blt.n	801befc <__hi0bits+0x3c>
 801bef0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801bef4:	f100 0001 	add.w	r0, r0, #1
 801bef8:	bf08      	it	eq
 801befa:	2020      	moveq	r0, #32
 801befc:	4770      	bx	lr

0801befe <__lo0bits>:
 801befe:	6803      	ldr	r3, [r0, #0]
 801bf00:	4602      	mov	r2, r0
 801bf02:	f013 0007 	ands.w	r0, r3, #7
 801bf06:	d00b      	beq.n	801bf20 <__lo0bits+0x22>
 801bf08:	07d9      	lsls	r1, r3, #31
 801bf0a:	d421      	bmi.n	801bf50 <__lo0bits+0x52>
 801bf0c:	0798      	lsls	r0, r3, #30
 801bf0e:	bf49      	itett	mi
 801bf10:	085b      	lsrmi	r3, r3, #1
 801bf12:	089b      	lsrpl	r3, r3, #2
 801bf14:	2001      	movmi	r0, #1
 801bf16:	6013      	strmi	r3, [r2, #0]
 801bf18:	bf5c      	itt	pl
 801bf1a:	6013      	strpl	r3, [r2, #0]
 801bf1c:	2002      	movpl	r0, #2
 801bf1e:	4770      	bx	lr
 801bf20:	b299      	uxth	r1, r3
 801bf22:	b909      	cbnz	r1, 801bf28 <__lo0bits+0x2a>
 801bf24:	0c1b      	lsrs	r3, r3, #16
 801bf26:	2010      	movs	r0, #16
 801bf28:	b2d9      	uxtb	r1, r3
 801bf2a:	b909      	cbnz	r1, 801bf30 <__lo0bits+0x32>
 801bf2c:	3008      	adds	r0, #8
 801bf2e:	0a1b      	lsrs	r3, r3, #8
 801bf30:	0719      	lsls	r1, r3, #28
 801bf32:	bf04      	itt	eq
 801bf34:	091b      	lsreq	r3, r3, #4
 801bf36:	3004      	addeq	r0, #4
 801bf38:	0799      	lsls	r1, r3, #30
 801bf3a:	bf04      	itt	eq
 801bf3c:	089b      	lsreq	r3, r3, #2
 801bf3e:	3002      	addeq	r0, #2
 801bf40:	07d9      	lsls	r1, r3, #31
 801bf42:	d403      	bmi.n	801bf4c <__lo0bits+0x4e>
 801bf44:	085b      	lsrs	r3, r3, #1
 801bf46:	f100 0001 	add.w	r0, r0, #1
 801bf4a:	d003      	beq.n	801bf54 <__lo0bits+0x56>
 801bf4c:	6013      	str	r3, [r2, #0]
 801bf4e:	4770      	bx	lr
 801bf50:	2000      	movs	r0, #0
 801bf52:	4770      	bx	lr
 801bf54:	2020      	movs	r0, #32
 801bf56:	4770      	bx	lr

0801bf58 <__i2b>:
 801bf58:	b510      	push	{r4, lr}
 801bf5a:	460c      	mov	r4, r1
 801bf5c:	2101      	movs	r1, #1
 801bf5e:	f7ff febd 	bl	801bcdc <_Balloc>
 801bf62:	4602      	mov	r2, r0
 801bf64:	b928      	cbnz	r0, 801bf72 <__i2b+0x1a>
 801bf66:	4b05      	ldr	r3, [pc, #20]	@ (801bf7c <__i2b+0x24>)
 801bf68:	4805      	ldr	r0, [pc, #20]	@ (801bf80 <__i2b+0x28>)
 801bf6a:	f240 1145 	movw	r1, #325	@ 0x145
 801bf6e:	f7fe f971 	bl	801a254 <__assert_func>
 801bf72:	2301      	movs	r3, #1
 801bf74:	6144      	str	r4, [r0, #20]
 801bf76:	6103      	str	r3, [r0, #16]
 801bf78:	bd10      	pop	{r4, pc}
 801bf7a:	bf00      	nop
 801bf7c:	0801eecb 	.word	0x0801eecb
 801bf80:	0801ef4d 	.word	0x0801ef4d

0801bf84 <__multiply>:
 801bf84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf88:	4614      	mov	r4, r2
 801bf8a:	690a      	ldr	r2, [r1, #16]
 801bf8c:	6923      	ldr	r3, [r4, #16]
 801bf8e:	429a      	cmp	r2, r3
 801bf90:	bfa8      	it	ge
 801bf92:	4623      	movge	r3, r4
 801bf94:	460f      	mov	r7, r1
 801bf96:	bfa4      	itt	ge
 801bf98:	460c      	movge	r4, r1
 801bf9a:	461f      	movge	r7, r3
 801bf9c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801bfa0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801bfa4:	68a3      	ldr	r3, [r4, #8]
 801bfa6:	6861      	ldr	r1, [r4, #4]
 801bfa8:	eb0a 0609 	add.w	r6, sl, r9
 801bfac:	42b3      	cmp	r3, r6
 801bfae:	b085      	sub	sp, #20
 801bfb0:	bfb8      	it	lt
 801bfb2:	3101      	addlt	r1, #1
 801bfb4:	f7ff fe92 	bl	801bcdc <_Balloc>
 801bfb8:	b930      	cbnz	r0, 801bfc8 <__multiply+0x44>
 801bfba:	4602      	mov	r2, r0
 801bfbc:	4b44      	ldr	r3, [pc, #272]	@ (801c0d0 <__multiply+0x14c>)
 801bfbe:	4845      	ldr	r0, [pc, #276]	@ (801c0d4 <__multiply+0x150>)
 801bfc0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801bfc4:	f7fe f946 	bl	801a254 <__assert_func>
 801bfc8:	f100 0514 	add.w	r5, r0, #20
 801bfcc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801bfd0:	462b      	mov	r3, r5
 801bfd2:	2200      	movs	r2, #0
 801bfd4:	4543      	cmp	r3, r8
 801bfd6:	d321      	bcc.n	801c01c <__multiply+0x98>
 801bfd8:	f107 0114 	add.w	r1, r7, #20
 801bfdc:	f104 0214 	add.w	r2, r4, #20
 801bfe0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801bfe4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801bfe8:	9302      	str	r3, [sp, #8]
 801bfea:	1b13      	subs	r3, r2, r4
 801bfec:	3b15      	subs	r3, #21
 801bfee:	f023 0303 	bic.w	r3, r3, #3
 801bff2:	3304      	adds	r3, #4
 801bff4:	f104 0715 	add.w	r7, r4, #21
 801bff8:	42ba      	cmp	r2, r7
 801bffa:	bf38      	it	cc
 801bffc:	2304      	movcc	r3, #4
 801bffe:	9301      	str	r3, [sp, #4]
 801c000:	9b02      	ldr	r3, [sp, #8]
 801c002:	9103      	str	r1, [sp, #12]
 801c004:	428b      	cmp	r3, r1
 801c006:	d80c      	bhi.n	801c022 <__multiply+0x9e>
 801c008:	2e00      	cmp	r6, #0
 801c00a:	dd03      	ble.n	801c014 <__multiply+0x90>
 801c00c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c010:	2b00      	cmp	r3, #0
 801c012:	d05b      	beq.n	801c0cc <__multiply+0x148>
 801c014:	6106      	str	r6, [r0, #16]
 801c016:	b005      	add	sp, #20
 801c018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c01c:	f843 2b04 	str.w	r2, [r3], #4
 801c020:	e7d8      	b.n	801bfd4 <__multiply+0x50>
 801c022:	f8b1 a000 	ldrh.w	sl, [r1]
 801c026:	f1ba 0f00 	cmp.w	sl, #0
 801c02a:	d024      	beq.n	801c076 <__multiply+0xf2>
 801c02c:	f104 0e14 	add.w	lr, r4, #20
 801c030:	46a9      	mov	r9, r5
 801c032:	f04f 0c00 	mov.w	ip, #0
 801c036:	f85e 7b04 	ldr.w	r7, [lr], #4
 801c03a:	f8d9 3000 	ldr.w	r3, [r9]
 801c03e:	fa1f fb87 	uxth.w	fp, r7
 801c042:	b29b      	uxth	r3, r3
 801c044:	fb0a 330b 	mla	r3, sl, fp, r3
 801c048:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801c04c:	f8d9 7000 	ldr.w	r7, [r9]
 801c050:	4463      	add	r3, ip
 801c052:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801c056:	fb0a c70b 	mla	r7, sl, fp, ip
 801c05a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801c05e:	b29b      	uxth	r3, r3
 801c060:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801c064:	4572      	cmp	r2, lr
 801c066:	f849 3b04 	str.w	r3, [r9], #4
 801c06a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801c06e:	d8e2      	bhi.n	801c036 <__multiply+0xb2>
 801c070:	9b01      	ldr	r3, [sp, #4]
 801c072:	f845 c003 	str.w	ip, [r5, r3]
 801c076:	9b03      	ldr	r3, [sp, #12]
 801c078:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c07c:	3104      	adds	r1, #4
 801c07e:	f1b9 0f00 	cmp.w	r9, #0
 801c082:	d021      	beq.n	801c0c8 <__multiply+0x144>
 801c084:	682b      	ldr	r3, [r5, #0]
 801c086:	f104 0c14 	add.w	ip, r4, #20
 801c08a:	46ae      	mov	lr, r5
 801c08c:	f04f 0a00 	mov.w	sl, #0
 801c090:	f8bc b000 	ldrh.w	fp, [ip]
 801c094:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801c098:	fb09 770b 	mla	r7, r9, fp, r7
 801c09c:	4457      	add	r7, sl
 801c09e:	b29b      	uxth	r3, r3
 801c0a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801c0a4:	f84e 3b04 	str.w	r3, [lr], #4
 801c0a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c0ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c0b0:	f8be 3000 	ldrh.w	r3, [lr]
 801c0b4:	fb09 330a 	mla	r3, r9, sl, r3
 801c0b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801c0bc:	4562      	cmp	r2, ip
 801c0be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c0c2:	d8e5      	bhi.n	801c090 <__multiply+0x10c>
 801c0c4:	9f01      	ldr	r7, [sp, #4]
 801c0c6:	51eb      	str	r3, [r5, r7]
 801c0c8:	3504      	adds	r5, #4
 801c0ca:	e799      	b.n	801c000 <__multiply+0x7c>
 801c0cc:	3e01      	subs	r6, #1
 801c0ce:	e79b      	b.n	801c008 <__multiply+0x84>
 801c0d0:	0801eecb 	.word	0x0801eecb
 801c0d4:	0801ef4d 	.word	0x0801ef4d

0801c0d8 <__pow5mult>:
 801c0d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c0dc:	4615      	mov	r5, r2
 801c0de:	f012 0203 	ands.w	r2, r2, #3
 801c0e2:	4607      	mov	r7, r0
 801c0e4:	460e      	mov	r6, r1
 801c0e6:	d007      	beq.n	801c0f8 <__pow5mult+0x20>
 801c0e8:	4c25      	ldr	r4, [pc, #148]	@ (801c180 <__pow5mult+0xa8>)
 801c0ea:	3a01      	subs	r2, #1
 801c0ec:	2300      	movs	r3, #0
 801c0ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c0f2:	f7ff fe55 	bl	801bda0 <__multadd>
 801c0f6:	4606      	mov	r6, r0
 801c0f8:	10ad      	asrs	r5, r5, #2
 801c0fa:	d03d      	beq.n	801c178 <__pow5mult+0xa0>
 801c0fc:	69fc      	ldr	r4, [r7, #28]
 801c0fe:	b97c      	cbnz	r4, 801c120 <__pow5mult+0x48>
 801c100:	2010      	movs	r0, #16
 801c102:	f7fc fb0b 	bl	801871c <malloc>
 801c106:	4602      	mov	r2, r0
 801c108:	61f8      	str	r0, [r7, #28]
 801c10a:	b928      	cbnz	r0, 801c118 <__pow5mult+0x40>
 801c10c:	4b1d      	ldr	r3, [pc, #116]	@ (801c184 <__pow5mult+0xac>)
 801c10e:	481e      	ldr	r0, [pc, #120]	@ (801c188 <__pow5mult+0xb0>)
 801c110:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801c114:	f7fe f89e 	bl	801a254 <__assert_func>
 801c118:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c11c:	6004      	str	r4, [r0, #0]
 801c11e:	60c4      	str	r4, [r0, #12]
 801c120:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801c124:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c128:	b94c      	cbnz	r4, 801c13e <__pow5mult+0x66>
 801c12a:	f240 2171 	movw	r1, #625	@ 0x271
 801c12e:	4638      	mov	r0, r7
 801c130:	f7ff ff12 	bl	801bf58 <__i2b>
 801c134:	2300      	movs	r3, #0
 801c136:	f8c8 0008 	str.w	r0, [r8, #8]
 801c13a:	4604      	mov	r4, r0
 801c13c:	6003      	str	r3, [r0, #0]
 801c13e:	f04f 0900 	mov.w	r9, #0
 801c142:	07eb      	lsls	r3, r5, #31
 801c144:	d50a      	bpl.n	801c15c <__pow5mult+0x84>
 801c146:	4631      	mov	r1, r6
 801c148:	4622      	mov	r2, r4
 801c14a:	4638      	mov	r0, r7
 801c14c:	f7ff ff1a 	bl	801bf84 <__multiply>
 801c150:	4631      	mov	r1, r6
 801c152:	4680      	mov	r8, r0
 801c154:	4638      	mov	r0, r7
 801c156:	f7ff fe01 	bl	801bd5c <_Bfree>
 801c15a:	4646      	mov	r6, r8
 801c15c:	106d      	asrs	r5, r5, #1
 801c15e:	d00b      	beq.n	801c178 <__pow5mult+0xa0>
 801c160:	6820      	ldr	r0, [r4, #0]
 801c162:	b938      	cbnz	r0, 801c174 <__pow5mult+0x9c>
 801c164:	4622      	mov	r2, r4
 801c166:	4621      	mov	r1, r4
 801c168:	4638      	mov	r0, r7
 801c16a:	f7ff ff0b 	bl	801bf84 <__multiply>
 801c16e:	6020      	str	r0, [r4, #0]
 801c170:	f8c0 9000 	str.w	r9, [r0]
 801c174:	4604      	mov	r4, r0
 801c176:	e7e4      	b.n	801c142 <__pow5mult+0x6a>
 801c178:	4630      	mov	r0, r6
 801c17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c17e:	bf00      	nop
 801c180:	0801efa8 	.word	0x0801efa8
 801c184:	0801ecb0 	.word	0x0801ecb0
 801c188:	0801ef4d 	.word	0x0801ef4d

0801c18c <__lshift>:
 801c18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c190:	460c      	mov	r4, r1
 801c192:	6849      	ldr	r1, [r1, #4]
 801c194:	6923      	ldr	r3, [r4, #16]
 801c196:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c19a:	68a3      	ldr	r3, [r4, #8]
 801c19c:	4607      	mov	r7, r0
 801c19e:	4691      	mov	r9, r2
 801c1a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c1a4:	f108 0601 	add.w	r6, r8, #1
 801c1a8:	42b3      	cmp	r3, r6
 801c1aa:	db0b      	blt.n	801c1c4 <__lshift+0x38>
 801c1ac:	4638      	mov	r0, r7
 801c1ae:	f7ff fd95 	bl	801bcdc <_Balloc>
 801c1b2:	4605      	mov	r5, r0
 801c1b4:	b948      	cbnz	r0, 801c1ca <__lshift+0x3e>
 801c1b6:	4602      	mov	r2, r0
 801c1b8:	4b28      	ldr	r3, [pc, #160]	@ (801c25c <__lshift+0xd0>)
 801c1ba:	4829      	ldr	r0, [pc, #164]	@ (801c260 <__lshift+0xd4>)
 801c1bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801c1c0:	f7fe f848 	bl	801a254 <__assert_func>
 801c1c4:	3101      	adds	r1, #1
 801c1c6:	005b      	lsls	r3, r3, #1
 801c1c8:	e7ee      	b.n	801c1a8 <__lshift+0x1c>
 801c1ca:	2300      	movs	r3, #0
 801c1cc:	f100 0114 	add.w	r1, r0, #20
 801c1d0:	f100 0210 	add.w	r2, r0, #16
 801c1d4:	4618      	mov	r0, r3
 801c1d6:	4553      	cmp	r3, sl
 801c1d8:	db33      	blt.n	801c242 <__lshift+0xb6>
 801c1da:	6920      	ldr	r0, [r4, #16]
 801c1dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c1e0:	f104 0314 	add.w	r3, r4, #20
 801c1e4:	f019 091f 	ands.w	r9, r9, #31
 801c1e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c1ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c1f0:	d02b      	beq.n	801c24a <__lshift+0xbe>
 801c1f2:	f1c9 0e20 	rsb	lr, r9, #32
 801c1f6:	468a      	mov	sl, r1
 801c1f8:	2200      	movs	r2, #0
 801c1fa:	6818      	ldr	r0, [r3, #0]
 801c1fc:	fa00 f009 	lsl.w	r0, r0, r9
 801c200:	4310      	orrs	r0, r2
 801c202:	f84a 0b04 	str.w	r0, [sl], #4
 801c206:	f853 2b04 	ldr.w	r2, [r3], #4
 801c20a:	459c      	cmp	ip, r3
 801c20c:	fa22 f20e 	lsr.w	r2, r2, lr
 801c210:	d8f3      	bhi.n	801c1fa <__lshift+0x6e>
 801c212:	ebac 0304 	sub.w	r3, ip, r4
 801c216:	3b15      	subs	r3, #21
 801c218:	f023 0303 	bic.w	r3, r3, #3
 801c21c:	3304      	adds	r3, #4
 801c21e:	f104 0015 	add.w	r0, r4, #21
 801c222:	4584      	cmp	ip, r0
 801c224:	bf38      	it	cc
 801c226:	2304      	movcc	r3, #4
 801c228:	50ca      	str	r2, [r1, r3]
 801c22a:	b10a      	cbz	r2, 801c230 <__lshift+0xa4>
 801c22c:	f108 0602 	add.w	r6, r8, #2
 801c230:	3e01      	subs	r6, #1
 801c232:	4638      	mov	r0, r7
 801c234:	612e      	str	r6, [r5, #16]
 801c236:	4621      	mov	r1, r4
 801c238:	f7ff fd90 	bl	801bd5c <_Bfree>
 801c23c:	4628      	mov	r0, r5
 801c23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c242:	f842 0f04 	str.w	r0, [r2, #4]!
 801c246:	3301      	adds	r3, #1
 801c248:	e7c5      	b.n	801c1d6 <__lshift+0x4a>
 801c24a:	3904      	subs	r1, #4
 801c24c:	f853 2b04 	ldr.w	r2, [r3], #4
 801c250:	f841 2f04 	str.w	r2, [r1, #4]!
 801c254:	459c      	cmp	ip, r3
 801c256:	d8f9      	bhi.n	801c24c <__lshift+0xc0>
 801c258:	e7ea      	b.n	801c230 <__lshift+0xa4>
 801c25a:	bf00      	nop
 801c25c:	0801eecb 	.word	0x0801eecb
 801c260:	0801ef4d 	.word	0x0801ef4d

0801c264 <__mcmp>:
 801c264:	690a      	ldr	r2, [r1, #16]
 801c266:	4603      	mov	r3, r0
 801c268:	6900      	ldr	r0, [r0, #16]
 801c26a:	1a80      	subs	r0, r0, r2
 801c26c:	b530      	push	{r4, r5, lr}
 801c26e:	d10e      	bne.n	801c28e <__mcmp+0x2a>
 801c270:	3314      	adds	r3, #20
 801c272:	3114      	adds	r1, #20
 801c274:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801c278:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801c27c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c280:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c284:	4295      	cmp	r5, r2
 801c286:	d003      	beq.n	801c290 <__mcmp+0x2c>
 801c288:	d205      	bcs.n	801c296 <__mcmp+0x32>
 801c28a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c28e:	bd30      	pop	{r4, r5, pc}
 801c290:	42a3      	cmp	r3, r4
 801c292:	d3f3      	bcc.n	801c27c <__mcmp+0x18>
 801c294:	e7fb      	b.n	801c28e <__mcmp+0x2a>
 801c296:	2001      	movs	r0, #1
 801c298:	e7f9      	b.n	801c28e <__mcmp+0x2a>
	...

0801c29c <__mdiff>:
 801c29c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c2a0:	4689      	mov	r9, r1
 801c2a2:	4606      	mov	r6, r0
 801c2a4:	4611      	mov	r1, r2
 801c2a6:	4648      	mov	r0, r9
 801c2a8:	4614      	mov	r4, r2
 801c2aa:	f7ff ffdb 	bl	801c264 <__mcmp>
 801c2ae:	1e05      	subs	r5, r0, #0
 801c2b0:	d112      	bne.n	801c2d8 <__mdiff+0x3c>
 801c2b2:	4629      	mov	r1, r5
 801c2b4:	4630      	mov	r0, r6
 801c2b6:	f7ff fd11 	bl	801bcdc <_Balloc>
 801c2ba:	4602      	mov	r2, r0
 801c2bc:	b928      	cbnz	r0, 801c2ca <__mdiff+0x2e>
 801c2be:	4b3f      	ldr	r3, [pc, #252]	@ (801c3bc <__mdiff+0x120>)
 801c2c0:	f240 2137 	movw	r1, #567	@ 0x237
 801c2c4:	483e      	ldr	r0, [pc, #248]	@ (801c3c0 <__mdiff+0x124>)
 801c2c6:	f7fd ffc5 	bl	801a254 <__assert_func>
 801c2ca:	2301      	movs	r3, #1
 801c2cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c2d0:	4610      	mov	r0, r2
 801c2d2:	b003      	add	sp, #12
 801c2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2d8:	bfbc      	itt	lt
 801c2da:	464b      	movlt	r3, r9
 801c2dc:	46a1      	movlt	r9, r4
 801c2de:	4630      	mov	r0, r6
 801c2e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801c2e4:	bfba      	itte	lt
 801c2e6:	461c      	movlt	r4, r3
 801c2e8:	2501      	movlt	r5, #1
 801c2ea:	2500      	movge	r5, #0
 801c2ec:	f7ff fcf6 	bl	801bcdc <_Balloc>
 801c2f0:	4602      	mov	r2, r0
 801c2f2:	b918      	cbnz	r0, 801c2fc <__mdiff+0x60>
 801c2f4:	4b31      	ldr	r3, [pc, #196]	@ (801c3bc <__mdiff+0x120>)
 801c2f6:	f240 2145 	movw	r1, #581	@ 0x245
 801c2fa:	e7e3      	b.n	801c2c4 <__mdiff+0x28>
 801c2fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801c300:	6926      	ldr	r6, [r4, #16]
 801c302:	60c5      	str	r5, [r0, #12]
 801c304:	f109 0310 	add.w	r3, r9, #16
 801c308:	f109 0514 	add.w	r5, r9, #20
 801c30c:	f104 0e14 	add.w	lr, r4, #20
 801c310:	f100 0b14 	add.w	fp, r0, #20
 801c314:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801c318:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801c31c:	9301      	str	r3, [sp, #4]
 801c31e:	46d9      	mov	r9, fp
 801c320:	f04f 0c00 	mov.w	ip, #0
 801c324:	9b01      	ldr	r3, [sp, #4]
 801c326:	f85e 0b04 	ldr.w	r0, [lr], #4
 801c32a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801c32e:	9301      	str	r3, [sp, #4]
 801c330:	fa1f f38a 	uxth.w	r3, sl
 801c334:	4619      	mov	r1, r3
 801c336:	b283      	uxth	r3, r0
 801c338:	1acb      	subs	r3, r1, r3
 801c33a:	0c00      	lsrs	r0, r0, #16
 801c33c:	4463      	add	r3, ip
 801c33e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801c342:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801c346:	b29b      	uxth	r3, r3
 801c348:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801c34c:	4576      	cmp	r6, lr
 801c34e:	f849 3b04 	str.w	r3, [r9], #4
 801c352:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c356:	d8e5      	bhi.n	801c324 <__mdiff+0x88>
 801c358:	1b33      	subs	r3, r6, r4
 801c35a:	3b15      	subs	r3, #21
 801c35c:	f023 0303 	bic.w	r3, r3, #3
 801c360:	3415      	adds	r4, #21
 801c362:	3304      	adds	r3, #4
 801c364:	42a6      	cmp	r6, r4
 801c366:	bf38      	it	cc
 801c368:	2304      	movcc	r3, #4
 801c36a:	441d      	add	r5, r3
 801c36c:	445b      	add	r3, fp
 801c36e:	461e      	mov	r6, r3
 801c370:	462c      	mov	r4, r5
 801c372:	4544      	cmp	r4, r8
 801c374:	d30e      	bcc.n	801c394 <__mdiff+0xf8>
 801c376:	f108 0103 	add.w	r1, r8, #3
 801c37a:	1b49      	subs	r1, r1, r5
 801c37c:	f021 0103 	bic.w	r1, r1, #3
 801c380:	3d03      	subs	r5, #3
 801c382:	45a8      	cmp	r8, r5
 801c384:	bf38      	it	cc
 801c386:	2100      	movcc	r1, #0
 801c388:	440b      	add	r3, r1
 801c38a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c38e:	b191      	cbz	r1, 801c3b6 <__mdiff+0x11a>
 801c390:	6117      	str	r7, [r2, #16]
 801c392:	e79d      	b.n	801c2d0 <__mdiff+0x34>
 801c394:	f854 1b04 	ldr.w	r1, [r4], #4
 801c398:	46e6      	mov	lr, ip
 801c39a:	0c08      	lsrs	r0, r1, #16
 801c39c:	fa1c fc81 	uxtah	ip, ip, r1
 801c3a0:	4471      	add	r1, lr
 801c3a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801c3a6:	b289      	uxth	r1, r1
 801c3a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801c3ac:	f846 1b04 	str.w	r1, [r6], #4
 801c3b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c3b4:	e7dd      	b.n	801c372 <__mdiff+0xd6>
 801c3b6:	3f01      	subs	r7, #1
 801c3b8:	e7e7      	b.n	801c38a <__mdiff+0xee>
 801c3ba:	bf00      	nop
 801c3bc:	0801eecb 	.word	0x0801eecb
 801c3c0:	0801ef4d 	.word	0x0801ef4d

0801c3c4 <__ulp>:
 801c3c4:	b082      	sub	sp, #8
 801c3c6:	ed8d 0b00 	vstr	d0, [sp]
 801c3ca:	9a01      	ldr	r2, [sp, #4]
 801c3cc:	4b0f      	ldr	r3, [pc, #60]	@ (801c40c <__ulp+0x48>)
 801c3ce:	4013      	ands	r3, r2
 801c3d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801c3d4:	2b00      	cmp	r3, #0
 801c3d6:	dc08      	bgt.n	801c3ea <__ulp+0x26>
 801c3d8:	425b      	negs	r3, r3
 801c3da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801c3de:	ea4f 5223 	mov.w	r2, r3, asr #20
 801c3e2:	da04      	bge.n	801c3ee <__ulp+0x2a>
 801c3e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801c3e8:	4113      	asrs	r3, r2
 801c3ea:	2200      	movs	r2, #0
 801c3ec:	e008      	b.n	801c400 <__ulp+0x3c>
 801c3ee:	f1a2 0314 	sub.w	r3, r2, #20
 801c3f2:	2b1e      	cmp	r3, #30
 801c3f4:	bfda      	itte	le
 801c3f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801c3fa:	40da      	lsrle	r2, r3
 801c3fc:	2201      	movgt	r2, #1
 801c3fe:	2300      	movs	r3, #0
 801c400:	4619      	mov	r1, r3
 801c402:	4610      	mov	r0, r2
 801c404:	ec41 0b10 	vmov	d0, r0, r1
 801c408:	b002      	add	sp, #8
 801c40a:	4770      	bx	lr
 801c40c:	7ff00000 	.word	0x7ff00000

0801c410 <__b2d>:
 801c410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c414:	6906      	ldr	r6, [r0, #16]
 801c416:	f100 0814 	add.w	r8, r0, #20
 801c41a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801c41e:	1f37      	subs	r7, r6, #4
 801c420:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801c424:	4610      	mov	r0, r2
 801c426:	f7ff fd4b 	bl	801bec0 <__hi0bits>
 801c42a:	f1c0 0320 	rsb	r3, r0, #32
 801c42e:	280a      	cmp	r0, #10
 801c430:	600b      	str	r3, [r1, #0]
 801c432:	491b      	ldr	r1, [pc, #108]	@ (801c4a0 <__b2d+0x90>)
 801c434:	dc15      	bgt.n	801c462 <__b2d+0x52>
 801c436:	f1c0 0c0b 	rsb	ip, r0, #11
 801c43a:	fa22 f30c 	lsr.w	r3, r2, ip
 801c43e:	45b8      	cmp	r8, r7
 801c440:	ea43 0501 	orr.w	r5, r3, r1
 801c444:	bf34      	ite	cc
 801c446:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c44a:	2300      	movcs	r3, #0
 801c44c:	3015      	adds	r0, #21
 801c44e:	fa02 f000 	lsl.w	r0, r2, r0
 801c452:	fa23 f30c 	lsr.w	r3, r3, ip
 801c456:	4303      	orrs	r3, r0
 801c458:	461c      	mov	r4, r3
 801c45a:	ec45 4b10 	vmov	d0, r4, r5
 801c45e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c462:	45b8      	cmp	r8, r7
 801c464:	bf3a      	itte	cc
 801c466:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c46a:	f1a6 0708 	subcc.w	r7, r6, #8
 801c46e:	2300      	movcs	r3, #0
 801c470:	380b      	subs	r0, #11
 801c472:	d012      	beq.n	801c49a <__b2d+0x8a>
 801c474:	f1c0 0120 	rsb	r1, r0, #32
 801c478:	fa23 f401 	lsr.w	r4, r3, r1
 801c47c:	4082      	lsls	r2, r0
 801c47e:	4322      	orrs	r2, r4
 801c480:	4547      	cmp	r7, r8
 801c482:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801c486:	bf8c      	ite	hi
 801c488:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801c48c:	2200      	movls	r2, #0
 801c48e:	4083      	lsls	r3, r0
 801c490:	40ca      	lsrs	r2, r1
 801c492:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801c496:	4313      	orrs	r3, r2
 801c498:	e7de      	b.n	801c458 <__b2d+0x48>
 801c49a:	ea42 0501 	orr.w	r5, r2, r1
 801c49e:	e7db      	b.n	801c458 <__b2d+0x48>
 801c4a0:	3ff00000 	.word	0x3ff00000

0801c4a4 <__d2b>:
 801c4a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c4a8:	460f      	mov	r7, r1
 801c4aa:	2101      	movs	r1, #1
 801c4ac:	ec59 8b10 	vmov	r8, r9, d0
 801c4b0:	4616      	mov	r6, r2
 801c4b2:	f7ff fc13 	bl	801bcdc <_Balloc>
 801c4b6:	4604      	mov	r4, r0
 801c4b8:	b930      	cbnz	r0, 801c4c8 <__d2b+0x24>
 801c4ba:	4602      	mov	r2, r0
 801c4bc:	4b23      	ldr	r3, [pc, #140]	@ (801c54c <__d2b+0xa8>)
 801c4be:	4824      	ldr	r0, [pc, #144]	@ (801c550 <__d2b+0xac>)
 801c4c0:	f240 310f 	movw	r1, #783	@ 0x30f
 801c4c4:	f7fd fec6 	bl	801a254 <__assert_func>
 801c4c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801c4cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c4d0:	b10d      	cbz	r5, 801c4d6 <__d2b+0x32>
 801c4d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c4d6:	9301      	str	r3, [sp, #4]
 801c4d8:	f1b8 0300 	subs.w	r3, r8, #0
 801c4dc:	d023      	beq.n	801c526 <__d2b+0x82>
 801c4de:	4668      	mov	r0, sp
 801c4e0:	9300      	str	r3, [sp, #0]
 801c4e2:	f7ff fd0c 	bl	801befe <__lo0bits>
 801c4e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 801c4ea:	b1d0      	cbz	r0, 801c522 <__d2b+0x7e>
 801c4ec:	f1c0 0320 	rsb	r3, r0, #32
 801c4f0:	fa02 f303 	lsl.w	r3, r2, r3
 801c4f4:	430b      	orrs	r3, r1
 801c4f6:	40c2      	lsrs	r2, r0
 801c4f8:	6163      	str	r3, [r4, #20]
 801c4fa:	9201      	str	r2, [sp, #4]
 801c4fc:	9b01      	ldr	r3, [sp, #4]
 801c4fe:	61a3      	str	r3, [r4, #24]
 801c500:	2b00      	cmp	r3, #0
 801c502:	bf0c      	ite	eq
 801c504:	2201      	moveq	r2, #1
 801c506:	2202      	movne	r2, #2
 801c508:	6122      	str	r2, [r4, #16]
 801c50a:	b1a5      	cbz	r5, 801c536 <__d2b+0x92>
 801c50c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801c510:	4405      	add	r5, r0
 801c512:	603d      	str	r5, [r7, #0]
 801c514:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801c518:	6030      	str	r0, [r6, #0]
 801c51a:	4620      	mov	r0, r4
 801c51c:	b003      	add	sp, #12
 801c51e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c522:	6161      	str	r1, [r4, #20]
 801c524:	e7ea      	b.n	801c4fc <__d2b+0x58>
 801c526:	a801      	add	r0, sp, #4
 801c528:	f7ff fce9 	bl	801befe <__lo0bits>
 801c52c:	9b01      	ldr	r3, [sp, #4]
 801c52e:	6163      	str	r3, [r4, #20]
 801c530:	3020      	adds	r0, #32
 801c532:	2201      	movs	r2, #1
 801c534:	e7e8      	b.n	801c508 <__d2b+0x64>
 801c536:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c53a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801c53e:	6038      	str	r0, [r7, #0]
 801c540:	6918      	ldr	r0, [r3, #16]
 801c542:	f7ff fcbd 	bl	801bec0 <__hi0bits>
 801c546:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c54a:	e7e5      	b.n	801c518 <__d2b+0x74>
 801c54c:	0801eecb 	.word	0x0801eecb
 801c550:	0801ef4d 	.word	0x0801ef4d

0801c554 <__ratio>:
 801c554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c558:	b085      	sub	sp, #20
 801c55a:	e9cd 1000 	strd	r1, r0, [sp]
 801c55e:	a902      	add	r1, sp, #8
 801c560:	f7ff ff56 	bl	801c410 <__b2d>
 801c564:	9800      	ldr	r0, [sp, #0]
 801c566:	a903      	add	r1, sp, #12
 801c568:	ec55 4b10 	vmov	r4, r5, d0
 801c56c:	f7ff ff50 	bl	801c410 <__b2d>
 801c570:	9b01      	ldr	r3, [sp, #4]
 801c572:	6919      	ldr	r1, [r3, #16]
 801c574:	9b00      	ldr	r3, [sp, #0]
 801c576:	691b      	ldr	r3, [r3, #16]
 801c578:	1ac9      	subs	r1, r1, r3
 801c57a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801c57e:	1a9b      	subs	r3, r3, r2
 801c580:	ec5b ab10 	vmov	sl, fp, d0
 801c584:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801c588:	2b00      	cmp	r3, #0
 801c58a:	bfce      	itee	gt
 801c58c:	462a      	movgt	r2, r5
 801c58e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c592:	465a      	movle	r2, fp
 801c594:	462f      	mov	r7, r5
 801c596:	46d9      	mov	r9, fp
 801c598:	bfcc      	ite	gt
 801c59a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801c59e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801c5a2:	464b      	mov	r3, r9
 801c5a4:	4652      	mov	r2, sl
 801c5a6:	4620      	mov	r0, r4
 801c5a8:	4639      	mov	r1, r7
 801c5aa:	f7e6 fb81 	bl	8002cb0 <__aeabi_ddiv>
 801c5ae:	ec41 0b10 	vmov	d0, r0, r1
 801c5b2:	b005      	add	sp, #20
 801c5b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c5b8 <__copybits>:
 801c5b8:	3901      	subs	r1, #1
 801c5ba:	b570      	push	{r4, r5, r6, lr}
 801c5bc:	1149      	asrs	r1, r1, #5
 801c5be:	6914      	ldr	r4, [r2, #16]
 801c5c0:	3101      	adds	r1, #1
 801c5c2:	f102 0314 	add.w	r3, r2, #20
 801c5c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c5ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c5ce:	1f05      	subs	r5, r0, #4
 801c5d0:	42a3      	cmp	r3, r4
 801c5d2:	d30c      	bcc.n	801c5ee <__copybits+0x36>
 801c5d4:	1aa3      	subs	r3, r4, r2
 801c5d6:	3b11      	subs	r3, #17
 801c5d8:	f023 0303 	bic.w	r3, r3, #3
 801c5dc:	3211      	adds	r2, #17
 801c5de:	42a2      	cmp	r2, r4
 801c5e0:	bf88      	it	hi
 801c5e2:	2300      	movhi	r3, #0
 801c5e4:	4418      	add	r0, r3
 801c5e6:	2300      	movs	r3, #0
 801c5e8:	4288      	cmp	r0, r1
 801c5ea:	d305      	bcc.n	801c5f8 <__copybits+0x40>
 801c5ec:	bd70      	pop	{r4, r5, r6, pc}
 801c5ee:	f853 6b04 	ldr.w	r6, [r3], #4
 801c5f2:	f845 6f04 	str.w	r6, [r5, #4]!
 801c5f6:	e7eb      	b.n	801c5d0 <__copybits+0x18>
 801c5f8:	f840 3b04 	str.w	r3, [r0], #4
 801c5fc:	e7f4      	b.n	801c5e8 <__copybits+0x30>

0801c5fe <__any_on>:
 801c5fe:	f100 0214 	add.w	r2, r0, #20
 801c602:	6900      	ldr	r0, [r0, #16]
 801c604:	114b      	asrs	r3, r1, #5
 801c606:	4298      	cmp	r0, r3
 801c608:	b510      	push	{r4, lr}
 801c60a:	db11      	blt.n	801c630 <__any_on+0x32>
 801c60c:	dd0a      	ble.n	801c624 <__any_on+0x26>
 801c60e:	f011 011f 	ands.w	r1, r1, #31
 801c612:	d007      	beq.n	801c624 <__any_on+0x26>
 801c614:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c618:	fa24 f001 	lsr.w	r0, r4, r1
 801c61c:	fa00 f101 	lsl.w	r1, r0, r1
 801c620:	428c      	cmp	r4, r1
 801c622:	d10b      	bne.n	801c63c <__any_on+0x3e>
 801c624:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c628:	4293      	cmp	r3, r2
 801c62a:	d803      	bhi.n	801c634 <__any_on+0x36>
 801c62c:	2000      	movs	r0, #0
 801c62e:	bd10      	pop	{r4, pc}
 801c630:	4603      	mov	r3, r0
 801c632:	e7f7      	b.n	801c624 <__any_on+0x26>
 801c634:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c638:	2900      	cmp	r1, #0
 801c63a:	d0f5      	beq.n	801c628 <__any_on+0x2a>
 801c63c:	2001      	movs	r0, #1
 801c63e:	e7f6      	b.n	801c62e <__any_on+0x30>

0801c640 <__sread>:
 801c640:	b510      	push	{r4, lr}
 801c642:	460c      	mov	r4, r1
 801c644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c648:	f000 f9e0 	bl	801ca0c <_read_r>
 801c64c:	2800      	cmp	r0, #0
 801c64e:	bfab      	itete	ge
 801c650:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c652:	89a3      	ldrhlt	r3, [r4, #12]
 801c654:	181b      	addge	r3, r3, r0
 801c656:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c65a:	bfac      	ite	ge
 801c65c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c65e:	81a3      	strhlt	r3, [r4, #12]
 801c660:	bd10      	pop	{r4, pc}

0801c662 <__swrite>:
 801c662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c666:	461f      	mov	r7, r3
 801c668:	898b      	ldrh	r3, [r1, #12]
 801c66a:	05db      	lsls	r3, r3, #23
 801c66c:	4605      	mov	r5, r0
 801c66e:	460c      	mov	r4, r1
 801c670:	4616      	mov	r6, r2
 801c672:	d505      	bpl.n	801c680 <__swrite+0x1e>
 801c674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c678:	2302      	movs	r3, #2
 801c67a:	2200      	movs	r2, #0
 801c67c:	f000 f9b4 	bl	801c9e8 <_lseek_r>
 801c680:	89a3      	ldrh	r3, [r4, #12]
 801c682:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c686:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c68a:	81a3      	strh	r3, [r4, #12]
 801c68c:	4632      	mov	r2, r6
 801c68e:	463b      	mov	r3, r7
 801c690:	4628      	mov	r0, r5
 801c692:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c696:	f000 b9cb 	b.w	801ca30 <_write_r>

0801c69a <__sseek>:
 801c69a:	b510      	push	{r4, lr}
 801c69c:	460c      	mov	r4, r1
 801c69e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c6a2:	f000 f9a1 	bl	801c9e8 <_lseek_r>
 801c6a6:	1c43      	adds	r3, r0, #1
 801c6a8:	89a3      	ldrh	r3, [r4, #12]
 801c6aa:	bf15      	itete	ne
 801c6ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c6ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c6b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c6b6:	81a3      	strheq	r3, [r4, #12]
 801c6b8:	bf18      	it	ne
 801c6ba:	81a3      	strhne	r3, [r4, #12]
 801c6bc:	bd10      	pop	{r4, pc}

0801c6be <__sclose>:
 801c6be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c6c2:	f000 b95f 	b.w	801c984 <_close_r>
	...

0801c6c8 <fiprintf>:
 801c6c8:	b40e      	push	{r1, r2, r3}
 801c6ca:	b503      	push	{r0, r1, lr}
 801c6cc:	4601      	mov	r1, r0
 801c6ce:	ab03      	add	r3, sp, #12
 801c6d0:	4805      	ldr	r0, [pc, #20]	@ (801c6e8 <fiprintf+0x20>)
 801c6d2:	f853 2b04 	ldr.w	r2, [r3], #4
 801c6d6:	6800      	ldr	r0, [r0, #0]
 801c6d8:	9301      	str	r3, [sp, #4]
 801c6da:	f7ff f929 	bl	801b930 <_vfiprintf_r>
 801c6de:	b002      	add	sp, #8
 801c6e0:	f85d eb04 	ldr.w	lr, [sp], #4
 801c6e4:	b003      	add	sp, #12
 801c6e6:	4770      	bx	lr
 801c6e8:	200004cc 	.word	0x200004cc

0801c6ec <_realloc_r>:
 801c6ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c6f0:	4680      	mov	r8, r0
 801c6f2:	4615      	mov	r5, r2
 801c6f4:	460c      	mov	r4, r1
 801c6f6:	b921      	cbnz	r1, 801c702 <_realloc_r+0x16>
 801c6f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c6fc:	4611      	mov	r1, r2
 801c6fe:	f7fc b837 	b.w	8018770 <_malloc_r>
 801c702:	b92a      	cbnz	r2, 801c710 <_realloc_r+0x24>
 801c704:	f7fe fc10 	bl	801af28 <_free_r>
 801c708:	2400      	movs	r4, #0
 801c70a:	4620      	mov	r0, r4
 801c70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c710:	f000 f9bb 	bl	801ca8a <_malloc_usable_size_r>
 801c714:	4285      	cmp	r5, r0
 801c716:	4606      	mov	r6, r0
 801c718:	d802      	bhi.n	801c720 <_realloc_r+0x34>
 801c71a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801c71e:	d8f4      	bhi.n	801c70a <_realloc_r+0x1e>
 801c720:	4629      	mov	r1, r5
 801c722:	4640      	mov	r0, r8
 801c724:	f7fc f824 	bl	8018770 <_malloc_r>
 801c728:	4607      	mov	r7, r0
 801c72a:	2800      	cmp	r0, #0
 801c72c:	d0ec      	beq.n	801c708 <_realloc_r+0x1c>
 801c72e:	42b5      	cmp	r5, r6
 801c730:	462a      	mov	r2, r5
 801c732:	4621      	mov	r1, r4
 801c734:	bf28      	it	cs
 801c736:	4632      	movcs	r2, r6
 801c738:	f7fd fd6c 	bl	801a214 <memcpy>
 801c73c:	4621      	mov	r1, r4
 801c73e:	4640      	mov	r0, r8
 801c740:	f7fe fbf2 	bl	801af28 <_free_r>
 801c744:	463c      	mov	r4, r7
 801c746:	e7e0      	b.n	801c70a <_realloc_r+0x1e>

0801c748 <__swbuf_r>:
 801c748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c74a:	460e      	mov	r6, r1
 801c74c:	4614      	mov	r4, r2
 801c74e:	4605      	mov	r5, r0
 801c750:	b118      	cbz	r0, 801c75a <__swbuf_r+0x12>
 801c752:	6a03      	ldr	r3, [r0, #32]
 801c754:	b90b      	cbnz	r3, 801c75a <__swbuf_r+0x12>
 801c756:	f7fc fd19 	bl	801918c <__sinit>
 801c75a:	69a3      	ldr	r3, [r4, #24]
 801c75c:	60a3      	str	r3, [r4, #8]
 801c75e:	89a3      	ldrh	r3, [r4, #12]
 801c760:	071a      	lsls	r2, r3, #28
 801c762:	d501      	bpl.n	801c768 <__swbuf_r+0x20>
 801c764:	6923      	ldr	r3, [r4, #16]
 801c766:	b943      	cbnz	r3, 801c77a <__swbuf_r+0x32>
 801c768:	4621      	mov	r1, r4
 801c76a:	4628      	mov	r0, r5
 801c76c:	f000 f82a 	bl	801c7c4 <__swsetup_r>
 801c770:	b118      	cbz	r0, 801c77a <__swbuf_r+0x32>
 801c772:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801c776:	4638      	mov	r0, r7
 801c778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c77a:	6823      	ldr	r3, [r4, #0]
 801c77c:	6922      	ldr	r2, [r4, #16]
 801c77e:	1a98      	subs	r0, r3, r2
 801c780:	6963      	ldr	r3, [r4, #20]
 801c782:	b2f6      	uxtb	r6, r6
 801c784:	4283      	cmp	r3, r0
 801c786:	4637      	mov	r7, r6
 801c788:	dc05      	bgt.n	801c796 <__swbuf_r+0x4e>
 801c78a:	4621      	mov	r1, r4
 801c78c:	4628      	mov	r0, r5
 801c78e:	f7ff fa7d 	bl	801bc8c <_fflush_r>
 801c792:	2800      	cmp	r0, #0
 801c794:	d1ed      	bne.n	801c772 <__swbuf_r+0x2a>
 801c796:	68a3      	ldr	r3, [r4, #8]
 801c798:	3b01      	subs	r3, #1
 801c79a:	60a3      	str	r3, [r4, #8]
 801c79c:	6823      	ldr	r3, [r4, #0]
 801c79e:	1c5a      	adds	r2, r3, #1
 801c7a0:	6022      	str	r2, [r4, #0]
 801c7a2:	701e      	strb	r6, [r3, #0]
 801c7a4:	6962      	ldr	r2, [r4, #20]
 801c7a6:	1c43      	adds	r3, r0, #1
 801c7a8:	429a      	cmp	r2, r3
 801c7aa:	d004      	beq.n	801c7b6 <__swbuf_r+0x6e>
 801c7ac:	89a3      	ldrh	r3, [r4, #12]
 801c7ae:	07db      	lsls	r3, r3, #31
 801c7b0:	d5e1      	bpl.n	801c776 <__swbuf_r+0x2e>
 801c7b2:	2e0a      	cmp	r6, #10
 801c7b4:	d1df      	bne.n	801c776 <__swbuf_r+0x2e>
 801c7b6:	4621      	mov	r1, r4
 801c7b8:	4628      	mov	r0, r5
 801c7ba:	f7ff fa67 	bl	801bc8c <_fflush_r>
 801c7be:	2800      	cmp	r0, #0
 801c7c0:	d0d9      	beq.n	801c776 <__swbuf_r+0x2e>
 801c7c2:	e7d6      	b.n	801c772 <__swbuf_r+0x2a>

0801c7c4 <__swsetup_r>:
 801c7c4:	b538      	push	{r3, r4, r5, lr}
 801c7c6:	4b29      	ldr	r3, [pc, #164]	@ (801c86c <__swsetup_r+0xa8>)
 801c7c8:	4605      	mov	r5, r0
 801c7ca:	6818      	ldr	r0, [r3, #0]
 801c7cc:	460c      	mov	r4, r1
 801c7ce:	b118      	cbz	r0, 801c7d8 <__swsetup_r+0x14>
 801c7d0:	6a03      	ldr	r3, [r0, #32]
 801c7d2:	b90b      	cbnz	r3, 801c7d8 <__swsetup_r+0x14>
 801c7d4:	f7fc fcda 	bl	801918c <__sinit>
 801c7d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c7dc:	0719      	lsls	r1, r3, #28
 801c7de:	d422      	bmi.n	801c826 <__swsetup_r+0x62>
 801c7e0:	06da      	lsls	r2, r3, #27
 801c7e2:	d407      	bmi.n	801c7f4 <__swsetup_r+0x30>
 801c7e4:	2209      	movs	r2, #9
 801c7e6:	602a      	str	r2, [r5, #0]
 801c7e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c7ec:	81a3      	strh	r3, [r4, #12]
 801c7ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c7f2:	e033      	b.n	801c85c <__swsetup_r+0x98>
 801c7f4:	0758      	lsls	r0, r3, #29
 801c7f6:	d512      	bpl.n	801c81e <__swsetup_r+0x5a>
 801c7f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c7fa:	b141      	cbz	r1, 801c80e <__swsetup_r+0x4a>
 801c7fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c800:	4299      	cmp	r1, r3
 801c802:	d002      	beq.n	801c80a <__swsetup_r+0x46>
 801c804:	4628      	mov	r0, r5
 801c806:	f7fe fb8f 	bl	801af28 <_free_r>
 801c80a:	2300      	movs	r3, #0
 801c80c:	6363      	str	r3, [r4, #52]	@ 0x34
 801c80e:	89a3      	ldrh	r3, [r4, #12]
 801c810:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c814:	81a3      	strh	r3, [r4, #12]
 801c816:	2300      	movs	r3, #0
 801c818:	6063      	str	r3, [r4, #4]
 801c81a:	6923      	ldr	r3, [r4, #16]
 801c81c:	6023      	str	r3, [r4, #0]
 801c81e:	89a3      	ldrh	r3, [r4, #12]
 801c820:	f043 0308 	orr.w	r3, r3, #8
 801c824:	81a3      	strh	r3, [r4, #12]
 801c826:	6923      	ldr	r3, [r4, #16]
 801c828:	b94b      	cbnz	r3, 801c83e <__swsetup_r+0x7a>
 801c82a:	89a3      	ldrh	r3, [r4, #12]
 801c82c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c830:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c834:	d003      	beq.n	801c83e <__swsetup_r+0x7a>
 801c836:	4621      	mov	r1, r4
 801c838:	4628      	mov	r0, r5
 801c83a:	f000 f84c 	bl	801c8d6 <__smakebuf_r>
 801c83e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c842:	f013 0201 	ands.w	r2, r3, #1
 801c846:	d00a      	beq.n	801c85e <__swsetup_r+0x9a>
 801c848:	2200      	movs	r2, #0
 801c84a:	60a2      	str	r2, [r4, #8]
 801c84c:	6962      	ldr	r2, [r4, #20]
 801c84e:	4252      	negs	r2, r2
 801c850:	61a2      	str	r2, [r4, #24]
 801c852:	6922      	ldr	r2, [r4, #16]
 801c854:	b942      	cbnz	r2, 801c868 <__swsetup_r+0xa4>
 801c856:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c85a:	d1c5      	bne.n	801c7e8 <__swsetup_r+0x24>
 801c85c:	bd38      	pop	{r3, r4, r5, pc}
 801c85e:	0799      	lsls	r1, r3, #30
 801c860:	bf58      	it	pl
 801c862:	6962      	ldrpl	r2, [r4, #20]
 801c864:	60a2      	str	r2, [r4, #8]
 801c866:	e7f4      	b.n	801c852 <__swsetup_r+0x8e>
 801c868:	2000      	movs	r0, #0
 801c86a:	e7f7      	b.n	801c85c <__swsetup_r+0x98>
 801c86c:	200004cc 	.word	0x200004cc

0801c870 <__ascii_wctomb>:
 801c870:	4603      	mov	r3, r0
 801c872:	4608      	mov	r0, r1
 801c874:	b141      	cbz	r1, 801c888 <__ascii_wctomb+0x18>
 801c876:	2aff      	cmp	r2, #255	@ 0xff
 801c878:	d904      	bls.n	801c884 <__ascii_wctomb+0x14>
 801c87a:	228a      	movs	r2, #138	@ 0x8a
 801c87c:	601a      	str	r2, [r3, #0]
 801c87e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c882:	4770      	bx	lr
 801c884:	700a      	strb	r2, [r1, #0]
 801c886:	2001      	movs	r0, #1
 801c888:	4770      	bx	lr

0801c88a <__swhatbuf_r>:
 801c88a:	b570      	push	{r4, r5, r6, lr}
 801c88c:	460c      	mov	r4, r1
 801c88e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c892:	2900      	cmp	r1, #0
 801c894:	b096      	sub	sp, #88	@ 0x58
 801c896:	4615      	mov	r5, r2
 801c898:	461e      	mov	r6, r3
 801c89a:	da0d      	bge.n	801c8b8 <__swhatbuf_r+0x2e>
 801c89c:	89a3      	ldrh	r3, [r4, #12]
 801c89e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c8a2:	f04f 0100 	mov.w	r1, #0
 801c8a6:	bf14      	ite	ne
 801c8a8:	2340      	movne	r3, #64	@ 0x40
 801c8aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c8ae:	2000      	movs	r0, #0
 801c8b0:	6031      	str	r1, [r6, #0]
 801c8b2:	602b      	str	r3, [r5, #0]
 801c8b4:	b016      	add	sp, #88	@ 0x58
 801c8b6:	bd70      	pop	{r4, r5, r6, pc}
 801c8b8:	466a      	mov	r2, sp
 801c8ba:	f000 f873 	bl	801c9a4 <_fstat_r>
 801c8be:	2800      	cmp	r0, #0
 801c8c0:	dbec      	blt.n	801c89c <__swhatbuf_r+0x12>
 801c8c2:	9901      	ldr	r1, [sp, #4]
 801c8c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c8c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c8cc:	4259      	negs	r1, r3
 801c8ce:	4159      	adcs	r1, r3
 801c8d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c8d4:	e7eb      	b.n	801c8ae <__swhatbuf_r+0x24>

0801c8d6 <__smakebuf_r>:
 801c8d6:	898b      	ldrh	r3, [r1, #12]
 801c8d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c8da:	079d      	lsls	r5, r3, #30
 801c8dc:	4606      	mov	r6, r0
 801c8de:	460c      	mov	r4, r1
 801c8e0:	d507      	bpl.n	801c8f2 <__smakebuf_r+0x1c>
 801c8e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c8e6:	6023      	str	r3, [r4, #0]
 801c8e8:	6123      	str	r3, [r4, #16]
 801c8ea:	2301      	movs	r3, #1
 801c8ec:	6163      	str	r3, [r4, #20]
 801c8ee:	b003      	add	sp, #12
 801c8f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c8f2:	ab01      	add	r3, sp, #4
 801c8f4:	466a      	mov	r2, sp
 801c8f6:	f7ff ffc8 	bl	801c88a <__swhatbuf_r>
 801c8fa:	9f00      	ldr	r7, [sp, #0]
 801c8fc:	4605      	mov	r5, r0
 801c8fe:	4639      	mov	r1, r7
 801c900:	4630      	mov	r0, r6
 801c902:	f7fb ff35 	bl	8018770 <_malloc_r>
 801c906:	b948      	cbnz	r0, 801c91c <__smakebuf_r+0x46>
 801c908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c90c:	059a      	lsls	r2, r3, #22
 801c90e:	d4ee      	bmi.n	801c8ee <__smakebuf_r+0x18>
 801c910:	f023 0303 	bic.w	r3, r3, #3
 801c914:	f043 0302 	orr.w	r3, r3, #2
 801c918:	81a3      	strh	r3, [r4, #12]
 801c91a:	e7e2      	b.n	801c8e2 <__smakebuf_r+0xc>
 801c91c:	89a3      	ldrh	r3, [r4, #12]
 801c91e:	6020      	str	r0, [r4, #0]
 801c920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c924:	81a3      	strh	r3, [r4, #12]
 801c926:	9b01      	ldr	r3, [sp, #4]
 801c928:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c92c:	b15b      	cbz	r3, 801c946 <__smakebuf_r+0x70>
 801c92e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c932:	4630      	mov	r0, r6
 801c934:	f000 f848 	bl	801c9c8 <_isatty_r>
 801c938:	b128      	cbz	r0, 801c946 <__smakebuf_r+0x70>
 801c93a:	89a3      	ldrh	r3, [r4, #12]
 801c93c:	f023 0303 	bic.w	r3, r3, #3
 801c940:	f043 0301 	orr.w	r3, r3, #1
 801c944:	81a3      	strh	r3, [r4, #12]
 801c946:	89a3      	ldrh	r3, [r4, #12]
 801c948:	431d      	orrs	r5, r3
 801c94a:	81a5      	strh	r5, [r4, #12]
 801c94c:	e7cf      	b.n	801c8ee <__smakebuf_r+0x18>

0801c94e <memmove>:
 801c94e:	4288      	cmp	r0, r1
 801c950:	b510      	push	{r4, lr}
 801c952:	eb01 0402 	add.w	r4, r1, r2
 801c956:	d902      	bls.n	801c95e <memmove+0x10>
 801c958:	4284      	cmp	r4, r0
 801c95a:	4623      	mov	r3, r4
 801c95c:	d807      	bhi.n	801c96e <memmove+0x20>
 801c95e:	1e43      	subs	r3, r0, #1
 801c960:	42a1      	cmp	r1, r4
 801c962:	d008      	beq.n	801c976 <memmove+0x28>
 801c964:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c968:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c96c:	e7f8      	b.n	801c960 <memmove+0x12>
 801c96e:	4402      	add	r2, r0
 801c970:	4601      	mov	r1, r0
 801c972:	428a      	cmp	r2, r1
 801c974:	d100      	bne.n	801c978 <memmove+0x2a>
 801c976:	bd10      	pop	{r4, pc}
 801c978:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c97c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c980:	e7f7      	b.n	801c972 <memmove+0x24>
	...

0801c984 <_close_r>:
 801c984:	b538      	push	{r3, r4, r5, lr}
 801c986:	4d06      	ldr	r5, [pc, #24]	@ (801c9a0 <_close_r+0x1c>)
 801c988:	2300      	movs	r3, #0
 801c98a:	4604      	mov	r4, r0
 801c98c:	4608      	mov	r0, r1
 801c98e:	602b      	str	r3, [r5, #0]
 801c990:	f7e7 fce6 	bl	8004360 <_close>
 801c994:	1c43      	adds	r3, r0, #1
 801c996:	d102      	bne.n	801c99e <_close_r+0x1a>
 801c998:	682b      	ldr	r3, [r5, #0]
 801c99a:	b103      	cbz	r3, 801c99e <_close_r+0x1a>
 801c99c:	6023      	str	r3, [r4, #0]
 801c99e:	bd38      	pop	{r3, r4, r5, pc}
 801c9a0:	20007b30 	.word	0x20007b30

0801c9a4 <_fstat_r>:
 801c9a4:	b538      	push	{r3, r4, r5, lr}
 801c9a6:	4d07      	ldr	r5, [pc, #28]	@ (801c9c4 <_fstat_r+0x20>)
 801c9a8:	2300      	movs	r3, #0
 801c9aa:	4604      	mov	r4, r0
 801c9ac:	4608      	mov	r0, r1
 801c9ae:	4611      	mov	r1, r2
 801c9b0:	602b      	str	r3, [r5, #0]
 801c9b2:	f7e7 fce1 	bl	8004378 <_fstat>
 801c9b6:	1c43      	adds	r3, r0, #1
 801c9b8:	d102      	bne.n	801c9c0 <_fstat_r+0x1c>
 801c9ba:	682b      	ldr	r3, [r5, #0]
 801c9bc:	b103      	cbz	r3, 801c9c0 <_fstat_r+0x1c>
 801c9be:	6023      	str	r3, [r4, #0]
 801c9c0:	bd38      	pop	{r3, r4, r5, pc}
 801c9c2:	bf00      	nop
 801c9c4:	20007b30 	.word	0x20007b30

0801c9c8 <_isatty_r>:
 801c9c8:	b538      	push	{r3, r4, r5, lr}
 801c9ca:	4d06      	ldr	r5, [pc, #24]	@ (801c9e4 <_isatty_r+0x1c>)
 801c9cc:	2300      	movs	r3, #0
 801c9ce:	4604      	mov	r4, r0
 801c9d0:	4608      	mov	r0, r1
 801c9d2:	602b      	str	r3, [r5, #0]
 801c9d4:	f7e7 fce0 	bl	8004398 <_isatty>
 801c9d8:	1c43      	adds	r3, r0, #1
 801c9da:	d102      	bne.n	801c9e2 <_isatty_r+0x1a>
 801c9dc:	682b      	ldr	r3, [r5, #0]
 801c9de:	b103      	cbz	r3, 801c9e2 <_isatty_r+0x1a>
 801c9e0:	6023      	str	r3, [r4, #0]
 801c9e2:	bd38      	pop	{r3, r4, r5, pc}
 801c9e4:	20007b30 	.word	0x20007b30

0801c9e8 <_lseek_r>:
 801c9e8:	b538      	push	{r3, r4, r5, lr}
 801c9ea:	4d07      	ldr	r5, [pc, #28]	@ (801ca08 <_lseek_r+0x20>)
 801c9ec:	4604      	mov	r4, r0
 801c9ee:	4608      	mov	r0, r1
 801c9f0:	4611      	mov	r1, r2
 801c9f2:	2200      	movs	r2, #0
 801c9f4:	602a      	str	r2, [r5, #0]
 801c9f6:	461a      	mov	r2, r3
 801c9f8:	f7e7 fcd9 	bl	80043ae <_lseek>
 801c9fc:	1c43      	adds	r3, r0, #1
 801c9fe:	d102      	bne.n	801ca06 <_lseek_r+0x1e>
 801ca00:	682b      	ldr	r3, [r5, #0]
 801ca02:	b103      	cbz	r3, 801ca06 <_lseek_r+0x1e>
 801ca04:	6023      	str	r3, [r4, #0]
 801ca06:	bd38      	pop	{r3, r4, r5, pc}
 801ca08:	20007b30 	.word	0x20007b30

0801ca0c <_read_r>:
 801ca0c:	b538      	push	{r3, r4, r5, lr}
 801ca0e:	4d07      	ldr	r5, [pc, #28]	@ (801ca2c <_read_r+0x20>)
 801ca10:	4604      	mov	r4, r0
 801ca12:	4608      	mov	r0, r1
 801ca14:	4611      	mov	r1, r2
 801ca16:	2200      	movs	r2, #0
 801ca18:	602a      	str	r2, [r5, #0]
 801ca1a:	461a      	mov	r2, r3
 801ca1c:	f7e7 fc67 	bl	80042ee <_read>
 801ca20:	1c43      	adds	r3, r0, #1
 801ca22:	d102      	bne.n	801ca2a <_read_r+0x1e>
 801ca24:	682b      	ldr	r3, [r5, #0]
 801ca26:	b103      	cbz	r3, 801ca2a <_read_r+0x1e>
 801ca28:	6023      	str	r3, [r4, #0]
 801ca2a:	bd38      	pop	{r3, r4, r5, pc}
 801ca2c:	20007b30 	.word	0x20007b30

0801ca30 <_write_r>:
 801ca30:	b538      	push	{r3, r4, r5, lr}
 801ca32:	4d07      	ldr	r5, [pc, #28]	@ (801ca50 <_write_r+0x20>)
 801ca34:	4604      	mov	r4, r0
 801ca36:	4608      	mov	r0, r1
 801ca38:	4611      	mov	r1, r2
 801ca3a:	2200      	movs	r2, #0
 801ca3c:	602a      	str	r2, [r5, #0]
 801ca3e:	461a      	mov	r2, r3
 801ca40:	f7e7 fc72 	bl	8004328 <_write>
 801ca44:	1c43      	adds	r3, r0, #1
 801ca46:	d102      	bne.n	801ca4e <_write_r+0x1e>
 801ca48:	682b      	ldr	r3, [r5, #0]
 801ca4a:	b103      	cbz	r3, 801ca4e <_write_r+0x1e>
 801ca4c:	6023      	str	r3, [r4, #0]
 801ca4e:	bd38      	pop	{r3, r4, r5, pc}
 801ca50:	20007b30 	.word	0x20007b30

0801ca54 <abort>:
 801ca54:	b508      	push	{r3, lr}
 801ca56:	2006      	movs	r0, #6
 801ca58:	f000 f848 	bl	801caec <raise>
 801ca5c:	2001      	movs	r0, #1
 801ca5e:	f7e7 fc3b 	bl	80042d8 <_exit>

0801ca62 <_calloc_r>:
 801ca62:	b570      	push	{r4, r5, r6, lr}
 801ca64:	fba1 5402 	umull	r5, r4, r1, r2
 801ca68:	b93c      	cbnz	r4, 801ca7a <_calloc_r+0x18>
 801ca6a:	4629      	mov	r1, r5
 801ca6c:	f7fb fe80 	bl	8018770 <_malloc_r>
 801ca70:	4606      	mov	r6, r0
 801ca72:	b928      	cbnz	r0, 801ca80 <_calloc_r+0x1e>
 801ca74:	2600      	movs	r6, #0
 801ca76:	4630      	mov	r0, r6
 801ca78:	bd70      	pop	{r4, r5, r6, pc}
 801ca7a:	220c      	movs	r2, #12
 801ca7c:	6002      	str	r2, [r0, #0]
 801ca7e:	e7f9      	b.n	801ca74 <_calloc_r+0x12>
 801ca80:	462a      	mov	r2, r5
 801ca82:	4621      	mov	r1, r4
 801ca84:	f7fd fb24 	bl	801a0d0 <memset>
 801ca88:	e7f5      	b.n	801ca76 <_calloc_r+0x14>

0801ca8a <_malloc_usable_size_r>:
 801ca8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ca8e:	1f18      	subs	r0, r3, #4
 801ca90:	2b00      	cmp	r3, #0
 801ca92:	bfbc      	itt	lt
 801ca94:	580b      	ldrlt	r3, [r1, r0]
 801ca96:	18c0      	addlt	r0, r0, r3
 801ca98:	4770      	bx	lr

0801ca9a <_raise_r>:
 801ca9a:	291f      	cmp	r1, #31
 801ca9c:	b538      	push	{r3, r4, r5, lr}
 801ca9e:	4605      	mov	r5, r0
 801caa0:	460c      	mov	r4, r1
 801caa2:	d904      	bls.n	801caae <_raise_r+0x14>
 801caa4:	2316      	movs	r3, #22
 801caa6:	6003      	str	r3, [r0, #0]
 801caa8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801caac:	bd38      	pop	{r3, r4, r5, pc}
 801caae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801cab0:	b112      	cbz	r2, 801cab8 <_raise_r+0x1e>
 801cab2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801cab6:	b94b      	cbnz	r3, 801cacc <_raise_r+0x32>
 801cab8:	4628      	mov	r0, r5
 801caba:	f000 f831 	bl	801cb20 <_getpid_r>
 801cabe:	4622      	mov	r2, r4
 801cac0:	4601      	mov	r1, r0
 801cac2:	4628      	mov	r0, r5
 801cac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cac8:	f000 b818 	b.w	801cafc <_kill_r>
 801cacc:	2b01      	cmp	r3, #1
 801cace:	d00a      	beq.n	801cae6 <_raise_r+0x4c>
 801cad0:	1c59      	adds	r1, r3, #1
 801cad2:	d103      	bne.n	801cadc <_raise_r+0x42>
 801cad4:	2316      	movs	r3, #22
 801cad6:	6003      	str	r3, [r0, #0]
 801cad8:	2001      	movs	r0, #1
 801cada:	e7e7      	b.n	801caac <_raise_r+0x12>
 801cadc:	2100      	movs	r1, #0
 801cade:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801cae2:	4620      	mov	r0, r4
 801cae4:	4798      	blx	r3
 801cae6:	2000      	movs	r0, #0
 801cae8:	e7e0      	b.n	801caac <_raise_r+0x12>
	...

0801caec <raise>:
 801caec:	4b02      	ldr	r3, [pc, #8]	@ (801caf8 <raise+0xc>)
 801caee:	4601      	mov	r1, r0
 801caf0:	6818      	ldr	r0, [r3, #0]
 801caf2:	f7ff bfd2 	b.w	801ca9a <_raise_r>
 801caf6:	bf00      	nop
 801caf8:	200004cc 	.word	0x200004cc

0801cafc <_kill_r>:
 801cafc:	b538      	push	{r3, r4, r5, lr}
 801cafe:	4d07      	ldr	r5, [pc, #28]	@ (801cb1c <_kill_r+0x20>)
 801cb00:	2300      	movs	r3, #0
 801cb02:	4604      	mov	r4, r0
 801cb04:	4608      	mov	r0, r1
 801cb06:	4611      	mov	r1, r2
 801cb08:	602b      	str	r3, [r5, #0]
 801cb0a:	f7e7 fbd5 	bl	80042b8 <_kill>
 801cb0e:	1c43      	adds	r3, r0, #1
 801cb10:	d102      	bne.n	801cb18 <_kill_r+0x1c>
 801cb12:	682b      	ldr	r3, [r5, #0]
 801cb14:	b103      	cbz	r3, 801cb18 <_kill_r+0x1c>
 801cb16:	6023      	str	r3, [r4, #0]
 801cb18:	bd38      	pop	{r3, r4, r5, pc}
 801cb1a:	bf00      	nop
 801cb1c:	20007b30 	.word	0x20007b30

0801cb20 <_getpid_r>:
 801cb20:	f7e7 bbc2 	b.w	80042a8 <_getpid>
 801cb24:	0000      	movs	r0, r0
	...

0801cb28 <sin>:
 801cb28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801cb2a:	ec53 2b10 	vmov	r2, r3, d0
 801cb2e:	4826      	ldr	r0, [pc, #152]	@ (801cbc8 <sin+0xa0>)
 801cb30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801cb34:	4281      	cmp	r1, r0
 801cb36:	d807      	bhi.n	801cb48 <sin+0x20>
 801cb38:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801cbc0 <sin+0x98>
 801cb3c:	2000      	movs	r0, #0
 801cb3e:	b005      	add	sp, #20
 801cb40:	f85d eb04 	ldr.w	lr, [sp], #4
 801cb44:	f000 bea8 	b.w	801d898 <__kernel_sin>
 801cb48:	4820      	ldr	r0, [pc, #128]	@ (801cbcc <sin+0xa4>)
 801cb4a:	4281      	cmp	r1, r0
 801cb4c:	d908      	bls.n	801cb60 <sin+0x38>
 801cb4e:	4610      	mov	r0, r2
 801cb50:	4619      	mov	r1, r3
 801cb52:	f7e5 fdcb 	bl	80026ec <__aeabi_dsub>
 801cb56:	ec41 0b10 	vmov	d0, r0, r1
 801cb5a:	b005      	add	sp, #20
 801cb5c:	f85d fb04 	ldr.w	pc, [sp], #4
 801cb60:	4668      	mov	r0, sp
 801cb62:	f000 f87d 	bl	801cc60 <__ieee754_rem_pio2>
 801cb66:	f000 0003 	and.w	r0, r0, #3
 801cb6a:	2801      	cmp	r0, #1
 801cb6c:	d00c      	beq.n	801cb88 <sin+0x60>
 801cb6e:	2802      	cmp	r0, #2
 801cb70:	d011      	beq.n	801cb96 <sin+0x6e>
 801cb72:	b9e8      	cbnz	r0, 801cbb0 <sin+0x88>
 801cb74:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cb78:	ed9d 0b00 	vldr	d0, [sp]
 801cb7c:	2001      	movs	r0, #1
 801cb7e:	f000 fe8b 	bl	801d898 <__kernel_sin>
 801cb82:	ec51 0b10 	vmov	r0, r1, d0
 801cb86:	e7e6      	b.n	801cb56 <sin+0x2e>
 801cb88:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cb8c:	ed9d 0b00 	vldr	d0, [sp]
 801cb90:	f000 fdba 	bl	801d708 <__kernel_cos>
 801cb94:	e7f5      	b.n	801cb82 <sin+0x5a>
 801cb96:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cb9a:	ed9d 0b00 	vldr	d0, [sp]
 801cb9e:	2001      	movs	r0, #1
 801cba0:	f000 fe7a 	bl	801d898 <__kernel_sin>
 801cba4:	ec53 2b10 	vmov	r2, r3, d0
 801cba8:	4610      	mov	r0, r2
 801cbaa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801cbae:	e7d2      	b.n	801cb56 <sin+0x2e>
 801cbb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cbb4:	ed9d 0b00 	vldr	d0, [sp]
 801cbb8:	f000 fda6 	bl	801d708 <__kernel_cos>
 801cbbc:	e7f2      	b.n	801cba4 <sin+0x7c>
 801cbbe:	bf00      	nop
	...
 801cbc8:	3fe921fb 	.word	0x3fe921fb
 801cbcc:	7fefffff 	.word	0x7fefffff

0801cbd0 <round>:
 801cbd0:	ec51 0b10 	vmov	r0, r1, d0
 801cbd4:	b570      	push	{r4, r5, r6, lr}
 801cbd6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801cbda:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 801cbde:	2a13      	cmp	r2, #19
 801cbe0:	460b      	mov	r3, r1
 801cbe2:	4605      	mov	r5, r0
 801cbe4:	dc1b      	bgt.n	801cc1e <round+0x4e>
 801cbe6:	2a00      	cmp	r2, #0
 801cbe8:	da0b      	bge.n	801cc02 <round+0x32>
 801cbea:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 801cbee:	3201      	adds	r2, #1
 801cbf0:	bf04      	itt	eq
 801cbf2:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801cbf6:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 801cbfa:	2200      	movs	r2, #0
 801cbfc:	4619      	mov	r1, r3
 801cbfe:	4610      	mov	r0, r2
 801cc00:	e015      	b.n	801cc2e <round+0x5e>
 801cc02:	4c15      	ldr	r4, [pc, #84]	@ (801cc58 <round+0x88>)
 801cc04:	4114      	asrs	r4, r2
 801cc06:	ea04 0601 	and.w	r6, r4, r1
 801cc0a:	4306      	orrs	r6, r0
 801cc0c:	d00f      	beq.n	801cc2e <round+0x5e>
 801cc0e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 801cc12:	fa41 f202 	asr.w	r2, r1, r2
 801cc16:	4413      	add	r3, r2
 801cc18:	ea23 0304 	bic.w	r3, r3, r4
 801cc1c:	e7ed      	b.n	801cbfa <round+0x2a>
 801cc1e:	2a33      	cmp	r2, #51	@ 0x33
 801cc20:	dd08      	ble.n	801cc34 <round+0x64>
 801cc22:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 801cc26:	d102      	bne.n	801cc2e <round+0x5e>
 801cc28:	4602      	mov	r2, r0
 801cc2a:	f7e5 fd61 	bl	80026f0 <__adddf3>
 801cc2e:	ec41 0b10 	vmov	d0, r0, r1
 801cc32:	bd70      	pop	{r4, r5, r6, pc}
 801cc34:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 801cc38:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801cc3c:	40f4      	lsrs	r4, r6
 801cc3e:	4204      	tst	r4, r0
 801cc40:	d0f5      	beq.n	801cc2e <round+0x5e>
 801cc42:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 801cc46:	2201      	movs	r2, #1
 801cc48:	408a      	lsls	r2, r1
 801cc4a:	1952      	adds	r2, r2, r5
 801cc4c:	bf28      	it	cs
 801cc4e:	3301      	addcs	r3, #1
 801cc50:	ea22 0204 	bic.w	r2, r2, r4
 801cc54:	e7d2      	b.n	801cbfc <round+0x2c>
 801cc56:	bf00      	nop
 801cc58:	000fffff 	.word	0x000fffff
 801cc5c:	00000000 	.word	0x00000000

0801cc60 <__ieee754_rem_pio2>:
 801cc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cc64:	ec57 6b10 	vmov	r6, r7, d0
 801cc68:	4bc5      	ldr	r3, [pc, #788]	@ (801cf80 <__ieee754_rem_pio2+0x320>)
 801cc6a:	b08d      	sub	sp, #52	@ 0x34
 801cc6c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801cc70:	4598      	cmp	r8, r3
 801cc72:	4604      	mov	r4, r0
 801cc74:	9704      	str	r7, [sp, #16]
 801cc76:	d807      	bhi.n	801cc88 <__ieee754_rem_pio2+0x28>
 801cc78:	2200      	movs	r2, #0
 801cc7a:	2300      	movs	r3, #0
 801cc7c:	ed80 0b00 	vstr	d0, [r0]
 801cc80:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801cc84:	2500      	movs	r5, #0
 801cc86:	e028      	b.n	801ccda <__ieee754_rem_pio2+0x7a>
 801cc88:	4bbe      	ldr	r3, [pc, #760]	@ (801cf84 <__ieee754_rem_pio2+0x324>)
 801cc8a:	4598      	cmp	r8, r3
 801cc8c:	d878      	bhi.n	801cd80 <__ieee754_rem_pio2+0x120>
 801cc8e:	9b04      	ldr	r3, [sp, #16]
 801cc90:	4dbd      	ldr	r5, [pc, #756]	@ (801cf88 <__ieee754_rem_pio2+0x328>)
 801cc92:	2b00      	cmp	r3, #0
 801cc94:	4630      	mov	r0, r6
 801cc96:	a3ac      	add	r3, pc, #688	@ (adr r3, 801cf48 <__ieee754_rem_pio2+0x2e8>)
 801cc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc9c:	4639      	mov	r1, r7
 801cc9e:	dd38      	ble.n	801cd12 <__ieee754_rem_pio2+0xb2>
 801cca0:	f7e5 fd24 	bl	80026ec <__aeabi_dsub>
 801cca4:	45a8      	cmp	r8, r5
 801cca6:	4606      	mov	r6, r0
 801cca8:	460f      	mov	r7, r1
 801ccaa:	d01a      	beq.n	801cce2 <__ieee754_rem_pio2+0x82>
 801ccac:	a3a8      	add	r3, pc, #672	@ (adr r3, 801cf50 <__ieee754_rem_pio2+0x2f0>)
 801ccae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ccb2:	f7e5 fd1b 	bl	80026ec <__aeabi_dsub>
 801ccb6:	4602      	mov	r2, r0
 801ccb8:	460b      	mov	r3, r1
 801ccba:	4680      	mov	r8, r0
 801ccbc:	4689      	mov	r9, r1
 801ccbe:	4630      	mov	r0, r6
 801ccc0:	4639      	mov	r1, r7
 801ccc2:	f7e5 fd13 	bl	80026ec <__aeabi_dsub>
 801ccc6:	a3a2      	add	r3, pc, #648	@ (adr r3, 801cf50 <__ieee754_rem_pio2+0x2f0>)
 801ccc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cccc:	f7e5 fd0e 	bl	80026ec <__aeabi_dsub>
 801ccd0:	e9c4 8900 	strd	r8, r9, [r4]
 801ccd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801ccd8:	2501      	movs	r5, #1
 801ccda:	4628      	mov	r0, r5
 801ccdc:	b00d      	add	sp, #52	@ 0x34
 801ccde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cce2:	a39d      	add	r3, pc, #628	@ (adr r3, 801cf58 <__ieee754_rem_pio2+0x2f8>)
 801cce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cce8:	f7e5 fd00 	bl	80026ec <__aeabi_dsub>
 801ccec:	a39c      	add	r3, pc, #624	@ (adr r3, 801cf60 <__ieee754_rem_pio2+0x300>)
 801ccee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ccf2:	4606      	mov	r6, r0
 801ccf4:	460f      	mov	r7, r1
 801ccf6:	f7e5 fcf9 	bl	80026ec <__aeabi_dsub>
 801ccfa:	4602      	mov	r2, r0
 801ccfc:	460b      	mov	r3, r1
 801ccfe:	4680      	mov	r8, r0
 801cd00:	4689      	mov	r9, r1
 801cd02:	4630      	mov	r0, r6
 801cd04:	4639      	mov	r1, r7
 801cd06:	f7e5 fcf1 	bl	80026ec <__aeabi_dsub>
 801cd0a:	a395      	add	r3, pc, #596	@ (adr r3, 801cf60 <__ieee754_rem_pio2+0x300>)
 801cd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd10:	e7dc      	b.n	801cccc <__ieee754_rem_pio2+0x6c>
 801cd12:	f7e5 fced 	bl	80026f0 <__adddf3>
 801cd16:	45a8      	cmp	r8, r5
 801cd18:	4606      	mov	r6, r0
 801cd1a:	460f      	mov	r7, r1
 801cd1c:	d018      	beq.n	801cd50 <__ieee754_rem_pio2+0xf0>
 801cd1e:	a38c      	add	r3, pc, #560	@ (adr r3, 801cf50 <__ieee754_rem_pio2+0x2f0>)
 801cd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd24:	f7e5 fce4 	bl	80026f0 <__adddf3>
 801cd28:	4602      	mov	r2, r0
 801cd2a:	460b      	mov	r3, r1
 801cd2c:	4680      	mov	r8, r0
 801cd2e:	4689      	mov	r9, r1
 801cd30:	4630      	mov	r0, r6
 801cd32:	4639      	mov	r1, r7
 801cd34:	f7e5 fcda 	bl	80026ec <__aeabi_dsub>
 801cd38:	a385      	add	r3, pc, #532	@ (adr r3, 801cf50 <__ieee754_rem_pio2+0x2f0>)
 801cd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd3e:	f7e5 fcd7 	bl	80026f0 <__adddf3>
 801cd42:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801cd46:	e9c4 8900 	strd	r8, r9, [r4]
 801cd4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801cd4e:	e7c4      	b.n	801ccda <__ieee754_rem_pio2+0x7a>
 801cd50:	a381      	add	r3, pc, #516	@ (adr r3, 801cf58 <__ieee754_rem_pio2+0x2f8>)
 801cd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd56:	f7e5 fccb 	bl	80026f0 <__adddf3>
 801cd5a:	a381      	add	r3, pc, #516	@ (adr r3, 801cf60 <__ieee754_rem_pio2+0x300>)
 801cd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd60:	4606      	mov	r6, r0
 801cd62:	460f      	mov	r7, r1
 801cd64:	f7e5 fcc4 	bl	80026f0 <__adddf3>
 801cd68:	4602      	mov	r2, r0
 801cd6a:	460b      	mov	r3, r1
 801cd6c:	4680      	mov	r8, r0
 801cd6e:	4689      	mov	r9, r1
 801cd70:	4630      	mov	r0, r6
 801cd72:	4639      	mov	r1, r7
 801cd74:	f7e5 fcba 	bl	80026ec <__aeabi_dsub>
 801cd78:	a379      	add	r3, pc, #484	@ (adr r3, 801cf60 <__ieee754_rem_pio2+0x300>)
 801cd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd7e:	e7de      	b.n	801cd3e <__ieee754_rem_pio2+0xde>
 801cd80:	4b82      	ldr	r3, [pc, #520]	@ (801cf8c <__ieee754_rem_pio2+0x32c>)
 801cd82:	4598      	cmp	r8, r3
 801cd84:	f200 80d1 	bhi.w	801cf2a <__ieee754_rem_pio2+0x2ca>
 801cd88:	f000 fe40 	bl	801da0c <fabs>
 801cd8c:	ec57 6b10 	vmov	r6, r7, d0
 801cd90:	a375      	add	r3, pc, #468	@ (adr r3, 801cf68 <__ieee754_rem_pio2+0x308>)
 801cd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd96:	4630      	mov	r0, r6
 801cd98:	4639      	mov	r1, r7
 801cd9a:	f7e5 fe5f 	bl	8002a5c <__aeabi_dmul>
 801cd9e:	4b7c      	ldr	r3, [pc, #496]	@ (801cf90 <__ieee754_rem_pio2+0x330>)
 801cda0:	2200      	movs	r2, #0
 801cda2:	f7e5 fca5 	bl	80026f0 <__adddf3>
 801cda6:	f7e6 f909 	bl	8002fbc <__aeabi_d2iz>
 801cdaa:	4605      	mov	r5, r0
 801cdac:	f7e5 fdec 	bl	8002988 <__aeabi_i2d>
 801cdb0:	4602      	mov	r2, r0
 801cdb2:	460b      	mov	r3, r1
 801cdb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801cdb8:	a363      	add	r3, pc, #396	@ (adr r3, 801cf48 <__ieee754_rem_pio2+0x2e8>)
 801cdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdbe:	f7e5 fe4d 	bl	8002a5c <__aeabi_dmul>
 801cdc2:	4602      	mov	r2, r0
 801cdc4:	460b      	mov	r3, r1
 801cdc6:	4630      	mov	r0, r6
 801cdc8:	4639      	mov	r1, r7
 801cdca:	f7e5 fc8f 	bl	80026ec <__aeabi_dsub>
 801cdce:	a360      	add	r3, pc, #384	@ (adr r3, 801cf50 <__ieee754_rem_pio2+0x2f0>)
 801cdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdd4:	4682      	mov	sl, r0
 801cdd6:	468b      	mov	fp, r1
 801cdd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cddc:	f7e5 fe3e 	bl	8002a5c <__aeabi_dmul>
 801cde0:	2d1f      	cmp	r5, #31
 801cde2:	4606      	mov	r6, r0
 801cde4:	460f      	mov	r7, r1
 801cde6:	dc0c      	bgt.n	801ce02 <__ieee754_rem_pio2+0x1a2>
 801cde8:	4b6a      	ldr	r3, [pc, #424]	@ (801cf94 <__ieee754_rem_pio2+0x334>)
 801cdea:	1e6a      	subs	r2, r5, #1
 801cdec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cdf0:	4543      	cmp	r3, r8
 801cdf2:	d006      	beq.n	801ce02 <__ieee754_rem_pio2+0x1a2>
 801cdf4:	4632      	mov	r2, r6
 801cdf6:	463b      	mov	r3, r7
 801cdf8:	4650      	mov	r0, sl
 801cdfa:	4659      	mov	r1, fp
 801cdfc:	f7e5 fc76 	bl	80026ec <__aeabi_dsub>
 801ce00:	e00e      	b.n	801ce20 <__ieee754_rem_pio2+0x1c0>
 801ce02:	463b      	mov	r3, r7
 801ce04:	4632      	mov	r2, r6
 801ce06:	4650      	mov	r0, sl
 801ce08:	4659      	mov	r1, fp
 801ce0a:	f7e5 fc6f 	bl	80026ec <__aeabi_dsub>
 801ce0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 801ce12:	9305      	str	r3, [sp, #20]
 801ce14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801ce18:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801ce1c:	2b10      	cmp	r3, #16
 801ce1e:	dc02      	bgt.n	801ce26 <__ieee754_rem_pio2+0x1c6>
 801ce20:	e9c4 0100 	strd	r0, r1, [r4]
 801ce24:	e039      	b.n	801ce9a <__ieee754_rem_pio2+0x23a>
 801ce26:	a34c      	add	r3, pc, #304	@ (adr r3, 801cf58 <__ieee754_rem_pio2+0x2f8>)
 801ce28:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ce30:	f7e5 fe14 	bl	8002a5c <__aeabi_dmul>
 801ce34:	4606      	mov	r6, r0
 801ce36:	460f      	mov	r7, r1
 801ce38:	4602      	mov	r2, r0
 801ce3a:	460b      	mov	r3, r1
 801ce3c:	4650      	mov	r0, sl
 801ce3e:	4659      	mov	r1, fp
 801ce40:	f7e5 fc54 	bl	80026ec <__aeabi_dsub>
 801ce44:	4602      	mov	r2, r0
 801ce46:	460b      	mov	r3, r1
 801ce48:	4680      	mov	r8, r0
 801ce4a:	4689      	mov	r9, r1
 801ce4c:	4650      	mov	r0, sl
 801ce4e:	4659      	mov	r1, fp
 801ce50:	f7e5 fc4c 	bl	80026ec <__aeabi_dsub>
 801ce54:	4632      	mov	r2, r6
 801ce56:	463b      	mov	r3, r7
 801ce58:	f7e5 fc48 	bl	80026ec <__aeabi_dsub>
 801ce5c:	a340      	add	r3, pc, #256	@ (adr r3, 801cf60 <__ieee754_rem_pio2+0x300>)
 801ce5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce62:	4606      	mov	r6, r0
 801ce64:	460f      	mov	r7, r1
 801ce66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ce6a:	f7e5 fdf7 	bl	8002a5c <__aeabi_dmul>
 801ce6e:	4632      	mov	r2, r6
 801ce70:	463b      	mov	r3, r7
 801ce72:	f7e5 fc3b 	bl	80026ec <__aeabi_dsub>
 801ce76:	4602      	mov	r2, r0
 801ce78:	460b      	mov	r3, r1
 801ce7a:	4606      	mov	r6, r0
 801ce7c:	460f      	mov	r7, r1
 801ce7e:	4640      	mov	r0, r8
 801ce80:	4649      	mov	r1, r9
 801ce82:	f7e5 fc33 	bl	80026ec <__aeabi_dsub>
 801ce86:	9a05      	ldr	r2, [sp, #20]
 801ce88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801ce8c:	1ad3      	subs	r3, r2, r3
 801ce8e:	2b31      	cmp	r3, #49	@ 0x31
 801ce90:	dc20      	bgt.n	801ced4 <__ieee754_rem_pio2+0x274>
 801ce92:	e9c4 0100 	strd	r0, r1, [r4]
 801ce96:	46c2      	mov	sl, r8
 801ce98:	46cb      	mov	fp, r9
 801ce9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801ce9e:	4650      	mov	r0, sl
 801cea0:	4642      	mov	r2, r8
 801cea2:	464b      	mov	r3, r9
 801cea4:	4659      	mov	r1, fp
 801cea6:	f7e5 fc21 	bl	80026ec <__aeabi_dsub>
 801ceaa:	463b      	mov	r3, r7
 801ceac:	4632      	mov	r2, r6
 801ceae:	f7e5 fc1d 	bl	80026ec <__aeabi_dsub>
 801ceb2:	9b04      	ldr	r3, [sp, #16]
 801ceb4:	2b00      	cmp	r3, #0
 801ceb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801ceba:	f6bf af0e 	bge.w	801ccda <__ieee754_rem_pio2+0x7a>
 801cebe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801cec2:	6063      	str	r3, [r4, #4]
 801cec4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801cec8:	f8c4 8000 	str.w	r8, [r4]
 801cecc:	60a0      	str	r0, [r4, #8]
 801cece:	60e3      	str	r3, [r4, #12]
 801ced0:	426d      	negs	r5, r5
 801ced2:	e702      	b.n	801ccda <__ieee754_rem_pio2+0x7a>
 801ced4:	a326      	add	r3, pc, #152	@ (adr r3, 801cf70 <__ieee754_rem_pio2+0x310>)
 801ced6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ceda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cede:	f7e5 fdbd 	bl	8002a5c <__aeabi_dmul>
 801cee2:	4606      	mov	r6, r0
 801cee4:	460f      	mov	r7, r1
 801cee6:	4602      	mov	r2, r0
 801cee8:	460b      	mov	r3, r1
 801ceea:	4640      	mov	r0, r8
 801ceec:	4649      	mov	r1, r9
 801ceee:	f7e5 fbfd 	bl	80026ec <__aeabi_dsub>
 801cef2:	4602      	mov	r2, r0
 801cef4:	460b      	mov	r3, r1
 801cef6:	4682      	mov	sl, r0
 801cef8:	468b      	mov	fp, r1
 801cefa:	4640      	mov	r0, r8
 801cefc:	4649      	mov	r1, r9
 801cefe:	f7e5 fbf5 	bl	80026ec <__aeabi_dsub>
 801cf02:	4632      	mov	r2, r6
 801cf04:	463b      	mov	r3, r7
 801cf06:	f7e5 fbf1 	bl	80026ec <__aeabi_dsub>
 801cf0a:	a31b      	add	r3, pc, #108	@ (adr r3, 801cf78 <__ieee754_rem_pio2+0x318>)
 801cf0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf10:	4606      	mov	r6, r0
 801cf12:	460f      	mov	r7, r1
 801cf14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cf18:	f7e5 fda0 	bl	8002a5c <__aeabi_dmul>
 801cf1c:	4632      	mov	r2, r6
 801cf1e:	463b      	mov	r3, r7
 801cf20:	f7e5 fbe4 	bl	80026ec <__aeabi_dsub>
 801cf24:	4606      	mov	r6, r0
 801cf26:	460f      	mov	r7, r1
 801cf28:	e764      	b.n	801cdf4 <__ieee754_rem_pio2+0x194>
 801cf2a:	4b1b      	ldr	r3, [pc, #108]	@ (801cf98 <__ieee754_rem_pio2+0x338>)
 801cf2c:	4598      	cmp	r8, r3
 801cf2e:	d935      	bls.n	801cf9c <__ieee754_rem_pio2+0x33c>
 801cf30:	4632      	mov	r2, r6
 801cf32:	463b      	mov	r3, r7
 801cf34:	4630      	mov	r0, r6
 801cf36:	4639      	mov	r1, r7
 801cf38:	f7e5 fbd8 	bl	80026ec <__aeabi_dsub>
 801cf3c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801cf40:	e9c4 0100 	strd	r0, r1, [r4]
 801cf44:	e69e      	b.n	801cc84 <__ieee754_rem_pio2+0x24>
 801cf46:	bf00      	nop
 801cf48:	54400000 	.word	0x54400000
 801cf4c:	3ff921fb 	.word	0x3ff921fb
 801cf50:	1a626331 	.word	0x1a626331
 801cf54:	3dd0b461 	.word	0x3dd0b461
 801cf58:	1a600000 	.word	0x1a600000
 801cf5c:	3dd0b461 	.word	0x3dd0b461
 801cf60:	2e037073 	.word	0x2e037073
 801cf64:	3ba3198a 	.word	0x3ba3198a
 801cf68:	6dc9c883 	.word	0x6dc9c883
 801cf6c:	3fe45f30 	.word	0x3fe45f30
 801cf70:	2e000000 	.word	0x2e000000
 801cf74:	3ba3198a 	.word	0x3ba3198a
 801cf78:	252049c1 	.word	0x252049c1
 801cf7c:	397b839a 	.word	0x397b839a
 801cf80:	3fe921fb 	.word	0x3fe921fb
 801cf84:	4002d97b 	.word	0x4002d97b
 801cf88:	3ff921fb 	.word	0x3ff921fb
 801cf8c:	413921fb 	.word	0x413921fb
 801cf90:	3fe00000 	.word	0x3fe00000
 801cf94:	0801f0a8 	.word	0x0801f0a8
 801cf98:	7fefffff 	.word	0x7fefffff
 801cf9c:	ea4f 5528 	mov.w	r5, r8, asr #20
 801cfa0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801cfa4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801cfa8:	4630      	mov	r0, r6
 801cfaa:	460f      	mov	r7, r1
 801cfac:	f7e6 f806 	bl	8002fbc <__aeabi_d2iz>
 801cfb0:	f7e5 fcea 	bl	8002988 <__aeabi_i2d>
 801cfb4:	4602      	mov	r2, r0
 801cfb6:	460b      	mov	r3, r1
 801cfb8:	4630      	mov	r0, r6
 801cfba:	4639      	mov	r1, r7
 801cfbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801cfc0:	f7e5 fb94 	bl	80026ec <__aeabi_dsub>
 801cfc4:	4b22      	ldr	r3, [pc, #136]	@ (801d050 <__ieee754_rem_pio2+0x3f0>)
 801cfc6:	2200      	movs	r2, #0
 801cfc8:	f7e5 fd48 	bl	8002a5c <__aeabi_dmul>
 801cfcc:	460f      	mov	r7, r1
 801cfce:	4606      	mov	r6, r0
 801cfd0:	f7e5 fff4 	bl	8002fbc <__aeabi_d2iz>
 801cfd4:	f7e5 fcd8 	bl	8002988 <__aeabi_i2d>
 801cfd8:	4602      	mov	r2, r0
 801cfda:	460b      	mov	r3, r1
 801cfdc:	4630      	mov	r0, r6
 801cfde:	4639      	mov	r1, r7
 801cfe0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801cfe4:	f7e5 fb82 	bl	80026ec <__aeabi_dsub>
 801cfe8:	4b19      	ldr	r3, [pc, #100]	@ (801d050 <__ieee754_rem_pio2+0x3f0>)
 801cfea:	2200      	movs	r2, #0
 801cfec:	f7e5 fd36 	bl	8002a5c <__aeabi_dmul>
 801cff0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801cff4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801cff8:	f04f 0803 	mov.w	r8, #3
 801cffc:	2600      	movs	r6, #0
 801cffe:	2700      	movs	r7, #0
 801d000:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801d004:	4632      	mov	r2, r6
 801d006:	463b      	mov	r3, r7
 801d008:	46c2      	mov	sl, r8
 801d00a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801d00e:	f7e5 ff8d 	bl	8002f2c <__aeabi_dcmpeq>
 801d012:	2800      	cmp	r0, #0
 801d014:	d1f4      	bne.n	801d000 <__ieee754_rem_pio2+0x3a0>
 801d016:	4b0f      	ldr	r3, [pc, #60]	@ (801d054 <__ieee754_rem_pio2+0x3f4>)
 801d018:	9301      	str	r3, [sp, #4]
 801d01a:	2302      	movs	r3, #2
 801d01c:	9300      	str	r3, [sp, #0]
 801d01e:	462a      	mov	r2, r5
 801d020:	4653      	mov	r3, sl
 801d022:	4621      	mov	r1, r4
 801d024:	a806      	add	r0, sp, #24
 801d026:	f000 f817 	bl	801d058 <__kernel_rem_pio2>
 801d02a:	9b04      	ldr	r3, [sp, #16]
 801d02c:	2b00      	cmp	r3, #0
 801d02e:	4605      	mov	r5, r0
 801d030:	f6bf ae53 	bge.w	801ccda <__ieee754_rem_pio2+0x7a>
 801d034:	e9d4 2100 	ldrd	r2, r1, [r4]
 801d038:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d03c:	e9c4 2300 	strd	r2, r3, [r4]
 801d040:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801d044:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d048:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801d04c:	e740      	b.n	801ced0 <__ieee754_rem_pio2+0x270>
 801d04e:	bf00      	nop
 801d050:	41700000 	.word	0x41700000
 801d054:	0801f128 	.word	0x0801f128

0801d058 <__kernel_rem_pio2>:
 801d058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d05c:	ed2d 8b02 	vpush	{d8}
 801d060:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801d064:	f112 0f14 	cmn.w	r2, #20
 801d068:	9306      	str	r3, [sp, #24]
 801d06a:	9104      	str	r1, [sp, #16]
 801d06c:	4bbe      	ldr	r3, [pc, #760]	@ (801d368 <__kernel_rem_pio2+0x310>)
 801d06e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801d070:	9008      	str	r0, [sp, #32]
 801d072:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d076:	9300      	str	r3, [sp, #0]
 801d078:	9b06      	ldr	r3, [sp, #24]
 801d07a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801d07e:	bfa8      	it	ge
 801d080:	1ed4      	subge	r4, r2, #3
 801d082:	9305      	str	r3, [sp, #20]
 801d084:	bfb2      	itee	lt
 801d086:	2400      	movlt	r4, #0
 801d088:	2318      	movge	r3, #24
 801d08a:	fb94 f4f3 	sdivge	r4, r4, r3
 801d08e:	f06f 0317 	mvn.w	r3, #23
 801d092:	fb04 3303 	mla	r3, r4, r3, r3
 801d096:	eb03 0b02 	add.w	fp, r3, r2
 801d09a:	9b00      	ldr	r3, [sp, #0]
 801d09c:	9a05      	ldr	r2, [sp, #20]
 801d09e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 801d358 <__kernel_rem_pio2+0x300>
 801d0a2:	eb03 0802 	add.w	r8, r3, r2
 801d0a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801d0a8:	1aa7      	subs	r7, r4, r2
 801d0aa:	ae20      	add	r6, sp, #128	@ 0x80
 801d0ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801d0b0:	2500      	movs	r5, #0
 801d0b2:	4545      	cmp	r5, r8
 801d0b4:	dd13      	ble.n	801d0de <__kernel_rem_pio2+0x86>
 801d0b6:	9b06      	ldr	r3, [sp, #24]
 801d0b8:	aa20      	add	r2, sp, #128	@ 0x80
 801d0ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801d0be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801d0c2:	f04f 0800 	mov.w	r8, #0
 801d0c6:	9b00      	ldr	r3, [sp, #0]
 801d0c8:	4598      	cmp	r8, r3
 801d0ca:	dc31      	bgt.n	801d130 <__kernel_rem_pio2+0xd8>
 801d0cc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 801d358 <__kernel_rem_pio2+0x300>
 801d0d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d0d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d0d8:	462f      	mov	r7, r5
 801d0da:	2600      	movs	r6, #0
 801d0dc:	e01b      	b.n	801d116 <__kernel_rem_pio2+0xbe>
 801d0de:	42ef      	cmn	r7, r5
 801d0e0:	d407      	bmi.n	801d0f2 <__kernel_rem_pio2+0x9a>
 801d0e2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801d0e6:	f7e5 fc4f 	bl	8002988 <__aeabi_i2d>
 801d0ea:	e8e6 0102 	strd	r0, r1, [r6], #8
 801d0ee:	3501      	adds	r5, #1
 801d0f0:	e7df      	b.n	801d0b2 <__kernel_rem_pio2+0x5a>
 801d0f2:	ec51 0b18 	vmov	r0, r1, d8
 801d0f6:	e7f8      	b.n	801d0ea <__kernel_rem_pio2+0x92>
 801d0f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801d0fc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801d100:	f7e5 fcac 	bl	8002a5c <__aeabi_dmul>
 801d104:	4602      	mov	r2, r0
 801d106:	460b      	mov	r3, r1
 801d108:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d10c:	f7e5 faf0 	bl	80026f0 <__adddf3>
 801d110:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d114:	3601      	adds	r6, #1
 801d116:	9b05      	ldr	r3, [sp, #20]
 801d118:	429e      	cmp	r6, r3
 801d11a:	f1a7 0708 	sub.w	r7, r7, #8
 801d11e:	ddeb      	ble.n	801d0f8 <__kernel_rem_pio2+0xa0>
 801d120:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d124:	f108 0801 	add.w	r8, r8, #1
 801d128:	ecaa 7b02 	vstmia	sl!, {d7}
 801d12c:	3508      	adds	r5, #8
 801d12e:	e7ca      	b.n	801d0c6 <__kernel_rem_pio2+0x6e>
 801d130:	9b00      	ldr	r3, [sp, #0]
 801d132:	f8dd 8000 	ldr.w	r8, [sp]
 801d136:	aa0c      	add	r2, sp, #48	@ 0x30
 801d138:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d13c:	930a      	str	r3, [sp, #40]	@ 0x28
 801d13e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801d140:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801d144:	9309      	str	r3, [sp, #36]	@ 0x24
 801d146:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801d14a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d14c:	ab98      	add	r3, sp, #608	@ 0x260
 801d14e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801d152:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801d156:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d15a:	ac0c      	add	r4, sp, #48	@ 0x30
 801d15c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801d15e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801d162:	46a1      	mov	r9, r4
 801d164:	46c2      	mov	sl, r8
 801d166:	f1ba 0f00 	cmp.w	sl, #0
 801d16a:	f1a5 0508 	sub.w	r5, r5, #8
 801d16e:	dc77      	bgt.n	801d260 <__kernel_rem_pio2+0x208>
 801d170:	4658      	mov	r0, fp
 801d172:	ed9d 0b02 	vldr	d0, [sp, #8]
 801d176:	f000 fc53 	bl	801da20 <scalbn>
 801d17a:	ec57 6b10 	vmov	r6, r7, d0
 801d17e:	2200      	movs	r2, #0
 801d180:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801d184:	4630      	mov	r0, r6
 801d186:	4639      	mov	r1, r7
 801d188:	f7e5 fc68 	bl	8002a5c <__aeabi_dmul>
 801d18c:	ec41 0b10 	vmov	d0, r0, r1
 801d190:	f000 fcc6 	bl	801db20 <floor>
 801d194:	4b75      	ldr	r3, [pc, #468]	@ (801d36c <__kernel_rem_pio2+0x314>)
 801d196:	ec51 0b10 	vmov	r0, r1, d0
 801d19a:	2200      	movs	r2, #0
 801d19c:	f7e5 fc5e 	bl	8002a5c <__aeabi_dmul>
 801d1a0:	4602      	mov	r2, r0
 801d1a2:	460b      	mov	r3, r1
 801d1a4:	4630      	mov	r0, r6
 801d1a6:	4639      	mov	r1, r7
 801d1a8:	f7e5 faa0 	bl	80026ec <__aeabi_dsub>
 801d1ac:	460f      	mov	r7, r1
 801d1ae:	4606      	mov	r6, r0
 801d1b0:	f7e5 ff04 	bl	8002fbc <__aeabi_d2iz>
 801d1b4:	9002      	str	r0, [sp, #8]
 801d1b6:	f7e5 fbe7 	bl	8002988 <__aeabi_i2d>
 801d1ba:	4602      	mov	r2, r0
 801d1bc:	460b      	mov	r3, r1
 801d1be:	4630      	mov	r0, r6
 801d1c0:	4639      	mov	r1, r7
 801d1c2:	f7e5 fa93 	bl	80026ec <__aeabi_dsub>
 801d1c6:	f1bb 0f00 	cmp.w	fp, #0
 801d1ca:	4606      	mov	r6, r0
 801d1cc:	460f      	mov	r7, r1
 801d1ce:	dd6c      	ble.n	801d2aa <__kernel_rem_pio2+0x252>
 801d1d0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801d1d4:	ab0c      	add	r3, sp, #48	@ 0x30
 801d1d6:	9d02      	ldr	r5, [sp, #8]
 801d1d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d1dc:	f1cb 0018 	rsb	r0, fp, #24
 801d1e0:	fa43 f200 	asr.w	r2, r3, r0
 801d1e4:	4415      	add	r5, r2
 801d1e6:	4082      	lsls	r2, r0
 801d1e8:	1a9b      	subs	r3, r3, r2
 801d1ea:	aa0c      	add	r2, sp, #48	@ 0x30
 801d1ec:	9502      	str	r5, [sp, #8]
 801d1ee:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801d1f2:	f1cb 0217 	rsb	r2, fp, #23
 801d1f6:	fa43 f902 	asr.w	r9, r3, r2
 801d1fa:	f1b9 0f00 	cmp.w	r9, #0
 801d1fe:	dd64      	ble.n	801d2ca <__kernel_rem_pio2+0x272>
 801d200:	9b02      	ldr	r3, [sp, #8]
 801d202:	2200      	movs	r2, #0
 801d204:	3301      	adds	r3, #1
 801d206:	9302      	str	r3, [sp, #8]
 801d208:	4615      	mov	r5, r2
 801d20a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801d20e:	4590      	cmp	r8, r2
 801d210:	f300 80b8 	bgt.w	801d384 <__kernel_rem_pio2+0x32c>
 801d214:	f1bb 0f00 	cmp.w	fp, #0
 801d218:	dd07      	ble.n	801d22a <__kernel_rem_pio2+0x1d2>
 801d21a:	f1bb 0f01 	cmp.w	fp, #1
 801d21e:	f000 80bf 	beq.w	801d3a0 <__kernel_rem_pio2+0x348>
 801d222:	f1bb 0f02 	cmp.w	fp, #2
 801d226:	f000 80c6 	beq.w	801d3b6 <__kernel_rem_pio2+0x35e>
 801d22a:	f1b9 0f02 	cmp.w	r9, #2
 801d22e:	d14c      	bne.n	801d2ca <__kernel_rem_pio2+0x272>
 801d230:	4632      	mov	r2, r6
 801d232:	463b      	mov	r3, r7
 801d234:	494e      	ldr	r1, [pc, #312]	@ (801d370 <__kernel_rem_pio2+0x318>)
 801d236:	2000      	movs	r0, #0
 801d238:	f7e5 fa58 	bl	80026ec <__aeabi_dsub>
 801d23c:	4606      	mov	r6, r0
 801d23e:	460f      	mov	r7, r1
 801d240:	2d00      	cmp	r5, #0
 801d242:	d042      	beq.n	801d2ca <__kernel_rem_pio2+0x272>
 801d244:	4658      	mov	r0, fp
 801d246:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 801d360 <__kernel_rem_pio2+0x308>
 801d24a:	f000 fbe9 	bl	801da20 <scalbn>
 801d24e:	4630      	mov	r0, r6
 801d250:	4639      	mov	r1, r7
 801d252:	ec53 2b10 	vmov	r2, r3, d0
 801d256:	f7e5 fa49 	bl	80026ec <__aeabi_dsub>
 801d25a:	4606      	mov	r6, r0
 801d25c:	460f      	mov	r7, r1
 801d25e:	e034      	b.n	801d2ca <__kernel_rem_pio2+0x272>
 801d260:	4b44      	ldr	r3, [pc, #272]	@ (801d374 <__kernel_rem_pio2+0x31c>)
 801d262:	2200      	movs	r2, #0
 801d264:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d268:	f7e5 fbf8 	bl	8002a5c <__aeabi_dmul>
 801d26c:	f7e5 fea6 	bl	8002fbc <__aeabi_d2iz>
 801d270:	f7e5 fb8a 	bl	8002988 <__aeabi_i2d>
 801d274:	4b40      	ldr	r3, [pc, #256]	@ (801d378 <__kernel_rem_pio2+0x320>)
 801d276:	2200      	movs	r2, #0
 801d278:	4606      	mov	r6, r0
 801d27a:	460f      	mov	r7, r1
 801d27c:	f7e5 fbee 	bl	8002a5c <__aeabi_dmul>
 801d280:	4602      	mov	r2, r0
 801d282:	460b      	mov	r3, r1
 801d284:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d288:	f7e5 fa30 	bl	80026ec <__aeabi_dsub>
 801d28c:	f7e5 fe96 	bl	8002fbc <__aeabi_d2iz>
 801d290:	e9d5 2300 	ldrd	r2, r3, [r5]
 801d294:	f849 0b04 	str.w	r0, [r9], #4
 801d298:	4639      	mov	r1, r7
 801d29a:	4630      	mov	r0, r6
 801d29c:	f7e5 fa28 	bl	80026f0 <__adddf3>
 801d2a0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801d2a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d2a8:	e75d      	b.n	801d166 <__kernel_rem_pio2+0x10e>
 801d2aa:	d107      	bne.n	801d2bc <__kernel_rem_pio2+0x264>
 801d2ac:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801d2b0:	aa0c      	add	r2, sp, #48	@ 0x30
 801d2b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d2b6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801d2ba:	e79e      	b.n	801d1fa <__kernel_rem_pio2+0x1a2>
 801d2bc:	4b2f      	ldr	r3, [pc, #188]	@ (801d37c <__kernel_rem_pio2+0x324>)
 801d2be:	2200      	movs	r2, #0
 801d2c0:	f7e5 fe52 	bl	8002f68 <__aeabi_dcmpge>
 801d2c4:	2800      	cmp	r0, #0
 801d2c6:	d143      	bne.n	801d350 <__kernel_rem_pio2+0x2f8>
 801d2c8:	4681      	mov	r9, r0
 801d2ca:	2200      	movs	r2, #0
 801d2cc:	2300      	movs	r3, #0
 801d2ce:	4630      	mov	r0, r6
 801d2d0:	4639      	mov	r1, r7
 801d2d2:	f7e5 fe2b 	bl	8002f2c <__aeabi_dcmpeq>
 801d2d6:	2800      	cmp	r0, #0
 801d2d8:	f000 80bf 	beq.w	801d45a <__kernel_rem_pio2+0x402>
 801d2dc:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801d2e0:	2200      	movs	r2, #0
 801d2e2:	9900      	ldr	r1, [sp, #0]
 801d2e4:	428b      	cmp	r3, r1
 801d2e6:	da6e      	bge.n	801d3c6 <__kernel_rem_pio2+0x36e>
 801d2e8:	2a00      	cmp	r2, #0
 801d2ea:	f000 8089 	beq.w	801d400 <__kernel_rem_pio2+0x3a8>
 801d2ee:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801d2f2:	ab0c      	add	r3, sp, #48	@ 0x30
 801d2f4:	f1ab 0b18 	sub.w	fp, fp, #24
 801d2f8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801d2fc:	2b00      	cmp	r3, #0
 801d2fe:	d0f6      	beq.n	801d2ee <__kernel_rem_pio2+0x296>
 801d300:	4658      	mov	r0, fp
 801d302:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801d360 <__kernel_rem_pio2+0x308>
 801d306:	f000 fb8b 	bl	801da20 <scalbn>
 801d30a:	f108 0301 	add.w	r3, r8, #1
 801d30e:	00da      	lsls	r2, r3, #3
 801d310:	9205      	str	r2, [sp, #20]
 801d312:	ec55 4b10 	vmov	r4, r5, d0
 801d316:	aa70      	add	r2, sp, #448	@ 0x1c0
 801d318:	f8df b058 	ldr.w	fp, [pc, #88]	@ 801d374 <__kernel_rem_pio2+0x31c>
 801d31c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801d320:	4646      	mov	r6, r8
 801d322:	f04f 0a00 	mov.w	sl, #0
 801d326:	2e00      	cmp	r6, #0
 801d328:	f280 80cf 	bge.w	801d4ca <__kernel_rem_pio2+0x472>
 801d32c:	4644      	mov	r4, r8
 801d32e:	2c00      	cmp	r4, #0
 801d330:	f2c0 80fd 	blt.w	801d52e <__kernel_rem_pio2+0x4d6>
 801d334:	4b12      	ldr	r3, [pc, #72]	@ (801d380 <__kernel_rem_pio2+0x328>)
 801d336:	461f      	mov	r7, r3
 801d338:	ab70      	add	r3, sp, #448	@ 0x1c0
 801d33a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d33e:	9306      	str	r3, [sp, #24]
 801d340:	f04f 0a00 	mov.w	sl, #0
 801d344:	f04f 0b00 	mov.w	fp, #0
 801d348:	2600      	movs	r6, #0
 801d34a:	eba8 0504 	sub.w	r5, r8, r4
 801d34e:	e0e2      	b.n	801d516 <__kernel_rem_pio2+0x4be>
 801d350:	f04f 0902 	mov.w	r9, #2
 801d354:	e754      	b.n	801d200 <__kernel_rem_pio2+0x1a8>
 801d356:	bf00      	nop
	...
 801d364:	3ff00000 	.word	0x3ff00000
 801d368:	0801f270 	.word	0x0801f270
 801d36c:	40200000 	.word	0x40200000
 801d370:	3ff00000 	.word	0x3ff00000
 801d374:	3e700000 	.word	0x3e700000
 801d378:	41700000 	.word	0x41700000
 801d37c:	3fe00000 	.word	0x3fe00000
 801d380:	0801f230 	.word	0x0801f230
 801d384:	f854 3b04 	ldr.w	r3, [r4], #4
 801d388:	b945      	cbnz	r5, 801d39c <__kernel_rem_pio2+0x344>
 801d38a:	b123      	cbz	r3, 801d396 <__kernel_rem_pio2+0x33e>
 801d38c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801d390:	f844 3c04 	str.w	r3, [r4, #-4]
 801d394:	2301      	movs	r3, #1
 801d396:	3201      	adds	r2, #1
 801d398:	461d      	mov	r5, r3
 801d39a:	e738      	b.n	801d20e <__kernel_rem_pio2+0x1b6>
 801d39c:	1acb      	subs	r3, r1, r3
 801d39e:	e7f7      	b.n	801d390 <__kernel_rem_pio2+0x338>
 801d3a0:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801d3a4:	ab0c      	add	r3, sp, #48	@ 0x30
 801d3a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d3aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d3ae:	a90c      	add	r1, sp, #48	@ 0x30
 801d3b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d3b4:	e739      	b.n	801d22a <__kernel_rem_pio2+0x1d2>
 801d3b6:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801d3ba:	ab0c      	add	r3, sp, #48	@ 0x30
 801d3bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d3c0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d3c4:	e7f3      	b.n	801d3ae <__kernel_rem_pio2+0x356>
 801d3c6:	a90c      	add	r1, sp, #48	@ 0x30
 801d3c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801d3cc:	3b01      	subs	r3, #1
 801d3ce:	430a      	orrs	r2, r1
 801d3d0:	e787      	b.n	801d2e2 <__kernel_rem_pio2+0x28a>
 801d3d2:	3401      	adds	r4, #1
 801d3d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d3d8:	2a00      	cmp	r2, #0
 801d3da:	d0fa      	beq.n	801d3d2 <__kernel_rem_pio2+0x37a>
 801d3dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d3de:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801d3e2:	eb0d 0503 	add.w	r5, sp, r3
 801d3e6:	9b06      	ldr	r3, [sp, #24]
 801d3e8:	aa20      	add	r2, sp, #128	@ 0x80
 801d3ea:	4443      	add	r3, r8
 801d3ec:	f108 0701 	add.w	r7, r8, #1
 801d3f0:	3d98      	subs	r5, #152	@ 0x98
 801d3f2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801d3f6:	4444      	add	r4, r8
 801d3f8:	42bc      	cmp	r4, r7
 801d3fa:	da04      	bge.n	801d406 <__kernel_rem_pio2+0x3ae>
 801d3fc:	46a0      	mov	r8, r4
 801d3fe:	e6a2      	b.n	801d146 <__kernel_rem_pio2+0xee>
 801d400:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d402:	2401      	movs	r4, #1
 801d404:	e7e6      	b.n	801d3d4 <__kernel_rem_pio2+0x37c>
 801d406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d408:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801d40c:	f7e5 fabc 	bl	8002988 <__aeabi_i2d>
 801d410:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 801d6d8 <__kernel_rem_pio2+0x680>
 801d414:	e8e6 0102 	strd	r0, r1, [r6], #8
 801d418:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d41c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d420:	46b2      	mov	sl, r6
 801d422:	f04f 0800 	mov.w	r8, #0
 801d426:	9b05      	ldr	r3, [sp, #20]
 801d428:	4598      	cmp	r8, r3
 801d42a:	dd05      	ble.n	801d438 <__kernel_rem_pio2+0x3e0>
 801d42c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d430:	3701      	adds	r7, #1
 801d432:	eca5 7b02 	vstmia	r5!, {d7}
 801d436:	e7df      	b.n	801d3f8 <__kernel_rem_pio2+0x3a0>
 801d438:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801d43c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801d440:	f7e5 fb0c 	bl	8002a5c <__aeabi_dmul>
 801d444:	4602      	mov	r2, r0
 801d446:	460b      	mov	r3, r1
 801d448:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d44c:	f7e5 f950 	bl	80026f0 <__adddf3>
 801d450:	f108 0801 	add.w	r8, r8, #1
 801d454:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d458:	e7e5      	b.n	801d426 <__kernel_rem_pio2+0x3ce>
 801d45a:	f1cb 0000 	rsb	r0, fp, #0
 801d45e:	ec47 6b10 	vmov	d0, r6, r7
 801d462:	f000 fadd 	bl	801da20 <scalbn>
 801d466:	ec55 4b10 	vmov	r4, r5, d0
 801d46a:	4b9d      	ldr	r3, [pc, #628]	@ (801d6e0 <__kernel_rem_pio2+0x688>)
 801d46c:	2200      	movs	r2, #0
 801d46e:	4620      	mov	r0, r4
 801d470:	4629      	mov	r1, r5
 801d472:	f7e5 fd79 	bl	8002f68 <__aeabi_dcmpge>
 801d476:	b300      	cbz	r0, 801d4ba <__kernel_rem_pio2+0x462>
 801d478:	4b9a      	ldr	r3, [pc, #616]	@ (801d6e4 <__kernel_rem_pio2+0x68c>)
 801d47a:	2200      	movs	r2, #0
 801d47c:	4620      	mov	r0, r4
 801d47e:	4629      	mov	r1, r5
 801d480:	f7e5 faec 	bl	8002a5c <__aeabi_dmul>
 801d484:	f7e5 fd9a 	bl	8002fbc <__aeabi_d2iz>
 801d488:	4606      	mov	r6, r0
 801d48a:	f7e5 fa7d 	bl	8002988 <__aeabi_i2d>
 801d48e:	4b94      	ldr	r3, [pc, #592]	@ (801d6e0 <__kernel_rem_pio2+0x688>)
 801d490:	2200      	movs	r2, #0
 801d492:	f7e5 fae3 	bl	8002a5c <__aeabi_dmul>
 801d496:	460b      	mov	r3, r1
 801d498:	4602      	mov	r2, r0
 801d49a:	4629      	mov	r1, r5
 801d49c:	4620      	mov	r0, r4
 801d49e:	f7e5 f925 	bl	80026ec <__aeabi_dsub>
 801d4a2:	f7e5 fd8b 	bl	8002fbc <__aeabi_d2iz>
 801d4a6:	ab0c      	add	r3, sp, #48	@ 0x30
 801d4a8:	f10b 0b18 	add.w	fp, fp, #24
 801d4ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801d4b0:	f108 0801 	add.w	r8, r8, #1
 801d4b4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801d4b8:	e722      	b.n	801d300 <__kernel_rem_pio2+0x2a8>
 801d4ba:	4620      	mov	r0, r4
 801d4bc:	4629      	mov	r1, r5
 801d4be:	f7e5 fd7d 	bl	8002fbc <__aeabi_d2iz>
 801d4c2:	ab0c      	add	r3, sp, #48	@ 0x30
 801d4c4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801d4c8:	e71a      	b.n	801d300 <__kernel_rem_pio2+0x2a8>
 801d4ca:	ab0c      	add	r3, sp, #48	@ 0x30
 801d4cc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d4d0:	f7e5 fa5a 	bl	8002988 <__aeabi_i2d>
 801d4d4:	4622      	mov	r2, r4
 801d4d6:	462b      	mov	r3, r5
 801d4d8:	f7e5 fac0 	bl	8002a5c <__aeabi_dmul>
 801d4dc:	4652      	mov	r2, sl
 801d4de:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801d4e2:	465b      	mov	r3, fp
 801d4e4:	4620      	mov	r0, r4
 801d4e6:	4629      	mov	r1, r5
 801d4e8:	f7e5 fab8 	bl	8002a5c <__aeabi_dmul>
 801d4ec:	3e01      	subs	r6, #1
 801d4ee:	4604      	mov	r4, r0
 801d4f0:	460d      	mov	r5, r1
 801d4f2:	e718      	b.n	801d326 <__kernel_rem_pio2+0x2ce>
 801d4f4:	9906      	ldr	r1, [sp, #24]
 801d4f6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801d4fa:	9106      	str	r1, [sp, #24]
 801d4fc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801d500:	f7e5 faac 	bl	8002a5c <__aeabi_dmul>
 801d504:	4602      	mov	r2, r0
 801d506:	460b      	mov	r3, r1
 801d508:	4650      	mov	r0, sl
 801d50a:	4659      	mov	r1, fp
 801d50c:	f7e5 f8f0 	bl	80026f0 <__adddf3>
 801d510:	3601      	adds	r6, #1
 801d512:	4682      	mov	sl, r0
 801d514:	468b      	mov	fp, r1
 801d516:	9b00      	ldr	r3, [sp, #0]
 801d518:	429e      	cmp	r6, r3
 801d51a:	dc01      	bgt.n	801d520 <__kernel_rem_pio2+0x4c8>
 801d51c:	42b5      	cmp	r5, r6
 801d51e:	dae9      	bge.n	801d4f4 <__kernel_rem_pio2+0x49c>
 801d520:	ab48      	add	r3, sp, #288	@ 0x120
 801d522:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801d526:	e9c5 ab00 	strd	sl, fp, [r5]
 801d52a:	3c01      	subs	r4, #1
 801d52c:	e6ff      	b.n	801d32e <__kernel_rem_pio2+0x2d6>
 801d52e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801d530:	2b02      	cmp	r3, #2
 801d532:	dc0b      	bgt.n	801d54c <__kernel_rem_pio2+0x4f4>
 801d534:	2b00      	cmp	r3, #0
 801d536:	dc39      	bgt.n	801d5ac <__kernel_rem_pio2+0x554>
 801d538:	d05d      	beq.n	801d5f6 <__kernel_rem_pio2+0x59e>
 801d53a:	9b02      	ldr	r3, [sp, #8]
 801d53c:	f003 0007 	and.w	r0, r3, #7
 801d540:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801d544:	ecbd 8b02 	vpop	{d8}
 801d548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d54c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801d54e:	2b03      	cmp	r3, #3
 801d550:	d1f3      	bne.n	801d53a <__kernel_rem_pio2+0x4e2>
 801d552:	9b05      	ldr	r3, [sp, #20]
 801d554:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801d558:	eb0d 0403 	add.w	r4, sp, r3
 801d55c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801d560:	4625      	mov	r5, r4
 801d562:	46c2      	mov	sl, r8
 801d564:	f1ba 0f00 	cmp.w	sl, #0
 801d568:	f1a5 0508 	sub.w	r5, r5, #8
 801d56c:	dc6b      	bgt.n	801d646 <__kernel_rem_pio2+0x5ee>
 801d56e:	4645      	mov	r5, r8
 801d570:	2d01      	cmp	r5, #1
 801d572:	f1a4 0408 	sub.w	r4, r4, #8
 801d576:	f300 8087 	bgt.w	801d688 <__kernel_rem_pio2+0x630>
 801d57a:	9c05      	ldr	r4, [sp, #20]
 801d57c:	ab48      	add	r3, sp, #288	@ 0x120
 801d57e:	441c      	add	r4, r3
 801d580:	2000      	movs	r0, #0
 801d582:	2100      	movs	r1, #0
 801d584:	f1b8 0f01 	cmp.w	r8, #1
 801d588:	f300 809c 	bgt.w	801d6c4 <__kernel_rem_pio2+0x66c>
 801d58c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 801d590:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 801d594:	f1b9 0f00 	cmp.w	r9, #0
 801d598:	f040 80a6 	bne.w	801d6e8 <__kernel_rem_pio2+0x690>
 801d59c:	9b04      	ldr	r3, [sp, #16]
 801d59e:	e9c3 7800 	strd	r7, r8, [r3]
 801d5a2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801d5a6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801d5aa:	e7c6      	b.n	801d53a <__kernel_rem_pio2+0x4e2>
 801d5ac:	9d05      	ldr	r5, [sp, #20]
 801d5ae:	ab48      	add	r3, sp, #288	@ 0x120
 801d5b0:	441d      	add	r5, r3
 801d5b2:	4644      	mov	r4, r8
 801d5b4:	2000      	movs	r0, #0
 801d5b6:	2100      	movs	r1, #0
 801d5b8:	2c00      	cmp	r4, #0
 801d5ba:	da35      	bge.n	801d628 <__kernel_rem_pio2+0x5d0>
 801d5bc:	f1b9 0f00 	cmp.w	r9, #0
 801d5c0:	d038      	beq.n	801d634 <__kernel_rem_pio2+0x5dc>
 801d5c2:	4602      	mov	r2, r0
 801d5c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d5c8:	9c04      	ldr	r4, [sp, #16]
 801d5ca:	e9c4 2300 	strd	r2, r3, [r4]
 801d5ce:	4602      	mov	r2, r0
 801d5d0:	460b      	mov	r3, r1
 801d5d2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801d5d6:	f7e5 f889 	bl	80026ec <__aeabi_dsub>
 801d5da:	ad4a      	add	r5, sp, #296	@ 0x128
 801d5dc:	2401      	movs	r4, #1
 801d5de:	45a0      	cmp	r8, r4
 801d5e0:	da2b      	bge.n	801d63a <__kernel_rem_pio2+0x5e2>
 801d5e2:	f1b9 0f00 	cmp.w	r9, #0
 801d5e6:	d002      	beq.n	801d5ee <__kernel_rem_pio2+0x596>
 801d5e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d5ec:	4619      	mov	r1, r3
 801d5ee:	9b04      	ldr	r3, [sp, #16]
 801d5f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801d5f4:	e7a1      	b.n	801d53a <__kernel_rem_pio2+0x4e2>
 801d5f6:	9c05      	ldr	r4, [sp, #20]
 801d5f8:	ab48      	add	r3, sp, #288	@ 0x120
 801d5fa:	441c      	add	r4, r3
 801d5fc:	2000      	movs	r0, #0
 801d5fe:	2100      	movs	r1, #0
 801d600:	f1b8 0f00 	cmp.w	r8, #0
 801d604:	da09      	bge.n	801d61a <__kernel_rem_pio2+0x5c2>
 801d606:	f1b9 0f00 	cmp.w	r9, #0
 801d60a:	d002      	beq.n	801d612 <__kernel_rem_pio2+0x5ba>
 801d60c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d610:	4619      	mov	r1, r3
 801d612:	9b04      	ldr	r3, [sp, #16]
 801d614:	e9c3 0100 	strd	r0, r1, [r3]
 801d618:	e78f      	b.n	801d53a <__kernel_rem_pio2+0x4e2>
 801d61a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801d61e:	f7e5 f867 	bl	80026f0 <__adddf3>
 801d622:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801d626:	e7eb      	b.n	801d600 <__kernel_rem_pio2+0x5a8>
 801d628:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801d62c:	f7e5 f860 	bl	80026f0 <__adddf3>
 801d630:	3c01      	subs	r4, #1
 801d632:	e7c1      	b.n	801d5b8 <__kernel_rem_pio2+0x560>
 801d634:	4602      	mov	r2, r0
 801d636:	460b      	mov	r3, r1
 801d638:	e7c6      	b.n	801d5c8 <__kernel_rem_pio2+0x570>
 801d63a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801d63e:	f7e5 f857 	bl	80026f0 <__adddf3>
 801d642:	3401      	adds	r4, #1
 801d644:	e7cb      	b.n	801d5de <__kernel_rem_pio2+0x586>
 801d646:	ed95 7b00 	vldr	d7, [r5]
 801d64a:	ed8d 7b00 	vstr	d7, [sp]
 801d64e:	ed95 7b02 	vldr	d7, [r5, #8]
 801d652:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d656:	ec53 2b17 	vmov	r2, r3, d7
 801d65a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801d65e:	f7e5 f847 	bl	80026f0 <__adddf3>
 801d662:	4602      	mov	r2, r0
 801d664:	460b      	mov	r3, r1
 801d666:	4606      	mov	r6, r0
 801d668:	460f      	mov	r7, r1
 801d66a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d66e:	f7e5 f83d 	bl	80026ec <__aeabi_dsub>
 801d672:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801d676:	f7e5 f83b 	bl	80026f0 <__adddf3>
 801d67a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801d67e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801d682:	e9c5 6700 	strd	r6, r7, [r5]
 801d686:	e76d      	b.n	801d564 <__kernel_rem_pio2+0x50c>
 801d688:	ed94 7b00 	vldr	d7, [r4]
 801d68c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801d690:	ec51 0b17 	vmov	r0, r1, d7
 801d694:	4652      	mov	r2, sl
 801d696:	465b      	mov	r3, fp
 801d698:	ed8d 7b00 	vstr	d7, [sp]
 801d69c:	f7e5 f828 	bl	80026f0 <__adddf3>
 801d6a0:	4602      	mov	r2, r0
 801d6a2:	460b      	mov	r3, r1
 801d6a4:	4606      	mov	r6, r0
 801d6a6:	460f      	mov	r7, r1
 801d6a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d6ac:	f7e5 f81e 	bl	80026ec <__aeabi_dsub>
 801d6b0:	4652      	mov	r2, sl
 801d6b2:	465b      	mov	r3, fp
 801d6b4:	f7e5 f81c 	bl	80026f0 <__adddf3>
 801d6b8:	3d01      	subs	r5, #1
 801d6ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d6be:	e9c4 6700 	strd	r6, r7, [r4]
 801d6c2:	e755      	b.n	801d570 <__kernel_rem_pio2+0x518>
 801d6c4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801d6c8:	f7e5 f812 	bl	80026f0 <__adddf3>
 801d6cc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801d6d0:	e758      	b.n	801d584 <__kernel_rem_pio2+0x52c>
 801d6d2:	bf00      	nop
 801d6d4:	f3af 8000 	nop.w
	...
 801d6e0:	41700000 	.word	0x41700000
 801d6e4:	3e700000 	.word	0x3e700000
 801d6e8:	9b04      	ldr	r3, [sp, #16]
 801d6ea:	9a04      	ldr	r2, [sp, #16]
 801d6ec:	601f      	str	r7, [r3, #0]
 801d6ee:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 801d6f2:	605c      	str	r4, [r3, #4]
 801d6f4:	609d      	str	r5, [r3, #8]
 801d6f6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801d6fa:	60d3      	str	r3, [r2, #12]
 801d6fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d700:	6110      	str	r0, [r2, #16]
 801d702:	6153      	str	r3, [r2, #20]
 801d704:	e719      	b.n	801d53a <__kernel_rem_pio2+0x4e2>
 801d706:	bf00      	nop

0801d708 <__kernel_cos>:
 801d708:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d70c:	ec57 6b10 	vmov	r6, r7, d0
 801d710:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801d714:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801d718:	ed8d 1b00 	vstr	d1, [sp]
 801d71c:	d206      	bcs.n	801d72c <__kernel_cos+0x24>
 801d71e:	4630      	mov	r0, r6
 801d720:	4639      	mov	r1, r7
 801d722:	f7e5 fc4b 	bl	8002fbc <__aeabi_d2iz>
 801d726:	2800      	cmp	r0, #0
 801d728:	f000 8088 	beq.w	801d83c <__kernel_cos+0x134>
 801d72c:	4632      	mov	r2, r6
 801d72e:	463b      	mov	r3, r7
 801d730:	4630      	mov	r0, r6
 801d732:	4639      	mov	r1, r7
 801d734:	f7e5 f992 	bl	8002a5c <__aeabi_dmul>
 801d738:	4b51      	ldr	r3, [pc, #324]	@ (801d880 <__kernel_cos+0x178>)
 801d73a:	2200      	movs	r2, #0
 801d73c:	4604      	mov	r4, r0
 801d73e:	460d      	mov	r5, r1
 801d740:	f7e5 f98c 	bl	8002a5c <__aeabi_dmul>
 801d744:	a340      	add	r3, pc, #256	@ (adr r3, 801d848 <__kernel_cos+0x140>)
 801d746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d74a:	4682      	mov	sl, r0
 801d74c:	468b      	mov	fp, r1
 801d74e:	4620      	mov	r0, r4
 801d750:	4629      	mov	r1, r5
 801d752:	f7e5 f983 	bl	8002a5c <__aeabi_dmul>
 801d756:	a33e      	add	r3, pc, #248	@ (adr r3, 801d850 <__kernel_cos+0x148>)
 801d758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d75c:	f7e4 ffc8 	bl	80026f0 <__adddf3>
 801d760:	4622      	mov	r2, r4
 801d762:	462b      	mov	r3, r5
 801d764:	f7e5 f97a 	bl	8002a5c <__aeabi_dmul>
 801d768:	a33b      	add	r3, pc, #236	@ (adr r3, 801d858 <__kernel_cos+0x150>)
 801d76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d76e:	f7e4 ffbd 	bl	80026ec <__aeabi_dsub>
 801d772:	4622      	mov	r2, r4
 801d774:	462b      	mov	r3, r5
 801d776:	f7e5 f971 	bl	8002a5c <__aeabi_dmul>
 801d77a:	a339      	add	r3, pc, #228	@ (adr r3, 801d860 <__kernel_cos+0x158>)
 801d77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d780:	f7e4 ffb6 	bl	80026f0 <__adddf3>
 801d784:	4622      	mov	r2, r4
 801d786:	462b      	mov	r3, r5
 801d788:	f7e5 f968 	bl	8002a5c <__aeabi_dmul>
 801d78c:	a336      	add	r3, pc, #216	@ (adr r3, 801d868 <__kernel_cos+0x160>)
 801d78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d792:	f7e4 ffab 	bl	80026ec <__aeabi_dsub>
 801d796:	4622      	mov	r2, r4
 801d798:	462b      	mov	r3, r5
 801d79a:	f7e5 f95f 	bl	8002a5c <__aeabi_dmul>
 801d79e:	a334      	add	r3, pc, #208	@ (adr r3, 801d870 <__kernel_cos+0x168>)
 801d7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d7a4:	f7e4 ffa4 	bl	80026f0 <__adddf3>
 801d7a8:	4622      	mov	r2, r4
 801d7aa:	462b      	mov	r3, r5
 801d7ac:	f7e5 f956 	bl	8002a5c <__aeabi_dmul>
 801d7b0:	4622      	mov	r2, r4
 801d7b2:	462b      	mov	r3, r5
 801d7b4:	f7e5 f952 	bl	8002a5c <__aeabi_dmul>
 801d7b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d7bc:	4604      	mov	r4, r0
 801d7be:	460d      	mov	r5, r1
 801d7c0:	4630      	mov	r0, r6
 801d7c2:	4639      	mov	r1, r7
 801d7c4:	f7e5 f94a 	bl	8002a5c <__aeabi_dmul>
 801d7c8:	460b      	mov	r3, r1
 801d7ca:	4602      	mov	r2, r0
 801d7cc:	4629      	mov	r1, r5
 801d7ce:	4620      	mov	r0, r4
 801d7d0:	f7e4 ff8c 	bl	80026ec <__aeabi_dsub>
 801d7d4:	4b2b      	ldr	r3, [pc, #172]	@ (801d884 <__kernel_cos+0x17c>)
 801d7d6:	4598      	cmp	r8, r3
 801d7d8:	4606      	mov	r6, r0
 801d7da:	460f      	mov	r7, r1
 801d7dc:	d810      	bhi.n	801d800 <__kernel_cos+0xf8>
 801d7de:	4602      	mov	r2, r0
 801d7e0:	460b      	mov	r3, r1
 801d7e2:	4650      	mov	r0, sl
 801d7e4:	4659      	mov	r1, fp
 801d7e6:	f7e4 ff81 	bl	80026ec <__aeabi_dsub>
 801d7ea:	460b      	mov	r3, r1
 801d7ec:	4926      	ldr	r1, [pc, #152]	@ (801d888 <__kernel_cos+0x180>)
 801d7ee:	4602      	mov	r2, r0
 801d7f0:	2000      	movs	r0, #0
 801d7f2:	f7e4 ff7b 	bl	80026ec <__aeabi_dsub>
 801d7f6:	ec41 0b10 	vmov	d0, r0, r1
 801d7fa:	b003      	add	sp, #12
 801d7fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d800:	4b22      	ldr	r3, [pc, #136]	@ (801d88c <__kernel_cos+0x184>)
 801d802:	4921      	ldr	r1, [pc, #132]	@ (801d888 <__kernel_cos+0x180>)
 801d804:	4598      	cmp	r8, r3
 801d806:	bf8c      	ite	hi
 801d808:	4d21      	ldrhi	r5, [pc, #132]	@ (801d890 <__kernel_cos+0x188>)
 801d80a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801d80e:	2400      	movs	r4, #0
 801d810:	4622      	mov	r2, r4
 801d812:	462b      	mov	r3, r5
 801d814:	2000      	movs	r0, #0
 801d816:	f7e4 ff69 	bl	80026ec <__aeabi_dsub>
 801d81a:	4622      	mov	r2, r4
 801d81c:	4680      	mov	r8, r0
 801d81e:	4689      	mov	r9, r1
 801d820:	462b      	mov	r3, r5
 801d822:	4650      	mov	r0, sl
 801d824:	4659      	mov	r1, fp
 801d826:	f7e4 ff61 	bl	80026ec <__aeabi_dsub>
 801d82a:	4632      	mov	r2, r6
 801d82c:	463b      	mov	r3, r7
 801d82e:	f7e4 ff5d 	bl	80026ec <__aeabi_dsub>
 801d832:	4602      	mov	r2, r0
 801d834:	460b      	mov	r3, r1
 801d836:	4640      	mov	r0, r8
 801d838:	4649      	mov	r1, r9
 801d83a:	e7da      	b.n	801d7f2 <__kernel_cos+0xea>
 801d83c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801d878 <__kernel_cos+0x170>
 801d840:	e7db      	b.n	801d7fa <__kernel_cos+0xf2>
 801d842:	bf00      	nop
 801d844:	f3af 8000 	nop.w
 801d848:	be8838d4 	.word	0xbe8838d4
 801d84c:	bda8fae9 	.word	0xbda8fae9
 801d850:	bdb4b1c4 	.word	0xbdb4b1c4
 801d854:	3e21ee9e 	.word	0x3e21ee9e
 801d858:	809c52ad 	.word	0x809c52ad
 801d85c:	3e927e4f 	.word	0x3e927e4f
 801d860:	19cb1590 	.word	0x19cb1590
 801d864:	3efa01a0 	.word	0x3efa01a0
 801d868:	16c15177 	.word	0x16c15177
 801d86c:	3f56c16c 	.word	0x3f56c16c
 801d870:	5555554c 	.word	0x5555554c
 801d874:	3fa55555 	.word	0x3fa55555
 801d878:	00000000 	.word	0x00000000
 801d87c:	3ff00000 	.word	0x3ff00000
 801d880:	3fe00000 	.word	0x3fe00000
 801d884:	3fd33332 	.word	0x3fd33332
 801d888:	3ff00000 	.word	0x3ff00000
 801d88c:	3fe90000 	.word	0x3fe90000
 801d890:	3fd20000 	.word	0x3fd20000
 801d894:	00000000 	.word	0x00000000

0801d898 <__kernel_sin>:
 801d898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d89c:	ec55 4b10 	vmov	r4, r5, d0
 801d8a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801d8a4:	b085      	sub	sp, #20
 801d8a6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801d8aa:	ed8d 1b02 	vstr	d1, [sp, #8]
 801d8ae:	4680      	mov	r8, r0
 801d8b0:	d205      	bcs.n	801d8be <__kernel_sin+0x26>
 801d8b2:	4620      	mov	r0, r4
 801d8b4:	4629      	mov	r1, r5
 801d8b6:	f7e5 fb81 	bl	8002fbc <__aeabi_d2iz>
 801d8ba:	2800      	cmp	r0, #0
 801d8bc:	d052      	beq.n	801d964 <__kernel_sin+0xcc>
 801d8be:	4622      	mov	r2, r4
 801d8c0:	462b      	mov	r3, r5
 801d8c2:	4620      	mov	r0, r4
 801d8c4:	4629      	mov	r1, r5
 801d8c6:	f7e5 f8c9 	bl	8002a5c <__aeabi_dmul>
 801d8ca:	4682      	mov	sl, r0
 801d8cc:	468b      	mov	fp, r1
 801d8ce:	4602      	mov	r2, r0
 801d8d0:	460b      	mov	r3, r1
 801d8d2:	4620      	mov	r0, r4
 801d8d4:	4629      	mov	r1, r5
 801d8d6:	f7e5 f8c1 	bl	8002a5c <__aeabi_dmul>
 801d8da:	a342      	add	r3, pc, #264	@ (adr r3, 801d9e4 <__kernel_sin+0x14c>)
 801d8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8e0:	e9cd 0100 	strd	r0, r1, [sp]
 801d8e4:	4650      	mov	r0, sl
 801d8e6:	4659      	mov	r1, fp
 801d8e8:	f7e5 f8b8 	bl	8002a5c <__aeabi_dmul>
 801d8ec:	a33f      	add	r3, pc, #252	@ (adr r3, 801d9ec <__kernel_sin+0x154>)
 801d8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8f2:	f7e4 fefb 	bl	80026ec <__aeabi_dsub>
 801d8f6:	4652      	mov	r2, sl
 801d8f8:	465b      	mov	r3, fp
 801d8fa:	f7e5 f8af 	bl	8002a5c <__aeabi_dmul>
 801d8fe:	a33d      	add	r3, pc, #244	@ (adr r3, 801d9f4 <__kernel_sin+0x15c>)
 801d900:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d904:	f7e4 fef4 	bl	80026f0 <__adddf3>
 801d908:	4652      	mov	r2, sl
 801d90a:	465b      	mov	r3, fp
 801d90c:	f7e5 f8a6 	bl	8002a5c <__aeabi_dmul>
 801d910:	a33a      	add	r3, pc, #232	@ (adr r3, 801d9fc <__kernel_sin+0x164>)
 801d912:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d916:	f7e4 fee9 	bl	80026ec <__aeabi_dsub>
 801d91a:	4652      	mov	r2, sl
 801d91c:	465b      	mov	r3, fp
 801d91e:	f7e5 f89d 	bl	8002a5c <__aeabi_dmul>
 801d922:	a338      	add	r3, pc, #224	@ (adr r3, 801da04 <__kernel_sin+0x16c>)
 801d924:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d928:	f7e4 fee2 	bl	80026f0 <__adddf3>
 801d92c:	4606      	mov	r6, r0
 801d92e:	460f      	mov	r7, r1
 801d930:	f1b8 0f00 	cmp.w	r8, #0
 801d934:	d11b      	bne.n	801d96e <__kernel_sin+0xd6>
 801d936:	4602      	mov	r2, r0
 801d938:	460b      	mov	r3, r1
 801d93a:	4650      	mov	r0, sl
 801d93c:	4659      	mov	r1, fp
 801d93e:	f7e5 f88d 	bl	8002a5c <__aeabi_dmul>
 801d942:	a325      	add	r3, pc, #148	@ (adr r3, 801d9d8 <__kernel_sin+0x140>)
 801d944:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d948:	f7e4 fed0 	bl	80026ec <__aeabi_dsub>
 801d94c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d950:	f7e5 f884 	bl	8002a5c <__aeabi_dmul>
 801d954:	4602      	mov	r2, r0
 801d956:	460b      	mov	r3, r1
 801d958:	4620      	mov	r0, r4
 801d95a:	4629      	mov	r1, r5
 801d95c:	f7e4 fec8 	bl	80026f0 <__adddf3>
 801d960:	4604      	mov	r4, r0
 801d962:	460d      	mov	r5, r1
 801d964:	ec45 4b10 	vmov	d0, r4, r5
 801d968:	b005      	add	sp, #20
 801d96a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d96e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d972:	4b1b      	ldr	r3, [pc, #108]	@ (801d9e0 <__kernel_sin+0x148>)
 801d974:	2200      	movs	r2, #0
 801d976:	f7e5 f871 	bl	8002a5c <__aeabi_dmul>
 801d97a:	4632      	mov	r2, r6
 801d97c:	4680      	mov	r8, r0
 801d97e:	4689      	mov	r9, r1
 801d980:	463b      	mov	r3, r7
 801d982:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d986:	f7e5 f869 	bl	8002a5c <__aeabi_dmul>
 801d98a:	4602      	mov	r2, r0
 801d98c:	460b      	mov	r3, r1
 801d98e:	4640      	mov	r0, r8
 801d990:	4649      	mov	r1, r9
 801d992:	f7e4 feab 	bl	80026ec <__aeabi_dsub>
 801d996:	4652      	mov	r2, sl
 801d998:	465b      	mov	r3, fp
 801d99a:	f7e5 f85f 	bl	8002a5c <__aeabi_dmul>
 801d99e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801d9a2:	f7e4 fea3 	bl	80026ec <__aeabi_dsub>
 801d9a6:	a30c      	add	r3, pc, #48	@ (adr r3, 801d9d8 <__kernel_sin+0x140>)
 801d9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d9ac:	4606      	mov	r6, r0
 801d9ae:	460f      	mov	r7, r1
 801d9b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801d9b4:	f7e5 f852 	bl	8002a5c <__aeabi_dmul>
 801d9b8:	4602      	mov	r2, r0
 801d9ba:	460b      	mov	r3, r1
 801d9bc:	4630      	mov	r0, r6
 801d9be:	4639      	mov	r1, r7
 801d9c0:	f7e4 fe96 	bl	80026f0 <__adddf3>
 801d9c4:	4602      	mov	r2, r0
 801d9c6:	460b      	mov	r3, r1
 801d9c8:	4620      	mov	r0, r4
 801d9ca:	4629      	mov	r1, r5
 801d9cc:	f7e4 fe8e 	bl	80026ec <__aeabi_dsub>
 801d9d0:	e7c6      	b.n	801d960 <__kernel_sin+0xc8>
 801d9d2:	bf00      	nop
 801d9d4:	f3af 8000 	nop.w
 801d9d8:	55555549 	.word	0x55555549
 801d9dc:	3fc55555 	.word	0x3fc55555
 801d9e0:	3fe00000 	.word	0x3fe00000
 801d9e4:	5acfd57c 	.word	0x5acfd57c
 801d9e8:	3de5d93a 	.word	0x3de5d93a
 801d9ec:	8a2b9ceb 	.word	0x8a2b9ceb
 801d9f0:	3e5ae5e6 	.word	0x3e5ae5e6
 801d9f4:	57b1fe7d 	.word	0x57b1fe7d
 801d9f8:	3ec71de3 	.word	0x3ec71de3
 801d9fc:	19c161d5 	.word	0x19c161d5
 801da00:	3f2a01a0 	.word	0x3f2a01a0
 801da04:	1110f8a6 	.word	0x1110f8a6
 801da08:	3f811111 	.word	0x3f811111

0801da0c <fabs>:
 801da0c:	ec51 0b10 	vmov	r0, r1, d0
 801da10:	4602      	mov	r2, r0
 801da12:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801da16:	ec43 2b10 	vmov	d0, r2, r3
 801da1a:	4770      	bx	lr
 801da1c:	0000      	movs	r0, r0
	...

0801da20 <scalbn>:
 801da20:	b570      	push	{r4, r5, r6, lr}
 801da22:	ec55 4b10 	vmov	r4, r5, d0
 801da26:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801da2a:	4606      	mov	r6, r0
 801da2c:	462b      	mov	r3, r5
 801da2e:	b991      	cbnz	r1, 801da56 <scalbn+0x36>
 801da30:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801da34:	4323      	orrs	r3, r4
 801da36:	d03d      	beq.n	801dab4 <scalbn+0x94>
 801da38:	4b35      	ldr	r3, [pc, #212]	@ (801db10 <scalbn+0xf0>)
 801da3a:	4620      	mov	r0, r4
 801da3c:	4629      	mov	r1, r5
 801da3e:	2200      	movs	r2, #0
 801da40:	f7e5 f80c 	bl	8002a5c <__aeabi_dmul>
 801da44:	4b33      	ldr	r3, [pc, #204]	@ (801db14 <scalbn+0xf4>)
 801da46:	429e      	cmp	r6, r3
 801da48:	4604      	mov	r4, r0
 801da4a:	460d      	mov	r5, r1
 801da4c:	da0f      	bge.n	801da6e <scalbn+0x4e>
 801da4e:	a328      	add	r3, pc, #160	@ (adr r3, 801daf0 <scalbn+0xd0>)
 801da50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801da54:	e01e      	b.n	801da94 <scalbn+0x74>
 801da56:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801da5a:	4291      	cmp	r1, r2
 801da5c:	d10b      	bne.n	801da76 <scalbn+0x56>
 801da5e:	4622      	mov	r2, r4
 801da60:	4620      	mov	r0, r4
 801da62:	4629      	mov	r1, r5
 801da64:	f7e4 fe44 	bl	80026f0 <__adddf3>
 801da68:	4604      	mov	r4, r0
 801da6a:	460d      	mov	r5, r1
 801da6c:	e022      	b.n	801dab4 <scalbn+0x94>
 801da6e:	460b      	mov	r3, r1
 801da70:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801da74:	3936      	subs	r1, #54	@ 0x36
 801da76:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801da7a:	4296      	cmp	r6, r2
 801da7c:	dd0d      	ble.n	801da9a <scalbn+0x7a>
 801da7e:	2d00      	cmp	r5, #0
 801da80:	a11d      	add	r1, pc, #116	@ (adr r1, 801daf8 <scalbn+0xd8>)
 801da82:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da86:	da02      	bge.n	801da8e <scalbn+0x6e>
 801da88:	a11d      	add	r1, pc, #116	@ (adr r1, 801db00 <scalbn+0xe0>)
 801da8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801da8e:	a31a      	add	r3, pc, #104	@ (adr r3, 801daf8 <scalbn+0xd8>)
 801da90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801da94:	f7e4 ffe2 	bl	8002a5c <__aeabi_dmul>
 801da98:	e7e6      	b.n	801da68 <scalbn+0x48>
 801da9a:	1872      	adds	r2, r6, r1
 801da9c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801daa0:	428a      	cmp	r2, r1
 801daa2:	dcec      	bgt.n	801da7e <scalbn+0x5e>
 801daa4:	2a00      	cmp	r2, #0
 801daa6:	dd08      	ble.n	801daba <scalbn+0x9a>
 801daa8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801daac:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801dab0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801dab4:	ec45 4b10 	vmov	d0, r4, r5
 801dab8:	bd70      	pop	{r4, r5, r6, pc}
 801daba:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801dabe:	da08      	bge.n	801dad2 <scalbn+0xb2>
 801dac0:	2d00      	cmp	r5, #0
 801dac2:	a10b      	add	r1, pc, #44	@ (adr r1, 801daf0 <scalbn+0xd0>)
 801dac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dac8:	dac1      	bge.n	801da4e <scalbn+0x2e>
 801daca:	a10f      	add	r1, pc, #60	@ (adr r1, 801db08 <scalbn+0xe8>)
 801dacc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dad0:	e7bd      	b.n	801da4e <scalbn+0x2e>
 801dad2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801dad6:	3236      	adds	r2, #54	@ 0x36
 801dad8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801dadc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801dae0:	4620      	mov	r0, r4
 801dae2:	4b0d      	ldr	r3, [pc, #52]	@ (801db18 <scalbn+0xf8>)
 801dae4:	4629      	mov	r1, r5
 801dae6:	2200      	movs	r2, #0
 801dae8:	e7d4      	b.n	801da94 <scalbn+0x74>
 801daea:	bf00      	nop
 801daec:	f3af 8000 	nop.w
 801daf0:	c2f8f359 	.word	0xc2f8f359
 801daf4:	01a56e1f 	.word	0x01a56e1f
 801daf8:	8800759c 	.word	0x8800759c
 801dafc:	7e37e43c 	.word	0x7e37e43c
 801db00:	8800759c 	.word	0x8800759c
 801db04:	fe37e43c 	.word	0xfe37e43c
 801db08:	c2f8f359 	.word	0xc2f8f359
 801db0c:	81a56e1f 	.word	0x81a56e1f
 801db10:	43500000 	.word	0x43500000
 801db14:	ffff3cb0 	.word	0xffff3cb0
 801db18:	3c900000 	.word	0x3c900000
 801db1c:	00000000 	.word	0x00000000

0801db20 <floor>:
 801db20:	ec51 0b10 	vmov	r0, r1, d0
 801db24:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801db28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801db2c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801db30:	2e13      	cmp	r6, #19
 801db32:	460c      	mov	r4, r1
 801db34:	4605      	mov	r5, r0
 801db36:	4680      	mov	r8, r0
 801db38:	dc34      	bgt.n	801dba4 <floor+0x84>
 801db3a:	2e00      	cmp	r6, #0
 801db3c:	da17      	bge.n	801db6e <floor+0x4e>
 801db3e:	a332      	add	r3, pc, #200	@ (adr r3, 801dc08 <floor+0xe8>)
 801db40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db44:	f7e4 fdd4 	bl	80026f0 <__adddf3>
 801db48:	2200      	movs	r2, #0
 801db4a:	2300      	movs	r3, #0
 801db4c:	f7e5 fa16 	bl	8002f7c <__aeabi_dcmpgt>
 801db50:	b150      	cbz	r0, 801db68 <floor+0x48>
 801db52:	2c00      	cmp	r4, #0
 801db54:	da55      	bge.n	801dc02 <floor+0xe2>
 801db56:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801db5a:	432c      	orrs	r4, r5
 801db5c:	2500      	movs	r5, #0
 801db5e:	42ac      	cmp	r4, r5
 801db60:	4c2b      	ldr	r4, [pc, #172]	@ (801dc10 <floor+0xf0>)
 801db62:	bf08      	it	eq
 801db64:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801db68:	4621      	mov	r1, r4
 801db6a:	4628      	mov	r0, r5
 801db6c:	e023      	b.n	801dbb6 <floor+0x96>
 801db6e:	4f29      	ldr	r7, [pc, #164]	@ (801dc14 <floor+0xf4>)
 801db70:	4137      	asrs	r7, r6
 801db72:	ea01 0307 	and.w	r3, r1, r7
 801db76:	4303      	orrs	r3, r0
 801db78:	d01d      	beq.n	801dbb6 <floor+0x96>
 801db7a:	a323      	add	r3, pc, #140	@ (adr r3, 801dc08 <floor+0xe8>)
 801db7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db80:	f7e4 fdb6 	bl	80026f0 <__adddf3>
 801db84:	2200      	movs	r2, #0
 801db86:	2300      	movs	r3, #0
 801db88:	f7e5 f9f8 	bl	8002f7c <__aeabi_dcmpgt>
 801db8c:	2800      	cmp	r0, #0
 801db8e:	d0eb      	beq.n	801db68 <floor+0x48>
 801db90:	2c00      	cmp	r4, #0
 801db92:	bfbe      	ittt	lt
 801db94:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801db98:	4133      	asrlt	r3, r6
 801db9a:	18e4      	addlt	r4, r4, r3
 801db9c:	ea24 0407 	bic.w	r4, r4, r7
 801dba0:	2500      	movs	r5, #0
 801dba2:	e7e1      	b.n	801db68 <floor+0x48>
 801dba4:	2e33      	cmp	r6, #51	@ 0x33
 801dba6:	dd0a      	ble.n	801dbbe <floor+0x9e>
 801dba8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801dbac:	d103      	bne.n	801dbb6 <floor+0x96>
 801dbae:	4602      	mov	r2, r0
 801dbb0:	460b      	mov	r3, r1
 801dbb2:	f7e4 fd9d 	bl	80026f0 <__adddf3>
 801dbb6:	ec41 0b10 	vmov	d0, r0, r1
 801dbba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dbbe:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801dbc2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801dbc6:	40df      	lsrs	r7, r3
 801dbc8:	4207      	tst	r7, r0
 801dbca:	d0f4      	beq.n	801dbb6 <floor+0x96>
 801dbcc:	a30e      	add	r3, pc, #56	@ (adr r3, 801dc08 <floor+0xe8>)
 801dbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbd2:	f7e4 fd8d 	bl	80026f0 <__adddf3>
 801dbd6:	2200      	movs	r2, #0
 801dbd8:	2300      	movs	r3, #0
 801dbda:	f7e5 f9cf 	bl	8002f7c <__aeabi_dcmpgt>
 801dbde:	2800      	cmp	r0, #0
 801dbe0:	d0c2      	beq.n	801db68 <floor+0x48>
 801dbe2:	2c00      	cmp	r4, #0
 801dbe4:	da0a      	bge.n	801dbfc <floor+0xdc>
 801dbe6:	2e14      	cmp	r6, #20
 801dbe8:	d101      	bne.n	801dbee <floor+0xce>
 801dbea:	3401      	adds	r4, #1
 801dbec:	e006      	b.n	801dbfc <floor+0xdc>
 801dbee:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801dbf2:	2301      	movs	r3, #1
 801dbf4:	40b3      	lsls	r3, r6
 801dbf6:	441d      	add	r5, r3
 801dbf8:	4545      	cmp	r5, r8
 801dbfa:	d3f6      	bcc.n	801dbea <floor+0xca>
 801dbfc:	ea25 0507 	bic.w	r5, r5, r7
 801dc00:	e7b2      	b.n	801db68 <floor+0x48>
 801dc02:	2500      	movs	r5, #0
 801dc04:	462c      	mov	r4, r5
 801dc06:	e7af      	b.n	801db68 <floor+0x48>
 801dc08:	8800759c 	.word	0x8800759c
 801dc0c:	7e37e43c 	.word	0x7e37e43c
 801dc10:	bff00000 	.word	0xbff00000
 801dc14:	000fffff 	.word	0x000fffff

0801dc18 <_init>:
 801dc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dc1a:	bf00      	nop
 801dc1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dc1e:	bc08      	pop	{r3}
 801dc20:	469e      	mov	lr, r3
 801dc22:	4770      	bx	lr

0801dc24 <_fini>:
 801dc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dc26:	bf00      	nop
 801dc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dc2a:	bc08      	pop	{r3}
 801dc2c:	469e      	mov	lr, r3
 801dc2e:	4770      	bx	lr
