set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {experiment2b.svo experiment2b_v.sdo}}
	{{"Fast Model"} {experiment2b_fast.svo experiment2b_v_fast.sdo}}
}
