Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 11 16:32:16 2025
| Host         : agam running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                        1           
TIMING-20  Warning           Non-clocked latch                            8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           
LATCH-1    Advisory          Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.427        0.000                      0                62532        0.020        0.000                      0                62532       98.750        0.000                       0                 24798  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         80.427        0.000                      0                62532        0.020        0.000                      0                62532       98.750        0.000                       0                 24798  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       80.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       98.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.427ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.865ns  (logic 3.192ns (20.120%)  route 12.673ns (79.880%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 205.431 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.570   121.997    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.565   205.431    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]/C
                         clock pessimism              0.624   206.055    
                         clock uncertainty           -3.000   203.055    
    SLICE_X28Y34         FDRE (Setup_fdre_C_R)       -0.631   202.424    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]
  -------------------------------------------------------------------
                         required time                        202.424    
                         arrival time                        -121.997    
  -------------------------------------------------------------------
                         slack                                 80.427    

Slack (MET) :             80.427ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.865ns  (logic 3.192ns (20.120%)  route 12.673ns (79.880%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 205.431 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.570   121.997    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.565   205.431    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]/C
                         clock pessimism              0.624   206.055    
                         clock uncertainty           -3.000   203.055    
    SLICE_X28Y34         FDRE (Setup_fdre_C_R)       -0.631   202.424    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]
  -------------------------------------------------------------------
                         required time                        202.424    
                         arrival time                        -121.997    
  -------------------------------------------------------------------
                         slack                                 80.427    

Slack (MET) :             80.427ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.865ns  (logic 3.192ns (20.120%)  route 12.673ns (79.880%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 205.431 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.570   121.997    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.565   205.431    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]/C
                         clock pessimism              0.624   206.055    
                         clock uncertainty           -3.000   203.055    
    SLICE_X28Y34         FDRE (Setup_fdre_C_R)       -0.631   202.424    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]
  -------------------------------------------------------------------
                         required time                        202.424    
                         arrival time                        -121.997    
  -------------------------------------------------------------------
                         slack                                 80.427    

Slack (MET) :             80.455ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.832ns  (logic 3.192ns (20.162%)  route 12.640ns (79.838%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 205.426 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537   121.964    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560   205.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]/C
                         clock pessimism              0.624   206.050    
                         clock uncertainty           -3.000   203.050    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.631   202.419    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]
  -------------------------------------------------------------------
                         required time                        202.419    
                         arrival time                        -121.964    
  -------------------------------------------------------------------
                         slack                                 80.455    

Slack (MET) :             80.455ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.832ns  (logic 3.192ns (20.162%)  route 12.640ns (79.838%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 205.426 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537   121.964    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560   205.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]/C
                         clock pessimism              0.624   206.050    
                         clock uncertainty           -3.000   203.050    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.631   202.419    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]
  -------------------------------------------------------------------
                         required time                        202.419    
                         arrival time                        -121.964    
  -------------------------------------------------------------------
                         slack                                 80.455    

Slack (MET) :             80.455ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.832ns  (logic 3.192ns (20.162%)  route 12.640ns (79.838%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 205.426 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537   121.964    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560   205.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]/C
                         clock pessimism              0.624   206.050    
                         clock uncertainty           -3.000   203.050    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.631   202.419    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]
  -------------------------------------------------------------------
                         required time                        202.419    
                         arrival time                        -121.964    
  -------------------------------------------------------------------
                         slack                                 80.455    

Slack (MET) :             80.455ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.832ns  (logic 3.192ns (20.162%)  route 12.640ns (79.838%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 205.426 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537   121.964    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560   205.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]/C
                         clock pessimism              0.624   206.050    
                         clock uncertainty           -3.000   203.050    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.631   202.419    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]
  -------------------------------------------------------------------
                         required time                        202.419    
                         arrival time                        -121.964    
  -------------------------------------------------------------------
                         slack                                 80.455    

Slack (MET) :             80.469ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.828ns  (logic 3.192ns (20.166%)  route 12.636ns (79.834%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 205.436 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.534   121.960    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X23Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.570   205.436    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X23Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/C
                         clock pessimism              0.624   206.060    
                         clock uncertainty           -3.000   203.060    
    SLICE_X23Y32         FDRE (Setup_fdre_C_R)       -0.631   202.429    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]
  -------------------------------------------------------------------
                         required time                        202.429    
                         arrival time                        -121.960    
  -------------------------------------------------------------------
                         slack                                 80.469    

Slack (MET) :             80.481ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.809ns  (logic 3.192ns (20.192%)  route 12.617ns (79.808%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 205.429 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.514   121.941    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.563   205.429    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]/C
                         clock pessimism              0.624   206.053    
                         clock uncertainty           -3.000   203.053    
    SLICE_X31Y32         FDRE (Setup_fdre_C_R)       -0.631   202.422    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]
  -------------------------------------------------------------------
                         required time                        202.422    
                         arrival time                        -121.941    
  -------------------------------------------------------------------
                         slack                                 80.481    

Slack (MET) :             80.481ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.809ns  (logic 3.192ns (20.192%)  route 12.617ns (79.808%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 205.429 - 200.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 106.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.757   106.132    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X16Y48         FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.524   106.656 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41][56]/Q
                         net (fo=2, routed)           1.564   108.220    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[41]_22[56]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124   108.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18/O
                         net (fo=1, routed)           0.000   108.344    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_18_n_0
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.247   108.591 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.591    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_7_n_0
    SLICE_X2Y47          MUXF8 (Prop_muxf8_I0_O)      0.098   108.689 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2/O
                         net (fo=1, routed)           1.286   109.975    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.319   110.294 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]_INST_0/O
                         net (fo=2, routed)           2.045   112.339    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[56]
    SLICE_X26Y37         LUT5 (Prop_lut5_I4_O)        0.124   112.463 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37/O
                         net (fo=1, routed)           0.802   113.264    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_37_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.152   113.416 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__3_i_13/O
                         net (fo=5, routed)           1.594   115.010    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[56]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.326   115.336 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_8/O
                         net (fo=1, routed)           0.000   115.336    design_1_i/core_0/inst/id_stage_instance/comparator_instance/branch_taken_INST_0_3[0]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.868 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.024   116.892    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.124   117.016 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589   118.605    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149   118.754 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430   119.184    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355   119.539 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770   120.309    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118   120.427 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.514   121.941    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.563   205.429    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]/C
                         clock pessimism              0.624   206.053    
                         clock uncertainty           -3.000   203.053    
    SLICE_X31Y32         FDRE (Setup_fdre_C_R)       -0.631   202.422    design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]
  -------------------------------------------------------------------
                         required time                        202.422    
                         arrival time                        -121.941    
  -------------------------------------------------------------------
                         slack                                 80.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.735%)  route 0.188ns (50.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.586     0.922    design_1_i/axi_if_pc/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y49         FDSE                                         r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDSE (Prop_fdse_C_Q)         0.141     1.063 r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=1, routed)           0.188     1.250    design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.gpio_OE_reg_n_0_[3]
    SLICE_X57Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.295 r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[3]_i_1_n_0
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.848     1.214    design_1_i/axi_if_pc/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y50         FDRE                                         r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.092     1.276    design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.455%)  route 0.148ns (39.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.554     0.890    <hidden>
    SLICE_X49Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  <hidden>
                         net (fo=1, routed)           0.148     1.165    <hidden>
    SLICE_X51Y92         LUT6 (Prop_lut6_I3_O)        0.098     1.263 r  <hidden>
                         net (fo=1, routed)           0.000     1.263    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.819     1.185    <hidden>
    SLICE_X51Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.091     1.241    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.291%)  route 0.113ns (40.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.635     0.971    <hidden>
    SLICE_X50Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  <hidden>
                         net (fo=2, routed)           0.113     1.248    <hidden>
    SLICE_X53Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.821     1.187    <hidden>
    SLICE_X53Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.070     1.222    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.633     0.969    <hidden>
    SLICE_X48Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  <hidden>
                         net (fo=2, routed)           0.157     1.254    <hidden>
    SLICE_X50Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.901     1.267    <hidden>
    SLICE_X50Y114        FDRE                                         r  <hidden>
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y114        FDRE (Hold_fdre_C_D)        -0.001     1.227    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.851%)  route 0.197ns (48.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.557     0.893    <hidden>
    SLICE_X42Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  <hidden>
                         net (fo=2, routed)           0.197     1.253    <hidden>
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.048     1.301 r  <hidden>
                         net (fo=1, routed)           0.000     1.301    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.830     1.196    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107     1.273    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_addr/U0/ip2bus_data_i_D1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.253%)  route 0.199ns (51.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.548     0.884    design_1_i/axi_debug_addr/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/Q
                         net (fo=1, routed)           0.199     1.224    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.269 r  design_1_i/axi_debug_addr/U0/gpio_core_1/ip2bus_data_i_D1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/axi_debug_addr/U0/ip2bus_data[3]
    SLICE_X47Y83         FDRE                                         r  design_1_i/axi_debug_addr/U0/ip2bus_data_i_D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.817     1.183    design_1_i/axi_debug_addr/U0/s_axi_aclk
    SLICE_X47Y83         FDRE                                         r  design_1_i/axi_debug_addr/U0/ip2bus_data_i_D1_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.092     1.240    design_1_i/axi_debug_addr/U0/ip2bus_data_i_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.277%)  route 0.113ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.635     0.971    <hidden>
    SLICE_X50Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  <hidden>
                         net (fo=2, routed)           0.113     1.248    <hidden>
    SLICE_X53Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.821     1.187    <hidden>
    SLICE_X53Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.066     1.218    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.529%)  route 0.273ns (62.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.634     0.970    <hidden>
    SLICE_X42Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  <hidden>
                         net (fo=1, routed)           0.273     1.407    <hidden>
    SLICE_X50Y112        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.902     1.268    <hidden>
    SLICE_X50Y112        RAMD32                                       r  <hidden>
                         clock pessimism             -0.039     1.229    
    SLICE_X50Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.375    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_if_pc/U0/ip2bus_data_i_D1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.936%)  route 0.178ns (46.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.584     0.920    design_1_i/axi_if_pc/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y48         FDRE                                         r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg[12]/Q
                         net (fo=1, routed)           0.178     1.262    design_1_i/axi_if_pc/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[12].reg1_reg
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.307 r  design_1_i/axi_if_pc/U0/gpio_core_1/ip2bus_data_i_D1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/axi_if_pc/U0/ip2bus_data[12]
    SLICE_X57Y54         FDRE                                         r  design_1_i/axi_if_pc/U0/ip2bus_data_i_D1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.847     1.213    design_1_i/axi_if_pc/U0/s_axi_aclk
    SLICE_X57Y54         FDRE                                         r  design_1_i/axi_if_pc/U0/ip2bus_data_i_D1_reg[12]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.092     1.275    design_1_i/axi_if_pc/U0/ip2bus_data_i_D1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.780%)  route 0.211ns (50.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.548     0.884    design_1_i/axi_debug_addr/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDSE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDSE (Prop_fdse_C_Q)         0.164     1.048 r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]/Q
                         net (fo=1, routed)           0.211     1.258    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.gpio_OE_reg_n_0_[25]
    SLICE_X46Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.303 r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1[25]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.819     1.185    design_1_i/axi_debug_addr/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y85         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.121     1.271    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[25].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X0Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y77  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.124ns (4.217%)  route 2.816ns (95.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.816     2.816    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X96Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.940 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.940    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X96Y61         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.605     2.784    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X96Y61         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.045ns (3.345%)  route 1.300ns (96.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.300     1.300    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X96Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.345 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X96Y61         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.875     1.241    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X96Y61         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.755ns  (logic 0.671ns (4.548%)  route 14.084ns (95.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.552    17.122    <hidden>
    SLICE_X96Y51         LUT1 (Prop_lut1_I0_O)        0.153    17.275 f  <hidden>
                         net (fo=3, routed)           0.532    17.807    <hidden>
    SLICE_X96Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.609     2.788    <hidden>
    SLICE_X96Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.755ns  (logic 0.671ns (4.548%)  route 14.084ns (95.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.552    17.122    <hidden>
    SLICE_X96Y51         LUT1 (Prop_lut1_I0_O)        0.153    17.275 f  <hidden>
                         net (fo=3, routed)           0.532    17.807    <hidden>
    SLICE_X96Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.609     2.788    <hidden>
    SLICE_X96Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.755ns  (logic 0.671ns (4.548%)  route 14.084ns (95.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.552    17.122    <hidden>
    SLICE_X96Y51         LUT1 (Prop_lut1_I0_O)        0.153    17.275 f  <hidden>
                         net (fo=3, routed)           0.532    17.807    <hidden>
    SLICE_X96Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.609     2.788    <hidden>
    SLICE_X96Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.735ns  (logic 0.642ns (4.357%)  route 14.093ns (95.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.552    17.122    <hidden>
    SLICE_X96Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.246 f  <hidden>
                         net (fo=3, routed)           0.540    17.787    <hidden>
    SLICE_X93Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.607     2.786    <hidden>
    SLICE_X93Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.735ns  (logic 0.642ns (4.357%)  route 14.093ns (95.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.552    17.122    <hidden>
    SLICE_X96Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.246 f  <hidden>
                         net (fo=3, routed)           0.540    17.787    <hidden>
    SLICE_X93Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.607     2.786    <hidden>
    SLICE_X93Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.735ns  (logic 0.642ns (4.357%)  route 14.093ns (95.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.552    17.122    <hidden>
    SLICE_X96Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.246 f  <hidden>
                         net (fo=3, routed)           0.540    17.787    <hidden>
    SLICE_X93Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.607     2.786    <hidden>
    SLICE_X93Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.715ns  (logic 0.642ns (4.363%)  route 14.073ns (95.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.459    17.029    <hidden>
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124    17.153 f  <hidden>
                         net (fo=3, routed)           0.613    17.767    <hidden>
    SLICE_X102Y51        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.610     2.789    <hidden>
    SLICE_X102Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.715ns  (logic 0.642ns (4.363%)  route 14.073ns (95.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.459    17.029    <hidden>
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124    17.153 f  <hidden>
                         net (fo=3, routed)           0.613    17.767    <hidden>
    SLICE_X102Y51        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.610     2.789    <hidden>
    SLICE_X102Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.715ns  (logic 0.642ns (4.363%)  route 14.073ns (95.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.459    17.029    <hidden>
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124    17.153 f  <hidden>
                         net (fo=3, routed)           0.613    17.767    <hidden>
    SLICE_X102Y51        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.610     2.789    <hidden>
    SLICE_X102Y51        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.650ns  (logic 0.671ns (4.580%)  route 13.979ns (95.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.758     3.052    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y49         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)         13.443    17.013    <hidden>
    SLICE_X80Y64         LUT1 (Prop_lut1_I0_O)        0.153    17.166 f  <hidden>
                         net (fo=3, routed)           0.536    17.702    <hidden>
    SLICE_X80Y64         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.540     2.719    <hidden>
    SLICE_X80Y64         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.298%)  route 0.151ns (51.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.572     0.908    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X56Y83         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=13, routed)          0.151     1.200    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X58Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.841     1.207    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X58Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.860%)  route 0.210ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.570     0.906    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X54Y82         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=15, routed)          0.210     1.280    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X58Y83         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.840     1.206    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X58Y83         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.254%)  route 0.259ns (64.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.572     0.908    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X56Y83         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/Q
                         net (fo=12, routed)          0.259     1.308    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[5]
    SLICE_X57Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.841     1.207    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X57Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.340%)  route 0.243ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.571     0.907    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X58Y82         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=11, routed)          0.243     1.313    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X62Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.842     1.208    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X62Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.011%)  route 0.304ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.569     0.905    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X54Y81         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=14, routed)          0.304     1.373    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X57Y85         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.842     1.208    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X57Y85         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.721%)  route 0.368ns (72.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.571     0.907    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=11, routed)          0.368     1.415    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[6]
    SLICE_X57Y83         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.840     1.206    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X57Y83         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.622%)  route 0.389ns (73.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.571     0.907    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/Q
                         net (fo=16, routed)          0.389     1.436    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X65Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.842     1.208    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y84         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.812%)  route 0.368ns (69.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.569     0.905    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X54Y81         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=33, routed)          0.368     1.437    design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X64Y89         FDRE                                         r  design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.846     1.212    design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.733%)  route 0.407ns (74.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.571     0.907    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=11, routed)          0.407     1.455    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[11]
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.818     1.184    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.364%)  route 0.414ns (71.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.569     0.905    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X54Y81         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=14, routed)          0.414     1.483    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[5]
    SLICE_X47Y87         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.820     1.186    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X47Y87         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.571ns  (logic 0.704ns (19.712%)  route 2.867ns (80.288%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.734     6.109    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y20         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456     6.565 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q
                         net (fo=31, routed)          2.084     8.649    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[16]
    SLICE_X18Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.773 f  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_2/O
                         net (fo=1, routed)           0.452     9.225    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_2_n_0
    SLICE_X18Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.349 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.331     9.680    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.245ns  (logic 0.580ns (17.875%)  route 2.665ns (82.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.739     6.114    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y16         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     6.570 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/Q
                         net (fo=13, routed)          1.848     8.418    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[10]
    SLICE_X20Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.542 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.817     9.359    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1_n_0
    SLICE_X20Y20         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.033ns  (logic 0.602ns (19.847%)  route 2.431ns (80.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.736     6.111    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     6.567 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          1.806     8.373    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X18Y17         LUT2 (Prop_lut2_I0_O)        0.146     8.519 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.625     9.144    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.739     6.114    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y16         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     6.570 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/Q
                         net (fo=13, routed)          2.303     8.873    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[10]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.997    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1_n_0
    SLICE_X19Y16         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.810ns  (logic 0.580ns (20.640%)  route 2.230ns (79.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.734     6.109    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y20         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q
                         net (fo=31, routed)          1.618     8.183    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[16]
    SLICE_X18Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.307 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.612     8.919    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.610ns  (logic 0.608ns (23.296%)  route 2.002ns (76.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.736     6.111    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     6.567 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/Q
                         net (fo=17, routed)          1.620     8.187    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[12]
    SLICE_X19Y16         LUT4 (Prop_lut4_I3_O)        0.152     8.339 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1/O
                         net (fo=1, routed)           0.382     8.721    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1_n_0
    SLICE_X19Y16         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.536ns  (logic 0.580ns (22.869%)  route 1.956ns (77.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.736     6.111    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     6.567 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          1.624     8.191    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1/O
                         net (fo=1, routed)           0.332     8.647    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.033ns  (logic 0.580ns (28.529%)  route 1.453ns (71.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.738     6.113    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.456     6.569 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          1.453     8.022    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X19Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.146 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.146    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1_n_0
    SLICE_X19Y16         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.186ns (28.581%)  route 0.465ns (71.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.584     1.961    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     2.102 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.465     2.567    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X19Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.612 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1/O
                         net (fo=1, routed)           0.000     2.612    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1_n_0
    SLICE_X19Y16         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.186ns (28.290%)  route 0.471ns (71.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.581     1.958    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y20         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     2.099 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q
                         net (fo=31, routed)          0.471     2.571    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[16]
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.616 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.616    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1_n_0
    SLICE_X19Y16         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.186ns (27.571%)  route 0.489ns (72.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.584     1.961    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     2.102 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.377     2.479    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X18Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.524 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     2.636    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.186ns (24.171%)  route 0.584ns (75.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.584     1.961    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     2.102 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.386     2.488    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X18Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.198     2.731    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.189ns (24.234%)  route 0.591ns (75.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.581     1.958    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y20         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     2.099 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q
                         net (fo=31, routed)          0.471     2.571    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[16]
    SLICE_X19Y16         LUT4 (Prop_lut4_I0_O)        0.048     2.619 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1/O
                         net (fo=1, routed)           0.119     2.738    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1_n_0
    SLICE_X19Y16         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.584     1.961    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     2.102 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          0.509     2.611    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X18Y17         LUT5 (Prop_lut5_I1_O)        0.045     2.656 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.110     2.766    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.189ns (20.882%)  route 0.716ns (79.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.584     1.961    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     2.102 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          0.509     2.611    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.048     2.659 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.207     2.866    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1_n_0
    SLICE_X18Y17         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.186ns (19.355%)  route 0.775ns (80.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.583     1.960    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y18         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     2.101 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.471     2.572    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X20Y18         LUT3 (Prop_lut3_I1_O)        0.045     2.617 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.304     2.921    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1_n_0
    SLICE_X20Y20         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           716 Endpoints
Min Delay           716 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.390ns  (logic 3.024ns (13.506%)  route 19.366ns (86.494%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.570    22.390    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.565     5.431    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[56]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.390ns  (logic 3.024ns (13.506%)  route 19.366ns (86.494%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.570    22.390    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.565     5.431    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[57]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.390ns  (logic 3.024ns (13.506%)  route 19.366ns (86.494%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.570    22.390    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.565     5.431    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y34         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[63]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.356ns  (logic 3.024ns (13.526%)  route 19.332ns (86.474%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537    22.356    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560     5.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[45]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.356ns  (logic 3.024ns (13.526%)  route 19.332ns (86.474%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537    22.356    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560     5.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[46]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.356ns  (logic 3.024ns (13.526%)  route 19.332ns (86.474%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537    22.356    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560     5.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[47]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.356ns  (logic 3.024ns (13.526%)  route 19.332ns (86.474%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.537    22.356    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.560     5.426    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[48]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.353ns  (logic 3.024ns (13.528%)  route 19.329ns (86.472%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.534    22.353    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X23Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.570     5.436    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X23Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.333ns  (logic 3.024ns (13.540%)  route 19.309ns (86.460%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.514    22.333    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.563     5.429    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[52]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.333ns  (logic 3.024ns (13.540%)  route 19.309ns (86.460%))
  Logic Levels:           14  (CARRY4=3 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.869     1.428    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.152     1.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         1.223     2.803    design_1_i/core_0/inst/forwarding_unit_instance/rs1_IF_ID[5]
    SLICE_X21Y11         LUT6 (Prop_lut6_I5_O)        0.332     3.135 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1/O
                         net (fo=2, routed)           0.469     3.604    design_1_i/core_0/inst/forwarding_unit_instance/forward_jalr_MEM_WB_INST_0_i_1_n_0
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.728 r  design_1_i/core_0/inst/forwarding_unit_instance/forward_branch_MEM_WB_A_INST_0/O
                         net (fo=64, routed)          7.872    11.600    design_1_i/core_0/inst/id_stage_instance/regfile_instance/forward_branch_MEM_WB_A
    SLICE_X69Y40         LUT5 (Prop_lut5_I1_O)        0.124    11.724 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44/O
                         net (fo=2, routed)           1.906    13.630    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_44_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.754 f  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__2_i_20/O
                         net (fo=3, routed)           1.802    15.556    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data1__0[41]
    SLICE_X21Y25         LUT4 (Prop_lut4_I2_O)        0.152    15.708 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__4_i_4/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_0[0]
    SLICE_X21Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.191 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.191    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.305    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           0.865    17.285    design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_prediction_failed_INST_0_0[0]
    SLICE_X20Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.409 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=2, routed)           1.589    18.998    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.149    19.147 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=1, routed)           0.430    19.577    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.355    19.932 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.770    20.701    design_1_i/core_0/inst/jump_stall
    SLICE_X39Y23         LUT3 (Prop_lut3_I1_O)        0.118    20.819 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          1.514    22.333    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        1.563     5.429    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X31Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/pc_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.178ns (64.453%)  route 0.098ns (35.547%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/G
    SLICE_X18Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/Q
                         net (fo=1, routed)           0.098     0.276    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[3]
    SLICE_X16Y17         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.857     2.612    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X16Y17         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/G
    SLICE_X18Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/Q
                         net (fo=1, routed)           0.100     0.278    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[2]
    SLICE_X16Y17         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.857     2.612    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X16Y17         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.343%)  route 0.112ns (38.657%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/G
    SLICE_X18Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/Q
                         net (fo=1, routed)           0.112     0.290    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[1]
    SLICE_X18Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.858     2.613    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.178ns (52.900%)  route 0.158ns (47.100%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/G
    SLICE_X18Y17         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/Q
                         net (fo=1, routed)           0.158     0.336    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[4]
    SLICE_X16Y17         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.857     2.612    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X16Y17         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.178ns (44.058%)  route 0.226ns (55.942%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/G
    SLICE_X20Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/Q
                         net (fo=1, routed)           0.226     0.404    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[0]
    SLICE_X21Y20         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.853     2.608    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.158ns (38.936%)  route 0.248ns (61.064%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/Q
                         net (fo=1, routed)           0.248     0.406    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[5]
    SLICE_X18Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.858     2.613    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.203ns (32.746%)  route 0.417ns (67.254%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/Q
                         net (fo=1, routed)           0.219     0.377    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rd[5]_INST_0/O
                         net (fo=1, routed)           0.198     0.620    design_1_i/core_0/inst/id_ex_reg_instance/in_rd[5]
    SLICE_X18Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.858     2.613    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X18Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.203ns (28.466%)  route 0.510ns (71.534%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.293     0.451    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.496 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         0.218     0.713    design_1_i/core_0/inst/id_ex_reg_instance/in_rs1[5]
    SLICE_X19Y13         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.860     2.615    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X19Y13         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.441ns (27.738%)  route 1.149ns (72.262%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.343     0.501    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X23Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.546 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[23]_INST_0_i_29/O
                         net (fo=128, routed)         0.208     0.754    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[16]_INST_0_i_6_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.799 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     0.799    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0_i_15_n_0
    SLICE_X23Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.861 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0_i_6/O
                         net (fo=2, routed)           0.000     0.861    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0_i_6_n_0
    SLICE_X23Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     0.880 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.416     1.296    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0_i_1_n_0
    SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.112     1.408 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[21]_INST_0/O
                         net (fo=2, routed)           0.182     1.590    design_1_i/core_0/inst/id_ex_reg_instance/in_read_data1[21]
    SLICE_X26Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.852     2.607    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X26Y16         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.514ns (29.919%)  route 1.204ns (70.081%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X19Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.373     0.531    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X20Y17         LUT2 (Prop_lut2_I1_O)        0.044     0.575 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[31]_INST_0_i_29/O
                         net (fo=128, routed)         0.236     0.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[24]_INST_0_i_6_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I4_O)        0.118     0.929 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     0.929    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0_i_23_n_0
    SLICE_X22Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     0.991 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0_i_10/O
                         net (fo=2, routed)           0.000     0.991    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0_i_10_n_0
    SLICE_X22Y18         MUXF8 (Prop_muxf8_I1_O)      0.019     1.010 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.221     1.231    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0_i_3_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I3_O)        0.113     1.344 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[27]_INST_0/O
                         net (fo=2, routed)           0.374     1.718    design_1_i/core_0/inst/id_ex_reg_instance/in_read_data1[27]
    SLICE_X21Y24         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16188, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8611, routed)        0.848     2.603    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X21Y24         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[27]/C





