{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "input = r\"\"\"x00: 1\n",
    "x01: 0\n",
    "x02: 1\n",
    "x03: 1\n",
    "x04: 0\n",
    "y00: 1\n",
    "y01: 1\n",
    "y02: 1\n",
    "y03: 1\n",
    "y04: 1\n",
    "\n",
    "ntg XOR fgs -> mjb\n",
    "y02 OR x01 -> tnw\n",
    "kwq OR kpj -> z05\n",
    "x00 OR x03 -> fst\n",
    "tgd XOR rvg -> z01\n",
    "vdt OR tnw -> bfw\n",
    "bfw AND frj -> z10\n",
    "ffh OR nrd -> bqk\n",
    "y00 AND y03 -> djm\n",
    "y03 OR y00 -> psh\n",
    "bqk OR frj -> z08\n",
    "tnw OR fst -> frj\n",
    "gnj AND tgd -> z11\n",
    "bfw XOR mjb -> z00\n",
    "x03 OR x00 -> vdt\n",
    "gnj AND wpb -> z02\n",
    "x04 AND y00 -> kjc\n",
    "djm OR pbm -> qhw\n",
    "nrd AND vdt -> hwm\n",
    "kjc AND fst -> rvg\n",
    "y04 OR y02 -> fgs\n",
    "y01 AND x02 -> pbm\n",
    "ntg OR kjc -> kwq\n",
    "psh XOR fgs -> tgd\n",
    "qhw XOR tgd -> z09\n",
    "pbm OR djm -> kpj\n",
    "x03 XOR y03 -> ffh\n",
    "x00 XOR y04 -> ntg\n",
    "bfw OR bqk -> z06\n",
    "nrd XOR fgs -> wpb\n",
    "frj XOR qhw -> z04\n",
    "bqk OR frj -> z07\n",
    "y03 OR x01 -> nrd\n",
    "hwm AND bqk -> z03\n",
    "tgd XOR rvg -> z12\n",
    "tnw OR pbm -> gnj\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "input = r\"\"\"x00: 1\n",
    "x01: 1\n",
    "x02: 0\n",
    "x03: 0\n",
    "x04: 0\n",
    "x05: 1\n",
    "x06: 0\n",
    "x07: 1\n",
    "x08: 1\n",
    "x09: 0\n",
    "x10: 1\n",
    "x11: 0\n",
    "x12: 0\n",
    "x13: 0\n",
    "x14: 1\n",
    "x15: 0\n",
    "x16: 1\n",
    "x17: 1\n",
    "x18: 0\n",
    "x19: 1\n",
    "x20: 0\n",
    "x21: 0\n",
    "x22: 1\n",
    "x23: 1\n",
    "x24: 1\n",
    "x25: 1\n",
    "x26: 0\n",
    "x27: 1\n",
    "x28: 1\n",
    "x29: 0\n",
    "x30: 1\n",
    "x31: 0\n",
    "x32: 0\n",
    "x33: 1\n",
    "x34: 1\n",
    "x35: 0\n",
    "x36: 1\n",
    "x37: 1\n",
    "x38: 1\n",
    "x39: 1\n",
    "x40: 1\n",
    "x41: 1\n",
    "x42: 1\n",
    "x43: 1\n",
    "x44: 1\n",
    "y00: 1\n",
    "y01: 0\n",
    "y02: 1\n",
    "y03: 1\n",
    "y04: 0\n",
    "y05: 0\n",
    "y06: 1\n",
    "y07: 1\n",
    "y08: 0\n",
    "y09: 1\n",
    "y10: 1\n",
    "y11: 1\n",
    "y12: 1\n",
    "y13: 0\n",
    "y14: 1\n",
    "y15: 1\n",
    "y16: 1\n",
    "y17: 0\n",
    "y18: 1\n",
    "y19: 0\n",
    "y20: 0\n",
    "y21: 1\n",
    "y22: 0\n",
    "y23: 1\n",
    "y24: 0\n",
    "y25: 1\n",
    "y26: 0\n",
    "y27: 1\n",
    "y28: 0\n",
    "y29: 0\n",
    "y30: 1\n",
    "y31: 1\n",
    "y32: 0\n",
    "y33: 1\n",
    "y34: 0\n",
    "y35: 0\n",
    "y36: 1\n",
    "y37: 0\n",
    "y38: 1\n",
    "y39: 0\n",
    "y40: 0\n",
    "y41: 0\n",
    "y42: 1\n",
    "y43: 0\n",
    "y44: 1\n",
    "\n",
    "y08 AND x08 -> pkh\n",
    "grg AND twt -> bbk\n",
    "vvt OR wwt -> vgs\n",
    "x10 XOR y10 -> pmq\n",
    "pmq XOR hkf -> z10\n",
    "vmw OR bfb -> hkf\n",
    "twp OR qbq -> kmj\n",
    "qns AND mwj -> qhk\n",
    "dqm XOR cqp -> z02\n",
    "snr AND crb -> htp\n",
    "jwv XOR dgj -> z09\n",
    "sjf OR rwf -> wkq\n",
    "y02 XOR x02 -> dqm\n",
    "msw AND qqp -> rss\n",
    "fgv XOR bhw -> z26\n",
    "y03 AND x03 -> ftb\n",
    "kmj XOR fnh -> z24\n",
    "jhv XOR bkq -> wtt\n",
    "x27 XOR y27 -> knf\n",
    "y40 XOR x40 -> jhf\n",
    "gmq OR nrs -> kkq\n",
    "y03 XOR x03 -> ndn\n",
    "x25 XOR y25 -> hfj\n",
    "x33 AND y33 -> rvf\n",
    "wkh AND pmn -> vrq\n",
    "mgg OR hbf -> fhw\n",
    "nrr OR rtk -> wqr\n",
    "x00 AND y00 -> mtk\n",
    "crb XOR snr -> z30\n",
    "y37 XOR x37 -> qns\n",
    "kgw OR wms -> snr\n",
    "y09 XOR x09 -> jwv\n",
    "mtk AND kvc -> jjp\n",
    "x01 XOR y01 -> kvc\n",
    "jgg AND bsn -> fpm\n",
    "kvt OR ftb -> drd\n",
    "x15 AND y15 -> tfs\n",
    "x34 XOR y34 -> jgv\n",
    "y44 XOR x44 -> vjg\n",
    "x21 XOR y21 -> fqr\n",
    "x36 XOR y36 -> rwh\n",
    "y30 AND x30 -> kgr\n",
    "sqg OR hfb -> rfq\n",
    "x05 XOR y05 -> kbj\n",
    "rjq OR skn -> jhv\n",
    "y17 AND x17 -> bmp\n",
    "x28 AND y28 -> jwb\n",
    "x44 AND y44 -> vrj\n",
    "wwn XOR gwm -> z23\n",
    "y39 AND x39 -> gsr\n",
    "wkq XOR tfv -> z15\n",
    "x31 AND y31 -> sst\n",
    "x08 XOR y08 -> twt\n",
    "wnf AND rsk -> pjp\n",
    "mmr AND qdc -> rwf\n",
    "y22 XOR x22 -> jsr\n",
    "pnj OR bcc -> hhn\n",
    "fpm OR wtv -> kth\n",
    "kkq XOR jsr -> z22\n",
    "srn XOR kth -> z33\n",
    "vrq OR mrt -> tkc\n",
    "wwn AND gwm -> qbq\n",
    "jhf XOR mdn -> z40\n",
    "y13 XOR x13 -> tqf\n",
    "kvc XOR mtk -> z01\n",
    "stg XOR kdv -> z35\n",
    "grg XOR twt -> z08\n",
    "kkq AND jsr -> fjh\n",
    "tmd AND shm -> rjm\n",
    "nvq AND chk -> gnp\n",
    "twb OR ptq -> qqp\n",
    "x32 XOR y32 -> bsn\n",
    "y39 XOR x39 -> bkq\n",
    "mph OR vbp -> stg\n",
    "x02 AND y02 -> rks\n",
    "dtj AND hfj -> frh\n",
    "y43 XOR x43 -> qmr\n",
    "chk XOR nvq -> z28\n",
    "x16 AND y16 -> wnf\n",
    "y06 XOR x06 -> ghf\n",
    "rhr OR ccq -> qjq\n",
    "x38 AND y38 -> rjq\n",
    "tsf AND dtb -> twb\n",
    "x15 XOR y15 -> tfv\n",
    "vds AND gdk -> skn\n",
    "hhn XOR rwh -> z36\n",
    "x40 AND y40 -> bjf\n",
    "wtd OR cks -> nvq\n",
    "jpk OR qhk -> vds\n",
    "x14 XOR y14 -> qdc\n",
    "y19 AND x19 -> ptq\n",
    "fnh AND kmj -> gqj\n",
    "pjp OR vtj -> smg\n",
    "x11 XOR y11 -> tmd\n",
    "bbk OR pkh -> dgj\n",
    "bkq AND jhv -> z39\n",
    "y07 AND x07 -> krp\n",
    "hkf AND pmq -> crj\n",
    "y22 AND x22 -> cdk\n",
    "knb OR vkk -> mmr\n",
    "vds XOR gdk -> z38\n",
    "jhf AND mdn -> qkq\n",
    "vrj OR gkc -> z45\n",
    "x41 AND y41 -> mrt\n",
    "jgv XOR dkh -> z34\n",
    "y16 XOR x16 -> vtj\n",
    "rcf OR gqj -> dtj\n",
    "rvf OR bqr -> dkh\n",
    "x25 AND y25 -> swn\n",
    "dbv XOR vhs -> z31\n",
    "y12 XOR x12 -> fgq\n",
    "y20 AND x20 -> kcf\n",
    "rss OR kcf -> mjj\n",
    "hfj XOR dtj -> z25\n",
    "x14 AND y14 -> sjf\n",
    "fpd XOR smg -> z17\n",
    "x21 AND y21 -> z21\n",
    "x43 AND y43 -> prt\n",
    "x31 XOR y31 -> vhs\n",
    "grv OR tfs -> rsk\n",
    "y33 XOR x33 -> srn\n",
    "msw XOR qqp -> z20\n",
    "gsr OR wtt -> mdn\n",
    "x30 XOR y30 -> crb\n",
    "y24 AND x24 -> rcf\n",
    "frh OR swn -> bhw\n",
    "htm AND ndn -> kvt\n",
    "x06 AND y06 -> hbf\n",
    "x35 XOR y35 -> kdv\n",
    "srn AND kth -> bqr\n",
    "dgj AND jwv -> bfb\n",
    "bsn XOR jgg -> z32\n",
    "rjm OR skj -> tff\n",
    "gcf AND fhw -> mpv\n",
    "vfb OR jjp -> cqp\n",
    "x00 XOR y00 -> z00\n",
    "crj OR fgc -> shm\n",
    "tff XOR fgq -> z12\n",
    "mwj XOR qns -> z37\n",
    "vjg AND kmg -> gkc\n",
    "x19 XOR y19 -> dtb\n",
    "hvs XOR tsn -> z18\n",
    "dtb XOR tsf -> z19\n",
    "y05 AND x05 -> srp\n",
    "kkh AND bsb -> kgw\n",
    "rks OR trv -> htm\n",
    "frn AND ghf -> mgg\n",
    "qjq XOR kbj -> frn\n",
    "knf XOR vgs -> z27\n",
    "y09 AND x09 -> vmw\n",
    "x36 AND y36 -> dbc\n",
    "knf AND vgs -> wtd\n",
    "y23 XOR x23 -> wwn\n",
    "wnf XOR rsk -> z16\n",
    "y29 XOR x29 -> kkh\n",
    "vjg XOR kmg -> z44\n",
    "htp OR kgr -> dbv\n",
    "htm XOR ndn -> z03\n",
    "rfq XOR tqf -> z13\n",
    "mjj AND fqr -> nrs\n",
    "gcf XOR fhw -> z07\n",
    "qmr AND wqr -> frs\n",
    "x32 AND y32 -> wtv\n",
    "x07 XOR y07 -> gcf\n",
    "gmf OR pvh -> tsf\n",
    "mjj XOR fqr -> gmq\n",
    "qqs OR dbc -> mwj\n",
    "krp OR mpv -> grg\n",
    "x34 AND y34 -> vbp\n",
    "tff AND fgq -> hfb\n",
    "drd AND wkb -> rhr\n",
    "tqf AND rfq -> vkk\n",
    "x13 AND y13 -> knb\n",
    "bhw AND fgv -> vvt\n",
    "hhn AND rwh -> qqs\n",
    "kbj AND qjq -> jcf\n",
    "y41 XOR x41 -> wkh\n",
    "y01 AND x01 -> vfb\n",
    "jgv AND dkh -> mph\n",
    "gnp OR jwb -> bsb\n",
    "cdk OR fjh -> gwm\n",
    "prt OR frs -> kmg\n",
    "x17 XOR y17 -> fpd\n",
    "y42 AND x42 -> rtk\n",
    "fpd AND smg -> tqm\n",
    "dbv AND vhs -> gdw\n",
    "y29 AND x29 -> wms\n",
    "kkh XOR bsb -> z29\n",
    "cqp AND dqm -> trv\n",
    "hvs AND tsn -> gmf\n",
    "wkq AND tfv -> grv\n",
    "x04 AND y04 -> ccq\n",
    "x20 XOR y20 -> msw\n",
    "y26 XOR x26 -> fgv\n",
    "mmr XOR qdc -> z14\n",
    "ghf XOR frn -> z06\n",
    "y26 AND x26 -> wwt\n",
    "sst OR gdw -> jgg\n",
    "pmn XOR wkh -> z41\n",
    "y04 XOR x04 -> wkb\n",
    "y28 XOR x28 -> chk\n",
    "wqr XOR qmr -> z43\n",
    "kdv AND stg -> bcc\n",
    "y18 AND x18 -> pvh\n",
    "mvk XOR tkc -> z42\n",
    "x27 AND y27 -> cks\n",
    "bjf OR qkq -> pmn\n",
    "tkc AND mvk -> nrr\n",
    "y38 XOR x38 -> gdk\n",
    "y37 AND x37 -> jpk\n",
    "x23 AND y23 -> twp\n",
    "tqm OR bmp -> tsn\n",
    "wkb XOR drd -> z04\n",
    "x42 XOR y42 -> mvk\n",
    "y35 AND x35 -> pnj\n",
    "shm XOR tmd -> z11\n",
    "y24 XOR x24 -> fnh\n",
    "x11 AND y11 -> skj\n",
    "x10 AND y10 -> fgc\n",
    "srp OR jcf -> z05\n",
    "y12 AND x12 -> sqg\n",
    "y18 XOR x18 -> hvs\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "90 222\n",
      "56939028423824\n"
     ]
    }
   ],
   "source": [
    "# part 1\n",
    "\n",
    "import re\n",
    "from enum import StrEnum\n",
    "\n",
    "class Operator(StrEnum):\n",
    "    AND = 'AND'\n",
    "    OR = 'OR'\n",
    "    XOR = 'XOR'\n",
    "\n",
    "from typing import NamedTuple\n",
    "Rule = NamedTuple('Rule', [('operator', Operator), ('input1', str), ('input2', str), ('output', str)])\n",
    "\n",
    "regex = r\"(don't\\(\\)|do\\(\\)|mul\\(\\d+,\\d+\\))\"\n",
    "\n",
    "assignRegex = r\"(\\w+): (\\d)\"\n",
    "ruleRegex = r\"(\\w+) (AND|OR|XOR) (\\w+) -> (\\w+)\"\n",
    "\n",
    "registers: dict[str, int] = {}\n",
    "rules: list[Rule] = []\n",
    "for line in input.splitlines():\n",
    "    if (line == \"\"):\n",
    "        continue\n",
    "    result = re.search(assignRegex, line) \n",
    "    if (result != None):\n",
    "        registers[result.group(1)] = int(result.group(2))\n",
    "        continue\n",
    "    result = re.search(ruleRegex, line) \n",
    "    if (result != None):\n",
    "        rules.append(Rule(input1 = result.group(1), operator = result.group(2), input2 = result.group(3), output = result.group(4)))\n",
    "        continue\n",
    "    print (f\"Not matched: {line}\")\n",
    "    raise NotImplementedError\n",
    "\n",
    "print (len(registers), len(rules))\n",
    "\n",
    "while True:\n",
    "    numAssigned = 0\n",
    "    for rule in rules:\n",
    "        if (rule.output in registers): continue\n",
    "        if (rule.input1 not in registers): continue\n",
    "        if (rule.input2 not in registers): continue\n",
    "\n",
    "        numAssigned += 1\n",
    "        if (rule.operator == Operator.AND):\n",
    "            registers[rule.output] = registers[rule.input1] & registers[rule.input2]\n",
    "        elif (rule.operator == Operator.OR):\n",
    "            registers[rule.output] = registers[rule.input1] | registers[rule.input2]\n",
    "        elif (rule.operator == Operator.XOR):\n",
    "            registers[rule.output] = registers[rule.input1] ^ registers[rule.input2]\n",
    "        else:\n",
    "            print (rule.operator)\n",
    "            raise NotImplementedError\n",
    "    if (numAssigned == 0):\n",
    "        break\n",
    "\n",
    "z = 0\n",
    "for registername, binaryvalue in registers.items():\n",
    "    if (registername[0] != 'z'): continue\n",
    "    registernum = int(registername[1:])\n",
    "    z = z | (binaryvalue << registernum)\n",
    "\n",
    "print (z)\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "220\n",
      "{'carry01': 'mtk', 'z00': 'z00', 'a01': 'kvc', 'd01': 'vfb', 'z01': 'z01', 'b01': 'jjp', 'carry02': 'cqp', 'a02': 'dqm', 'd02': 'rks', 'z02': 'z02', 'b02': 'trv', 'carry03': 'htm', 'a03': 'ndn', 'd03': 'ftb', 'z03': 'z03', 'b03': 'kvt', 'carry04': 'drd', 'a04': 'wkb', 'd04': 'ccq', 'z04': 'z04', 'b04': 'rhr', 'carry05': 'qjq', 'a05': 'kbj', 'd05': 'srp', 'z05': 'frn', 'b05': 'jcf', 'carry06': 'z05', 'a06': 'ghf', 'd06': 'hbf'} [(Rule(operator='AND', input1='x00', input2='y00', output='mtk'), 'carry01'), (Rule(operator='XOR', input1='x00', input2='y00', output='z00'), 'z00'), (Rule(operator='XOR', input1='x01', input2='y01', output='kvc'), 'a01'), (Rule(operator='AND', input1='y01', input2='x01', output='vfb'), 'd01'), (Rule(operator='XOR', input1='kvc', input2='mtk', output='z01'), 'z01'), (Rule(operator='AND', input1='mtk', input2='kvc', output='jjp'), 'b01'), (Rule(operator='OR', input1='vfb', input2='jjp', output='cqp'), 'carry02'), (Rule(operator='XOR', input1='y02', input2='x02', output='dqm'), 'a02'), (Rule(operator='AND', input1='x02', input2='y02', output='rks'), 'd02'), (Rule(operator='XOR', input1='dqm', input2='cqp', output='z02'), 'z02'), (Rule(operator='AND', input1='cqp', input2='dqm', output='trv'), 'b02'), (Rule(operator='OR', input1='rks', input2='trv', output='htm'), 'carry03'), (Rule(operator='XOR', input1='y03', input2='x03', output='ndn'), 'a03'), (Rule(operator='AND', input1='y03', input2='x03', output='ftb'), 'd03'), (Rule(operator='XOR', input1='htm', input2='ndn', output='z03'), 'z03'), (Rule(operator='AND', input1='htm', input2='ndn', output='kvt'), 'b03'), (Rule(operator='OR', input1='kvt', input2='ftb', output='drd'), 'carry04'), (Rule(operator='XOR', input1='y04', input2='x04', output='wkb'), 'a04'), (Rule(operator='AND', input1='x04', input2='y04', output='ccq'), 'd04'), (Rule(operator='XOR', input1='wkb', input2='drd', output='z04'), 'z04'), (Rule(operator='AND', input1='drd', input2='wkb', output='rhr'), 'b04'), (Rule(operator='OR', input1='rhr', input2='ccq', output='qjq'), 'carry05'), (Rule(operator='XOR', input1='x05', input2='y05', output='kbj'), 'a05'), (Rule(operator='AND', input1='y05', input2='x05', output='srp'), 'd05'), (Rule(operator='XOR', input1='qjq', input2='kbj', output='frn'), 'z05'), (Rule(operator='AND', input1='kbj', input2='qjq', output='jcf'), 'b05'), (Rule(operator='OR', input1='srp', input2='jcf', output='z05'), 'carry06'), (Rule(operator='XOR', input1='y06', input2='x06', output='ghf'), 'a06'), (Rule(operator='AND', input1='x06', input2='y06', output='hbf'), 'd06')] 06 2\n"
     ]
    },
    {
     "ename": "NotImplementedError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNotImplementedError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[30], line 148\u001b[0m\n\u001b[1;32m    146\u001b[0m             instruction \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n\u001b[1;32m    147\u001b[0m             \u001b[38;5;28;01mbreak\u001b[39;00m\n\u001b[0;32m--> 148\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m (instruction \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m2\u001b[39m): \u001b[38;5;28mprint\u001b[39m (regNameMap, ruleSequence, bitStr, instruction); \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNotImplementedError\u001b[39;00m\n\u001b[1;32m    149\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (instruction \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m3\u001b[39m):\n\u001b[1;32m    150\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m rule \u001b[38;5;129;01min\u001b[39;00m rules:\n",
      "\u001b[0;31mNotImplementedError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "# part 2\n",
    "\n",
    "# Old, inefficient 6-gate approach\n",
    "# x01 XOR y01 -> a01\n",
    "# a01 XOR carry01 -> z01\n",
    "# x01 OR y01 -> b01\n",
    "# b01 AND carry01 -> d01\n",
    "# x01 AND y01 -> e01\n",
    "# d01 OR e01 -> carry02\n",
    "\n",
    "\n",
    "# 46 z outputs, 45 x/y inputs\n",
    "\n",
    "# 222 rules -> 2 for initial half-adder, + 44 * 5 per adder\n",
    "\n",
    "\n",
    "# 0, 0, 0 -> a01 = 0, z01 = 0, carry02 = 0\n",
    "# 0, 0, 1 -> a01 = 0, z01 = 1, carry02 = 0\n",
    "# 1, 0, 0 -> a01 = 1, z01 = 1, carry02 = 0\n",
    "# 1, 0, 1 -> a01 = 1, z01 = 0, carry02 = 1\n",
    "# 1, 1, 1 -> a01 = 0, z01 = 1, carry02 = 1\n",
    "\n",
    "# 2-bit adder\n",
    "# x00 AND y00 -> carry01\n",
    "# x00 XOR y00 -> z00\n",
    "\n",
    "# Full adder: two XOR, two AND, one OR\n",
    "\n",
    "# x01 XOR y01 -> a01\n",
    "# a01 XOR carry01 -> z01\n",
    "# a01 AND carry01 -> b01\n",
    "# x01 AND y01 -> d01\n",
    "# b01 OR d01 -> carry02\n",
    "\n",
    "## z02 = carry02\n",
    "\n",
    "\n",
    "\n",
    "# part 1\n",
    "\n",
    "import re\n",
    "from enum import StrEnum\n",
    "\n",
    "class Operator(StrEnum):\n",
    "    AND = 'AND'\n",
    "    OR = 'OR'\n",
    "    XOR = 'XOR'\n",
    "\n",
    "from typing import NamedTuple\n",
    "Rule = NamedTuple('Rule', [('operator', Operator), ('input1', str), ('input2', str), ('output', str)])\n",
    "\n",
    "regex = r\"(don't\\(\\)|do\\(\\)|mul\\(\\d+,\\d+\\))\"\n",
    "\n",
    "assignRegex = r\"(\\w+): (\\d)\"\n",
    "ruleRegex = r\"(\\w+) (AND|OR|XOR) (\\w+) -> (\\w+)\"\n",
    "\n",
    "registers: dict[str, int] = {}\n",
    "rules: list[Rule] = []\n",
    "for line in input.splitlines():\n",
    "    if (line == \"\"):\n",
    "        continue\n",
    "    result = re.search(assignRegex, line) \n",
    "    if (result != None):\n",
    "        registers[result.group(1)] = int(result.group(2))\n",
    "        continue\n",
    "    result = re.search(ruleRegex, line) \n",
    "    if (result != None):\n",
    "        rules.append(Rule(input1 = result.group(1), operator = result.group(2), input2 = result.group(3), output = result.group(4)))\n",
    "        continue\n",
    "    print (f\"Not matched: {line}\")\n",
    "    raise NotImplementedError\n",
    "\n",
    "\n",
    "adderRules: list[Rule] = []\n",
    "ruleSequence = []\n",
    "regNameMap = {}\n",
    "\n",
    "def inputsAre(rule: Rule, input1, input2):\n",
    "    mappedInput1 = input1\n",
    "    mappedInput2 = input2\n",
    "    if (input1[0] != 'x' and input1[0] != 'y'):\n",
    "        mappedInput1 = regNameMap[input1]\n",
    "    if (input2[0] != 'x' and input2[0] != 'y'):\n",
    "        mappedInput2 = regNameMap[input2]\n",
    "    if (rule.input1 == mappedInput1 and rule.input2 == mappedInput2): return True\n",
    "    if (rule.input1 == mappedInput2 and rule.input2 == mappedInput1): return True\n",
    "    return False\n",
    "\n",
    "# find first half-adder\n",
    "for rule in rules:\n",
    "    if (inputsAre(rule, 'x00', 'y00')):\n",
    "        if (rule.operator == 'AND'):\n",
    "            regNameMap['carry01'] = rule.output\n",
    "            ruleSequence.append((rule, 'carry01'))\n",
    "            rules.remove(rule)\n",
    "        elif (rule.operator == 'XOR'):\n",
    "            if (rule.output != \"z00\"): raise NotImplementedError\n",
    "            regNameMap['z00'] = rule.output\n",
    "            ruleSequence.append((rule, 'z00'))\n",
    "            rules.remove(rule)\n",
    "        else: raise NotImplementedError\n",
    "\n",
    "print (len(rules))\n",
    "\n",
    "def findNextInstruction(rule, currentBit, operator, prefix1, prefix2, outputprefix):\n",
    "    bitStr = str(currentBit).zfill(2)\n",
    "    found = False\n",
    "    for rule in rules:\n",
    "        if (inputsAre(rule, f'{prefix1}{bitStr}', f'{prefix2}{bitStr}') and rule.operator == operator):\n",
    "            myName = f'{outputprefix}{bitStr}'\n",
    "            if (outputprefix == 'carry'):\n",
    "                myName = f'carry{str(currentBit+1).zfill(2)}'\n",
    "            regNameMap[myName] = rule.output\n",
    "            ruleSequence.append((rule, myName))\n",
    "            rules.remove(rule)\n",
    "            found = True\n",
    "            break\n",
    "    if (not found): print (regNameMap, ruleSequence, bitStr, instruction); raise NotImplementedError\n",
    "\n",
    "\n",
    "targetBit = 45\n",
    "currentBit = 0\n",
    "instruction = 0\n",
    "while currentBit != targetBit:\n",
    "    # 0: x01 XOR y01 -> a01\n",
    "    # 1: x01 AND y01 -> d01\n",
    "    # 2: a01 XOR carry01 -> z01\n",
    "    # 3: a01 AND carry01 -> b01\n",
    "    # 4: b01 OR d01 -> carry02\n",
    "\n",
    "    ## z02 = carry02\n",
    "\n",
    "    currentBit += 1\n",
    "    if (instruction == 0):\n",
    "        findNextInstruction(rule, currentBit, )\n",
    "        for rule in rules:\n",
    "            if (inputsAre(rule, f'x{bitStr}', f'y{bitStr}') and rule.operator == 'XOR'):\n",
    "                myName = f'a{bitStr}'\n",
    "                regNameMap[myName] = rule.output\n",
    "                ruleSequence.append((rule, myName))\n",
    "                rules.remove(rule)\n",
    "                instruction += 1\n",
    "                break\n",
    "        if (instruction == 0): print (regNameMap, ruleSequence, bitStr, instruction); raise NotImplementedError\n",
    "    if (instruction == 1):\n",
    "        for rule in rules:\n",
    "            if (inputsAre(rule, f'x{bitStr}', f'y{bitStr}') and rule.operator == 'AND'):\n",
    "                myName = f'd{bitStr}'\n",
    "                regNameMap[myName] = rule.output\n",
    "                ruleSequence.append((rule, myName))\n",
    "                rules.remove(rule)\n",
    "                instruction += 1\n",
    "                break\n",
    "        if (instruction == 1): print (regNameMap, ruleSequence, bitStr, instruction); raise NotImplementedError\n",
    "    if (instruction == 2):\n",
    "        for rule in rules:\n",
    "            if (inputsAre(rule, f'a{bitStr}', f'carry{bitStr}') and rule.operator == 'XOR'):\n",
    "                myName = f'z{bitStr}'\n",
    "                regNameMap[myName] = rule.output\n",
    "                ruleSequence.append((rule, myName))\n",
    "                rules.remove(rule)\n",
    "                instruction += 1\n",
    "                break\n",
    "        if (instruction == 2): print (regNameMap, ruleSequence, bitStr, instruction); raise NotImplementedError\n",
    "    if (instruction == 3):\n",
    "        for rule in rules:\n",
    "            if (inputsAre(rule, f'a{bitStr}', f'carry{bitStr}') and rule.operator == 'AND'):\n",
    "                myName = f'b{bitStr}'\n",
    "                regNameMap[myName] = rule.output\n",
    "                ruleSequence.append((rule, myName))\n",
    "                rules.remove(rule)\n",
    "                instruction += 1\n",
    "                break\n",
    "        if (instruction == 3): print (regNameMap, ruleSequence, bitStr, instruction); raise NotImplementedError\n",
    "    if (instruction == 4):\n",
    "        for rule in rules:\n",
    "            if (inputsAre(rule, f'b{bitStr}', f'd{bitStr}') and rule.operator == 'OR'):\n",
    "                myName = f'carry{str(currentBit+1).zfill(2)}'\n",
    "                regNameMap[myName] = rule.output\n",
    "                ruleSequence.append((rule, myName))\n",
    "                rules.remove(rule)\n",
    "                instruction = 0\n",
    "                break\n",
    "        if (instruction == 4): print (regNameMap, ruleSequence, bitStr, instruction); raise NotImplementedError\n",
    "        \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
