Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Apr 27 09:24:12 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file openMSP430_fpga_control_sets_placed.rpt
| Design       : openMSP430_fpga
| Device       : xc7a75t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   493 |
|    Minimum number of control sets                        |   429 |
|    Addition due to synthesis replication                 |    64 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1064 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   493 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    57 |
| >= 8 to < 10       |   127 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    10 |
| >= 16              |   154 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2699 |          947 |
| No           | No                    | Yes                    |             267 |          125 |
| No           | Yes                   | No                     |            1103 |          508 |
| Yes          | No                    | No                     |            4438 |         1570 |
| Yes          | No                    | Yes                    |             928 |          334 |
| Yes          | Yes                   | No                     |            1605 |          608 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                   |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/eu_mb_en                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_43                                                                                                                                                                                                       | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][2][4]_i_1_n_0                                                                                                                                  |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__4_2                                                              |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_radio/data_out1_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              1 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                |                2 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/Q[0]                                                                                                                                         |                1 |              2 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/AR[0]                                                                                                                                        |                1 |              2 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |
| ~leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              3 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_43                                                                                                                                                                                                       | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][3][7]_i_1_n_0                                                                                                                                  |                1 |              3 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_conflash/transfer_bit[3]_i_1_n_0                                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/txfer_bit[3]_i_1__0_n_0                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][6]_3[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][6]_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_5[0]                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2__0_n_0                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/smclk_en_reg[0]                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/txfer_bit[3]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ena                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[hrdata]                                                                                                                                                                                                                                          | leon3_system_1/rst1/SS[0]                                                                                                                                                                                      |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/smclk_en_reg[0]                                                                                                                                                                                                                 | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_radio/transfer_bit[3]_i_1__0_n_0                                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][dci][asi]                                                                                                                                            |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][rd][7]_i_1_n_0                                                                                                                                 |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[tbitcnt][4]_i_2_n_0                                                                                                                                                                                                                  | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[tbitcnt][4]_i_1_n_0                                                                                                                                          |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/v[rst]                                                                                                                                                                                                                                                | leon3_system_1/spi_gen.spimctrl1/r_reg[spimstate]0                                                                                                                                                             |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][pil]                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][icc]                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |              4 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p_193_in                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r_reg[slv][haddr][16]_0[0]                                                                                                                                                                                                                      | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_5                                                                                                                                 |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/ahb0/v[hrdatas][12]                                                                                                                                                                             |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r[be][0]_i_1_n_0                                                                                                                                                                                                                                | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                3 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              5 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_12[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___12_n_0                                                                                                             |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_15[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                         |                                                                                                                                                                                                                |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[rxen]                                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0_3                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___101_n_0                                                                                                            |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0_5                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r[cnt]                                                                                                                                                                                                                     | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |                1 |              5 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r[spi][cnt][4]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[cgcnt][5]_i_1_n_0                                                                                                                                                                                                                    | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__1_4                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/sample                                                                                                                                                                                                                                           | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[rbitcnt][4]_i_1_n_0                                                                                                                                          |                2 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___68_n_0                                                                                                             |                3 |              5 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/ahb0/syncrregs.r[hrdatam][24]_i_1_n_0                                                                                                                                                           |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[irqcnt][5]_i_1__1_n_0                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[irqcnt][5]_i_1__0_n_0                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/apb0/apbx/syncrregs.r[p][0][prdata][15]_i_1_n_0                                                                                                                                                 |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[irqcnt][5]_i_1_n_0                                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                6 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tb0.tr[aindex][5]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tb0.tr[delaycnt][5]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_reg_1                                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                       |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[holdn]_1[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                |                2 |              6 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_6                                                                                                                                                                                                                      | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                |                5 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/v[len]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[x][annul_all]                                                                                                                            |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[irqcnt][5]_i_1__2_n_0                                                                                                                                                                                                                                       | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst1/async.r[4]_i_1__0_n_0                                                                                                                                                                      |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                1 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[haddr_start]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[faddr][6]_i_2__0_n_0                                                                                                                                                                                                 | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/c[faddr]                                                                                                                                       |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[mask][tip]                                                                                                                                                                                                                                                  | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              7 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_6_3                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[holdn]_0                                                                                                                                                                                                         |                                                                                                                                                                                                                |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[flush2]_0                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[flush2][0]                                                                                                                                          |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/async.r[4]_i_1_n_0                                                                                                                                                                         |                3 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_5                                                                                                                                 |                4 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][0]_32                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][7]_37                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][6]_36                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][5]_38                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][4]_35                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][3]_34                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[rhold][2]_33                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][0]_25                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][0][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][1][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][2][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][3][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][4][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][5][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_4[0]                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][7][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                6 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][1]_27                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][2]_29                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][3]_31                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][4]_24                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][5]_26                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][6]_28                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/v[thold][7]_30                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][0][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][1][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][2][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][3][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][4][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][2][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][7][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][6][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][5][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][4][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][3][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][2][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][1][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[thold][0][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rshift][7]_i_2__2_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua2.uart2/r[rshift][7]_i_1__2_n_0                                                                                                                                                               |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][7][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][6][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][5][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][4][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][3][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rhold][6][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][1][7]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[rhold][0][7]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                5 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rhold][1][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[rshift][7]_i_2__0_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua3.uart3/r[rshift][7]_i_1__0_n_0                                                                                                                                                               |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][7][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][6][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][5][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][4][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][3][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][2][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][1][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[thold][0][7]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[rshift][7]_i_2__3_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua1.uart1/r[rshift][7]_i_1__3_n_0                                                                                                                                                               |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][5][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_6[0]                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              8 |
| ~leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr2[addrlo][9]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                6 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_17[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p1ies[7]_i_2_0[0]                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p1ies[7]_i_2_1[0]                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p1ies[7]_i_2_2[0]                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                |                1 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p1ies[7]_i_2_3[0]                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r_reg[hwrite]_0                                                                                                                                                                                                                                       | leon3_system_1/spi_gen.spimctrl1/r[rrdata][7]_i_1_n_0                                                                                                                                                          |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r[ar][23]_i_1_n_0                                                                                                                                                                                                                                     | leon3_system_1/spi_gen.spimctrl1/r[ar][31]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_10[0]                                                                                                                                                                                                           | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p1ie[7]_i_2_2[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_14[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_7[0]                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_9[0]                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                4 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_8                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/rxfer_bit_reg[2]_0[0]                                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][6][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rhold][7][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[rshift][7]_i_2__1_n_0                                                                                                                                                                                                                                       | leon3_system_1/ua4.uart4/r[rshift][7]_i_1__1_n_0                                                                                                                                                               |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/v[rshift]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][0][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][1][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                3 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/rxfer_buf[7]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/FSM_sequential_r_reg[state][2]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/E[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][2][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][3][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                1 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][4][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/gpt.timer0/r[scaler][7]_i_1_n_0                                                                                                                                                                                                                                         | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][6][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r_reg[slv][haddr][2]_1[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                4 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/p1ie[7]_i_2_1[0]                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r_reg[holdn][0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                |                5 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/rxfer_bit_reg[2]_0[0]                                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |              8 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/rxfer_buf[7]_i_1__0_n_0                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][7][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                4 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/E[0]                                                                                                                                                                                                                                                               | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                6 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[thold][5][7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |                2 |              8 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[tshift][9]_i_1__1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dsur[err]                                                                                                                                                                                                                         |                                                                                                                                                                                                                |                4 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[tshift][9]_i_1__0_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[tshift][9]_i_1__3_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                4 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[tshift][9]_i_1__2_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[tshift][9]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              9 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/txfer_buf[8]_i_1_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                2 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                |                4 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][imm][9]_i_1_n_0                                                                                                                                      |                4 |             10 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |             10 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0_3                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                3 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__0_5                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                4 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_rep__1_4                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                6 |             11 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[rxen]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                3 |             11 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_6_2                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             11 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_6_1                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             11 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_6_0                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             11 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua2.uart2/r[scaler][11]_i_1__2_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua4.uart4/r[scaler][11]_i_1__0_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                6 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_43                                                                                                                                                                                                       | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_4                                                                                                                                 |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                6 |             12 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | debounce_console_uart_select/SR[0]                                                                                                                                                                             |                9 |             12 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                |               12 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                6 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_12                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_13                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                3 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_8                                                                                                                                                                                                                             |                                                                                                                                                                                                                |                4 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua3.uart3/r[scaler][11]_i_1__1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ua1.uart1/r[scaler][11]_i_1__3_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[brate]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                5 |             12 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_1[0]                                                                                                                                                                                                                      | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                7 |             14 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                |                7 |             14 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/E[0]                                                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             14 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][7]_4[0]                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |             15 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                6 |             15 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_5[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                |                6 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[0]_1[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               10 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_0[0]                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             15 |
|  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_ref_i                      |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                3 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ctrl[15]_i_2_0[0]                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             15 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/execution_unit_0/E[0]                                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                8 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/op2_wr                                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                8 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_13[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi[15]_i_1_n_0                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[2]_4[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[2]_3[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/fe_pmem_en_dly_reg[0]                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7_1[0]                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo[15]_i_1_n_0                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_16[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext[15]_i_1_n_0                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                8 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext[15]_i_1_n_0                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[2]_5[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               14 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/ctrl[15]_i_2_2[0]                                                                                                                                                                                                                       | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtcnt[15]_i_1_n_0                                                                                                                                                                                                                      | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                3 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[3]_3[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[2]_1[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/sync_cell_uart_rxd/E[0]                                                                                                                                                                                                                            | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                7 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_program/txfer_cnt[15]_i_1_n_0                                                                                                                                                                                                                              | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/E[0]                                                                                                                                                                                                                                | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[1]_0[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[3]_0[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[3]_1[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[3]_2[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uart_app/txfer_cnt[15]_i_1__0_n_0                                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[2]_2[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/timerA_0/sync_cell_cci2/E[0]                                                                                                                                                                                                                                    | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_so_reg[5]_0[0]                                                                                                                                                                                                                     | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               10 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt_reg[2][0]                                                                                                                                                                                                                   | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/timerA_0/sync_cell_cci1/E[0]                                                                                                                                                                                                                                    | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/uspi_radio/data_rx[15]_i_1_n_0                                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                5 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[0]_3[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[0]_2[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dest_bin_reg[2]_0[0]                                                                                                                                                                                                               | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                4 |             16 |
|  dco_clk                                                                          | omsp_system_radio_inst/timerA_0/sync_cell_cci0/E[0]                                                                                                                                                                                                                                    | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                |                2 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                6 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_43                                                                                                                                                                                                       | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][0][31]_i_1_n_0                                                                                                                                 |                7 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                7 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r_reg[slv][haddr][21]_1                                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |               10 |             16 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                7 |             17 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[brate][17]_i_1_n_0                                                                                                                                                                                                                           | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                8 |             18 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_11[0]                                                                                                                                                                                                                  | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |                6 |             18 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom_uart0/r[scaler][17]_i_1_n_0                                                                                                                                                                                                                          | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               17 |             18 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               10 |             19 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/ahb0/v[hrdatas][31]                                                                                                                                                                             |                9 |             19 |
|  dco_clk                                                                          | debounce_console_uart_select/q_reg[19]_i_1__3_n_0                                                                                                                                                                                                                                      | debounce_console_uart_select/SR[0]                                                                                                                                                                             |                5 |             20 |
|  dco_clk                                                                          | debounce_debug_uart_select/q_reg[19]_i_1__2_n_0                                                                                                                                                                                                                                        | debounce_console_uart_select/SR[0]                                                                                                                                                                             |                3 |             20 |
|  dco_clk                                                                          | debounce_flash_select/q_reg[19]_i_1__0_n_0                                                                                                                                                                                                                                             | debounce_console_uart_select/SR[0]                                                                                                                                                                             |                5 |             20 |
|  dco_clk                                                                          | debounce_eyassat_bypass_select/q_reg[19]_i_1__1_n_0                                                                                                                                                                                                                                    | debounce_console_uart_select/SR[0]                                                                                                                                                                             |                4 |             20 |
|  dco_clk                                                                          | debounce_umbilical_select/q_reg[19]_i_1_n_0                                                                                                                                                                                                                                            | debounce_console_uart_select/SR[0]                                                                                                                                                                             |                5 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tba]                                                                                                                                                                                                                      | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_5                                                                                                                                 |                8 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |               10 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                7 |             20 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/spictrl0/ctrl_rtl.rtlc/v[event][tip]0                                                                                                                                                           |               12 |             23 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[mode][len]                                                                                                                                                                                                                                                  | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |                9 |             23 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/p_1_out[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                |                5 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/syncrregs.r_reg[hready]_1[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |                9 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/r[ar][23]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                7 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                7 |             24 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             25 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               11 |             25 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             26 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/v[hsize]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                6 |             26 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[haddr]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               12 |             26 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r[vaddress][31]_i_2_n_0                                                                                                                                                                                                | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r[vaddress][31]_i_1_n_0                                                                                                                        |               12 |             27 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             27 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[1]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |               10 |             27 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               18 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               16 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |               13 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/spi_gen.spimctrl1/r_reg[spimstate]0                                                                                                                                                             |               14 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               12 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |               11 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |               10 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                |               11 |             28 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               23 |             29 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_1[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                |               10 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/v[addr][12]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               11 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg2][mask]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                9 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg1][mask]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |               10 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[txd][30]_i_2_n_0                                                                                                                                                                                                                     | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r[txd][30]_i_1_n_0                                                                                                                                             |               12 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tv[tbreg1][addr]                                                                                                                                                                                                                                |                                                                                                                                                                                                                |                9 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/irreg.ir[addr][31]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                |               17 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][62]_i_2_n_0                                                                                                                                                                                                 | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][62]_i_1_n_0                                                                                                                         |               24 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/r2[timer][0]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                8 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/tb0.tr[tbreg2][addr][31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                |               13 |             30 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                                                                                                                                                                                                         | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_5                                                                                                                                 |               28 |             31 |
|  leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/tnr1_reg[qual_rdata][0]                                                                                                                                                                                                               |                                                                                                                                                                                                                |                9 |             31 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[rd_count][31]_i_2_n_0                                                                                                                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/r[rd_count][31]_i_1_n_0                                                                                                                                                    |               13 |             31 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                |               14 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/v[slv][hwdata]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |                9 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/gpt.timer0/r[timers][1][value][31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                |               18 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/gpt.timer0/r[timers][2][value][31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                |               18 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][y][31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                |               23 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v[wb][data2]                                                                                                                                                                                                           | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |               12 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spi_gen.spimctrl1/v[frdata]                                                                                                                                                                                                                                             | leon3_system_1/spi_gen.spimctrl1/r_reg[spimstate]0                                                                                                                                                             |               11 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r_reg[rxd]0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |                6 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/v[rd_free]1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                |               11 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[cmd_count][31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               14 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/dcomgen.dcom0/dcom0/v[data]_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                |               16 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar[dreg][31]_i_1_n_0                                                                                                                                                                                                               | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               10 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/v[p][0][pwdata]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                |                9 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_14[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                8 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |                9 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/apb0/apbx/syncrregs.r_reg[p][0][haddr][5]_0[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                |               13 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/v[valid][3]_52                                                                                                                                                                                                         |                                                                                                                                                                                                                |               28 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[hrdata]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                |               11 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[wr_count][31]_i_2_n_0                                                                                                                                                                                                                            | leon3_system_1/mig_gen.gen_mig.ddrc/r[wr_count][31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.dsugen.dsu0/x0/v[slv][hrdata]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                |               18 |             32 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/FSM_onehot_r_reg[istate][1]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                |               19 |             33 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               13 |             33 |
| ~leon3_system_1/ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/u0                   | leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/y1.q_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                |                6 |             33 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_reg[qual_dreg_n_0_]                                                                                                                                                                                                             | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |               14 |             35 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[read]0                                                                                                                                                                                                           |                                                                                                                                                                                                                |               15 |             37 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             37 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               13 |             38 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/ahb0/tb0.tr_reg[sample][0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                |               13 |             41 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               20 |             41 |
|  dco_clk                                                                          | omsp_system_radio_inst/openMSP430_0/frontend_0/E[0]                                                                                                                                                                                                                                    | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               19 |             47 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.txfifo/inf.x0/v[tfreecnt]181_out                                                                                                                                                                                       |                                                                                                                                                                                                                |                6 |             48 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/spictrl0/ctrl_rtl.rtlc/syncrregs.r_reg[rxdone_n_0_]                                                                                                                                                                                                                     |                                                                                                                                                                                                                |                6 |             48 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               19 |             49 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               18 |             49 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               19 |             49 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               18 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                |               11 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                |               19 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                |               17 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                |               18 |             64 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                                                                                                                                          |               48 |             83 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               11 |             88 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                |               11 |             88 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                |               12 |             96 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_43                                                                                                                                                                                                       |                                                                                                                                                                                                                |               40 |             96 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               14 |            112 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               14 |            112 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                |               14 |            112 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[int_buffer][127]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               26 |            128 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r[int_buffer][255]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                |               31 |            128 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/r_reg[wdf_data_buffer]0                                                                                                                                                                                                                            |                                                                                                                                                                                                                |               43 |            144 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                |               36 |            144 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                |               22 |            176 |
|  dco_clk                                                                          |                                                                                                                                                                                                                                                                                        | omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_0                                                                                                                            |               95 |            190 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                |               24 |            192 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        | leon3_system_1/rst0/rin[tshift][0]                                                                                                                                                                             |              121 |            248 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[rd_buffer]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                |               39 |            256 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/mig_gen.gen_mig.ddrc/v[hwdata_burst]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                |              160 |            432 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                                                                                                                                                                                                         |                                                                                                                                                                                                                |              299 |            725 |
|  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                |              937 |           2719 |
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


