################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2022/06/08 15:25:41)
# requested at line 3 in /home/verifier/Desktop/LZC_AHBRAM_TB/LZC_AHBRAM_TB_02/AHB-RAM-32b/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

-uvm
+incdir+uvm/reg
+incdir+uvm/cfg
+incdir+uvm/cov
+incdir+uvm/env
+incdir+uvm/seq_lib
+incdir+uvm/seq_lib/elem_seqs
+incdir+uvm/test
+incdir+uvm/vip_lib/lin_ahb

verilog/ahb_blockram_32.v
uvm/vip_lib/lin_ahb/lin_ahb_if.sv
uvm/vip_lib/lin_ahb/lin_ahb_pkg.sv
uvm/tb/lzc_ahbram_if.sv
uvm/env/lzc_ahbram_pkg.sv
uvm/tb/lzc_ahbram_tb.sv


uvm/tb/lzc_ahbram_if.sv
uvm/env/lzc_ahbram_pkg.sv
uvm/vip_lib/lin_ahb/lin_ahb_pkg.sv
uvm/vip_lib/lin_ahb/lin_ahb_if.sv
uvm/tb/lzc_ahbram_tb.sv
verilog/ahb_blockram_32.v
