<BaliSimProject version="1.3" path="generics/test" stage="0" language="-1" name="wordRegisterTestbench" simType="ModelSim">
    <Source worklib="work" path="generics/source/wordRegister.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="generics/test/wordRegisterTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="wordRegisterTests"/>
</BaliSimProject>
