<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="OPENLAB_FPGA_OSCILLOSCOPE_V1_0">
		<CBX_INST_ENTRY INSTANCE_NAME="|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_FIFO:C8|altsyncram:memory_rtl_0" CBX_FILE_NAME="altsyncram_dic1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|OPENLAB_FPGA_OSCILLOSCOPE_TOP|PWM:C4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_jfh.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|OPENLAB_FPGA_OSCILLOSCOPE_TOP|SAMPLE_ACQUISITION_ETS:C11|lpm_mult:Mult0" CBX_FILE_NAME="mult_m1t.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_FIFO:C9|altsyncram:memory_rtl_0" CBX_FILE_NAME="altsyncram_dic1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|OPENLAB_FPGA_OSCILLOSCOPE_TOP|SAMPLE_ACQUISITION_ETS:C10|lpm_mult:Mult0" CBX_FILE_NAME="mult_m1t.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|OPENLAB_FPGA_OSCILLOSCOPE_TOP|pll:C0|altpll:altpll_component" CBX_FILE_NAME="pll_altpll.v"/>
	</PROJECT>
</LOG_ROOT>
