

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_22_3'
================================================================
* Date:           Fri Apr 19 11:03:27 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        wider_bus_fp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9cg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.800 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_3  |       50|       50|         2|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [wider_bus_fp/main_func.cpp:22]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln22 = store i6 0, i6 %j" [wider_bus_fp/main_func.cpp:22]   --->   Operation 8 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %phi_urem"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_urem_load = load i6 %phi_urem" [wider_bus_fp/main_func.cpp:22]   --->   Operation 12 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [wider_bus_fp/main_func.cpp:22]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln22 = icmp_eq  i6 %j_1, i6 50" [wider_bus_fp/main_func.cpp:22]   --->   Operation 14 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln22 = add i6 %j_1, i6 1" [wider_bus_fp/main_func.cpp:22]   --->   Operation 15 'add' 'add_ln22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc24.split, void %VITIS_LOOP_30_4.exitStub" [wider_bus_fp/main_func.cpp:22]   --->   Operation 16 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [wider_bus_fp/main_func.cpp:22]   --->   Operation 17 'load' 'phi_mul_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%add_ln22_1 = add i13 %phi_mul_load, i13 103" [wider_bus_fp/main_func.cpp:22]   --->   Operation 18 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul_load, i32 9, i32 12" [wider_bus_fp/main_func.cpp:22]   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %tmp" [wider_bus_fp/main_func.cpp:22]   --->   Operation 20 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i6 %phi_urem_load" [wider_bus_fp/main_func.cpp:22]   --->   Operation 21 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_local_addr = getelementptr i16 %A_local, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 22 'getelementptr' 'A_local_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_local_1_addr = getelementptr i16 %A_local_1, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 23 'getelementptr' 'A_local_1_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_local_2_addr = getelementptr i16 %A_local_2, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 24 'getelementptr' 'A_local_2_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_local_3_addr = getelementptr i16 %A_local_3, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 25 'getelementptr' 'A_local_3_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_local_4_addr = getelementptr i16 %A_local_4, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 26 'getelementptr' 'A_local_4_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_local_addr = getelementptr i16 %B_local, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 27 'getelementptr' 'B_local_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_local_1_addr = getelementptr i16 %B_local_1, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 28 'getelementptr' 'B_local_1_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_local_2_addr = getelementptr i16 %B_local_2, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 29 'getelementptr' 'B_local_2_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_local_3_addr = getelementptr i16 %B_local_3, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 30 'getelementptr' 'B_local_3_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_local_4_addr = getelementptr i16 %B_local_4, i64 0, i64 %zext_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 31 'getelementptr' 'B_local_4_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%A_local_load = load i4 %A_local_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 32 'load' 'A_local_load' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%A_local_1_load = load i4 %A_local_1_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 33 'load' 'A_local_1_load' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%A_local_2_load = load i4 %A_local_2_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 34 'load' 'A_local_2_load' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 35 [2/2] (0.67ns)   --->   "%A_local_3_load = load i4 %A_local_3_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 35 'load' 'A_local_3_load' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 36 [2/2] (0.67ns)   --->   "%A_local_4_load = load i4 %A_local_4_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 36 'load' 'A_local_4_load' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%switch_ln24 = switch i3 %trunc_ln22, void %arrayidx23.case.4, i3 0, void %arrayidx23.case.0, i3 1, void %arrayidx23.case.1, i3 2, void %arrayidx23.case.2, i3 3, void %arrayidx23.case.3" [wider_bus_fp/main_func.cpp:24]   --->   Operation 37 'switch' 'switch_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.73>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln22_2 = add i6 %phi_urem_load, i6 1" [wider_bus_fp/main_func.cpp:22]   --->   Operation 38 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.78ns)   --->   "%icmp_ln22_1 = icmp_ult  i6 %add_ln22_2, i6 5" [wider_bus_fp/main_func.cpp:22]   --->   Operation 39 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%select_ln22 = select i1 %icmp_ln22_1, i6 %add_ln22_2, i6 0" [wider_bus_fp/main_func.cpp:22]   --->   Operation 40 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln22 = store i6 %add_ln22, i6 %j" [wider_bus_fp/main_func.cpp:22]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln22 = store i13 %add_ln22_1, i13 %phi_mul" [wider_bus_fp/main_func.cpp:22]   --->   Operation 42 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln22 = store i6 %select_ln22, i6 %phi_urem" [wider_bus_fp/main_func.cpp:22]   --->   Operation 43 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc24" [wider_bus_fp/main_func.cpp:22]   --->   Operation 44 'br' 'br_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [wider_bus_fp/main_func.cpp:22]   --->   Operation 45 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [wider_bus_fp/main_func.cpp:22]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [wider_bus_fp/main_func.cpp:22]   --->   Operation 47 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%A_local_load = load i4 %A_local_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 48 'load' 'A_local_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 49 [1/2] (0.67ns)   --->   "%A_local_1_load = load i4 %A_local_1_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 49 'load' 'A_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 50 [1/2] (0.67ns)   --->   "%A_local_2_load = load i4 %A_local_2_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 50 'load' 'A_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 51 [1/2] (0.67ns)   --->   "%A_local_3_load = load i4 %A_local_3_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 51 'load' 'A_local_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 52 [1/2] (0.67ns)   --->   "%A_local_4_load = load i4 %A_local_4_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 52 'load' 'A_local_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 53 [1/1] (0.57ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %A_local_load, i3 1, i16 %A_local_1_load, i3 2, i16 %A_local_2_load, i3 3, i16 %A_local_3_load, i3 4, i16 %A_local_4_load, i16 0, i3 %trunc_ln22" [wider_bus_fp/main_func.cpp:24]   --->   Operation 53 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.57> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln24 = store i16 %tmp_s, i4 %B_local_3_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 54 'store' 'store_ln24' <Predicate = (trunc_ln22 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx23.exit" [wider_bus_fp/main_func.cpp:24]   --->   Operation 55 'br' 'br_ln24' <Predicate = (trunc_ln22 == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln24 = store i16 %tmp_s, i4 %B_local_2_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 56 'store' 'store_ln24' <Predicate = (trunc_ln22 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx23.exit" [wider_bus_fp/main_func.cpp:24]   --->   Operation 57 'br' 'br_ln24' <Predicate = (trunc_ln22 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln24 = store i16 %tmp_s, i4 %B_local_1_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 58 'store' 'store_ln24' <Predicate = (trunc_ln22 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx23.exit" [wider_bus_fp/main_func.cpp:24]   --->   Operation 59 'br' 'br_ln24' <Predicate = (trunc_ln22 == 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.67ns)   --->   "%store_ln24 = store i16 %tmp_s, i4 %B_local_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 60 'store' 'store_ln24' <Predicate = (trunc_ln22 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx23.exit" [wider_bus_fp/main_func.cpp:24]   --->   Operation 61 'br' 'br_ln24' <Predicate = (trunc_ln22 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.67ns)   --->   "%store_ln24 = store i16 %tmp_s, i4 %B_local_4_addr" [wider_bus_fp/main_func.cpp:24]   --->   Operation 62 'store' 'store_ln24' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1 & trunc_ln22 != 2 & trunc_ln22 != 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx23.exit" [wider_bus_fp/main_func.cpp:24]   --->   Operation 63 'br' 'br_ln24' <Predicate = (trunc_ln22 != 0 & trunc_ln22 != 1 & trunc_ln22 != 2 & trunc_ln22 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.800ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [16]  (0.427 ns)
	'load' operation 6 bit ('phi_urem_load', wider_bus_fp/main_func.cpp:22) on local variable 'phi_urem' [19]  (0.000 ns)
	'add' operation 6 bit ('add_ln22_2', wider_bus_fp/main_func.cpp:22) [66]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln22_1', wider_bus_fp/main_func.cpp:22) [67]  (0.781 ns)
	'select' operation 6 bit ('select_ln22', wider_bus_fp/main_func.cpp:22) [68]  (0.384 ns)
	'store' operation 0 bit ('store_ln22', wider_bus_fp/main_func.cpp:22) of variable 'select_ln22', wider_bus_fp/main_func.cpp:22 on local variable 'phi_urem' [71]  (0.427 ns)

 <State 2>: 1.928ns
The critical path consists of the following:
	'load' operation 16 bit ('A_local_load', wider_bus_fp/main_func.cpp:24) on array 'A_local' [43]  (0.677 ns)
	'sparsemux' operation 16 bit ('tmp_s', wider_bus_fp/main_func.cpp:24) [48]  (0.574 ns)
	'store' operation 0 bit ('store_ln24', wider_bus_fp/main_func.cpp:24) of variable 'tmp_s', wider_bus_fp/main_func.cpp:24 on array 'B_local' [60]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
