+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                     design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                     design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                     design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                     design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                     design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                     design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |                                      design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
|       clk_out1_clk_wiz_0 |              sys_clk_pin |design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
