
Config_with_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000614c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  080062dc  080062dc  000162dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064b0  080064b0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080064b0  080064b0  000164b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064b8  080064b8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b8  080064b8  000164b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064bc  080064bc  000164bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080064c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000074  08006534  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  08006534  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f40f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002395  00000000  00000000  0002f4b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00031848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c00  00000000  00000000  00032550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023080  00000000  00000000  00033150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd7b  00000000  00000000  000561d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0e8e  00000000  00000000  00065f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00136dd9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ee4  00000000  00000000  00136e2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080062c4 	.word	0x080062c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080062c4 	.word	0x080062c4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2f>:
 800085c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000860:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000864:	bf24      	itt	cs
 8000866:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800086a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800086e:	d90d      	bls.n	800088c <__aeabi_d2f+0x30>
 8000870:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000874:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000878:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800087c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000880:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000884:	bf08      	it	eq
 8000886:	f020 0001 	biceq.w	r0, r0, #1
 800088a:	4770      	bx	lr
 800088c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000890:	d121      	bne.n	80008d6 <__aeabi_d2f+0x7a>
 8000892:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000896:	bfbc      	itt	lt
 8000898:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800089c:	4770      	bxlt	lr
 800089e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008a6:	f1c2 0218 	rsb	r2, r2, #24
 80008aa:	f1c2 0c20 	rsb	ip, r2, #32
 80008ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80008b2:	fa20 f002 	lsr.w	r0, r0, r2
 80008b6:	bf18      	it	ne
 80008b8:	f040 0001 	orrne.w	r0, r0, #1
 80008bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008c8:	ea40 000c 	orr.w	r0, r0, ip
 80008cc:	fa23 f302 	lsr.w	r3, r3, r2
 80008d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008d4:	e7cc      	b.n	8000870 <__aeabi_d2f+0x14>
 80008d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008da:	d107      	bne.n	80008ec <__aeabi_d2f+0x90>
 80008dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008e0:	bf1e      	ittt	ne
 80008e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80008e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80008ea:	4770      	bxne	lr
 80008ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80008f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <__aeabi_uldivmod>:
 80008fc:	b953      	cbnz	r3, 8000914 <__aeabi_uldivmod+0x18>
 80008fe:	b94a      	cbnz	r2, 8000914 <__aeabi_uldivmod+0x18>
 8000900:	2900      	cmp	r1, #0
 8000902:	bf08      	it	eq
 8000904:	2800      	cmpeq	r0, #0
 8000906:	bf1c      	itt	ne
 8000908:	f04f 31ff 	movne.w	r1, #4294967295
 800090c:	f04f 30ff 	movne.w	r0, #4294967295
 8000910:	f000 b974 	b.w	8000bfc <__aeabi_idiv0>
 8000914:	f1ad 0c08 	sub.w	ip, sp, #8
 8000918:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800091c:	f000 f806 	bl	800092c <__udivmoddi4>
 8000920:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000924:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000928:	b004      	add	sp, #16
 800092a:	4770      	bx	lr

0800092c <__udivmoddi4>:
 800092c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000930:	9d08      	ldr	r5, [sp, #32]
 8000932:	4604      	mov	r4, r0
 8000934:	468e      	mov	lr, r1
 8000936:	2b00      	cmp	r3, #0
 8000938:	d14d      	bne.n	80009d6 <__udivmoddi4+0xaa>
 800093a:	428a      	cmp	r2, r1
 800093c:	4694      	mov	ip, r2
 800093e:	d969      	bls.n	8000a14 <__udivmoddi4+0xe8>
 8000940:	fab2 f282 	clz	r2, r2
 8000944:	b152      	cbz	r2, 800095c <__udivmoddi4+0x30>
 8000946:	fa01 f302 	lsl.w	r3, r1, r2
 800094a:	f1c2 0120 	rsb	r1, r2, #32
 800094e:	fa20 f101 	lsr.w	r1, r0, r1
 8000952:	fa0c fc02 	lsl.w	ip, ip, r2
 8000956:	ea41 0e03 	orr.w	lr, r1, r3
 800095a:	4094      	lsls	r4, r2
 800095c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000960:	0c21      	lsrs	r1, r4, #16
 8000962:	fbbe f6f8 	udiv	r6, lr, r8
 8000966:	fa1f f78c 	uxth.w	r7, ip
 800096a:	fb08 e316 	mls	r3, r8, r6, lr
 800096e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000972:	fb06 f107 	mul.w	r1, r6, r7
 8000976:	4299      	cmp	r1, r3
 8000978:	d90a      	bls.n	8000990 <__udivmoddi4+0x64>
 800097a:	eb1c 0303 	adds.w	r3, ip, r3
 800097e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000982:	f080 811f 	bcs.w	8000bc4 <__udivmoddi4+0x298>
 8000986:	4299      	cmp	r1, r3
 8000988:	f240 811c 	bls.w	8000bc4 <__udivmoddi4+0x298>
 800098c:	3e02      	subs	r6, #2
 800098e:	4463      	add	r3, ip
 8000990:	1a5b      	subs	r3, r3, r1
 8000992:	b2a4      	uxth	r4, r4
 8000994:	fbb3 f0f8 	udiv	r0, r3, r8
 8000998:	fb08 3310 	mls	r3, r8, r0, r3
 800099c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009a0:	fb00 f707 	mul.w	r7, r0, r7
 80009a4:	42a7      	cmp	r7, r4
 80009a6:	d90a      	bls.n	80009be <__udivmoddi4+0x92>
 80009a8:	eb1c 0404 	adds.w	r4, ip, r4
 80009ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80009b0:	f080 810a 	bcs.w	8000bc8 <__udivmoddi4+0x29c>
 80009b4:	42a7      	cmp	r7, r4
 80009b6:	f240 8107 	bls.w	8000bc8 <__udivmoddi4+0x29c>
 80009ba:	4464      	add	r4, ip
 80009bc:	3802      	subs	r0, #2
 80009be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009c2:	1be4      	subs	r4, r4, r7
 80009c4:	2600      	movs	r6, #0
 80009c6:	b11d      	cbz	r5, 80009d0 <__udivmoddi4+0xa4>
 80009c8:	40d4      	lsrs	r4, r2
 80009ca:	2300      	movs	r3, #0
 80009cc:	e9c5 4300 	strd	r4, r3, [r5]
 80009d0:	4631      	mov	r1, r6
 80009d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d6:	428b      	cmp	r3, r1
 80009d8:	d909      	bls.n	80009ee <__udivmoddi4+0xc2>
 80009da:	2d00      	cmp	r5, #0
 80009dc:	f000 80ef 	beq.w	8000bbe <__udivmoddi4+0x292>
 80009e0:	2600      	movs	r6, #0
 80009e2:	e9c5 0100 	strd	r0, r1, [r5]
 80009e6:	4630      	mov	r0, r6
 80009e8:	4631      	mov	r1, r6
 80009ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ee:	fab3 f683 	clz	r6, r3
 80009f2:	2e00      	cmp	r6, #0
 80009f4:	d14a      	bne.n	8000a8c <__udivmoddi4+0x160>
 80009f6:	428b      	cmp	r3, r1
 80009f8:	d302      	bcc.n	8000a00 <__udivmoddi4+0xd4>
 80009fa:	4282      	cmp	r2, r0
 80009fc:	f200 80f9 	bhi.w	8000bf2 <__udivmoddi4+0x2c6>
 8000a00:	1a84      	subs	r4, r0, r2
 8000a02:	eb61 0303 	sbc.w	r3, r1, r3
 8000a06:	2001      	movs	r0, #1
 8000a08:	469e      	mov	lr, r3
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	d0e0      	beq.n	80009d0 <__udivmoddi4+0xa4>
 8000a0e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a12:	e7dd      	b.n	80009d0 <__udivmoddi4+0xa4>
 8000a14:	b902      	cbnz	r2, 8000a18 <__udivmoddi4+0xec>
 8000a16:	deff      	udf	#255	; 0xff
 8000a18:	fab2 f282 	clz	r2, r2
 8000a1c:	2a00      	cmp	r2, #0
 8000a1e:	f040 8092 	bne.w	8000b46 <__udivmoddi4+0x21a>
 8000a22:	eba1 010c 	sub.w	r1, r1, ip
 8000a26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a2a:	fa1f fe8c 	uxth.w	lr, ip
 8000a2e:	2601      	movs	r6, #1
 8000a30:	0c20      	lsrs	r0, r4, #16
 8000a32:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a36:	fb07 1113 	mls	r1, r7, r3, r1
 8000a3a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a3e:	fb0e f003 	mul.w	r0, lr, r3
 8000a42:	4288      	cmp	r0, r1
 8000a44:	d908      	bls.n	8000a58 <__udivmoddi4+0x12c>
 8000a46:	eb1c 0101 	adds.w	r1, ip, r1
 8000a4a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000a4e:	d202      	bcs.n	8000a56 <__udivmoddi4+0x12a>
 8000a50:	4288      	cmp	r0, r1
 8000a52:	f200 80cb 	bhi.w	8000bec <__udivmoddi4+0x2c0>
 8000a56:	4643      	mov	r3, r8
 8000a58:	1a09      	subs	r1, r1, r0
 8000a5a:	b2a4      	uxth	r4, r4
 8000a5c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a60:	fb07 1110 	mls	r1, r7, r0, r1
 8000a64:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a68:	fb0e fe00 	mul.w	lr, lr, r0
 8000a6c:	45a6      	cmp	lr, r4
 8000a6e:	d908      	bls.n	8000a82 <__udivmoddi4+0x156>
 8000a70:	eb1c 0404 	adds.w	r4, ip, r4
 8000a74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a78:	d202      	bcs.n	8000a80 <__udivmoddi4+0x154>
 8000a7a:	45a6      	cmp	lr, r4
 8000a7c:	f200 80bb 	bhi.w	8000bf6 <__udivmoddi4+0x2ca>
 8000a80:	4608      	mov	r0, r1
 8000a82:	eba4 040e 	sub.w	r4, r4, lr
 8000a86:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a8a:	e79c      	b.n	80009c6 <__udivmoddi4+0x9a>
 8000a8c:	f1c6 0720 	rsb	r7, r6, #32
 8000a90:	40b3      	lsls	r3, r6
 8000a92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a9a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000aa2:	431c      	orrs	r4, r3
 8000aa4:	40f9      	lsrs	r1, r7
 8000aa6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000aaa:	fa00 f306 	lsl.w	r3, r0, r6
 8000aae:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ab2:	0c20      	lsrs	r0, r4, #16
 8000ab4:	fa1f fe8c 	uxth.w	lr, ip
 8000ab8:	fb09 1118 	mls	r1, r9, r8, r1
 8000abc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ac0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ac4:	4288      	cmp	r0, r1
 8000ac6:	fa02 f206 	lsl.w	r2, r2, r6
 8000aca:	d90b      	bls.n	8000ae4 <__udivmoddi4+0x1b8>
 8000acc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ad0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ad4:	f080 8088 	bcs.w	8000be8 <__udivmoddi4+0x2bc>
 8000ad8:	4288      	cmp	r0, r1
 8000ada:	f240 8085 	bls.w	8000be8 <__udivmoddi4+0x2bc>
 8000ade:	f1a8 0802 	sub.w	r8, r8, #2
 8000ae2:	4461      	add	r1, ip
 8000ae4:	1a09      	subs	r1, r1, r0
 8000ae6:	b2a4      	uxth	r4, r4
 8000ae8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000aec:	fb09 1110 	mls	r1, r9, r0, r1
 8000af0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000af4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000af8:	458e      	cmp	lr, r1
 8000afa:	d908      	bls.n	8000b0e <__udivmoddi4+0x1e2>
 8000afc:	eb1c 0101 	adds.w	r1, ip, r1
 8000b00:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b04:	d26c      	bcs.n	8000be0 <__udivmoddi4+0x2b4>
 8000b06:	458e      	cmp	lr, r1
 8000b08:	d96a      	bls.n	8000be0 <__udivmoddi4+0x2b4>
 8000b0a:	3802      	subs	r0, #2
 8000b0c:	4461      	add	r1, ip
 8000b0e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b12:	fba0 9402 	umull	r9, r4, r0, r2
 8000b16:	eba1 010e 	sub.w	r1, r1, lr
 8000b1a:	42a1      	cmp	r1, r4
 8000b1c:	46c8      	mov	r8, r9
 8000b1e:	46a6      	mov	lr, r4
 8000b20:	d356      	bcc.n	8000bd0 <__udivmoddi4+0x2a4>
 8000b22:	d053      	beq.n	8000bcc <__udivmoddi4+0x2a0>
 8000b24:	b15d      	cbz	r5, 8000b3e <__udivmoddi4+0x212>
 8000b26:	ebb3 0208 	subs.w	r2, r3, r8
 8000b2a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b2e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b32:	fa22 f306 	lsr.w	r3, r2, r6
 8000b36:	40f1      	lsrs	r1, r6
 8000b38:	431f      	orrs	r7, r3
 8000b3a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b3e:	2600      	movs	r6, #0
 8000b40:	4631      	mov	r1, r6
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	f1c2 0320 	rsb	r3, r2, #32
 8000b4a:	40d8      	lsrs	r0, r3
 8000b4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b50:	fa21 f303 	lsr.w	r3, r1, r3
 8000b54:	4091      	lsls	r1, r2
 8000b56:	4301      	orrs	r1, r0
 8000b58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b5c:	fa1f fe8c 	uxth.w	lr, ip
 8000b60:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b64:	fb07 3610 	mls	r6, r7, r0, r3
 8000b68:	0c0b      	lsrs	r3, r1, #16
 8000b6a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b6e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b72:	429e      	cmp	r6, r3
 8000b74:	fa04 f402 	lsl.w	r4, r4, r2
 8000b78:	d908      	bls.n	8000b8c <__udivmoddi4+0x260>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b82:	d22f      	bcs.n	8000be4 <__udivmoddi4+0x2b8>
 8000b84:	429e      	cmp	r6, r3
 8000b86:	d92d      	bls.n	8000be4 <__udivmoddi4+0x2b8>
 8000b88:	3802      	subs	r0, #2
 8000b8a:	4463      	add	r3, ip
 8000b8c:	1b9b      	subs	r3, r3, r6
 8000b8e:	b289      	uxth	r1, r1
 8000b90:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b94:	fb07 3316 	mls	r3, r7, r6, r3
 8000b98:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b9c:	fb06 f30e 	mul.w	r3, r6, lr
 8000ba0:	428b      	cmp	r3, r1
 8000ba2:	d908      	bls.n	8000bb6 <__udivmoddi4+0x28a>
 8000ba4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ba8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000bac:	d216      	bcs.n	8000bdc <__udivmoddi4+0x2b0>
 8000bae:	428b      	cmp	r3, r1
 8000bb0:	d914      	bls.n	8000bdc <__udivmoddi4+0x2b0>
 8000bb2:	3e02      	subs	r6, #2
 8000bb4:	4461      	add	r1, ip
 8000bb6:	1ac9      	subs	r1, r1, r3
 8000bb8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bbc:	e738      	b.n	8000a30 <__udivmoddi4+0x104>
 8000bbe:	462e      	mov	r6, r5
 8000bc0:	4628      	mov	r0, r5
 8000bc2:	e705      	b.n	80009d0 <__udivmoddi4+0xa4>
 8000bc4:	4606      	mov	r6, r0
 8000bc6:	e6e3      	b.n	8000990 <__udivmoddi4+0x64>
 8000bc8:	4618      	mov	r0, r3
 8000bca:	e6f8      	b.n	80009be <__udivmoddi4+0x92>
 8000bcc:	454b      	cmp	r3, r9
 8000bce:	d2a9      	bcs.n	8000b24 <__udivmoddi4+0x1f8>
 8000bd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000bd4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000bd8:	3801      	subs	r0, #1
 8000bda:	e7a3      	b.n	8000b24 <__udivmoddi4+0x1f8>
 8000bdc:	4646      	mov	r6, r8
 8000bde:	e7ea      	b.n	8000bb6 <__udivmoddi4+0x28a>
 8000be0:	4620      	mov	r0, r4
 8000be2:	e794      	b.n	8000b0e <__udivmoddi4+0x1e2>
 8000be4:	4640      	mov	r0, r8
 8000be6:	e7d1      	b.n	8000b8c <__udivmoddi4+0x260>
 8000be8:	46d0      	mov	r8, sl
 8000bea:	e77b      	b.n	8000ae4 <__udivmoddi4+0x1b8>
 8000bec:	3b02      	subs	r3, #2
 8000bee:	4461      	add	r1, ip
 8000bf0:	e732      	b.n	8000a58 <__udivmoddi4+0x12c>
 8000bf2:	4630      	mov	r0, r6
 8000bf4:	e709      	b.n	8000a0a <__udivmoddi4+0xde>
 8000bf6:	4464      	add	r4, ip
 8000bf8:	3802      	subs	r0, #2
 8000bfa:	e742      	b.n	8000a82 <__udivmoddi4+0x156>

08000bfc <__aeabi_idiv0>:
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c04:	f000 fa2b 	bl	800105e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  USER_SystemClock_Config();
 8000c08:	f004 f874 	bl	8004cf4 <USER_SystemClock_Config>
  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
//  MX_ADC1_Init();
//  MX_USART1_UART_Init();
  /* USER CODE BEGIN 2 */
    USER_ADC1_Init();
 8000c0c:	f004 f8d4 	bl	8004db8 <USER_ADC1_Init>
    USER_GPIO_Init();
 8000c10:	f004 f914 	bl	8004e3c <USER_GPIO_Init>
    user_USART1_UART_Init();
 8000c14:	f004 f9b6 	bl	8004f84 <user_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      Configurator();
 8000c18:	f003 fe32 	bl	8004880 <Configurator>
//	  adc_handler();
	  adc_handler(channel5);
 8000c1c:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <main+0x34>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4618      	mov	r0, r3
 8000c22:	f003 fe1f 	bl	8004864 <adc_handler>
	  adc_handler(channel6);
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <main+0x38>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f003 fe1a 	bl	8004864 <adc_handler>
      Configurator();
 8000c30:	e7f2      	b.n	8000c18 <main+0x18>
 8000c32:	bf00      	nop
 8000c34:	20000000 	.word	0x20000000
 8000c38:	20000001 	.word	0x20000001

08000c3c <Error_Handler>:
///**
//  * @brief  This function is executed in case of error occurrence.
//  * @retval None
//  */
void Error_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <Error_Handler+0x8>
	...

08000c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	4b0f      	ldr	r3, [pc, #60]	; (8000c8c <HAL_MspInit+0x44>)
 8000c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c52:	4a0e      	ldr	r2, [pc, #56]	; (8000c8c <HAL_MspInit+0x44>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6613      	str	r3, [r2, #96]	; 0x60
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <HAL_MspInit+0x44>)
 8000c5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <HAL_MspInit+0x44>)
 8000c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6a:	4a08      	ldr	r2, [pc, #32]	; (8000c8c <HAL_MspInit+0x44>)
 8000c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c70:	6593      	str	r3, [r2, #88]	; 0x58
 8000c72:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <HAL_MspInit+0x44>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c7a:	603b      	str	r3, [r7, #0]
 8000c7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	40021000 	.word	0x40021000

08000c90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b09e      	sub	sp, #120	; 0x78
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
 8000ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	2254      	movs	r2, #84	; 0x54
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f004 fa95 	bl	80051e0 <memset>
  if(hadc->Instance==ADC1)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a25      	ldr	r2, [pc, #148]	; (8000d50 <HAL_ADC_MspInit+0xc0>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d143      	bne.n	8000d48 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cc4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000cc6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cca:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000cd8:	2307      	movs	r3, #7
 8000cda:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000ce4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cea:	f107 0310 	add.w	r3, r7, #16
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f002 fd68 	bl	80037c4 <HAL_RCCEx_PeriphCLKConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000cfa:	f7ff ff9f 	bl	8000c3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <HAL_ADC_MspInit+0xc4>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d02:	4a14      	ldr	r2, [pc, #80]	; (8000d54 <HAL_ADC_MspInit+0xc4>)
 8000d04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d0a:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_ADC_MspInit+0xc4>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d16:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <HAL_ADC_MspInit+0xc4>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d1a:	4a0e      	ldr	r2, [pc, #56]	; (8000d54 <HAL_ADC_MspInit+0xc4>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d22:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <HAL_ADC_MspInit+0xc4>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d32:	230b      	movs	r3, #11
 8000d34:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000d3e:	4619      	mov	r1, r3
 8000d40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d44:	f001 fcf8 	bl	8002738 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d48:	bf00      	nop
 8000d4a:	3778      	adds	r7, #120	; 0x78
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	50040000 	.word	0x50040000
 8000d54:	40021000 	.word	0x40021000

08000d58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b09e      	sub	sp, #120	; 0x78
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	2254      	movs	r2, #84	; 0x54
 8000d76:	2100      	movs	r1, #0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f004 fa31 	bl	80051e0 <memset>
  if(huart->Instance==USART1)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a1f      	ldr	r2, [pc, #124]	; (8000e00 <HAL_UART_MspInit+0xa8>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d137      	bne.n	8000df8 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d90:	f107 0310 	add.w	r3, r7, #16
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 fd15 	bl	80037c4 <HAL_RCCEx_PeriphCLKConfig>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000da0:	f7ff ff4c 	bl	8000c3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000da4:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <HAL_UART_MspInit+0xac>)
 8000da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000da8:	4a16      	ldr	r2, [pc, #88]	; (8000e04 <HAL_UART_MspInit+0xac>)
 8000daa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dae:	6613      	str	r3, [r2, #96]	; 0x60
 8000db0:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <HAL_UART_MspInit+0xac>)
 8000db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000db4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbc:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <HAL_UART_MspInit+0xac>)
 8000dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc0:	4a10      	ldr	r2, [pc, #64]	; (8000e04 <HAL_UART_MspInit+0xac>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_UART_MspInit+0xac>)
 8000dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dd4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000dd8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de2:	2303      	movs	r3, #3
 8000de4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000de6:	2307      	movs	r3, #7
 8000de8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000dee:	4619      	mov	r1, r3
 8000df0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df4:	f001 fca0 	bl	8002738 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000df8:	bf00      	nop
 8000dfa:	3778      	adds	r7, #120	; 0x78
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40013800 	.word	0x40013800
 8000e04:	40021000 	.word	0x40021000

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <NMI_Handler+0x4>

08000e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e12:	e7fe      	b.n	8000e12 <HardFault_Handler+0x4>

08000e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e18:	e7fe      	b.n	8000e18 <MemManage_Handler+0x4>

08000e1a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1e:	e7fe      	b.n	8000e1e <BusFault_Handler+0x4>

08000e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <UsageFault_Handler+0x4>

08000e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e54:	f000 f958 	bl	8001108 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return 1;
 8000e60:	2301      	movs	r3, #1
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <_kill>:

int _kill(int pid, int sig)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e76:	f004 f989 	bl	800518c <__errno>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2216      	movs	r2, #22
 8000e7e:	601a      	str	r2, [r3, #0]
  return -1;
 8000e80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <_exit>:

void _exit (int status)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e94:	f04f 31ff 	mov.w	r1, #4294967295
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ffe7 	bl	8000e6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e9e:	e7fe      	b.n	8000e9e <_exit+0x12>

08000ea0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
 8000eb0:	e00a      	b.n	8000ec8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eb2:	f3af 8000 	nop.w
 8000eb6:	4601      	mov	r1, r0
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	1c5a      	adds	r2, r3, #1
 8000ebc:	60ba      	str	r2, [r7, #8]
 8000ebe:	b2ca      	uxtb	r2, r1
 8000ec0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbf0      	blt.n	8000eb2 <_read+0x12>
  }

  return len;
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b086      	sub	sp, #24
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	60f8      	str	r0, [r7, #12]
 8000ee2:	60b9      	str	r1, [r7, #8]
 8000ee4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
 8000eea:	e009      	b.n	8000f00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	1c5a      	adds	r2, r3, #1
 8000ef0:	60ba      	str	r2, [r7, #8]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	3301      	adds	r3, #1
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	697a      	ldr	r2, [r7, #20]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	dbf1      	blt.n	8000eec <_write+0x12>
  }
  return len;
 8000f08:	687b      	ldr	r3, [r7, #4]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <_close>:

int _close(int file)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f3a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <_isatty>:

int _isatty(int file)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f52:	2301      	movs	r3, #1
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f84:	4a14      	ldr	r2, [pc, #80]	; (8000fd8 <_sbrk+0x5c>)
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <_sbrk+0x60>)
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f90:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <_sbrk+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d102      	bne.n	8000f9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f98:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <_sbrk+0x64>)
 8000f9a:	4a12      	ldr	r2, [pc, #72]	; (8000fe4 <_sbrk+0x68>)
 8000f9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f9e:	4b10      	ldr	r3, [pc, #64]	; (8000fe0 <_sbrk+0x64>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d207      	bcs.n	8000fbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fac:	f004 f8ee 	bl	800518c <__errno>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	220c      	movs	r2, #12
 8000fb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fba:	e009      	b.n	8000fd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fbc:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <_sbrk+0x64>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fc2:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <_sbrk+0x64>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	4a05      	ldr	r2, [pc, #20]	; (8000fe0 <_sbrk+0x64>)
 8000fcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fce:	68fb      	ldr	r3, [r7, #12]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3718      	adds	r7, #24
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	20010000 	.word	0x20010000
 8000fdc:	00000400 	.word	0x00000400
 8000fe0:	20000090 	.word	0x20000090
 8000fe4:	200001f8 	.word	0x200001f8

08000fe8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <SystemInit+0x20>)
 8000fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ff2:	4a05      	ldr	r2, [pc, #20]	; (8001008 <SystemInit+0x20>)
 8000ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ff8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800100c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001044 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001010:	f7ff ffea 	bl	8000fe8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <LoopForever+0x6>)
  ldr r1, =_edata
 8001016:	490d      	ldr	r1, [pc, #52]	; (800104c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001018:	4a0d      	ldr	r2, [pc, #52]	; (8001050 <LoopForever+0xe>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <LoopForever+0x12>)
  ldr r4, =_ebss
 800102c:	4c0a      	ldr	r4, [pc, #40]	; (8001058 <LoopForever+0x16>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800103a:	f004 f8ad 	bl	8005198 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103e:	f7ff fddf 	bl	8000c00 <main>

08001042 <LoopForever>:

LoopForever:
    b LoopForever
 8001042:	e7fe      	b.n	8001042 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001044:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001050:	080064c0 	.word	0x080064c0
  ldr r2, =_sbss
 8001054:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001058:	200001f4 	.word	0x200001f4

0800105c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800105c:	e7fe      	b.n	800105c <ADC1_IRQHandler>

0800105e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001068:	2003      	movs	r0, #3
 800106a:	f001 fb31 	bl	80026d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106e:	2000      	movs	r0, #0
 8001070:	f000 f80e 	bl	8001090 <HAL_InitTick>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	71fb      	strb	r3, [r7, #7]
 800107e:	e001      	b.n	8001084 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001080:	f7ff fde2 	bl	8000c48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001084:	79fb      	ldrb	r3, [r7, #7]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001098:	2300      	movs	r3, #0
 800109a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800109c:	4b17      	ldr	r3, [pc, #92]	; (80010fc <HAL_InitTick+0x6c>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d023      	beq.n	80010ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010a4:	4b16      	ldr	r3, [pc, #88]	; (8001100 <HAL_InitTick+0x70>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4b14      	ldr	r3, [pc, #80]	; (80010fc <HAL_InitTick+0x6c>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4619      	mov	r1, r3
 80010ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ba:	4618      	mov	r0, r3
 80010bc:	f001 fb2f 	bl	800271e <HAL_SYSTICK_Config>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d10f      	bne.n	80010e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b0f      	cmp	r3, #15
 80010ca:	d809      	bhi.n	80010e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010cc:	2200      	movs	r2, #0
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	f04f 30ff 	mov.w	r0, #4294967295
 80010d4:	f001 fb07 	bl	80026e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d8:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <HAL_InitTick+0x74>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
 80010de:	e007      	b.n	80010f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	e004      	b.n	80010f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	73fb      	strb	r3, [r7, #15]
 80010ea:	e001      	b.n	80010f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	2000000c 	.word	0x2000000c
 8001100:	20000004 	.word	0x20000004
 8001104:	20000008 	.word	0x20000008

08001108 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800110c:	4b06      	ldr	r3, [pc, #24]	; (8001128 <HAL_IncTick+0x20>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <HAL_IncTick+0x24>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4413      	add	r3, r2
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <HAL_IncTick+0x24>)
 800111a:	6013      	str	r3, [r2, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	2000000c 	.word	0x2000000c
 800112c:	20000094 	.word	0x20000094

08001130 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return uwTick;
 8001134:	4b03      	ldr	r3, [pc, #12]	; (8001144 <HAL_GetTick+0x14>)
 8001136:	681b      	ldr	r3, [r3, #0]
}
 8001138:	4618      	mov	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000094 	.word	0x20000094

08001148 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	431a      	orrs	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	609a      	str	r2, [r3, #8]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
 8001176:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	431a      	orrs	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	609a      	str	r2, [r3, #8]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b087      	sub	sp, #28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
 80011bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3360      	adds	r3, #96	; 0x60
 80011c2:	461a      	mov	r2, r3
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <LL_ADC_SetOffset+0x44>)
 80011d2:	4013      	ands	r3, r2
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80011da:	683a      	ldr	r2, [r7, #0]
 80011dc:	430a      	orrs	r2, r1
 80011de:	4313      	orrs	r3, r2
 80011e0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80011e8:	bf00      	nop
 80011ea:	371c      	adds	r7, #28
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	03fff000 	.word	0x03fff000

080011f8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3360      	adds	r3, #96	; 0x60
 8001206:	461a      	mov	r2, r3
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001218:	4618      	mov	r0, r3
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)

{
 8001224:	b480      	push	{r7}
 8001226:	b087      	sub	sp, #28
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	3360      	adds	r3, #96	; 0x60
 8001234:	461a      	mov	r2, r3
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	431a      	orrs	r2, r3
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800124e:	bf00      	nop
 8001250:	371c      	adds	r7, #28
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800125a:	b480      	push	{r7}
 800125c:	b083      	sub	sp, #12
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800126e:	2301      	movs	r3, #1
 8001270:	e000      	b.n	8001274 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001280:	b480      	push	{r7}
 8001282:	b087      	sub	sp, #28
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3330      	adds	r3, #48	; 0x30
 8001290:	461a      	mov	r2, r3
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	0a1b      	lsrs	r3, r3, #8
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	f003 030c 	and.w	r3, r3, #12
 800129c:	4413      	add	r3, r2
 800129e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	f003 031f 	and.w	r3, r3, #31
 80012aa:	211f      	movs	r1, #31
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	401a      	ands	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	0e9b      	lsrs	r3, r3, #26
 80012b8:	f003 011f 	and.w	r1, r3, #31
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	f003 031f 	and.w	r3, r3, #31
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	431a      	orrs	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012cc:	bf00      	nop
 80012ce:	371c      	adds	r7, #28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80012d8:	b480      	push	{r7}
 80012da:	b087      	sub	sp, #28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	3314      	adds	r3, #20
 80012e8:	461a      	mov	r2, r3
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	0e5b      	lsrs	r3, r3, #25
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	4413      	add	r3, r2
 80012f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	0d1b      	lsrs	r3, r3, #20
 8001300:	f003 031f 	and.w	r3, r3, #31
 8001304:	2107      	movs	r1, #7
 8001306:	fa01 f303 	lsl.w	r3, r1, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	401a      	ands	r2, r3
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	0d1b      	lsrs	r3, r3, #20
 8001312:	f003 031f 	and.w	r3, r3, #31
 8001316:	6879      	ldr	r1, [r7, #4]
 8001318:	fa01 f303 	lsl.w	r3, r1, r3
 800131c:	431a      	orrs	r2, r3
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001322:	bf00      	nop
 8001324:	371c      	adds	r7, #28
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001348:	43db      	mvns	r3, r3
 800134a:	401a      	ands	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f003 0318 	and.w	r3, r3, #24
 8001352:	4908      	ldr	r1, [pc, #32]	; (8001374 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001354:	40d9      	lsrs	r1, r3
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	400b      	ands	r3, r1
 800135a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800135e:	431a      	orrs	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	0007ffff 	.word	0x0007ffff

08001378 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001388:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6093      	str	r3, [r2, #8]
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013b0:	d101      	bne.n	80013b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013b2:	2301      	movs	r3, #1
 80013b4:	e000      	b.n	80013b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80013d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001400:	d101      	bne.n	8001406 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001424:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001428:	f043 0201 	orr.w	r2, r3, #1
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800144c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001450:	f043 0202 	orr.w	r2, r3, #2
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001458:	bf00      	nop
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b01      	cmp	r3, #1
 8001476:	d101      	bne.n	800147c <LL_ADC_IsEnabled+0x18>
 8001478:	2301      	movs	r3, #1
 800147a:	e000      	b.n	800147e <LL_ADC_IsEnabled+0x1a>
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	2b02      	cmp	r3, #2
 800149c:	d101      	bne.n	80014a2 <LL_ADC_IsDisableOngoing+0x18>
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <LL_ADC_IsDisableOngoing+0x1a>
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014c4:	f043 0204 	orr.w	r2, r3, #4
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014ec:	f043 0210 	orr.w	r2, r3, #16
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f003 0304 	and.w	r3, r3, #4
 8001510:	2b04      	cmp	r3, #4
 8001512:	d101      	bne.n	8001518 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001514:	2301      	movs	r3, #1
 8001516:	e000      	b.n	800151a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001536:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800153a:	f043 0220 	orr.w	r2, r3, #32
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 0308 	and.w	r3, r3, #8
 800155e:	2b08      	cmp	r3, #8
 8001560:	d101      	bne.n	8001566 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800157c:	2300      	movs	r3, #0
 800157e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e12c      	b.n	80017e8 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001598:	2b00      	cmp	r3, #0
 800159a:	d109      	bne.n	80015b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff fb77 	bl	8000c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff fef1 	bl	800139c <LL_ADC_IsDeepPowerDownEnabled>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d004      	beq.n	80015ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fed7 	bl	8001378 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff0c 	bl	80013ec <LL_ADC_IsInternalRegulatorEnabled>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d115      	bne.n	8001606 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fef0 	bl	80013c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015e4:	4b82      	ldr	r3, [pc, #520]	; (80017f0 <HAL_ADC_Init+0x27c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	099b      	lsrs	r3, r3, #6
 80015ea:	4a82      	ldr	r2, [pc, #520]	; (80017f4 <HAL_ADC_Init+0x280>)
 80015ec:	fba2 2303 	umull	r2, r3, r2, r3
 80015f0:	099b      	lsrs	r3, r3, #6
 80015f2:	3301      	adds	r3, #1
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80015f8:	e002      	b.n	8001600 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1f9      	bne.n	80015fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff feee 	bl	80013ec <LL_ADC_IsInternalRegulatorEnabled>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d10d      	bne.n	8001632 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800161a:	f043 0210 	orr.w	r2, r3, #16
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001626:	f043 0201 	orr.w	r2, r3, #1
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff62 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 800163c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001642:	f003 0310 	and.w	r3, r3, #16
 8001646:	2b00      	cmp	r3, #0
 8001648:	f040 80c5 	bne.w	80017d6 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 80c1 	bne.w	80017d6 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001658:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800165c:	f043 0202 	orr.w	r2, r3, #2
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fefb 	bl	8001464 <LL_ADC_IsEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d10b      	bne.n	800168c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001674:	4860      	ldr	r0, [pc, #384]	; (80017f8 <HAL_ADC_Init+0x284>)
 8001676:	f7ff fef5 	bl	8001464 <LL_ADC_IsEnabled>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d105      	bne.n	800168c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	4619      	mov	r1, r3
 8001686:	485d      	ldr	r0, [pc, #372]	; (80017fc <HAL_ADC_Init+0x288>)
 8001688:	f7ff fd5e 	bl	8001148 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	7e5b      	ldrb	r3, [r3, #25]
 8001690:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001696:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800169c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80016a2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016aa:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016ac:	4313      	orrs	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d106      	bne.n	80016c8 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016be:	3b01      	subs	r3, #1
 80016c0:	045b      	lsls	r3, r3, #17
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d009      	beq.n	80016e4 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016dc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	4b45      	ldr	r3, [pc, #276]	; (8001800 <HAL_ADC_Init+0x28c>)
 80016ec:	4013      	ands	r3, r2
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	6812      	ldr	r2, [r2, #0]
 80016f2:	69b9      	ldr	r1, [r7, #24]
 80016f4:	430b      	orrs	r3, r1
 80016f6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff feff 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 8001702:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff ff20 	bl	800154e <LL_ADC_INJ_IsConversionOngoing>
 800170e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d13d      	bne.n	8001792 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d13a      	bne.n	8001792 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001720:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001728:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001738:	f023 0302 	bic.w	r3, r3, #2
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	69b9      	ldr	r1, [r7, #24]
 8001742:	430b      	orrs	r3, r1
 8001744:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800174c:	2b01      	cmp	r3, #1
 800174e:	d118      	bne.n	8001782 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800175a:	f023 0304 	bic.w	r3, r3, #4
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001766:	4311      	orrs	r1, r2
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800176c:	4311      	orrs	r1, r2
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001772:	430a      	orrs	r2, r1
 8001774:	431a      	orrs	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f042 0201 	orr.w	r2, r2, #1
 800177e:	611a      	str	r2, [r3, #16]
 8001780:	e007      	b.n	8001792 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	691a      	ldr	r2, [r3, #16]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0201 	bic.w	r2, r2, #1
 8001790:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d10c      	bne.n	80017b4 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a0:	f023 010f 	bic.w	r1, r3, #15
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	69db      	ldr	r3, [r3, #28]
 80017a8:	1e5a      	subs	r2, r3, #1
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	430a      	orrs	r2, r1
 80017b0:	631a      	str	r2, [r3, #48]	; 0x30
 80017b2:	e007      	b.n	80017c4 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 020f 	bic.w	r2, r2, #15
 80017c2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c8:	f023 0303 	bic.w	r3, r3, #3
 80017cc:	f043 0201 	orr.w	r2, r3, #1
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	655a      	str	r2, [r3, #84]	; 0x54
 80017d4:	e007      	b.n	80017e6 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017da:	f043 0210 	orr.w	r2, r3, #16
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80017e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3720      	adds	r7, #32
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000004 	.word	0x20000004
 80017f4:	053e2d63 	.word	0x053e2d63
 80017f8:	50040000 	.word	0x50040000
 80017fc:	50040300 	.word	0x50040300
 8001800:	fff0c007 	.word	0xfff0c007

08001804 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff fe75 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d14f      	bne.n	80018bc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001822:	2b01      	cmp	r3, #1
 8001824:	d101      	bne.n	800182a <HAL_ADC_Start+0x26>
 8001826:	2302      	movs	r3, #2
 8001828:	e04b      	b.n	80018c2 <HAL_ADC_Start+0xbe>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f000 fdb4 	bl	80023a0 <ADC_Enable>
 8001838:	4603      	mov	r3, r0
 800183a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d137      	bne.n	80018b2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001846:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800184a:	f023 0301 	bic.w	r3, r3, #1
 800184e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800185a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800185e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001862:	d106      	bne.n	8001872 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001868:	f023 0206 	bic.w	r2, r3, #6
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	659a      	str	r2, [r3, #88]	; 0x58
 8001870:	e002      	b.n	8001878 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	221c      	movs	r2, #28
 800187e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d007      	beq.n	80018a6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800189e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff fe00 	bl	80014b0 <LL_ADC_REG_StartConversion>
 80018b0:	e006      	b.n	80018c0 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80018ba:	e001      	b.n	80018c0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018bc:	2302      	movs	r3, #2
 80018be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d101      	bne.n	80018e0 <HAL_ADC_Stop+0x16>
 80018dc:	2302      	movs	r3, #2
 80018de:	e023      	b.n	8001928 <HAL_ADC_Stop+0x5e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80018e8:	2103      	movs	r1, #3
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 fc9c 	bl	8002228 <ADC_ConversionStop>
 80018f0:	4603      	mov	r3, r0
 80018f2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d111      	bne.n	800191e <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fdd6 	bl	80024ac <ADC_Disable>
 8001900:	4603      	mov	r3, r0
 8001902:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d109      	bne.n	800191e <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800190e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001912:	f023 0301 	bic.w	r3, r3, #1
 8001916:	f043 0201 	orr.w	r2, r3, #1
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001926:	7bfb      	ldrb	r3, [r7, #15]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	2b08      	cmp	r3, #8
 8001940:	d102      	bne.n	8001948 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001942:	2308      	movs	r3, #8
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	e010      	b.n	800196a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800195a:	f043 0220 	orr.w	r2, r3, #32
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e06f      	b.n	8001a46 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001966:	2304      	movs	r3, #4
 8001968:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800196a:	f7ff fbe1 	bl	8001130 <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001970:	e021      	b.n	80019b6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001978:	d01d      	beq.n	80019b6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800197a:	f7ff fbd9 	bl	8001130 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	429a      	cmp	r2, r3
 8001988:	d302      	bcc.n	8001990 <HAL_ADC_PollForConversion+0x60>
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d112      	bne.n	80019b6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	4013      	ands	r3, r2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10b      	bne.n	80019b6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019a2:	f043 0204 	orr.w	r2, r3, #4
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e047      	b.n	8001a46 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	4013      	ands	r3, r2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0d6      	beq.n	8001972 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019c8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fc40 	bl	800125a <LL_ADC_REG_IsTriggerSourceSWStart>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d01c      	beq.n	8001a1a <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	7e5b      	ldrb	r3, [r3, #25]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d118      	bne.n	8001a1a <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d111      	bne.n	8001a1a <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d105      	bne.n	8001a1a <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a12:	f043 0201 	orr.w	r2, r3, #1
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d104      	bne.n	8001a32 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2208      	movs	r2, #8
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	e008      	b.n	8001a44 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d103      	bne.n	8001a44 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	220c      	movs	r2, #12
 8001a42:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b0b6      	sub	sp, #216	; 0xd8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a72:	2300      	movs	r3, #0
 8001a74:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d101      	bne.n	8001a8a <HAL_ADC_ConfigChannel+0x22>
 8001a86:	2302      	movs	r3, #2
 8001a88:	e3b9      	b.n	80021fe <HAL_ADC_ConfigChannel+0x796>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fd32 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f040 839e 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b05      	cmp	r3, #5
 8001aaa:	d824      	bhi.n	8001af6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	3b02      	subs	r3, #2
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d81b      	bhi.n	8001aee <HAL_ADC_ConfigChannel+0x86>
 8001ab6:	a201      	add	r2, pc, #4	; (adr r2, 8001abc <HAL_ADC_ConfigChannel+0x54>)
 8001ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abc:	08001acd 	.word	0x08001acd
 8001ac0:	08001ad5 	.word	0x08001ad5
 8001ac4:	08001add 	.word	0x08001add
 8001ac8:	08001ae5 	.word	0x08001ae5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	220c      	movs	r2, #12
 8001ad0:	605a      	str	r2, [r3, #4]
          break;
 8001ad2:	e011      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	2212      	movs	r2, #18
 8001ad8:	605a      	str	r2, [r3, #4]
          break;
 8001ada:	e00d      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	2218      	movs	r2, #24
 8001ae0:	605a      	str	r2, [r3, #4]
          break;
 8001ae2:	e009      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aea:	605a      	str	r2, [r3, #4]
          break;
 8001aec:	e004      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	2206      	movs	r2, #6
 8001af2:	605a      	str	r2, [r3, #4]
          break;
 8001af4:	e000      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001af6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6818      	ldr	r0, [r3, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	6859      	ldr	r1, [r3, #4]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	f7ff fbbb 	bl	8001280 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fcf6 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 8001b14:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff fd16 	bl	800154e <LL_ADC_INJ_IsConversionOngoing>
 8001b22:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f040 81a6 	bne.w	8001e7c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f040 81a1 	bne.w	8001e7c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6818      	ldr	r0, [r3, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	6819      	ldr	r1, [r3, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	461a      	mov	r2, r3
 8001b48:	f7ff fbc6 	bl	80012d8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	695a      	ldr	r2, [r3, #20]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	08db      	lsrs	r3, r3, #3
 8001b58:	f003 0303 	and.w	r3, r3, #3
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d00a      	beq.n	8001b84 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	6919      	ldr	r1, [r3, #16]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b7e:	f7ff fb17 	bl	80011b0 <LL_ADC_SetOffset>
 8001b82:	e17b      	b.n	8001e7c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fb34 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d10a      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0x148>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fb29 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	0e9b      	lsrs	r3, r3, #26
 8001baa:	f003 021f 	and.w	r2, r3, #31
 8001bae:	e01e      	b.n	8001bee <HAL_ADC_ConfigChannel+0x186>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fb1e 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001bc6:	fa93 f3a3 	rbit	r3, r3
 8001bca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001bd2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001bd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001bde:	2320      	movs	r3, #32
 8001be0:	e004      	b.n	8001bec <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001be2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d105      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x19e>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	0e9b      	lsrs	r3, r3, #26
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	e018      	b.n	8001c38 <HAL_ADC_ConfigChannel+0x1d0>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001c12:	fa93 f3a3 	rbit	r3, r3
 8001c16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001c22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001c2a:	2320      	movs	r3, #32
 8001c2c:	e004      	b.n	8001c38 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001c2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001c32:	fab3 f383 	clz	r3, r3
 8001c36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d106      	bne.n	8001c4a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff faed 	bl	8001224 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2101      	movs	r1, #1
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fad1 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001c56:	4603      	mov	r3, r0
 8001c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d10a      	bne.n	8001c76 <HAL_ADC_ConfigChannel+0x20e>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2101      	movs	r1, #1
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fac6 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	0e9b      	lsrs	r3, r3, #26
 8001c70:	f003 021f 	and.w	r2, r3, #31
 8001c74:	e01e      	b.n	8001cb4 <HAL_ADC_ConfigChannel+0x24c>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fabb 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001c82:	4603      	mov	r3, r0
 8001c84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001c94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001c9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001ca4:	2320      	movs	r3, #32
 8001ca6:	e004      	b.n	8001cb2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001ca8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001cac:	fab3 f383 	clz	r3, r3
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d105      	bne.n	8001ccc <HAL_ADC_ConfigChannel+0x264>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	0e9b      	lsrs	r3, r3, #26
 8001cc6:	f003 031f 	and.w	r3, r3, #31
 8001cca:	e018      	b.n	8001cfe <HAL_ADC_ConfigChannel+0x296>
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001cd8:	fa93 f3a3 	rbit	r3, r3
 8001cdc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001ce0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001ce4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001ce8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001cf0:	2320      	movs	r3, #32
 8001cf2:	e004      	b.n	8001cfe <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001cf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001cf8:	fab3 f383 	clz	r3, r3
 8001cfc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d106      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2200      	movs	r2, #0
 8001d08:	2101      	movs	r1, #1
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fa8a 	bl	8001224 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2102      	movs	r1, #2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fa6e 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10a      	bne.n	8001d3c <HAL_ADC_ConfigChannel+0x2d4>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fa63 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001d32:	4603      	mov	r3, r0
 8001d34:	0e9b      	lsrs	r3, r3, #26
 8001d36:	f003 021f 	and.w	r2, r3, #31
 8001d3a:	e01e      	b.n	8001d7a <HAL_ADC_ConfigChannel+0x312>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2102      	movs	r1, #2
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fa58 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d52:	fa93 f3a3 	rbit	r3, r3
 8001d56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001d5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001d62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	e004      	b.n	8001d78 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001d6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d105      	bne.n	8001d92 <HAL_ADC_ConfigChannel+0x32a>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	0e9b      	lsrs	r3, r3, #26
 8001d8c:	f003 031f 	and.w	r3, r3, #31
 8001d90:	e016      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x358>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001d9e:	fa93 f3a3 	rbit	r3, r3
 8001da2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001da4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001da6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001daa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001db2:	2320      	movs	r3, #32
 8001db4:	e004      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001db6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d106      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2102      	movs	r1, #2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff fa29 	bl	8001224 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2103      	movs	r1, #3
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff fa0d 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001dde:	4603      	mov	r3, r0
 8001de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d10a      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x396>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2103      	movs	r1, #3
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fa02 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001df4:	4603      	mov	r3, r0
 8001df6:	0e9b      	lsrs	r3, r3, #26
 8001df8:	f003 021f 	and.w	r2, r3, #31
 8001dfc:	e017      	b.n	8001e2e <HAL_ADC_ConfigChannel+0x3c6>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2103      	movs	r1, #3
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff f9f7 	bl	80011f8 <LL_ADC_GetOffsetChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e10:	fa93 f3a3 	rbit	r3, r3
 8001e14:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001e16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e18:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001e1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001e20:	2320      	movs	r3, #32
 8001e22:	e003      	b.n	8001e2c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001e24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e26:	fab3 f383 	clz	r3, r3
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x3de>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	0e9b      	lsrs	r3, r3, #26
 8001e40:	f003 031f 	and.w	r3, r3, #31
 8001e44:	e011      	b.n	8001e6a <HAL_ADC_ConfigChannel+0x402>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001e54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e56:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001e5e:	2320      	movs	r3, #32
 8001e60:	e003      	b.n	8001e6a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e64:	fab3 f383 	clz	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d106      	bne.n	8001e7c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2103      	movs	r1, #3
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff f9d4 	bl	8001224 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff faef 	bl	8001464 <LL_ADC_IsEnabled>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f040 813f 	bne.w	800210c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	6819      	ldr	r1, [r3, #0]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	f7ff fa48 	bl	8001330 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	4a8e      	ldr	r2, [pc, #568]	; (80020e0 <HAL_ADC_ConfigChannel+0x678>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	f040 8130 	bne.w	800210c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d10b      	bne.n	8001ed4 <HAL_ADC_ConfigChannel+0x46c>
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	0e9b      	lsrs	r3, r3, #26
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	f003 031f 	and.w	r3, r3, #31
 8001ec8:	2b09      	cmp	r3, #9
 8001eca:	bf94      	ite	ls
 8001ecc:	2301      	movls	r3, #1
 8001ece:	2300      	movhi	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	e019      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x4a0>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001edc:	fa93 f3a3 	rbit	r3, r3
 8001ee0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001ee2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ee4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001eec:	2320      	movs	r3, #32
 8001eee:	e003      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001ef0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ef2:	fab3 f383 	clz	r3, r3
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	3301      	adds	r3, #1
 8001efa:	f003 031f 	and.w	r3, r3, #31
 8001efe:	2b09      	cmp	r3, #9
 8001f00:	bf94      	ite	ls
 8001f02:	2301      	movls	r3, #1
 8001f04:	2300      	movhi	r3, #0
 8001f06:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d079      	beq.n	8002000 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d107      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x4c0>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	0e9b      	lsrs	r3, r3, #26
 8001f1e:	3301      	adds	r3, #1
 8001f20:	069b      	lsls	r3, r3, #26
 8001f22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f26:	e015      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x4ec>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f30:	fa93 f3a3 	rbit	r3, r3
 8001f34:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001f36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f38:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001f3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001f40:	2320      	movs	r3, #32
 8001f42:	e003      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001f44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f46:	fab3 f383 	clz	r3, r3
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	069b      	lsls	r3, r3, #26
 8001f50:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d109      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x50c>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	0e9b      	lsrs	r3, r3, #26
 8001f66:	3301      	adds	r3, #1
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f72:	e017      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x53c>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f7c:	fa93 f3a3 	rbit	r3, r3
 8001f80:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001f82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f84:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001f86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001f8c:	2320      	movs	r3, #32
 8001f8e:	e003      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001f90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f92:	fab3 f383 	clz	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	3301      	adds	r3, #1
 8001f9a:	f003 031f 	and.w	r3, r3, #31
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa4:	ea42 0103 	orr.w	r1, r2, r3
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d10a      	bne.n	8001fca <HAL_ADC_ConfigChannel+0x562>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0e9b      	lsrs	r3, r3, #26
 8001fba:	3301      	adds	r3, #1
 8001fbc:	f003 021f 	and.w	r2, r3, #31
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	051b      	lsls	r3, r3, #20
 8001fc8:	e018      	b.n	8001ffc <HAL_ADC_ConfigChannel+0x594>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fda:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e003      	b.n	8001fee <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fe8:	fab3 f383 	clz	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	f003 021f 	and.w	r2, r3, #31
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	4413      	add	r3, r2
 8001ffa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	e080      	b.n	8002102 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002008:	2b00      	cmp	r3, #0
 800200a:	d107      	bne.n	800201c <HAL_ADC_ConfigChannel+0x5b4>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	0e9b      	lsrs	r3, r3, #26
 8002012:	3301      	adds	r3, #1
 8002014:	069b      	lsls	r3, r3, #26
 8002016:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800201a:	e015      	b.n	8002048 <HAL_ADC_ConfigChannel+0x5e0>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002024:	fa93 f3a3 	rbit	r3, r3
 8002028:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800202a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800202c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800202e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002034:	2320      	movs	r3, #32
 8002036:	e003      	b.n	8002040 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800203a:	fab3 f383 	clz	r3, r3
 800203e:	b2db      	uxtb	r3, r3
 8002040:	3301      	adds	r3, #1
 8002042:	069b      	lsls	r3, r3, #26
 8002044:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002050:	2b00      	cmp	r3, #0
 8002052:	d109      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x600>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0e9b      	lsrs	r3, r3, #26
 800205a:	3301      	adds	r3, #1
 800205c:	f003 031f 	and.w	r3, r3, #31
 8002060:	2101      	movs	r1, #1
 8002062:	fa01 f303 	lsl.w	r3, r1, r3
 8002066:	e017      	b.n	8002098 <HAL_ADC_ConfigChannel+0x630>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206e:	6a3b      	ldr	r3, [r7, #32]
 8002070:	fa93 f3a3 	rbit	r3, r3
 8002074:	61fb      	str	r3, [r7, #28]
  return result;
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800207a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002080:	2320      	movs	r3, #32
 8002082:	e003      	b.n	800208c <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002086:	fab3 f383 	clz	r3, r3
 800208a:	b2db      	uxtb	r3, r3
 800208c:	3301      	adds	r3, #1
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	2101      	movs	r1, #1
 8002094:	fa01 f303 	lsl.w	r3, r1, r3
 8002098:	ea42 0103 	orr.w	r1, r2, r3
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10d      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x65c>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0e9b      	lsrs	r3, r3, #26
 80020ae:	3301      	adds	r3, #1
 80020b0:	f003 021f 	and.w	r2, r3, #31
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	3b1e      	subs	r3, #30
 80020bc:	051b      	lsls	r3, r3, #20
 80020be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020c2:	e01d      	b.n	8002100 <HAL_ADC_ConfigChannel+0x698>
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	fa93 f3a3 	rbit	r3, r3
 80020d0:	613b      	str	r3, [r7, #16]
  return result;
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d103      	bne.n	80020e4 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80020dc:	2320      	movs	r3, #32
 80020de:	e005      	b.n	80020ec <HAL_ADC_ConfigChannel+0x684>
 80020e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	fab3 f383 	clz	r3, r3
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	3301      	adds	r3, #1
 80020ee:	f003 021f 	and.w	r2, r3, #31
 80020f2:	4613      	mov	r3, r2
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	4413      	add	r3, r2
 80020f8:	3b1e      	subs	r3, #30
 80020fa:	051b      	lsls	r3, r3, #20
 80020fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002100:	430b      	orrs	r3, r1
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	6892      	ldr	r2, [r2, #8]
 8002106:	4619      	mov	r1, r3
 8002108:	f7ff f8e6 	bl	80012d8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	4b3d      	ldr	r3, [pc, #244]	; (8002208 <HAL_ADC_ConfigChannel+0x7a0>)
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d06c      	beq.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002118:	483c      	ldr	r0, [pc, #240]	; (800220c <HAL_ADC_ConfigChannel+0x7a4>)
 800211a:	f7ff f83b 	bl	8001194 <LL_ADC_GetCommonPathInternalCh>
 800211e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a3a      	ldr	r2, [pc, #232]	; (8002210 <HAL_ADC_ConfigChannel+0x7a8>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d127      	bne.n	800217c <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800212c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002130:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d121      	bne.n	800217c <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a35      	ldr	r2, [pc, #212]	; (8002214 <HAL_ADC_ConfigChannel+0x7ac>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d157      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002142:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002146:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800214a:	4619      	mov	r1, r3
 800214c:	482f      	ldr	r0, [pc, #188]	; (800220c <HAL_ADC_ConfigChannel+0x7a4>)
 800214e:	f7ff f80e 	bl	800116e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002152:	4b31      	ldr	r3, [pc, #196]	; (8002218 <HAL_ADC_ConfigChannel+0x7b0>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	099b      	lsrs	r3, r3, #6
 8002158:	4a30      	ldr	r2, [pc, #192]	; (800221c <HAL_ADC_ConfigChannel+0x7b4>)
 800215a:	fba2 2303 	umull	r2, r3, r2, r3
 800215e:	099b      	lsrs	r3, r3, #6
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800216c:	e002      	b.n	8002174 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	3b01      	subs	r3, #1
 8002172:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1f9      	bne.n	800216e <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800217a:	e03a      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a27      	ldr	r2, [pc, #156]	; (8002220 <HAL_ADC_ConfigChannel+0x7b8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d113      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x746>
 8002186:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800218a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10d      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a1f      	ldr	r2, [pc, #124]	; (8002214 <HAL_ADC_ConfigChannel+0x7ac>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d12a      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800219c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021a4:	4619      	mov	r1, r3
 80021a6:	4819      	ldr	r0, [pc, #100]	; (800220c <HAL_ADC_ConfigChannel+0x7a4>)
 80021a8:	f7fe ffe1 	bl	800116e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021ac:	e021      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a1c      	ldr	r2, [pc, #112]	; (8002224 <HAL_ADC_ConfigChannel+0x7bc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d11c      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80021b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d116      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a12      	ldr	r2, [pc, #72]	; (8002214 <HAL_ADC_ConfigChannel+0x7ac>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d111      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021d6:	4619      	mov	r1, r3
 80021d8:	480c      	ldr	r0, [pc, #48]	; (800220c <HAL_ADC_ConfigChannel+0x7a4>)
 80021da:	f7fe ffc8 	bl	800116e <LL_ADC_SetCommonPathInternalCh>
 80021de:	e008      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021e4:	f043 0220 	orr.w	r2, r3, #32
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80021fa:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	37d8      	adds	r7, #216	; 0xd8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	80080000 	.word	0x80080000
 800220c:	50040300 	.word	0x50040300
 8002210:	c7520000 	.word	0xc7520000
 8002214:	50040000 	.word	0x50040000
 8002218:	20000004 	.word	0x20000004
 800221c:	053e2d63 	.word	0x053e2d63
 8002220:	cb840000 	.word	0xcb840000
 8002224:	80000001 	.word	0x80000001

08002228 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff f95e 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 8002244:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff f97f 	bl	800154e <LL_ADC_INJ_IsConversionOngoing>
 8002250:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d103      	bne.n	8002260 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	f000 8098 	beq.w	8002390 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d02a      	beq.n	80022c4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	7e5b      	ldrb	r3, [r3, #25]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d126      	bne.n	80022c4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	7e1b      	ldrb	r3, [r3, #24]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d122      	bne.n	80022c4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800227e:	2301      	movs	r3, #1
 8002280:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002282:	e014      	b.n	80022ae <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	4a45      	ldr	r2, [pc, #276]	; (800239c <ADC_ConversionStop+0x174>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d90d      	bls.n	80022a8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002290:	f043 0210 	orr.w	r2, r3, #16
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229c:	f043 0201 	orr.w	r2, r3, #1
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e074      	b.n	8002392 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	3301      	adds	r3, #1
 80022ac:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b8:	2b40      	cmp	r3, #64	; 0x40
 80022ba:	d1e3      	bne.n	8002284 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2240      	movs	r2, #64	; 0x40
 80022c2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d014      	beq.n	80022f4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff f916 	bl	8001500 <LL_ADC_REG_IsConversionOngoing>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00c      	beq.n	80022f4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff f8d3 	bl	800148a <LL_ADC_IsDisableOngoing>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d104      	bne.n	80022f4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff f8f2 	bl	80014d8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d014      	beq.n	8002324 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f7ff f925 	bl	800154e <LL_ADC_INJ_IsConversionOngoing>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00c      	beq.n	8002324 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff f8bb 	bl	800148a <LL_ADC_IsDisableOngoing>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d104      	bne.n	8002324 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff f901 	bl	8001526 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d005      	beq.n	8002336 <ADC_ConversionStop+0x10e>
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	2b03      	cmp	r3, #3
 800232e:	d105      	bne.n	800233c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002330:	230c      	movs	r3, #12
 8002332:	617b      	str	r3, [r7, #20]
        break;
 8002334:	e005      	b.n	8002342 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002336:	2308      	movs	r3, #8
 8002338:	617b      	str	r3, [r7, #20]
        break;
 800233a:	e002      	b.n	8002342 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800233c:	2304      	movs	r3, #4
 800233e:	617b      	str	r3, [r7, #20]
        break;
 8002340:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002342:	f7fe fef5 	bl	8001130 <HAL_GetTick>
 8002346:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002348:	e01b      	b.n	8002382 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800234a:	f7fe fef1 	bl	8001130 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b05      	cmp	r3, #5
 8002356:	d914      	bls.n	8002382 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	4013      	ands	r3, r2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00d      	beq.n	8002382 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236a:	f043 0210 	orr.w	r2, r3, #16
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002376:	f043 0201 	orr.w	r2, r3, #1
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e007      	b.n	8002392 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	4013      	ands	r3, r2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1dc      	bne.n	800234a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3720      	adds	r7, #32
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	a33fffff 	.word	0xa33fffff

080023a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff f857 	bl	8001464 <LL_ADC_IsEnabled>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d169      	bne.n	8002490 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689a      	ldr	r2, [r3, #8]
 80023c2:	4b36      	ldr	r3, [pc, #216]	; (800249c <ADC_Enable+0xfc>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00d      	beq.n	80023e6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ce:	f043 0210 	orr.w	r2, r3, #16
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023da:	f043 0201 	orr.w	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e055      	b.n	8002492 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff f812 	bl	8001414 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80023f0:	482b      	ldr	r0, [pc, #172]	; (80024a0 <ADC_Enable+0x100>)
 80023f2:	f7fe fecf 	bl	8001194 <LL_ADC_GetCommonPathInternalCh>
 80023f6:	4603      	mov	r3, r0
 80023f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d013      	beq.n	8002428 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002400:	4b28      	ldr	r3, [pc, #160]	; (80024a4 <ADC_Enable+0x104>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	099b      	lsrs	r3, r3, #6
 8002406:	4a28      	ldr	r2, [pc, #160]	; (80024a8 <ADC_Enable+0x108>)
 8002408:	fba2 2303 	umull	r2, r3, r2, r3
 800240c:	099b      	lsrs	r3, r3, #6
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	4613      	mov	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4413      	add	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800241a:	e002      	b.n	8002422 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	3b01      	subs	r3, #1
 8002420:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d1f9      	bne.n	800241c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002428:	f7fe fe82 	bl	8001130 <HAL_GetTick>
 800242c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800242e:	e028      	b.n	8002482 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff f815 	bl	8001464 <LL_ADC_IsEnabled>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d104      	bne.n	800244a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe ffe5 	bl	8001414 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800244a:	f7fe fe71 	bl	8001130 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d914      	bls.n	8002482 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d00d      	beq.n	8002482 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800246a:	f043 0210 	orr.w	r2, r3, #16
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002476:	f043 0201 	orr.w	r2, r3, #1
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e007      	b.n	8002492 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b01      	cmp	r3, #1
 800248e:	d1cf      	bne.n	8002430 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	8000003f 	.word	0x8000003f
 80024a0:	50040300 	.word	0x50040300
 80024a4:	20000004 	.word	0x20000004
 80024a8:	053e2d63 	.word	0x053e2d63

080024ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fe ffe6 	bl	800148a <LL_ADC_IsDisableOngoing>
 80024be:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe ffcd 	bl	8001464 <LL_ADC_IsEnabled>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d047      	beq.n	8002560 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d144      	bne.n	8002560 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 030d 	and.w	r3, r3, #13
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d10c      	bne.n	80024fe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe ffa7 	bl	800143c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2203      	movs	r2, #3
 80024f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024f6:	f7fe fe1b 	bl	8001130 <HAL_GetTick>
 80024fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80024fc:	e029      	b.n	8002552 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002502:	f043 0210 	orr.w	r2, r3, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800250e:	f043 0201 	orr.w	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e023      	b.n	8002562 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800251a:	f7fe fe09 	bl	8001130 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d914      	bls.n	8002552 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00d      	beq.n	8002552 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253a:	f043 0210 	orr.w	r2, r3, #16
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002546:	f043 0201 	orr.w	r2, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e007      	b.n	8002562 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1dc      	bne.n	800251a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <__NVIC_SetPriorityGrouping+0x44>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002588:	4013      	ands	r3, r2
 800258a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800259c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259e:	4a04      	ldr	r2, [pc, #16]	; (80025b0 <__NVIC_SetPriorityGrouping+0x44>)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	60d3      	str	r3, [r2, #12]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b8:	4b04      	ldr	r3, [pc, #16]	; (80025cc <__NVIC_GetPriorityGrouping+0x18>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	f003 0307 	and.w	r3, r3, #7
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	6039      	str	r1, [r7, #0]
 80025da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	db0a      	blt.n	80025fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	490c      	ldr	r1, [pc, #48]	; (800261c <__NVIC_SetPriority+0x4c>)
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	0112      	lsls	r2, r2, #4
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	440b      	add	r3, r1
 80025f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f8:	e00a      	b.n	8002610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4908      	ldr	r1, [pc, #32]	; (8002620 <__NVIC_SetPriority+0x50>)
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	3b04      	subs	r3, #4
 8002608:	0112      	lsls	r2, r2, #4
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	440b      	add	r3, r1
 800260e:	761a      	strb	r2, [r3, #24]
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000e100 	.word	0xe000e100
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002624:	b480      	push	{r7}
 8002626:	b089      	sub	sp, #36	; 0x24
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	f1c3 0307 	rsb	r3, r3, #7
 800263e:	2b04      	cmp	r3, #4
 8002640:	bf28      	it	cs
 8002642:	2304      	movcs	r3, #4
 8002644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	3304      	adds	r3, #4
 800264a:	2b06      	cmp	r3, #6
 800264c:	d902      	bls.n	8002654 <NVIC_EncodePriority+0x30>
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	3b03      	subs	r3, #3
 8002652:	e000      	b.n	8002656 <NVIC_EncodePriority+0x32>
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002658:	f04f 32ff 	mov.w	r2, #4294967295
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43da      	mvns	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	401a      	ands	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800266c:	f04f 31ff 	mov.w	r1, #4294967295
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	fa01 f303 	lsl.w	r3, r1, r3
 8002676:	43d9      	mvns	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	4313      	orrs	r3, r2
         );
}
 800267e:	4618      	mov	r0, r3
 8002680:	3724      	adds	r7, #36	; 0x24
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3b01      	subs	r3, #1
 8002698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800269c:	d301      	bcc.n	80026a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800269e:	2301      	movs	r3, #1
 80026a0:	e00f      	b.n	80026c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026a2:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <SysTick_Config+0x40>)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3b01      	subs	r3, #1
 80026a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026aa:	210f      	movs	r1, #15
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f7ff ff8e 	bl	80025d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <SysTick_Config+0x40>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ba:	4b04      	ldr	r3, [pc, #16]	; (80026cc <SysTick_Config+0x40>)
 80026bc:	2207      	movs	r2, #7
 80026be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	e000e010 	.word	0xe000e010

080026d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7ff ff47 	bl	800256c <__NVIC_SetPriorityGrouping>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b086      	sub	sp, #24
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	4603      	mov	r3, r0
 80026ee:	60b9      	str	r1, [r7, #8]
 80026f0:	607a      	str	r2, [r7, #4]
 80026f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026f8:	f7ff ff5c 	bl	80025b4 <__NVIC_GetPriorityGrouping>
 80026fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	68b9      	ldr	r1, [r7, #8]
 8002702:	6978      	ldr	r0, [r7, #20]
 8002704:	f7ff ff8e 	bl	8002624 <NVIC_EncodePriority>
 8002708:	4602      	mov	r2, r0
 800270a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270e:	4611      	mov	r1, r2
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff ff5d 	bl	80025d0 <__NVIC_SetPriority>
}
 8002716:	bf00      	nop
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff ffb0 	bl	800268c <SysTick_Config>
 800272c:	4603      	mov	r3, r0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002738:	b480      	push	{r7}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002742:	2300      	movs	r3, #0
 8002744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002746:	e148      	b.n	80029da <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2101      	movs	r1, #1
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	4013      	ands	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 813a 	beq.w	80029d4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b01      	cmp	r3, #1
 800276a:	d005      	beq.n	8002778 <HAL_GPIO_Init+0x40>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d130      	bne.n	80027da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4013      	ands	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4313      	orrs	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027ae:	2201      	movs	r2, #1
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	f003 0201 	and.w	r2, r3, #1
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d017      	beq.n	8002816 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	2203      	movs	r2, #3
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d123      	bne.n	800286a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	08da      	lsrs	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3208      	adds	r2, #8
 800282a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	220f      	movs	r2, #15
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4013      	ands	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691a      	ldr	r2, [r3, #16]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3208      	adds	r2, #8
 8002864:	6939      	ldr	r1, [r7, #16]
 8002866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2203      	movs	r2, #3
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0203 	and.w	r2, r3, #3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8094 	beq.w	80029d4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ac:	4b52      	ldr	r3, [pc, #328]	; (80029f8 <HAL_GPIO_Init+0x2c0>)
 80028ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028b0:	4a51      	ldr	r2, [pc, #324]	; (80029f8 <HAL_GPIO_Init+0x2c0>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	6613      	str	r3, [r2, #96]	; 0x60
 80028b8:	4b4f      	ldr	r3, [pc, #316]	; (80029f8 <HAL_GPIO_Init+0x2c0>)
 80028ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028c4:	4a4d      	ldr	r2, [pc, #308]	; (80029fc <HAL_GPIO_Init+0x2c4>)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0303 	and.w	r3, r3, #3
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	220f      	movs	r2, #15
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80028ee:	d00d      	beq.n	800290c <HAL_GPIO_Init+0x1d4>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a43      	ldr	r2, [pc, #268]	; (8002a00 <HAL_GPIO_Init+0x2c8>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d007      	beq.n	8002908 <HAL_GPIO_Init+0x1d0>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a42      	ldr	r2, [pc, #264]	; (8002a04 <HAL_GPIO_Init+0x2cc>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d101      	bne.n	8002904 <HAL_GPIO_Init+0x1cc>
 8002900:	2302      	movs	r3, #2
 8002902:	e004      	b.n	800290e <HAL_GPIO_Init+0x1d6>
 8002904:	2307      	movs	r3, #7
 8002906:	e002      	b.n	800290e <HAL_GPIO_Init+0x1d6>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_GPIO_Init+0x1d6>
 800290c:	2300      	movs	r3, #0
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	f002 0203 	and.w	r2, r2, #3
 8002914:	0092      	lsls	r2, r2, #2
 8002916:	4093      	lsls	r3, r2
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800291e:	4937      	ldr	r1, [pc, #220]	; (80029fc <HAL_GPIO_Init+0x2c4>)
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	089b      	lsrs	r3, r3, #2
 8002924:	3302      	adds	r3, #2
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800292c:	4b36      	ldr	r3, [pc, #216]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	43db      	mvns	r3, r3
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	4013      	ands	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4313      	orrs	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002950:	4a2d      	ldr	r2, [pc, #180]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002956:	4b2c      	ldr	r3, [pc, #176]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	43db      	mvns	r3, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4013      	ands	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4313      	orrs	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800297a:	4a23      	ldr	r2, [pc, #140]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002980:	4b21      	ldr	r3, [pc, #132]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	43db      	mvns	r3, r3
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4013      	ands	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029a4:	4a18      	ldr	r2, [pc, #96]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	43db      	mvns	r3, r3
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4013      	ands	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029ce:	4a0e      	ldr	r2, [pc, #56]	; (8002a08 <HAL_GPIO_Init+0x2d0>)
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	3301      	adds	r3, #1
 80029d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	fa22 f303 	lsr.w	r3, r2, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f47f aeaf 	bne.w	8002748 <HAL_GPIO_Init+0x10>
  }
}
 80029ea:	bf00      	nop
 80029ec:	bf00      	nop
 80029ee:	371c      	adds	r7, #28
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40010000 	.word	0x40010000
 8002a00:	48000400 	.word	0x48000400
 8002a04:	48000800 	.word	0x48000800
 8002a08:	40010400 	.word	0x40010400

08002a0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	460b      	mov	r3, r1
 8002a16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691a      	ldr	r2, [r3, #16]
 8002a1c:	887b      	ldrh	r3, [r7, #2]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d002      	beq.n	8002a2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a24:	2301      	movs	r3, #1
 8002a26:	73fb      	strb	r3, [r7, #15]
 8002a28:	e001      	b.n	8002a2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a4c:	787b      	ldrb	r3, [r7, #1]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a52:	887a      	ldrh	r2, [r7, #2]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a58:	e002      	b.n	8002a60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a5a:	887a      	ldrh	r2, [r7, #2]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a04      	ldr	r2, [pc, #16]	; (8002a88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7a:	6013      	str	r3, [r2, #0]
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40007000 	.word	0x40007000

08002a8c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a90:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40007000 	.word	0x40007000

08002aa8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ab6:	d130      	bne.n	8002b1a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ab8:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ac0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ac4:	d038      	beq.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ac6:	4b20      	ldr	r3, [pc, #128]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ace:	4a1e      	ldr	r2, [pc, #120]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ad4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2232      	movs	r2, #50	; 0x32
 8002adc:	fb02 f303 	mul.w	r3, r2, r3
 8002ae0:	4a1b      	ldr	r2, [pc, #108]	; (8002b50 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	0c9b      	lsrs	r3, r3, #18
 8002ae8:	3301      	adds	r3, #1
 8002aea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002aec:	e002      	b.n	8002af4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	3b01      	subs	r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002af4:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b00:	d102      	bne.n	8002b08 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1f2      	bne.n	8002aee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b08:	4b0f      	ldr	r3, [pc, #60]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b14:	d110      	bne.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e00f      	b.n	8002b3a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b26:	d007      	beq.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b28:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b30:	4a05      	ldr	r2, [pc, #20]	; (8002b48 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b36:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40007000 	.word	0x40007000
 8002b4c:	20000004 	.word	0x20000004
 8002b50:	431bde83 	.word	0x431bde83

08002b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d102      	bne.n	8002b68 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	f000 bc02 	b.w	800336c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b68:	4b96      	ldr	r3, [pc, #600]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 030c 	and.w	r3, r3, #12
 8002b70:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b72:	4b94      	ldr	r3, [pc, #592]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80e4 	beq.w	8002d52 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d007      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x4c>
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	2b0c      	cmp	r3, #12
 8002b94:	f040 808b 	bne.w	8002cae <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	f040 8087 	bne.w	8002cae <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ba0:	4b88      	ldr	r3, [pc, #544]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x64>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e3d9      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1a      	ldr	r2, [r3, #32]
 8002bbc:	4b81      	ldr	r3, [pc, #516]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0308 	and.w	r3, r3, #8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d004      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x7e>
 8002bc8:	4b7e      	ldr	r3, [pc, #504]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bd0:	e005      	b.n	8002bde <HAL_RCC_OscConfig+0x8a>
 8002bd2:	4b7c      	ldr	r3, [pc, #496]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd8:	091b      	lsrs	r3, r3, #4
 8002bda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d223      	bcs.n	8002c2a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 fd8c 	bl	8003704 <RCC_SetFlashLatencyFromMSIRange>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e3ba      	b.n	800336c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bf6:	4b73      	ldr	r3, [pc, #460]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a72      	ldr	r2, [pc, #456]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002bfc:	f043 0308 	orr.w	r3, r3, #8
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4b70      	ldr	r3, [pc, #448]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	496d      	ldr	r1, [pc, #436]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c14:	4b6b      	ldr	r3, [pc, #428]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	021b      	lsls	r3, r3, #8
 8002c22:	4968      	ldr	r1, [pc, #416]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	604b      	str	r3, [r1, #4]
 8002c28:	e025      	b.n	8002c76 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c2a:	4b66      	ldr	r3, [pc, #408]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a65      	ldr	r2, [pc, #404]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c30:	f043 0308 	orr.w	r3, r3, #8
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	4b63      	ldr	r3, [pc, #396]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	4960      	ldr	r1, [pc, #384]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c48:	4b5e      	ldr	r3, [pc, #376]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	495b      	ldr	r1, [pc, #364]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 fd4c 	bl	8003704 <RCC_SetFlashLatencyFromMSIRange>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e37a      	b.n	800336c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c76:	f000 fc81 	bl	800357c <HAL_RCC_GetSysClockFreq>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	4b51      	ldr	r3, [pc, #324]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	091b      	lsrs	r3, r3, #4
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	4950      	ldr	r1, [pc, #320]	; (8002dc8 <HAL_RCC_OscConfig+0x274>)
 8002c88:	5ccb      	ldrb	r3, [r1, r3]
 8002c8a:	f003 031f 	and.w	r3, r3, #31
 8002c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c92:	4a4e      	ldr	r2, [pc, #312]	; (8002dcc <HAL_RCC_OscConfig+0x278>)
 8002c94:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c96:	4b4e      	ldr	r3, [pc, #312]	; (8002dd0 <HAL_RCC_OscConfig+0x27c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fe f9f8 	bl	8001090 <HAL_InitTick>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ca4:	7bfb      	ldrb	r3, [r7, #15]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d052      	beq.n	8002d50 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	e35e      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d032      	beq.n	8002d1c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cb6:	4b43      	ldr	r3, [pc, #268]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a42      	ldr	r2, [pc, #264]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002cbc:	f043 0301 	orr.w	r3, r3, #1
 8002cc0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cc2:	f7fe fa35 	bl	8001130 <HAL_GetTick>
 8002cc6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cca:	f7fe fa31 	bl	8001130 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e347      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cdc:	4b39      	ldr	r3, [pc, #228]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0f0      	beq.n	8002cca <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ce8:	4b36      	ldr	r3, [pc, #216]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a35      	ldr	r2, [pc, #212]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002cee:	f043 0308 	orr.w	r3, r3, #8
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	4b33      	ldr	r3, [pc, #204]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	4930      	ldr	r1, [pc, #192]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d06:	4b2f      	ldr	r3, [pc, #188]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	492b      	ldr	r1, [pc, #172]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	604b      	str	r3, [r1, #4]
 8002d1a:	e01a      	b.n	8002d52 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d1c:	4b29      	ldr	r3, [pc, #164]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a28      	ldr	r2, [pc, #160]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d22:	f023 0301 	bic.w	r3, r3, #1
 8002d26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d28:	f7fe fa02 	bl	8001130 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d30:	f7fe f9fe 	bl	8001130 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e314      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x1dc>
 8002d4e:	e000      	b.n	8002d52 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d073      	beq.n	8002e46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_OscConfig+0x21c>
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	2b0c      	cmp	r3, #12
 8002d68:	d10e      	bne.n	8002d88 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d10b      	bne.n	8002d88 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d70:	4b14      	ldr	r3, [pc, #80]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d063      	beq.n	8002e44 <HAL_RCC_OscConfig+0x2f0>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d15f      	bne.n	8002e44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e2f1      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d90:	d106      	bne.n	8002da0 <HAL_RCC_OscConfig+0x24c>
 8002d92:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a0b      	ldr	r2, [pc, #44]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9c:	6013      	str	r3, [r2, #0]
 8002d9e:	e025      	b.n	8002dec <HAL_RCC_OscConfig+0x298>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002da8:	d114      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x280>
 8002daa:	4b06      	ldr	r3, [pc, #24]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a05      	ldr	r2, [pc, #20]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002db4:	6013      	str	r3, [r2, #0]
 8002db6:	4b03      	ldr	r3, [pc, #12]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a02      	ldr	r2, [pc, #8]	; (8002dc4 <HAL_RCC_OscConfig+0x270>)
 8002dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc0:	6013      	str	r3, [r2, #0]
 8002dc2:	e013      	b.n	8002dec <HAL_RCC_OscConfig+0x298>
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	08006320 	.word	0x08006320
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	20000008 	.word	0x20000008
 8002dd4:	4ba0      	ldr	r3, [pc, #640]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a9f      	ldr	r2, [pc, #636]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dde:	6013      	str	r3, [r2, #0]
 8002de0:	4b9d      	ldr	r3, [pc, #628]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a9c      	ldr	r2, [pc, #624]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d013      	beq.n	8002e1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df4:	f7fe f99c 	bl	8001130 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dfc:	f7fe f998 	bl	8001130 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b64      	cmp	r3, #100	; 0x64
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e2ae      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e0e:	4b92      	ldr	r3, [pc, #584]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0f0      	beq.n	8002dfc <HAL_RCC_OscConfig+0x2a8>
 8002e1a:	e014      	b.n	8002e46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1c:	f7fe f988 	bl	8001130 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e24:	f7fe f984 	bl	8001130 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b64      	cmp	r3, #100	; 0x64
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e29a      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e36:	4b88      	ldr	r3, [pc, #544]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0x2d0>
 8002e42:	e000      	b.n	8002e46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d060      	beq.n	8002f14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	2b04      	cmp	r3, #4
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_OscConfig+0x310>
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	2b0c      	cmp	r3, #12
 8002e5c:	d119      	bne.n	8002e92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d116      	bne.n	8002e92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e64:	4b7c      	ldr	r3, [pc, #496]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <HAL_RCC_OscConfig+0x328>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e277      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7c:	4b76      	ldr	r3, [pc, #472]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	061b      	lsls	r3, r3, #24
 8002e8a:	4973      	ldr	r1, [pc, #460]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e90:	e040      	b.n	8002f14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d023      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e9a:	4b6f      	ldr	r3, [pc, #444]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a6e      	ldr	r2, [pc, #440]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002ea0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea6:	f7fe f943 	bl	8001130 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eae:	f7fe f93f 	bl	8001130 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e255      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ec0:	4b65      	ldr	r3, [pc, #404]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0f0      	beq.n	8002eae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ecc:	4b62      	ldr	r3, [pc, #392]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	061b      	lsls	r3, r3, #24
 8002eda:	495f      	ldr	r1, [pc, #380]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]
 8002ee0:	e018      	b.n	8002f14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ee2:	4b5d      	ldr	r3, [pc, #372]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a5c      	ldr	r2, [pc, #368]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eee:	f7fe f91f 	bl	8001130 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef6:	f7fe f91b 	bl	8001130 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e231      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f08:	4b53      	ldr	r3, [pc, #332]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1f0      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0308 	and.w	r3, r3, #8
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d03c      	beq.n	8002f9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d01c      	beq.n	8002f62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f28:	4b4b      	ldr	r3, [pc, #300]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f2e:	4a4a      	ldr	r2, [pc, #296]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f38:	f7fe f8fa 	bl	8001130 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f40:	f7fe f8f6 	bl	8001130 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e20c      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f52:	4b41      	ldr	r3, [pc, #260]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0ef      	beq.n	8002f40 <HAL_RCC_OscConfig+0x3ec>
 8002f60:	e01b      	b.n	8002f9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f62:	4b3d      	ldr	r3, [pc, #244]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f68:	4a3b      	ldr	r2, [pc, #236]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f6a:	f023 0301 	bic.w	r3, r3, #1
 8002f6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f72:	f7fe f8dd 	bl	8001130 <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f78:	e008      	b.n	8002f8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f7a:	f7fe f8d9 	bl	8001130 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d901      	bls.n	8002f8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e1ef      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f8c:	4b32      	ldr	r3, [pc, #200]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1ef      	bne.n	8002f7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 80a6 	beq.w	80030f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fac:	4b2a      	ldr	r3, [pc, #168]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10d      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb8:	4b27      	ldr	r3, [pc, #156]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fbc:	4a26      	ldr	r2, [pc, #152]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fc2:	6593      	str	r3, [r2, #88]	; 0x58
 8002fc4:	4b24      	ldr	r3, [pc, #144]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8002fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fd4:	4b21      	ldr	r3, [pc, #132]	; (800305c <HAL_RCC_OscConfig+0x508>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d118      	bne.n	8003012 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fe0:	4b1e      	ldr	r3, [pc, #120]	; (800305c <HAL_RCC_OscConfig+0x508>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1d      	ldr	r2, [pc, #116]	; (800305c <HAL_RCC_OscConfig+0x508>)
 8002fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fec:	f7fe f8a0 	bl	8001130 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff4:	f7fe f89c 	bl	8001130 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e1b2      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003006:	4b15      	ldr	r3, [pc, #84]	; (800305c <HAL_RCC_OscConfig+0x508>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d108      	bne.n	800302c <HAL_RCC_OscConfig+0x4d8>
 800301a:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 800301c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003020:	4a0d      	ldr	r2, [pc, #52]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800302a:	e029      	b.n	8003080 <HAL_RCC_OscConfig+0x52c>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	2b05      	cmp	r3, #5
 8003032:	d115      	bne.n	8003060 <HAL_RCC_OscConfig+0x50c>
 8003034:	4b08      	ldr	r3, [pc, #32]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8003036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800303a:	4a07      	ldr	r2, [pc, #28]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 800303c:	f043 0304 	orr.w	r3, r3, #4
 8003040:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003044:	4b04      	ldr	r3, [pc, #16]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304a:	4a03      	ldr	r2, [pc, #12]	; (8003058 <HAL_RCC_OscConfig+0x504>)
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003054:	e014      	b.n	8003080 <HAL_RCC_OscConfig+0x52c>
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	40007000 	.word	0x40007000
 8003060:	4b9a      	ldr	r3, [pc, #616]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003066:	4a99      	ldr	r2, [pc, #612]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003068:	f023 0301 	bic.w	r3, r3, #1
 800306c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003070:	4b96      	ldr	r3, [pc, #600]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003076:	4a95      	ldr	r2, [pc, #596]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003078:	f023 0304 	bic.w	r3, r3, #4
 800307c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d016      	beq.n	80030b6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003088:	f7fe f852 	bl	8001130 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800308e:	e00a      	b.n	80030a6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003090:	f7fe f84e 	bl	8001130 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f241 3288 	movw	r2, #5000	; 0x1388
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e162      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030a6:	4b89      	ldr	r3, [pc, #548]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 80030a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0ed      	beq.n	8003090 <HAL_RCC_OscConfig+0x53c>
 80030b4:	e015      	b.n	80030e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b6:	f7fe f83b 	bl	8001130 <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030bc:	e00a      	b.n	80030d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030be:	f7fe f837 	bl	8001130 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e14b      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030d4:	4b7d      	ldr	r3, [pc, #500]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 80030d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1ed      	bne.n	80030be <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030e2:	7ffb      	ldrb	r3, [r7, #31]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d105      	bne.n	80030f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e8:	4b78      	ldr	r3, [pc, #480]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 80030ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ec:	4a77      	ldr	r2, [pc, #476]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 80030ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0320 	and.w	r3, r3, #32
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d03c      	beq.n	800317a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	2b00      	cmp	r3, #0
 8003106:	d01c      	beq.n	8003142 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003108:	4b70      	ldr	r3, [pc, #448]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800310a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800310e:	4a6f      	ldr	r2, [pc, #444]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003118:	f7fe f80a 	bl	8001130 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003120:	f7fe f806 	bl	8001130 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e11c      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003132:	4b66      	ldr	r3, [pc, #408]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003134:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0ef      	beq.n	8003120 <HAL_RCC_OscConfig+0x5cc>
 8003140:	e01b      	b.n	800317a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003142:	4b62      	ldr	r3, [pc, #392]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003144:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003148:	4a60      	ldr	r2, [pc, #384]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800314a:	f023 0301 	bic.w	r3, r3, #1
 800314e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003152:	f7fd ffed 	bl	8001130 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800315a:	f7fd ffe9 	bl	8001130 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e0ff      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800316c:	4b57      	ldr	r3, [pc, #348]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800316e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1ef      	bne.n	800315a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 80f3 	beq.w	800336a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003188:	2b02      	cmp	r3, #2
 800318a:	f040 80c9 	bne.w	8003320 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800318e:	4b4f      	ldr	r3, [pc, #316]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	f003 0203 	and.w	r2, r3, #3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	429a      	cmp	r2, r3
 80031a0:	d12c      	bne.n	80031fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ac:	3b01      	subs	r3, #1
 80031ae:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d123      	bne.n	80031fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031be:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d11b      	bne.n	80031fc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ce:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d113      	bne.n	80031fc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031de:	085b      	lsrs	r3, r3, #1
 80031e0:	3b01      	subs	r3, #1
 80031e2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d109      	bne.n	80031fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	085b      	lsrs	r3, r3, #1
 80031f4:	3b01      	subs	r3, #1
 80031f6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d06b      	beq.n	80032d4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	2b0c      	cmp	r3, #12
 8003200:	d062      	beq.n	80032c8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003202:	4b32      	ldr	r3, [pc, #200]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e0ac      	b.n	800336c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003212:	4b2e      	ldr	r3, [pc, #184]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2d      	ldr	r2, [pc, #180]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003218:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800321c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800321e:	f7fd ff87 	bl	8001130 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003226:	f7fd ff83 	bl	8001130 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e099      	b.n	800336c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003238:	4b24      	ldr	r3, [pc, #144]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1f0      	bne.n	8003226 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003244:	4b21      	ldr	r3, [pc, #132]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	4b21      	ldr	r3, [pc, #132]	; (80032d0 <HAL_RCC_OscConfig+0x77c>)
 800324a:	4013      	ands	r3, r2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003254:	3a01      	subs	r2, #1
 8003256:	0112      	lsls	r2, r2, #4
 8003258:	4311      	orrs	r1, r2
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800325e:	0212      	lsls	r2, r2, #8
 8003260:	4311      	orrs	r1, r2
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003266:	0852      	lsrs	r2, r2, #1
 8003268:	3a01      	subs	r2, #1
 800326a:	0552      	lsls	r2, r2, #21
 800326c:	4311      	orrs	r1, r2
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003272:	0852      	lsrs	r2, r2, #1
 8003274:	3a01      	subs	r2, #1
 8003276:	0652      	lsls	r2, r2, #25
 8003278:	4311      	orrs	r1, r2
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800327e:	06d2      	lsls	r2, r2, #27
 8003280:	430a      	orrs	r2, r1
 8003282:	4912      	ldr	r1, [pc, #72]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003284:	4313      	orrs	r3, r2
 8003286:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003288:	4b10      	ldr	r3, [pc, #64]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a0f      	ldr	r2, [pc, #60]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800328e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003292:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003294:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4a0c      	ldr	r2, [pc, #48]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 800329a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032a0:	f7fd ff46 	bl	8001130 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a8:	f7fd ff42 	bl	8001130 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e058      	b.n	800336c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ba:	4b04      	ldr	r3, [pc, #16]	; (80032cc <HAL_RCC_OscConfig+0x778>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032c6:	e050      	b.n	800336a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e04f      	b.n	800336c <HAL_RCC_OscConfig+0x818>
 80032cc:	40021000 	.word	0x40021000
 80032d0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d4:	4b27      	ldr	r3, [pc, #156]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d144      	bne.n	800336a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032e0:	4b24      	ldr	r3, [pc, #144]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a23      	ldr	r2, [pc, #140]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 80032e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032ec:	4b21      	ldr	r3, [pc, #132]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	4a20      	ldr	r2, [pc, #128]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 80032f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032f8:	f7fd ff1a 	bl	8001130 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003300:	f7fd ff16 	bl	8001130 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e02c      	b.n	800336c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003312:	4b18      	ldr	r3, [pc, #96]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f0      	beq.n	8003300 <HAL_RCC_OscConfig+0x7ac>
 800331e:	e024      	b.n	800336a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	2b0c      	cmp	r3, #12
 8003324:	d01f      	beq.n	8003366 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003326:	4b13      	ldr	r3, [pc, #76]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a12      	ldr	r2, [pc, #72]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 800332c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003332:	f7fd fefd 	bl	8001130 <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333a:	f7fd fef9 	bl	8001130 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e00f      	b.n	800336c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800334c:	4b09      	ldr	r3, [pc, #36]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1f0      	bne.n	800333a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003358:	4b06      	ldr	r3, [pc, #24]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 800335a:	68da      	ldr	r2, [r3, #12]
 800335c:	4905      	ldr	r1, [pc, #20]	; (8003374 <HAL_RCC_OscConfig+0x820>)
 800335e:	4b06      	ldr	r3, [pc, #24]	; (8003378 <HAL_RCC_OscConfig+0x824>)
 8003360:	4013      	ands	r3, r2
 8003362:	60cb      	str	r3, [r1, #12]
 8003364:	e001      	b.n	800336a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3720      	adds	r7, #32
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40021000 	.word	0x40021000
 8003378:	feeefffc 	.word	0xfeeefffc

0800337c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0e7      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003390:	4b75      	ldr	r3, [pc, #468]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d910      	bls.n	80033c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339e:	4b72      	ldr	r3, [pc, #456]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 0207 	bic.w	r2, r3, #7
 80033a6:	4970      	ldr	r1, [pc, #448]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ae:	4b6e      	ldr	r3, [pc, #440]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d001      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e0cf      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d010      	beq.n	80033ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	4b66      	ldr	r3, [pc, #408]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033d8:	429a      	cmp	r2, r3
 80033da:	d908      	bls.n	80033ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033dc:	4b63      	ldr	r3, [pc, #396]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4960      	ldr	r1, [pc, #384]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d04c      	beq.n	8003494 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	2b03      	cmp	r3, #3
 8003400:	d107      	bne.n	8003412 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003402:	4b5a      	ldr	r3, [pc, #360]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d121      	bne.n	8003452 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e0a6      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b02      	cmp	r3, #2
 8003418:	d107      	bne.n	800342a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800341a:	4b54      	ldr	r3, [pc, #336]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d115      	bne.n	8003452 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e09a      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d107      	bne.n	8003442 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003432:	4b4e      	ldr	r3, [pc, #312]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d109      	bne.n	8003452 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e08e      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003442:	4b4a      	ldr	r3, [pc, #296]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e086      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003452:	4b46      	ldr	r3, [pc, #280]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f023 0203 	bic.w	r2, r3, #3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4943      	ldr	r1, [pc, #268]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003460:	4313      	orrs	r3, r2
 8003462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003464:	f7fd fe64 	bl	8001130 <HAL_GetTick>
 8003468:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346a:	e00a      	b.n	8003482 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800346c:	f7fd fe60 	bl	8001130 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	f241 3288 	movw	r2, #5000	; 0x1388
 800347a:	4293      	cmp	r3, r2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e06e      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003482:	4b3a      	ldr	r3, [pc, #232]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 020c 	and.w	r2, r3, #12
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	429a      	cmp	r2, r3
 8003492:	d1eb      	bne.n	800346c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d010      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	4b31      	ldr	r3, [pc, #196]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d208      	bcs.n	80034c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b0:	4b2e      	ldr	r3, [pc, #184]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	492b      	ldr	r1, [pc, #172]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034c2:	4b29      	ldr	r3, [pc, #164]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d210      	bcs.n	80034f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d0:	4b25      	ldr	r3, [pc, #148]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f023 0207 	bic.w	r2, r3, #7
 80034d8:	4923      	ldr	r1, [pc, #140]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	4313      	orrs	r3, r2
 80034de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e0:	4b21      	ldr	r3, [pc, #132]	; (8003568 <HAL_RCC_ClockConfig+0x1ec>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d001      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e036      	b.n	8003560 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d008      	beq.n	8003510 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034fe:	4b1b      	ldr	r3, [pc, #108]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	4918      	ldr	r1, [pc, #96]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 800350c:	4313      	orrs	r3, r2
 800350e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0308 	and.w	r3, r3, #8
 8003518:	2b00      	cmp	r3, #0
 800351a:	d009      	beq.n	8003530 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800351c:	4b13      	ldr	r3, [pc, #76]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4910      	ldr	r1, [pc, #64]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 800352c:	4313      	orrs	r3, r2
 800352e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003530:	f000 f824 	bl	800357c <HAL_RCC_GetSysClockFreq>
 8003534:	4602      	mov	r2, r0
 8003536:	4b0d      	ldr	r3, [pc, #52]	; (800356c <HAL_RCC_ClockConfig+0x1f0>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	091b      	lsrs	r3, r3, #4
 800353c:	f003 030f 	and.w	r3, r3, #15
 8003540:	490b      	ldr	r1, [pc, #44]	; (8003570 <HAL_RCC_ClockConfig+0x1f4>)
 8003542:	5ccb      	ldrb	r3, [r1, r3]
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	fa22 f303 	lsr.w	r3, r2, r3
 800354c:	4a09      	ldr	r2, [pc, #36]	; (8003574 <HAL_RCC_ClockConfig+0x1f8>)
 800354e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003550:	4b09      	ldr	r3, [pc, #36]	; (8003578 <HAL_RCC_ClockConfig+0x1fc>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4618      	mov	r0, r3
 8003556:	f7fd fd9b 	bl	8001090 <HAL_InitTick>
 800355a:	4603      	mov	r3, r0
 800355c:	72fb      	strb	r3, [r7, #11]

  return status;
 800355e:	7afb      	ldrb	r3, [r7, #11]
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40022000 	.word	0x40022000
 800356c:	40021000 	.word	0x40021000
 8003570:	08006320 	.word	0x08006320
 8003574:	20000004 	.word	0x20000004
 8003578:	20000008 	.word	0x20000008

0800357c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800357c:	b480      	push	{r7}
 800357e:	b089      	sub	sp, #36	; 0x24
 8003580:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003582:	2300      	movs	r3, #0
 8003584:	61fb      	str	r3, [r7, #28]
 8003586:	2300      	movs	r3, #0
 8003588:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800358a:	4b3e      	ldr	r3, [pc, #248]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 030c 	and.w	r3, r3, #12
 8003592:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003594:	4b3b      	ldr	r3, [pc, #236]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d005      	beq.n	80035b0 <HAL_RCC_GetSysClockFreq+0x34>
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	2b0c      	cmp	r3, #12
 80035a8:	d121      	bne.n	80035ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d11e      	bne.n	80035ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035b0:	4b34      	ldr	r3, [pc, #208]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0308 	and.w	r3, r3, #8
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d107      	bne.n	80035cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035bc:	4b31      	ldr	r3, [pc, #196]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 80035be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035c2:	0a1b      	lsrs	r3, r3, #8
 80035c4:	f003 030f 	and.w	r3, r3, #15
 80035c8:	61fb      	str	r3, [r7, #28]
 80035ca:	e005      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035cc:	4b2d      	ldr	r3, [pc, #180]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035d8:	4a2b      	ldr	r2, [pc, #172]	; (8003688 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10d      	bne.n	8003604 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035ec:	e00a      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d102      	bne.n	80035fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035f4:	4b25      	ldr	r3, [pc, #148]	; (800368c <HAL_RCC_GetSysClockFreq+0x110>)
 80035f6:	61bb      	str	r3, [r7, #24]
 80035f8:	e004      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d101      	bne.n	8003604 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003600:	4b23      	ldr	r3, [pc, #140]	; (8003690 <HAL_RCC_GetSysClockFreq+0x114>)
 8003602:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	2b0c      	cmp	r3, #12
 8003608:	d134      	bne.n	8003674 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800360a:	4b1e      	ldr	r3, [pc, #120]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d003      	beq.n	8003622 <HAL_RCC_GetSysClockFreq+0xa6>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2b03      	cmp	r3, #3
 800361e:	d003      	beq.n	8003628 <HAL_RCC_GetSysClockFreq+0xac>
 8003620:	e005      	b.n	800362e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003622:	4b1a      	ldr	r3, [pc, #104]	; (800368c <HAL_RCC_GetSysClockFreq+0x110>)
 8003624:	617b      	str	r3, [r7, #20]
      break;
 8003626:	e005      	b.n	8003634 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003628:	4b19      	ldr	r3, [pc, #100]	; (8003690 <HAL_RCC_GetSysClockFreq+0x114>)
 800362a:	617b      	str	r3, [r7, #20]
      break;
 800362c:	e002      	b.n	8003634 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	617b      	str	r3, [r7, #20]
      break;
 8003632:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003634:	4b13      	ldr	r3, [pc, #76]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	091b      	lsrs	r3, r3, #4
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	3301      	adds	r3, #1
 8003640:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003642:	4b10      	ldr	r3, [pc, #64]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	0a1b      	lsrs	r3, r3, #8
 8003648:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800364c:	697a      	ldr	r2, [r7, #20]
 800364e:	fb03 f202 	mul.w	r2, r3, r2
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	fbb2 f3f3 	udiv	r3, r2, r3
 8003658:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800365a:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <HAL_RCC_GetSysClockFreq+0x108>)
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	0e5b      	lsrs	r3, r3, #25
 8003660:	f003 0303 	and.w	r3, r3, #3
 8003664:	3301      	adds	r3, #1
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003672:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003674:	69bb      	ldr	r3, [r7, #24]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3724      	adds	r7, #36	; 0x24
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	40021000 	.word	0x40021000
 8003688:	08006338 	.word	0x08006338
 800368c:	00f42400 	.word	0x00f42400
 8003690:	007a1200 	.word	0x007a1200

08003694 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003698:	4b03      	ldr	r3, [pc, #12]	; (80036a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800369a:	681b      	ldr	r3, [r3, #0]
}
 800369c:	4618      	mov	r0, r3
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	20000004 	.word	0x20000004

080036ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80036b0:	f7ff fff0 	bl	8003694 <HAL_RCC_GetHCLKFreq>
 80036b4:	4602      	mov	r2, r0
 80036b6:	4b06      	ldr	r3, [pc, #24]	; (80036d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	0a1b      	lsrs	r3, r3, #8
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	4904      	ldr	r1, [pc, #16]	; (80036d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80036c2:	5ccb      	ldrb	r3, [r1, r3]
 80036c4:	f003 031f 	and.w	r3, r3, #31
 80036c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40021000 	.word	0x40021000
 80036d4:	08006330 	.word	0x08006330

080036d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036dc:	f7ff ffda 	bl	8003694 <HAL_RCC_GetHCLKFreq>
 80036e0:	4602      	mov	r2, r0
 80036e2:	4b06      	ldr	r3, [pc, #24]	; (80036fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	0adb      	lsrs	r3, r3, #11
 80036e8:	f003 0307 	and.w	r3, r3, #7
 80036ec:	4904      	ldr	r1, [pc, #16]	; (8003700 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036ee:	5ccb      	ldrb	r3, [r1, r3]
 80036f0:	f003 031f 	and.w	r3, r3, #31
 80036f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40021000 	.word	0x40021000
 8003700:	08006330 	.word	0x08006330

08003704 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800370c:	2300      	movs	r3, #0
 800370e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003710:	4b2a      	ldr	r3, [pc, #168]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800371c:	f7ff f9b6 	bl	8002a8c <HAL_PWREx_GetVoltageRange>
 8003720:	6178      	str	r0, [r7, #20]
 8003722:	e014      	b.n	800374e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003724:	4b25      	ldr	r3, [pc, #148]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003728:	4a24      	ldr	r2, [pc, #144]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800372a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800372e:	6593      	str	r3, [r2, #88]	; 0x58
 8003730:	4b22      	ldr	r3, [pc, #136]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800373c:	f7ff f9a6 	bl	8002a8c <HAL_PWREx_GetVoltageRange>
 8003740:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003742:	4b1e      	ldr	r3, [pc, #120]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003746:	4a1d      	ldr	r2, [pc, #116]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003748:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800374c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003754:	d10b      	bne.n	800376e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b80      	cmp	r3, #128	; 0x80
 800375a:	d919      	bls.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2ba0      	cmp	r3, #160	; 0xa0
 8003760:	d902      	bls.n	8003768 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003762:	2302      	movs	r3, #2
 8003764:	613b      	str	r3, [r7, #16]
 8003766:	e013      	b.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003768:	2301      	movs	r3, #1
 800376a:	613b      	str	r3, [r7, #16]
 800376c:	e010      	b.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b80      	cmp	r3, #128	; 0x80
 8003772:	d902      	bls.n	800377a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003774:	2303      	movs	r3, #3
 8003776:	613b      	str	r3, [r7, #16]
 8003778:	e00a      	b.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b80      	cmp	r3, #128	; 0x80
 800377e:	d102      	bne.n	8003786 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003780:	2302      	movs	r3, #2
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	e004      	b.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b70      	cmp	r3, #112	; 0x70
 800378a:	d101      	bne.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800378c:	2301      	movs	r3, #1
 800378e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003790:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f023 0207 	bic.w	r2, r3, #7
 8003798:	4909      	ldr	r1, [pc, #36]	; (80037c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80037a0:	4b07      	ldr	r3, [pc, #28]	; (80037c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d001      	beq.n	80037b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3718      	adds	r7, #24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000
 80037c0:	40022000 	.word	0x40022000

080037c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037cc:	2300      	movs	r3, #0
 80037ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037d0:	2300      	movs	r3, #0
 80037d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d031      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037e8:	d01a      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80037ea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037ee:	d814      	bhi.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d009      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037f8:	d10f      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80037fa:	4b5d      	ldr	r3, [pc, #372]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	4a5c      	ldr	r2, [pc, #368]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003804:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003806:	e00c      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3304      	adds	r3, #4
 800380c:	2100      	movs	r1, #0
 800380e:	4618      	mov	r0, r3
 8003810:	f000 f9de 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003814:	4603      	mov	r3, r0
 8003816:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003818:	e003      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	74fb      	strb	r3, [r7, #19]
      break;
 800381e:	e000      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003820:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003822:	7cfb      	ldrb	r3, [r7, #19]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10b      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003828:	4b51      	ldr	r3, [pc, #324]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003836:	494e      	ldr	r1, [pc, #312]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800383e:	e001      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 809e 	beq.w	800398e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003852:	2300      	movs	r3, #0
 8003854:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003856:	4b46      	ldr	r3, [pc, #280]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003866:	2300      	movs	r3, #0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00d      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800386c:	4b40      	ldr	r3, [pc, #256]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800386e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003870:	4a3f      	ldr	r2, [pc, #252]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003872:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003876:	6593      	str	r3, [r2, #88]	; 0x58
 8003878:	4b3d      	ldr	r3, [pc, #244]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800387a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800387c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003880:	60bb      	str	r3, [r7, #8]
 8003882:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003884:	2301      	movs	r3, #1
 8003886:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003888:	4b3a      	ldr	r3, [pc, #232]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a39      	ldr	r2, [pc, #228]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800388e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003892:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003894:	f7fd fc4c 	bl	8001130 <HAL_GetTick>
 8003898:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800389a:	e009      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800389c:	f7fd fc48 	bl	8001130 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d902      	bls.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	74fb      	strb	r3, [r7, #19]
        break;
 80038ae:	e005      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038b0:	4b30      	ldr	r3, [pc, #192]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0ef      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80038bc:	7cfb      	ldrb	r3, [r7, #19]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d15a      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038c2:	4b2b      	ldr	r3, [pc, #172]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d01e      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d019      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038de:	4b24      	ldr	r3, [pc, #144]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038ea:	4b21      	ldr	r3, [pc, #132]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038f0:	4a1f      	ldr	r2, [pc, #124]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038fa:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003900:	4a1b      	ldr	r2, [pc, #108]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003906:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800390a:	4a19      	ldr	r2, [pc, #100]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d016      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fd fc08 	bl	8001130 <HAL_GetTick>
 8003920:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003922:	e00b      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003924:	f7fd fc04 	bl	8001130 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003932:	4293      	cmp	r3, r2
 8003934:	d902      	bls.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	74fb      	strb	r3, [r7, #19]
            break;
 800393a:	e006      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800393c:	4b0c      	ldr	r3, [pc, #48]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800393e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0ec      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800394a:	7cfb      	ldrb	r3, [r7, #19]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10b      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003950:	4b07      	ldr	r3, [pc, #28]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003956:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800395e:	4904      	ldr	r1, [pc, #16]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003966:	e009      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003968:	7cfb      	ldrb	r3, [r7, #19]
 800396a:	74bb      	strb	r3, [r7, #18]
 800396c:	e006      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003978:	7cfb      	ldrb	r3, [r7, #19]
 800397a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800397c:	7c7b      	ldrb	r3, [r7, #17]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d105      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003982:	4b8a      	ldr	r3, [pc, #552]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003986:	4a89      	ldr	r2, [pc, #548]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800398c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00a      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800399a:	4b84      	ldr	r3, [pc, #528]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800399c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a0:	f023 0203 	bic.w	r2, r3, #3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	4980      	ldr	r1, [pc, #512]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00a      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039bc:	4b7b      	ldr	r3, [pc, #492]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c2:	f023 020c 	bic.w	r2, r3, #12
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ca:	4978      	ldr	r1, [pc, #480]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039de:	4b73      	ldr	r3, [pc, #460]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ec:	496f      	ldr	r1, [pc, #444]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00a      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a00:	4b6a      	ldr	r3, [pc, #424]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a06:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a0e:	4967      	ldr	r1, [pc, #412]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a22:	4b62      	ldr	r3, [pc, #392]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a30:	495e      	ldr	r1, [pc, #376]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00a      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a44:	4b59      	ldr	r3, [pc, #356]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a4a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a52:	4956      	ldr	r1, [pc, #344]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a66:	4b51      	ldr	r3, [pc, #324]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a74:	494d      	ldr	r1, [pc, #308]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d028      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a88:	4b48      	ldr	r3, [pc, #288]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	4945      	ldr	r1, [pc, #276]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003aa6:	d106      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aa8:	4b40      	ldr	r3, [pc, #256]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	4a3f      	ldr	r2, [pc, #252]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ab2:	60d3      	str	r3, [r2, #12]
 8003ab4:	e011      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003abe:	d10c      	bne.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	3304      	adds	r3, #4
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 f882 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003acc:	4603      	mov	r3, r0
 8003ace:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ad0:	7cfb      	ldrb	r3, [r7, #19]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003ad6:	7cfb      	ldrb	r3, [r7, #19]
 8003ad8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d028      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ae6:	4b31      	ldr	r3, [pc, #196]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af4:	492d      	ldr	r1, [pc, #180]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b04:	d106      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b06:	4b29      	ldr	r3, [pc, #164]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	4a28      	ldr	r2, [pc, #160]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b10:	60d3      	str	r3, [r2, #12]
 8003b12:	e011      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3304      	adds	r3, #4
 8003b22:	2101      	movs	r1, #1
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 f853 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b2e:	7cfb      	ldrb	r3, [r7, #19]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003b34:	7cfb      	ldrb	r3, [r7, #19]
 8003b36:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d01c      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b44:	4b19      	ldr	r3, [pc, #100]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b52:	4916      	ldr	r1, [pc, #88]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b62:	d10c      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3304      	adds	r3, #4
 8003b68:	2102      	movs	r1, #2
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f830 	bl	8003bd0 <RCCEx_PLLSAI1_Config>
 8003b70:	4603      	mov	r3, r0
 8003b72:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b74:	7cfb      	ldrb	r3, [r7, #19]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003b7a:	7cfb      	ldrb	r3, [r7, #19]
 8003b7c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b8a:	4b08      	ldr	r3, [pc, #32]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b90:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b98:	4904      	ldr	r1, [pc, #16]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ba0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3718      	adds	r7, #24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40021000 	.word	0x40021000

08003bb0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003bb4:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a04      	ldr	r2, [pc, #16]	; (8003bcc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003bba:	f043 0304 	orr.w	r3, r3, #4
 8003bbe:	6013      	str	r3, [r2, #0]
}
 8003bc0:	bf00      	nop
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	40021000 	.word	0x40021000

08003bd0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bde:	4b74      	ldr	r3, [pc, #464]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d018      	beq.n	8003c1c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003bea:	4b71      	ldr	r3, [pc, #452]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f003 0203 	and.w	r2, r3, #3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d10d      	bne.n	8003c16 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
       ||
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d009      	beq.n	8003c16 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c02:	4b6b      	ldr	r3, [pc, #428]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	091b      	lsrs	r3, r3, #4
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	1c5a      	adds	r2, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
       ||
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d047      	beq.n	8003ca6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	73fb      	strb	r3, [r7, #15]
 8003c1a:	e044      	b.n	8003ca6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d018      	beq.n	8003c56 <RCCEx_PLLSAI1_Config+0x86>
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d825      	bhi.n	8003c74 <RCCEx_PLLSAI1_Config+0xa4>
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d002      	beq.n	8003c32 <RCCEx_PLLSAI1_Config+0x62>
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d009      	beq.n	8003c44 <RCCEx_PLLSAI1_Config+0x74>
 8003c30:	e020      	b.n	8003c74 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c32:	4b5f      	ldr	r3, [pc, #380]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d11d      	bne.n	8003c7a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c42:	e01a      	b.n	8003c7a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c44:	4b5a      	ldr	r3, [pc, #360]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d116      	bne.n	8003c7e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c54:	e013      	b.n	8003c7e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c56:	4b56      	ldr	r3, [pc, #344]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10f      	bne.n	8003c82 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c62:	4b53      	ldr	r3, [pc, #332]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d109      	bne.n	8003c82 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c72:	e006      	b.n	8003c82 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
      break;
 8003c78:	e004      	b.n	8003c84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c7a:	bf00      	nop
 8003c7c:	e002      	b.n	8003c84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c7e:	bf00      	nop
 8003c80:	e000      	b.n	8003c84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c82:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c84:	7bfb      	ldrb	r3, [r7, #15]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10d      	bne.n	8003ca6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c8a:	4b49      	ldr	r3, [pc, #292]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6819      	ldr	r1, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	430b      	orrs	r3, r1
 8003ca0:	4943      	ldr	r1, [pc, #268]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d17c      	bne.n	8003da6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003cac:	4b40      	ldr	r3, [pc, #256]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a3f      	ldr	r2, [pc, #252]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cb2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb8:	f7fd fa3a 	bl	8001130 <HAL_GetTick>
 8003cbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cbe:	e009      	b.n	8003cd4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cc0:	f7fd fa36 	bl	8001130 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d902      	bls.n	8003cd4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	73fb      	strb	r3, [r7, #15]
        break;
 8003cd2:	e005      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cd4:	4b36      	ldr	r3, [pc, #216]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1ef      	bne.n	8003cc0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d15f      	bne.n	8003da6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d110      	bne.n	8003d0e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cec:	4b30      	ldr	r3, [pc, #192]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003cf4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6892      	ldr	r2, [r2, #8]
 8003cfc:	0211      	lsls	r1, r2, #8
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68d2      	ldr	r2, [r2, #12]
 8003d02:	06d2      	lsls	r2, r2, #27
 8003d04:	430a      	orrs	r2, r1
 8003d06:	492a      	ldr	r1, [pc, #168]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	610b      	str	r3, [r1, #16]
 8003d0c:	e027      	b.n	8003d5e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d112      	bne.n	8003d3a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d14:	4b26      	ldr	r3, [pc, #152]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d1c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6892      	ldr	r2, [r2, #8]
 8003d24:	0211      	lsls	r1, r2, #8
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6912      	ldr	r2, [r2, #16]
 8003d2a:	0852      	lsrs	r2, r2, #1
 8003d2c:	3a01      	subs	r2, #1
 8003d2e:	0552      	lsls	r2, r2, #21
 8003d30:	430a      	orrs	r2, r1
 8003d32:	491f      	ldr	r1, [pc, #124]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	610b      	str	r3, [r1, #16]
 8003d38:	e011      	b.n	8003d5e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d3a:	4b1d      	ldr	r3, [pc, #116]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d42:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6892      	ldr	r2, [r2, #8]
 8003d4a:	0211      	lsls	r1, r2, #8
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6952      	ldr	r2, [r2, #20]
 8003d50:	0852      	lsrs	r2, r2, #1
 8003d52:	3a01      	subs	r2, #1
 8003d54:	0652      	lsls	r2, r2, #25
 8003d56:	430a      	orrs	r2, r1
 8003d58:	4915      	ldr	r1, [pc, #84]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d5e:	4b14      	ldr	r3, [pc, #80]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a13      	ldr	r2, [pc, #76]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d64:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d68:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6a:	f7fd f9e1 	bl	8001130 <HAL_GetTick>
 8003d6e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d70:	e009      	b.n	8003d86 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d72:	f7fd f9dd 	bl	8001130 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d902      	bls.n	8003d86 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	73fb      	strb	r3, [r7, #15]
          break;
 8003d84:	e005      	b.n	8003d92 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d86:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0ef      	beq.n	8003d72 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d106      	bne.n	8003da6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d98:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d9a:	691a      	ldr	r2, [r3, #16]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	4903      	ldr	r1, [pc, #12]	; (8003db0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40021000 	.word	0x40021000

08003db4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e040      	b.n	8003e48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d106      	bne.n	8003ddc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7fc ffbe 	bl	8000d58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2224      	movs	r2, #36	; 0x24
 8003de0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 0201 	bic.w	r2, r2, #1
 8003df0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 f8fe 	bl	8003ff4 <UART_SetConfig>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d101      	bne.n	8003e02 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e022      	b.n	8003e48 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 fb1e 	bl	800444c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 fba5 	bl	8004590 <UART_CheckIdleState>
 8003e46:	4603      	mov	r3, r0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b08a      	sub	sp, #40	; 0x28
 8003e54:	af02      	add	r7, sp, #8
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	603b      	str	r3, [r7, #0]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e64:	2b20      	cmp	r3, #32
 8003e66:	f040 80bf 	bne.w	8003fe8 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d002      	beq.n	8003e76 <HAL_UART_Receive+0x26>
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e0b7      	b.n	8003fea <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_UART_Receive+0x38>
 8003e84:	2302      	movs	r3, #2
 8003e86:	e0b0      	b.n	8003fea <HAL_UART_Receive+0x19a>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2222      	movs	r2, #34	; 0x22
 8003e9c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ea4:	f7fd f944 	bl	8001130 <HAL_GetTick>
 8003ea8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	88fa      	ldrh	r2, [r7, #6]
 8003eae:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	88fa      	ldrh	r2, [r7, #6]
 8003eb6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ec2:	d10e      	bne.n	8003ee2 <HAL_UART_Receive+0x92>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d105      	bne.n	8003ed8 <HAL_UART_Receive+0x88>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003ed2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ed6:	e02d      	b.n	8003f34 <HAL_UART_Receive+0xe4>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	22ff      	movs	r2, #255	; 0xff
 8003edc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ee0:	e028      	b.n	8003f34 <HAL_UART_Receive+0xe4>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10d      	bne.n	8003f06 <HAL_UART_Receive+0xb6>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d104      	bne.n	8003efc <HAL_UART_Receive+0xac>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	22ff      	movs	r2, #255	; 0xff
 8003ef6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003efa:	e01b      	b.n	8003f34 <HAL_UART_Receive+0xe4>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	227f      	movs	r2, #127	; 0x7f
 8003f00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f04:	e016      	b.n	8003f34 <HAL_UART_Receive+0xe4>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f0e:	d10d      	bne.n	8003f2c <HAL_UART_Receive+0xdc>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d104      	bne.n	8003f22 <HAL_UART_Receive+0xd2>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	227f      	movs	r2, #127	; 0x7f
 8003f1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f20:	e008      	b.n	8003f34 <HAL_UART_Receive+0xe4>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	223f      	movs	r2, #63	; 0x3f
 8003f26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f2a:	e003      	b.n	8003f34 <HAL_UART_Receive+0xe4>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f3a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f44:	d108      	bne.n	8003f58 <HAL_UART_Receive+0x108>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d104      	bne.n	8003f58 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	e003      	b.n	8003f60 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003f68:	e033      	b.n	8003fd2 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2200      	movs	r2, #0
 8003f72:	2120      	movs	r1, #32
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 fb54 	bl	8004622 <UART_WaitOnFlagUntilTimeout>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e032      	b.n	8003fea <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10c      	bne.n	8003fa4 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	8a7b      	ldrh	r3, [r7, #18]
 8003f94:	4013      	ands	r3, r2
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	3302      	adds	r3, #2
 8003fa0:	61bb      	str	r3, [r7, #24]
 8003fa2:	e00d      	b.n	8003fc0 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	8a7b      	ldrh	r3, [r7, #18]
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1c5      	bne.n	8003f6a <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	e000      	b.n	8003fea <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8003fe8:	2302      	movs	r3, #2
  }
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3720      	adds	r7, #32
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ff8:	b08a      	sub	sp, #40	; 0x28
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	431a      	orrs	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	431a      	orrs	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	4313      	orrs	r3, r2
 800401a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	4bb4      	ldr	r3, [pc, #720]	; (80042f4 <UART_SetConfig+0x300>)
 8004024:	4013      	ands	r3, r2
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800402c:	430b      	orrs	r3, r1
 800402e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4aa9      	ldr	r2, [pc, #676]	; (80042f8 <UART_SetConfig+0x304>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800405c:	4313      	orrs	r3, r2
 800405e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004070:	430a      	orrs	r2, r1
 8004072:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4aa0      	ldr	r2, [pc, #640]	; (80042fc <UART_SetConfig+0x308>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d126      	bne.n	80040cc <UART_SetConfig+0xd8>
 800407e:	4ba0      	ldr	r3, [pc, #640]	; (8004300 <UART_SetConfig+0x30c>)
 8004080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004084:	f003 0303 	and.w	r3, r3, #3
 8004088:	2b03      	cmp	r3, #3
 800408a:	d81b      	bhi.n	80040c4 <UART_SetConfig+0xd0>
 800408c:	a201      	add	r2, pc, #4	; (adr r2, 8004094 <UART_SetConfig+0xa0>)
 800408e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004092:	bf00      	nop
 8004094:	080040a5 	.word	0x080040a5
 8004098:	080040b5 	.word	0x080040b5
 800409c:	080040ad 	.word	0x080040ad
 80040a0:	080040bd 	.word	0x080040bd
 80040a4:	2301      	movs	r3, #1
 80040a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040aa:	e080      	b.n	80041ae <UART_SetConfig+0x1ba>
 80040ac:	2302      	movs	r3, #2
 80040ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040b2:	e07c      	b.n	80041ae <UART_SetConfig+0x1ba>
 80040b4:	2304      	movs	r3, #4
 80040b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ba:	e078      	b.n	80041ae <UART_SetConfig+0x1ba>
 80040bc:	2308      	movs	r3, #8
 80040be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040c2:	e074      	b.n	80041ae <UART_SetConfig+0x1ba>
 80040c4:	2310      	movs	r3, #16
 80040c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ca:	e070      	b.n	80041ae <UART_SetConfig+0x1ba>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a8c      	ldr	r2, [pc, #560]	; (8004304 <UART_SetConfig+0x310>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d138      	bne.n	8004148 <UART_SetConfig+0x154>
 80040d6:	4b8a      	ldr	r3, [pc, #552]	; (8004300 <UART_SetConfig+0x30c>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f003 030c 	and.w	r3, r3, #12
 80040e0:	2b0c      	cmp	r3, #12
 80040e2:	d82d      	bhi.n	8004140 <UART_SetConfig+0x14c>
 80040e4:	a201      	add	r2, pc, #4	; (adr r2, 80040ec <UART_SetConfig+0xf8>)
 80040e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ea:	bf00      	nop
 80040ec:	08004121 	.word	0x08004121
 80040f0:	08004141 	.word	0x08004141
 80040f4:	08004141 	.word	0x08004141
 80040f8:	08004141 	.word	0x08004141
 80040fc:	08004131 	.word	0x08004131
 8004100:	08004141 	.word	0x08004141
 8004104:	08004141 	.word	0x08004141
 8004108:	08004141 	.word	0x08004141
 800410c:	08004129 	.word	0x08004129
 8004110:	08004141 	.word	0x08004141
 8004114:	08004141 	.word	0x08004141
 8004118:	08004141 	.word	0x08004141
 800411c:	08004139 	.word	0x08004139
 8004120:	2300      	movs	r3, #0
 8004122:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004126:	e042      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004128:	2302      	movs	r3, #2
 800412a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800412e:	e03e      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004130:	2304      	movs	r3, #4
 8004132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004136:	e03a      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004138:	2308      	movs	r3, #8
 800413a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800413e:	e036      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004140:	2310      	movs	r3, #16
 8004142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004146:	e032      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a6a      	ldr	r2, [pc, #424]	; (80042f8 <UART_SetConfig+0x304>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d12a      	bne.n	80041a8 <UART_SetConfig+0x1b4>
 8004152:	4b6b      	ldr	r3, [pc, #428]	; (8004300 <UART_SetConfig+0x30c>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004158:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800415c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004160:	d01a      	beq.n	8004198 <UART_SetConfig+0x1a4>
 8004162:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004166:	d81b      	bhi.n	80041a0 <UART_SetConfig+0x1ac>
 8004168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800416c:	d00c      	beq.n	8004188 <UART_SetConfig+0x194>
 800416e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004172:	d815      	bhi.n	80041a0 <UART_SetConfig+0x1ac>
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <UART_SetConfig+0x18c>
 8004178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800417c:	d008      	beq.n	8004190 <UART_SetConfig+0x19c>
 800417e:	e00f      	b.n	80041a0 <UART_SetConfig+0x1ac>
 8004180:	2300      	movs	r3, #0
 8004182:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004186:	e012      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004188:	2302      	movs	r3, #2
 800418a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800418e:	e00e      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004190:	2304      	movs	r3, #4
 8004192:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004196:	e00a      	b.n	80041ae <UART_SetConfig+0x1ba>
 8004198:	2308      	movs	r3, #8
 800419a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800419e:	e006      	b.n	80041ae <UART_SetConfig+0x1ba>
 80041a0:	2310      	movs	r3, #16
 80041a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041a6:	e002      	b.n	80041ae <UART_SetConfig+0x1ba>
 80041a8:	2310      	movs	r3, #16
 80041aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a51      	ldr	r2, [pc, #324]	; (80042f8 <UART_SetConfig+0x304>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d17a      	bne.n	80042ae <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d824      	bhi.n	800420a <UART_SetConfig+0x216>
 80041c0:	a201      	add	r2, pc, #4	; (adr r2, 80041c8 <UART_SetConfig+0x1d4>)
 80041c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c6:	bf00      	nop
 80041c8:	080041ed 	.word	0x080041ed
 80041cc:	0800420b 	.word	0x0800420b
 80041d0:	080041f5 	.word	0x080041f5
 80041d4:	0800420b 	.word	0x0800420b
 80041d8:	080041fb 	.word	0x080041fb
 80041dc:	0800420b 	.word	0x0800420b
 80041e0:	0800420b 	.word	0x0800420b
 80041e4:	0800420b 	.word	0x0800420b
 80041e8:	08004203 	.word	0x08004203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041ec:	f7ff fa5e 	bl	80036ac <HAL_RCC_GetPCLK1Freq>
 80041f0:	61f8      	str	r0, [r7, #28]
        break;
 80041f2:	e010      	b.n	8004216 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041f4:	4b44      	ldr	r3, [pc, #272]	; (8004308 <UART_SetConfig+0x314>)
 80041f6:	61fb      	str	r3, [r7, #28]
        break;
 80041f8:	e00d      	b.n	8004216 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041fa:	f7ff f9bf 	bl	800357c <HAL_RCC_GetSysClockFreq>
 80041fe:	61f8      	str	r0, [r7, #28]
        break;
 8004200:	e009      	b.n	8004216 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004206:	61fb      	str	r3, [r7, #28]
        break;
 8004208:	e005      	b.n	8004216 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800420a:	2300      	movs	r3, #0
 800420c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004214:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 8107 	beq.w	800442c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	69fa      	ldr	r2, [r7, #28]
 800422a:	429a      	cmp	r2, r3
 800422c:	d305      	bcc.n	800423a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004234:	69fa      	ldr	r2, [r7, #28]
 8004236:	429a      	cmp	r2, r3
 8004238:	d903      	bls.n	8004242 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004240:	e0f4      	b.n	800442c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	2200      	movs	r2, #0
 8004246:	461c      	mov	r4, r3
 8004248:	4615      	mov	r5, r2
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	f04f 0300 	mov.w	r3, #0
 8004252:	022b      	lsls	r3, r5, #8
 8004254:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004258:	0222      	lsls	r2, r4, #8
 800425a:	68f9      	ldr	r1, [r7, #12]
 800425c:	6849      	ldr	r1, [r1, #4]
 800425e:	0849      	lsrs	r1, r1, #1
 8004260:	2000      	movs	r0, #0
 8004262:	4688      	mov	r8, r1
 8004264:	4681      	mov	r9, r0
 8004266:	eb12 0a08 	adds.w	sl, r2, r8
 800426a:	eb43 0b09 	adc.w	fp, r3, r9
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	603b      	str	r3, [r7, #0]
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800427c:	4650      	mov	r0, sl
 800427e:	4659      	mov	r1, fp
 8004280:	f7fc fb3c 	bl	80008fc <__aeabi_uldivmod>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4613      	mov	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004292:	d308      	bcc.n	80042a6 <UART_SetConfig+0x2b2>
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800429a:	d204      	bcs.n	80042a6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	60da      	str	r2, [r3, #12]
 80042a4:	e0c2      	b.n	800442c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80042ac:	e0be      	b.n	800442c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042b6:	d16a      	bne.n	800438e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80042b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042bc:	2b08      	cmp	r3, #8
 80042be:	d834      	bhi.n	800432a <UART_SetConfig+0x336>
 80042c0:	a201      	add	r2, pc, #4	; (adr r2, 80042c8 <UART_SetConfig+0x2d4>)
 80042c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c6:	bf00      	nop
 80042c8:	080042ed 	.word	0x080042ed
 80042cc:	0800430d 	.word	0x0800430d
 80042d0:	08004315 	.word	0x08004315
 80042d4:	0800432b 	.word	0x0800432b
 80042d8:	0800431b 	.word	0x0800431b
 80042dc:	0800432b 	.word	0x0800432b
 80042e0:	0800432b 	.word	0x0800432b
 80042e4:	0800432b 	.word	0x0800432b
 80042e8:	08004323 	.word	0x08004323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042ec:	f7ff f9de 	bl	80036ac <HAL_RCC_GetPCLK1Freq>
 80042f0:	61f8      	str	r0, [r7, #28]
        break;
 80042f2:	e020      	b.n	8004336 <UART_SetConfig+0x342>
 80042f4:	efff69f3 	.word	0xefff69f3
 80042f8:	40008000 	.word	0x40008000
 80042fc:	40013800 	.word	0x40013800
 8004300:	40021000 	.word	0x40021000
 8004304:	40004400 	.word	0x40004400
 8004308:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800430c:	f7ff f9e4 	bl	80036d8 <HAL_RCC_GetPCLK2Freq>
 8004310:	61f8      	str	r0, [r7, #28]
        break;
 8004312:	e010      	b.n	8004336 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004314:	4b4c      	ldr	r3, [pc, #304]	; (8004448 <UART_SetConfig+0x454>)
 8004316:	61fb      	str	r3, [r7, #28]
        break;
 8004318:	e00d      	b.n	8004336 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800431a:	f7ff f92f 	bl	800357c <HAL_RCC_GetSysClockFreq>
 800431e:	61f8      	str	r0, [r7, #28]
        break;
 8004320:	e009      	b.n	8004336 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004326:	61fb      	str	r3, [r7, #28]
        break;
 8004328:	e005      	b.n	8004336 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800432a:	2300      	movs	r3, #0
 800432c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004334:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d077      	beq.n	800442c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	005a      	lsls	r2, r3, #1
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	085b      	lsrs	r3, r3, #1
 8004346:	441a      	add	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004350:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	2b0f      	cmp	r3, #15
 8004356:	d916      	bls.n	8004386 <UART_SetConfig+0x392>
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800435e:	d212      	bcs.n	8004386 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	b29b      	uxth	r3, r3
 8004364:	f023 030f 	bic.w	r3, r3, #15
 8004368:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	085b      	lsrs	r3, r3, #1
 800436e:	b29b      	uxth	r3, r3
 8004370:	f003 0307 	and.w	r3, r3, #7
 8004374:	b29a      	uxth	r2, r3
 8004376:	8afb      	ldrh	r3, [r7, #22]
 8004378:	4313      	orrs	r3, r2
 800437a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	8afa      	ldrh	r2, [r7, #22]
 8004382:	60da      	str	r2, [r3, #12]
 8004384:	e052      	b.n	800442c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800438c:	e04e      	b.n	800442c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800438e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004392:	2b08      	cmp	r3, #8
 8004394:	d827      	bhi.n	80043e6 <UART_SetConfig+0x3f2>
 8004396:	a201      	add	r2, pc, #4	; (adr r2, 800439c <UART_SetConfig+0x3a8>)
 8004398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439c:	080043c1 	.word	0x080043c1
 80043a0:	080043c9 	.word	0x080043c9
 80043a4:	080043d1 	.word	0x080043d1
 80043a8:	080043e7 	.word	0x080043e7
 80043ac:	080043d7 	.word	0x080043d7
 80043b0:	080043e7 	.word	0x080043e7
 80043b4:	080043e7 	.word	0x080043e7
 80043b8:	080043e7 	.word	0x080043e7
 80043bc:	080043df 	.word	0x080043df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043c0:	f7ff f974 	bl	80036ac <HAL_RCC_GetPCLK1Freq>
 80043c4:	61f8      	str	r0, [r7, #28]
        break;
 80043c6:	e014      	b.n	80043f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043c8:	f7ff f986 	bl	80036d8 <HAL_RCC_GetPCLK2Freq>
 80043cc:	61f8      	str	r0, [r7, #28]
        break;
 80043ce:	e010      	b.n	80043f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043d0:	4b1d      	ldr	r3, [pc, #116]	; (8004448 <UART_SetConfig+0x454>)
 80043d2:	61fb      	str	r3, [r7, #28]
        break;
 80043d4:	e00d      	b.n	80043f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043d6:	f7ff f8d1 	bl	800357c <HAL_RCC_GetSysClockFreq>
 80043da:	61f8      	str	r0, [r7, #28]
        break;
 80043dc:	e009      	b.n	80043f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043e2:	61fb      	str	r3, [r7, #28]
        break;
 80043e4:	e005      	b.n	80043f2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80043f0:	bf00      	nop
    }

    if (pclk != 0U)
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d019      	beq.n	800442c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	085a      	lsrs	r2, r3, #1
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	441a      	add	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	fbb2 f3f3 	udiv	r3, r2, r3
 800440a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	2b0f      	cmp	r3, #15
 8004410:	d909      	bls.n	8004426 <UART_SetConfig+0x432>
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004418:	d205      	bcs.n	8004426 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	60da      	str	r2, [r3, #12]
 8004424:	e002      	b.n	800442c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004438:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800443c:	4618      	mov	r0, r3
 800443e:	3728      	adds	r7, #40	; 0x28
 8004440:	46bd      	mov	sp, r7
 8004442:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004446:	bf00      	nop
 8004448:	00f42400 	.word	0x00f42400

0800444c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00a      	beq.n	8004476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00a      	beq.n	80044ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00a      	beq.n	80044fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004502:	f003 0320 	and.w	r3, r3, #32
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	430a      	orrs	r2, r1
 800451e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004528:	2b00      	cmp	r3, #0
 800452a:	d01a      	beq.n	8004562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	430a      	orrs	r2, r1
 8004540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800454a:	d10a      	bne.n	8004562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00a      	beq.n	8004584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	430a      	orrs	r2, r1
 8004582:	605a      	str	r2, [r3, #4]
  }
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af02      	add	r7, sp, #8
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045a0:	f7fc fdc6 	bl	8001130 <HAL_GetTick>
 80045a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d10e      	bne.n	80045d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f82d 	bl	8004622 <UART_WaitOnFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e023      	b.n	800461a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b04      	cmp	r3, #4
 80045de:	d10e      	bne.n	80045fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f817 	bl	8004622 <UART_WaitOnFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e00d      	b.n	800461a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b09c      	sub	sp, #112	; 0x70
 8004626:	af00      	add	r7, sp, #0
 8004628:	60f8      	str	r0, [r7, #12]
 800462a:	60b9      	str	r1, [r7, #8]
 800462c:	603b      	str	r3, [r7, #0]
 800462e:	4613      	mov	r3, r2
 8004630:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004632:	e0a5      	b.n	8004780 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800463a:	f000 80a1 	beq.w	8004780 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800463e:	f7fc fd77 	bl	8001130 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800464a:	429a      	cmp	r2, r3
 800464c:	d302      	bcc.n	8004654 <UART_WaitOnFlagUntilTimeout+0x32>
 800464e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004650:	2b00      	cmp	r3, #0
 8004652:	d13e      	bne.n	80046d2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004664:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004668:	667b      	str	r3, [r7, #100]	; 0x64
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	461a      	mov	r2, r3
 8004670:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004672:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004674:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004678:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e6      	bne.n	8004654 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3308      	adds	r3, #8
 800468c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	663b      	str	r3, [r7, #96]	; 0x60
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3308      	adds	r3, #8
 80046a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80046a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80046ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80046b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e5      	bne.n	8004686 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2220      	movs	r2, #32
 80046be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e067      	b.n	80047a2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d04f      	beq.n	8004780 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ee:	d147      	bne.n	8004780 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046f8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004702:	e853 3f00 	ldrex	r3, [r3]
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800470e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	461a      	mov	r2, r3
 8004716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004718:	637b      	str	r3, [r7, #52]	; 0x34
 800471a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800471e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004720:	e841 2300 	strex	r3, r2, [r1]
 8004724:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1e6      	bne.n	80046fa <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	3308      	adds	r3, #8
 8004732:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	e853 3f00 	ldrex	r3, [r3]
 800473a:	613b      	str	r3, [r7, #16]
   return(result);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	66bb      	str	r3, [r7, #104]	; 0x68
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	3308      	adds	r3, #8
 800474a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800474c:	623a      	str	r2, [r7, #32]
 800474e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004750:	69f9      	ldr	r1, [r7, #28]
 8004752:	6a3a      	ldr	r2, [r7, #32]
 8004754:	e841 2300 	strex	r3, r2, [r1]
 8004758:	61bb      	str	r3, [r7, #24]
   return(result);
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1e5      	bne.n	800472c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2220      	movs	r2, #32
 8004764:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2220      	movs	r2, #32
 800476a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e010      	b.n	80047a2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	69da      	ldr	r2, [r3, #28]
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	4013      	ands	r3, r2
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	429a      	cmp	r2, r3
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	461a      	mov	r2, r3
 8004798:	79fb      	ldrb	r3, [r7, #7]
 800479a:	429a      	cmp	r2, r3
 800479c:	f43f af4a 	beq.w	8004634 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3770      	adds	r7, #112	; 0x70
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	0000      	movs	r0, r0
 80047ac:	0000      	movs	r0, r0
	...

080047b0 <voltage_cal>:
uint16_t raw_value;

float adc1_value,adc2_value;

float voltage_cal(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
	 raw_value = adc_value();
 80047b4:	f000 fbd0 	bl	8004f58 <adc_value>
 80047b8:	4603      	mov	r3, r0
 80047ba:	461a      	mov	r2, r3
 80047bc:	4b0e      	ldr	r3, [pc, #56]	; (80047f8 <voltage_cal+0x48>)
 80047be:	801a      	strh	r2, [r3, #0]
	return (raw_value * (3.3 / 4095));
 80047c0:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <voltage_cal+0x48>)
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fb ffdf 	bl	8000788 <__aeabi_i2d>
 80047ca:	a309      	add	r3, pc, #36	; (adr r3, 80047f0 <voltage_cal+0x40>)
 80047cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d0:	f7fb fd5e 	bl	8000290 <__aeabi_dmul>
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4610      	mov	r0, r2
 80047da:	4619      	mov	r1, r3
 80047dc:	f7fc f83e 	bl	800085c <__aeabi_d2f>
 80047e0:	4603      	mov	r3, r0
 80047e2:	ee07 3a90 	vmov	s15, r3
}
 80047e6:	eeb0 0a67 	vmov.f32	s0, s15
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	f3af 8000 	nop.w
 80047f0:	e734d9b4 	.word	0xe734d9b4
 80047f4:	3f4a680c 	.word	0x3f4a680c
 80047f8:	20000098 	.word	0x20000098

080047fc <adc_channel>:

void adc_channel(ADC_Channel channel)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	4603      	mov	r3, r0
 8004804:	71fb      	strb	r3, [r7, #7]
	switch(channel)
 8004806:	79fb      	ldrb	r3, [r7, #7]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d002      	beq.n	8004812 <adc_channel+0x16>
 800480c:	2b02      	cmp	r3, #2
 800480e:	d003      	beq.n	8004818 <adc_channel+0x1c>
 8004810:	e005      	b.n	800481e <adc_channel+0x22>
	{
	case my_ADC_CHANNEL_5:
		ADC_select_CH5();
 8004812:	f000 fb37 	bl	8004e84 <ADC_select_CH5>
		break;
 8004816:	e002      	b.n	800481e <adc_channel+0x22>
	case my_ADC_CHANNEL_6:
		ADC_select_CH6();
 8004818:	f000 fb5e 	bl	8004ed8 <ADC_select_CH6>
		break;
 800481c:	bf00      	nop

	}
	adc_start();
 800481e:	f000 fb85 	bl	8004f2c <adc_start>
	adc_conversion();
 8004822:	f000 fb8d 	bl	8004f40 <adc_conversion>
	if (channel == my_ADC_CHANNEL_5)
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d107      	bne.n	800483c <adc_channel+0x40>
	{
		adc1_value = voltage_cal();
 800482c:	f7ff ffc0 	bl	80047b0 <voltage_cal>
 8004830:	eef0 7a40 	vmov.f32	s15, s0
 8004834:	4b09      	ldr	r3, [pc, #36]	; (800485c <adc_channel+0x60>)
 8004836:	edc3 7a00 	vstr	s15, [r3]
 800483a:	e009      	b.n	8004850 <adc_channel+0x54>
	} else if (channel == my_ADC_CHANNEL_6)
 800483c:	79fb      	ldrb	r3, [r7, #7]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d106      	bne.n	8004850 <adc_channel+0x54>
	{
		adc2_value = voltage_cal();
 8004842:	f7ff ffb5 	bl	80047b0 <voltage_cal>
 8004846:	eef0 7a40 	vmov.f32	s15, s0
 800484a:	4b05      	ldr	r3, [pc, #20]	; (8004860 <adc_channel+0x64>)
 800484c:	edc3 7a00 	vstr	s15, [r3]
	}
	adc_stop();
 8004850:	f000 fb8e 	bl	8004f70 <adc_stop>
}
 8004854:	bf00      	nop
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	2000009c 	.word	0x2000009c
 8004860:	200000a0 	.word	0x200000a0

08004864 <adc_handler>:

//void adc_handler(ADC_Channel channel[], size_t num_channel)
void adc_handler(ADC_Channel channel)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	4603      	mov	r3, r0
 800486c:	71fb      	strb	r3, [r7, #7]
//	for (size_t i = 0; i < num_channel; i++) {
//    adc_channel(channel[i]);


	adc_channel(channel);
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff ffc3 	bl	80047fc <adc_channel>
}
 8004876:	bf00      	nop
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
	...

08004880 <Configurator>:
char config[4];
uint8_t s[4];
extern struct status d;

 void Configurator()
 {
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
	 data_receive();
 8004884:	f000 fc4a 	bl	800511c <data_receive>

		  if (tx_data[0] != '\0')
 8004888:	4b0e      	ldr	r3, [pc, #56]	; (80048c4 <Configurator+0x44>)
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <Configurator+0x18>
		   {
		     flag = 1; // Set flag to indicate data has been received
 8004890:	4b0d      	ldr	r3, [pc, #52]	; (80048c8 <Configurator+0x48>)
 8004892:	2201      	movs	r2, #1
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	e002      	b.n	800489e <Configurator+0x1e>
		   }
		   else
		   {
			   flag=0;
 8004898:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <Configurator+0x48>)
 800489a:	2200      	movs	r2, #0
 800489c:	601a      	str	r2, [r3, #0]
		   }

           if (flag)
 800489e:	4b0a      	ldr	r3, [pc, #40]	; (80048c8 <Configurator+0x48>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <Configurator+0x2e>
           {
	        extract_data();
 80048a6:	f000 f8cb 	bl	8004a40 <extract_data>
	        pin_config();
 80048aa:	f000 f901 	bl	8004ab0 <pin_config>
	        //clear_buffer();
           }
            reset_output();
 80048ae:	f000 f84d 	bl	800494c <reset_output>
           	set_output();
 80048b2:	f000 f80d 	bl	80048d0 <set_output>
            pin_status = read_pinstatus();
 80048b6:	f000 f887 	bl	80049c8 <read_pinstatus>
 80048ba:	4603      	mov	r3, r0
 80048bc:	4a03      	ldr	r2, [pc, #12]	; (80048cc <Configurator+0x4c>)
 80048be:	6013      	str	r3, [r2, #0]
//            status_transmit();
            //DataTOgsm(d);


 }
 80048c0:	bf00      	nop
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	200000a8 	.word	0x200000a8
 80048c8:	20000158 	.word	0x20000158
 80048cc:	2000015c 	.word	0x2000015c

080048d0 <set_output>:
//
//   HAL_UART_Receive_IT(&huart1, (uint8_t *)buffer, 20);
// }

 void set_output()
 {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
	 if(config[0] == 0)
 80048d4:	4b1a      	ldr	r3, [pc, #104]	; (8004940 <set_output+0x70>)
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d108      	bne.n	80048ee <set_output+0x1e>
	{
		 d.gpio[0] = write_gpio(GPIOB,GPIO_PIN_0, PIN_SET);
 80048dc:	2201      	movs	r2, #1
 80048de:	2101      	movs	r1, #1
 80048e0:	4818      	ldr	r0, [pc, #96]	; (8004944 <set_output+0x74>)
 80048e2:	f000 fc3f 	bl	8005164 <write_gpio>
 80048e6:	4603      	mov	r3, r0
 80048e8:	461a      	mov	r2, r3
 80048ea:	4b17      	ldr	r3, [pc, #92]	; (8004948 <set_output+0x78>)
 80048ec:	701a      	strb	r2, [r3, #0]
	}

	if(config[1] == 0)
 80048ee:	4b14      	ldr	r3, [pc, #80]	; (8004940 <set_output+0x70>)
 80048f0:	785b      	ldrb	r3, [r3, #1]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d108      	bne.n	8004908 <set_output+0x38>
	{
		d.gpio[1] = write_gpio(GPIOB,GPIO_PIN_1, PIN_SET);
 80048f6:	2201      	movs	r2, #1
 80048f8:	2102      	movs	r1, #2
 80048fa:	4812      	ldr	r0, [pc, #72]	; (8004944 <set_output+0x74>)
 80048fc:	f000 fc32 	bl	8005164 <write_gpio>
 8004900:	4603      	mov	r3, r0
 8004902:	461a      	mov	r2, r3
 8004904:	4b10      	ldr	r3, [pc, #64]	; (8004948 <set_output+0x78>)
 8004906:	705a      	strb	r2, [r3, #1]
	}

	if(config[2] == 0)
 8004908:	4b0d      	ldr	r3, [pc, #52]	; (8004940 <set_output+0x70>)
 800490a:	789b      	ldrb	r3, [r3, #2]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d108      	bne.n	8004922 <set_output+0x52>
	{
		d.gpio[2] = write_gpio(GPIOB,GPIO_PIN_4, PIN_SET);
 8004910:	2201      	movs	r2, #1
 8004912:	2110      	movs	r1, #16
 8004914:	480b      	ldr	r0, [pc, #44]	; (8004944 <set_output+0x74>)
 8004916:	f000 fc25 	bl	8005164 <write_gpio>
 800491a:	4603      	mov	r3, r0
 800491c:	461a      	mov	r2, r3
 800491e:	4b0a      	ldr	r3, [pc, #40]	; (8004948 <set_output+0x78>)
 8004920:	709a      	strb	r2, [r3, #2]
	}

	if(config[3] == 0)
 8004922:	4b07      	ldr	r3, [pc, #28]	; (8004940 <set_output+0x70>)
 8004924:	78db      	ldrb	r3, [r3, #3]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d108      	bne.n	800493c <set_output+0x6c>
	{
		d.gpio[3] = write_gpio(GPIOB,GPIO_PIN_5, PIN_SET);
 800492a:	2201      	movs	r2, #1
 800492c:	2120      	movs	r1, #32
 800492e:	4805      	ldr	r0, [pc, #20]	; (8004944 <set_output+0x74>)
 8004930:	f000 fc18 	bl	8005164 <write_gpio>
 8004934:	4603      	mov	r3, r0
 8004936:	461a      	mov	r2, r3
 8004938:	4b03      	ldr	r3, [pc, #12]	; (8004948 <set_output+0x78>)
 800493a:	70da      	strb	r2, [r3, #3]
	}
 }
 800493c:	bf00      	nop
 800493e:	bd80      	pop	{r7, pc}
 8004940:	20000160 	.word	0x20000160
 8004944:	48000400 	.word	0x48000400
 8004948:	200001dc 	.word	0x200001dc

0800494c <reset_output>:

 void reset_output()
  {
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
 	 if(config[0] == 0)
 8004950:	4b1a      	ldr	r3, [pc, #104]	; (80049bc <reset_output+0x70>)
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d108      	bne.n	800496a <reset_output+0x1e>
 	{
 		d.gpio[0] = write_gpio(GPIOB,GPIO_PIN_0, PIN_RESET);
 8004958:	2200      	movs	r2, #0
 800495a:	2101      	movs	r1, #1
 800495c:	4818      	ldr	r0, [pc, #96]	; (80049c0 <reset_output+0x74>)
 800495e:	f000 fc01 	bl	8005164 <write_gpio>
 8004962:	4603      	mov	r3, r0
 8004964:	461a      	mov	r2, r3
 8004966:	4b17      	ldr	r3, [pc, #92]	; (80049c4 <reset_output+0x78>)
 8004968:	701a      	strb	r2, [r3, #0]
 	}

 	if(config[1] == 0)
 800496a:	4b14      	ldr	r3, [pc, #80]	; (80049bc <reset_output+0x70>)
 800496c:	785b      	ldrb	r3, [r3, #1]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d108      	bne.n	8004984 <reset_output+0x38>
 	{
 		d.gpio[1]=write_gpio(GPIOB,GPIO_PIN_1, PIN_RESET);
 8004972:	2200      	movs	r2, #0
 8004974:	2102      	movs	r1, #2
 8004976:	4812      	ldr	r0, [pc, #72]	; (80049c0 <reset_output+0x74>)
 8004978:	f000 fbf4 	bl	8005164 <write_gpio>
 800497c:	4603      	mov	r3, r0
 800497e:	461a      	mov	r2, r3
 8004980:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <reset_output+0x78>)
 8004982:	705a      	strb	r2, [r3, #1]
 	}

 	if(config[2] == 0)
 8004984:	4b0d      	ldr	r3, [pc, #52]	; (80049bc <reset_output+0x70>)
 8004986:	789b      	ldrb	r3, [r3, #2]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d108      	bne.n	800499e <reset_output+0x52>
 	{
 		d.gpio[2] = write_gpio(GPIOB,GPIO_PIN_4, PIN_RESET);
 800498c:	2200      	movs	r2, #0
 800498e:	2110      	movs	r1, #16
 8004990:	480b      	ldr	r0, [pc, #44]	; (80049c0 <reset_output+0x74>)
 8004992:	f000 fbe7 	bl	8005164 <write_gpio>
 8004996:	4603      	mov	r3, r0
 8004998:	461a      	mov	r2, r3
 800499a:	4b0a      	ldr	r3, [pc, #40]	; (80049c4 <reset_output+0x78>)
 800499c:	709a      	strb	r2, [r3, #2]
 	}

 	if(config[3] == 0)
 800499e:	4b07      	ldr	r3, [pc, #28]	; (80049bc <reset_output+0x70>)
 80049a0:	78db      	ldrb	r3, [r3, #3]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d108      	bne.n	80049b8 <reset_output+0x6c>
 	{
 		d.gpio[3] = write_gpio(GPIOB,GPIO_PIN_5, PIN_RESET);
 80049a6:	2200      	movs	r2, #0
 80049a8:	2120      	movs	r1, #32
 80049aa:	4805      	ldr	r0, [pc, #20]	; (80049c0 <reset_output+0x74>)
 80049ac:	f000 fbda 	bl	8005164 <write_gpio>
 80049b0:	4603      	mov	r3, r0
 80049b2:	461a      	mov	r2, r3
 80049b4:	4b03      	ldr	r3, [pc, #12]	; (80049c4 <reset_output+0x78>)
 80049b6:	70da      	strb	r2, [r3, #3]
 	}
  }
 80049b8:	bf00      	nop
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	20000160 	.word	0x20000160
 80049c0:	48000400 	.word	0x48000400
 80049c4:	200001dc 	.word	0x200001dc

080049c8 <read_pinstatus>:

 uint8_t* read_pinstatus()
 {
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
	 if(config[0]==1)
 80049cc:	4b19      	ldr	r3, [pc, #100]	; (8004a34 <read_pinstatus+0x6c>)
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d107      	bne.n	80049e4 <read_pinstatus+0x1c>
	 {
	     d.gpio[0]=read_gpio( GPIOB,GPIO_PIN_0);
 80049d4:	2101      	movs	r1, #1
 80049d6:	4818      	ldr	r0, [pc, #96]	; (8004a38 <read_pinstatus+0x70>)
 80049d8:	f000 fbb4 	bl	8005144 <read_gpio>
 80049dc:	4603      	mov	r3, r0
 80049de:	461a      	mov	r2, r3
 80049e0:	4b16      	ldr	r3, [pc, #88]	; (8004a3c <read_pinstatus+0x74>)
 80049e2:	701a      	strb	r2, [r3, #0]
	 }
	 if(config[1]==1)
 80049e4:	4b13      	ldr	r3, [pc, #76]	; (8004a34 <read_pinstatus+0x6c>)
 80049e6:	785b      	ldrb	r3, [r3, #1]
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d107      	bne.n	80049fc <read_pinstatus+0x34>
	 {
		 d.gpio[1]=read_gpio( GPIOB,GPIO_PIN_1);
 80049ec:	2102      	movs	r1, #2
 80049ee:	4812      	ldr	r0, [pc, #72]	; (8004a38 <read_pinstatus+0x70>)
 80049f0:	f000 fba8 	bl	8005144 <read_gpio>
 80049f4:	4603      	mov	r3, r0
 80049f6:	461a      	mov	r2, r3
 80049f8:	4b10      	ldr	r3, [pc, #64]	; (8004a3c <read_pinstatus+0x74>)
 80049fa:	705a      	strb	r2, [r3, #1]
	 }
	 if(config[2]==1)
 80049fc:	4b0d      	ldr	r3, [pc, #52]	; (8004a34 <read_pinstatus+0x6c>)
 80049fe:	789b      	ldrb	r3, [r3, #2]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d107      	bne.n	8004a14 <read_pinstatus+0x4c>
	 {
	    d.gpio[2]=read_gpio( GPIOB,GPIO_PIN_4);
 8004a04:	2110      	movs	r1, #16
 8004a06:	480c      	ldr	r0, [pc, #48]	; (8004a38 <read_pinstatus+0x70>)
 8004a08:	f000 fb9c 	bl	8005144 <read_gpio>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	461a      	mov	r2, r3
 8004a10:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <read_pinstatus+0x74>)
 8004a12:	709a      	strb	r2, [r3, #2]
	 }
	if(config[3]==1)
 8004a14:	4b07      	ldr	r3, [pc, #28]	; (8004a34 <read_pinstatus+0x6c>)
 8004a16:	78db      	ldrb	r3, [r3, #3]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d107      	bne.n	8004a2c <read_pinstatus+0x64>
	{
	   d.gpio[3]=read_gpio( GPIOB,GPIO_PIN_5);
 8004a1c:	2120      	movs	r1, #32
 8004a1e:	4806      	ldr	r0, [pc, #24]	; (8004a38 <read_pinstatus+0x70>)
 8004a20:	f000 fb90 	bl	8005144 <read_gpio>
 8004a24:	4603      	mov	r3, r0
 8004a26:	461a      	mov	r2, r3
 8004a28:	4b04      	ldr	r3, [pc, #16]	; (8004a3c <read_pinstatus+0x74>)
 8004a2a:	70da      	strb	r2, [r3, #3]
    }
	 return d.gpio;
 8004a2c:	4b03      	ldr	r3, [pc, #12]	; (8004a3c <read_pinstatus+0x74>)
 }
 8004a2e:	4618      	mov	r0, r3
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20000160 	.word	0x20000160
 8004a38:	48000400 	.word	0x48000400
 8004a3c:	200001dc 	.word	0x200001dc

08004a40 <extract_data>:


void extract_data()
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
	token = strtok(tx_data, ",");
 8004a44:	4915      	ldr	r1, [pc, #84]	; (8004a9c <extract_data+0x5c>)
 8004a46:	4816      	ldr	r0, [pc, #88]	; (8004aa0 <extract_data+0x60>)
 8004a48:	f000 fbe6 	bl	8005218 <strtok>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	4a15      	ldr	r2, [pc, #84]	; (8004aa4 <extract_data+0x64>)
 8004a50:	6013      	str	r3, [r2, #0]


		     if (token != NULL)
 8004a52:	4b14      	ldr	r3, [pc, #80]	; (8004aa4 <extract_data+0x64>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d010      	beq.n	8004a7c <extract_data+0x3c>
		     {
		         strncpy(arr1, token, sizeof(arr1) - 1);
 8004a5a:	4b12      	ldr	r3, [pc, #72]	; (8004aa4 <extract_data+0x64>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2209      	movs	r2, #9
 8004a60:	4619      	mov	r1, r3
 8004a62:	4811      	ldr	r0, [pc, #68]	; (8004aa8 <extract_data+0x68>)
 8004a64:	f000 fbc4 	bl	80051f0 <strncpy>

		         arr1[sizeof(arr1) - 1] = '\0'; // Ensure null-termination
 8004a68:	4b0f      	ldr	r3, [pc, #60]	; (8004aa8 <extract_data+0x68>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	725a      	strb	r2, [r3, #9]
		         token = strtok(NULL, ",");
 8004a6e:	490b      	ldr	r1, [pc, #44]	; (8004a9c <extract_data+0x5c>)
 8004a70:	2000      	movs	r0, #0
 8004a72:	f000 fbd1 	bl	8005218 <strtok>
 8004a76:	4603      	mov	r3, r0
 8004a78:	4a0a      	ldr	r2, [pc, #40]	; (8004aa4 <extract_data+0x64>)
 8004a7a:	6013      	str	r3, [r2, #0]
		     }

		     // Get the second token and store it in arr2
		     if (token != NULL)
 8004a7c:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <extract_data+0x64>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d009      	beq.n	8004a98 <extract_data+0x58>
		     {
		         strncpy(arr2, token, sizeof(arr2) - 1);
 8004a84:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <extract_data+0x64>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2209      	movs	r2, #9
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4807      	ldr	r0, [pc, #28]	; (8004aac <extract_data+0x6c>)
 8004a8e:	f000 fbaf 	bl	80051f0 <strncpy>
		         arr2[sizeof(arr2) - 1] = '\0'; // Ensure null-termination
 8004a92:	4b06      	ldr	r3, [pc, #24]	; (8004aac <extract_data+0x6c>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	725a      	strb	r2, [r3, #9]
		         //token = strtok(NULL, ",");
		     }


}
 8004a98:	bf00      	nop
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	080062dc 	.word	0x080062dc
 8004aa0:	200000a8 	.word	0x200000a8
 8004aa4:	20000154 	.word	0x20000154
 8004aa8:	2000013c 	.word	0x2000013c
 8004aac:	20000148 	.word	0x20000148

08004ab0 <pin_config>:
//	 s[3]=d.gpio[3];
//	 s[4]=d.SCANTIME;
//}

void pin_config()
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0

	            if(strcmp(arr1,"B0")==0)
 8004ab4:	497f      	ldr	r1, [pc, #508]	; (8004cb4 <pin_config+0x204>)
 8004ab6:	4880      	ldr	r0, [pc, #512]	; (8004cb8 <pin_config+0x208>)
 8004ab8:	f7fb fb8a 	bl	80001d0 <strcmp>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d103      	bne.n	8004aca <pin_config+0x1a>
			     {
			       switch_val=1;
 8004ac2:	4b7e      	ldr	r3, [pc, #504]	; (8004cbc <pin_config+0x20c>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	e040      	b.n	8004b4c <pin_config+0x9c>
			     }

	            else if(strcmp(arr1,"B1")==0)
 8004aca:	497d      	ldr	r1, [pc, #500]	; (8004cc0 <pin_config+0x210>)
 8004acc:	487a      	ldr	r0, [pc, #488]	; (8004cb8 <pin_config+0x208>)
 8004ace:	f7fb fb7f 	bl	80001d0 <strcmp>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d103      	bne.n	8004ae0 <pin_config+0x30>
				 {
				   switch_val=2;
 8004ad8:	4b78      	ldr	r3, [pc, #480]	; (8004cbc <pin_config+0x20c>)
 8004ada:	2202      	movs	r2, #2
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	e035      	b.n	8004b4c <pin_config+0x9c>
				 }

	            else if(strcmp(arr1,"B4")==0)
 8004ae0:	4978      	ldr	r1, [pc, #480]	; (8004cc4 <pin_config+0x214>)
 8004ae2:	4875      	ldr	r0, [pc, #468]	; (8004cb8 <pin_config+0x208>)
 8004ae4:	f7fb fb74 	bl	80001d0 <strcmp>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d103      	bne.n	8004af6 <pin_config+0x46>
	           	 {
	           		switch_val=3;
 8004aee:	4b73      	ldr	r3, [pc, #460]	; (8004cbc <pin_config+0x20c>)
 8004af0:	2203      	movs	r2, #3
 8004af2:	601a      	str	r2, [r3, #0]
 8004af4:	e02a      	b.n	8004b4c <pin_config+0x9c>
	           	 }

	            else if(strcmp(arr1,"B5")==0)
 8004af6:	4974      	ldr	r1, [pc, #464]	; (8004cc8 <pin_config+0x218>)
 8004af8:	486f      	ldr	r0, [pc, #444]	; (8004cb8 <pin_config+0x208>)
 8004afa:	f7fb fb69 	bl	80001d0 <strcmp>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d103      	bne.n	8004b0c <pin_config+0x5c>
                 {
				    switch_val=4;
 8004b04:	4b6d      	ldr	r3, [pc, #436]	; (8004cbc <pin_config+0x20c>)
 8004b06:	2204      	movs	r2, #4
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	e01f      	b.n	8004b4c <pin_config+0x9c>
				 }

	            else if(strcmp(arr1,"ADC1")==0)
 8004b0c:	496f      	ldr	r1, [pc, #444]	; (8004ccc <pin_config+0x21c>)
 8004b0e:	486a      	ldr	r0, [pc, #424]	; (8004cb8 <pin_config+0x208>)
 8004b10:	f7fb fb5e 	bl	80001d0 <strcmp>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d103      	bne.n	8004b22 <pin_config+0x72>
				 {
					switch_val=5;
 8004b1a:	4b68      	ldr	r3, [pc, #416]	; (8004cbc <pin_config+0x20c>)
 8004b1c:	2205      	movs	r2, #5
 8004b1e:	601a      	str	r2, [r3, #0]
 8004b20:	e014      	b.n	8004b4c <pin_config+0x9c>
				 }

	            else if(strcmp(arr1,"RTC")==0)
 8004b22:	496b      	ldr	r1, [pc, #428]	; (8004cd0 <pin_config+0x220>)
 8004b24:	4864      	ldr	r0, [pc, #400]	; (8004cb8 <pin_config+0x208>)
 8004b26:	f7fb fb53 	bl	80001d0 <strcmp>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d103      	bne.n	8004b38 <pin_config+0x88>
	             {
	            	switch_val=6;
 8004b30:	4b62      	ldr	r3, [pc, #392]	; (8004cbc <pin_config+0x20c>)
 8004b32:	2206      	movs	r2, #6
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	e009      	b.n	8004b4c <pin_config+0x9c>
	             }

	            else if(strcmp(arr1,"SCANTIME")==0)
 8004b38:	4966      	ldr	r1, [pc, #408]	; (8004cd4 <pin_config+0x224>)
 8004b3a:	485f      	ldr	r0, [pc, #380]	; (8004cb8 <pin_config+0x208>)
 8004b3c:	f7fb fb48 	bl	80001d0 <strcmp>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d102      	bne.n	8004b4c <pin_config+0x9c>
				 {
					switch_val=7;
 8004b46:	4b5d      	ldr	r3, [pc, #372]	; (8004cbc <pin_config+0x20c>)
 8004b48:	2207      	movs	r2, #7
 8004b4a:	601a      	str	r2, [r3, #0]
				 }


			     switch(switch_val)
 8004b4c:	4b5b      	ldr	r3, [pc, #364]	; (8004cbc <pin_config+0x20c>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3b01      	subs	r3, #1
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	f200 80ab 	bhi.w	8004cae <pin_config+0x1fe>
 8004b58:	a201      	add	r2, pc, #4	; (adr r2, 8004b60 <pin_config+0xb0>)
 8004b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b5e:	bf00      	nop
 8004b60:	08004b75 	.word	0x08004b75
 8004b64:	08004bb5 	.word	0x08004bb5
 8004b68:	08004bf5 	.word	0x08004bf5
 8004b6c:	08004c35 	.word	0x08004c35
 8004b70:	08004c75 	.word	0x08004c75
			     {

			     case 1:
			    	 	if(strcmp(arr2,"OUTPUT")==0)
 8004b74:	4958      	ldr	r1, [pc, #352]	; (8004cd8 <pin_config+0x228>)
 8004b76:	4859      	ldr	r0, [pc, #356]	; (8004cdc <pin_config+0x22c>)
 8004b78:	f7fb fb2a 	bl	80001d0 <strcmp>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d108      	bne.n	8004b94 <pin_config+0xe4>
						{
			              user_GPIO_Init(GPIOB,GPIO_PIN_0,OUTPUT);
 8004b82:	2200      	movs	r2, #0
 8004b84:	2101      	movs	r1, #1
 8004b86:	4856      	ldr	r0, [pc, #344]	; (8004ce0 <pin_config+0x230>)
 8004b88:	f000 fa2c 	bl	8004fe4 <user_GPIO_Init>
					      config[0] = 0;
 8004b8c:	4b55      	ldr	r3, [pc, #340]	; (8004ce4 <pin_config+0x234>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	701a      	strb	r2, [r3, #0]
			              else if(strcmp(arr2,"INPUT")==0)
					    {
						   user_GPIO_Init(GPIOB,GPIO_PIN_0,INPUT);
						   config[0] = 1;
					    }
			     break;
 8004b92:	e083      	b.n	8004c9c <pin_config+0x1ec>
			              else if(strcmp(arr2,"INPUT")==0)
 8004b94:	4954      	ldr	r1, [pc, #336]	; (8004ce8 <pin_config+0x238>)
 8004b96:	4851      	ldr	r0, [pc, #324]	; (8004cdc <pin_config+0x22c>)
 8004b98:	f7fb fb1a 	bl	80001d0 <strcmp>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d17c      	bne.n	8004c9c <pin_config+0x1ec>
						   user_GPIO_Init(GPIOB,GPIO_PIN_0,INPUT);
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	484e      	ldr	r0, [pc, #312]	; (8004ce0 <pin_config+0x230>)
 8004ba8:	f000 fa1c 	bl	8004fe4 <user_GPIO_Init>
						   config[0] = 1;
 8004bac:	4b4d      	ldr	r3, [pc, #308]	; (8004ce4 <pin_config+0x234>)
 8004bae:	2201      	movs	r2, #1
 8004bb0:	701a      	strb	r2, [r3, #0]
			     break;
 8004bb2:	e073      	b.n	8004c9c <pin_config+0x1ec>

			   case 2:
				    	if(strcmp(arr2,"OUTPUT")==0)
 8004bb4:	4948      	ldr	r1, [pc, #288]	; (8004cd8 <pin_config+0x228>)
 8004bb6:	4849      	ldr	r0, [pc, #292]	; (8004cdc <pin_config+0x22c>)
 8004bb8:	f7fb fb0a 	bl	80001d0 <strcmp>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d108      	bne.n	8004bd4 <pin_config+0x124>
			    		{
			    	      user_GPIO_Init(GPIOB,GPIO_PIN_1,OUTPUT);
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	2102      	movs	r1, #2
 8004bc6:	4846      	ldr	r0, [pc, #280]	; (8004ce0 <pin_config+0x230>)
 8004bc8:	f000 fa0c 	bl	8004fe4 <user_GPIO_Init>
			    	      config[1]=0;
 8004bcc:	4b45      	ldr	r3, [pc, #276]	; (8004ce4 <pin_config+0x234>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	705a      	strb	r2, [r3, #1]
			    	     else if(strcmp(arr2,"INPUT")==0)
			    		{
			    		  user_GPIO_Init(GPIOB,GPIO_PIN_1,INPUT);
			    		  config[1]=1;
			    		}
	    	    break;
 8004bd2:	e065      	b.n	8004ca0 <pin_config+0x1f0>
			    	     else if(strcmp(arr2,"INPUT")==0)
 8004bd4:	4944      	ldr	r1, [pc, #272]	; (8004ce8 <pin_config+0x238>)
 8004bd6:	4841      	ldr	r0, [pc, #260]	; (8004cdc <pin_config+0x22c>)
 8004bd8:	f7fb fafa 	bl	80001d0 <strcmp>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d15e      	bne.n	8004ca0 <pin_config+0x1f0>
			    		  user_GPIO_Init(GPIOB,GPIO_PIN_1,INPUT);
 8004be2:	2201      	movs	r2, #1
 8004be4:	2102      	movs	r1, #2
 8004be6:	483e      	ldr	r0, [pc, #248]	; (8004ce0 <pin_config+0x230>)
 8004be8:	f000 f9fc 	bl	8004fe4 <user_GPIO_Init>
			    		  config[1]=1;
 8004bec:	4b3d      	ldr	r3, [pc, #244]	; (8004ce4 <pin_config+0x234>)
 8004bee:	2201      	movs	r2, #1
 8004bf0:	705a      	strb	r2, [r3, #1]
	    	    break;
 8004bf2:	e055      	b.n	8004ca0 <pin_config+0x1f0>

			     case 3:
			    	 	if(strcmp(arr2,"OUTPUT")==0)
 8004bf4:	4938      	ldr	r1, [pc, #224]	; (8004cd8 <pin_config+0x228>)
 8004bf6:	4839      	ldr	r0, [pc, #228]	; (8004cdc <pin_config+0x22c>)
 8004bf8:	f7fb faea 	bl	80001d0 <strcmp>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d108      	bne.n	8004c14 <pin_config+0x164>
			     		{
			     		  user_GPIO_Init(GPIOB,GPIO_PIN_4,OUTPUT);
 8004c02:	2200      	movs	r2, #0
 8004c04:	2110      	movs	r1, #16
 8004c06:	4836      	ldr	r0, [pc, #216]	; (8004ce0 <pin_config+0x230>)
 8004c08:	f000 f9ec 	bl	8004fe4 <user_GPIO_Init>
			     		  config[2]=0;
 8004c0c:	4b35      	ldr	r3, [pc, #212]	; (8004ce4 <pin_config+0x234>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	709a      	strb	r2, [r3, #2]
			     		{
			     		  user_GPIO_Init(GPIOB,GPIO_PIN_4,INPUT);
			     		  config[2]=1;
			     		}

			     break;
 8004c12:	e047      	b.n	8004ca4 <pin_config+0x1f4>
			     		 else if(strcmp(arr2,"INPUT")==0)
 8004c14:	4934      	ldr	r1, [pc, #208]	; (8004ce8 <pin_config+0x238>)
 8004c16:	4831      	ldr	r0, [pc, #196]	; (8004cdc <pin_config+0x22c>)
 8004c18:	f7fb fada 	bl	80001d0 <strcmp>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d140      	bne.n	8004ca4 <pin_config+0x1f4>
			     		  user_GPIO_Init(GPIOB,GPIO_PIN_4,INPUT);
 8004c22:	2201      	movs	r2, #1
 8004c24:	2110      	movs	r1, #16
 8004c26:	482e      	ldr	r0, [pc, #184]	; (8004ce0 <pin_config+0x230>)
 8004c28:	f000 f9dc 	bl	8004fe4 <user_GPIO_Init>
			     		  config[2]=1;
 8004c2c:	4b2d      	ldr	r3, [pc, #180]	; (8004ce4 <pin_config+0x234>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	709a      	strb	r2, [r3, #2]
			     break;
 8004c32:	e037      	b.n	8004ca4 <pin_config+0x1f4>

			     case 4:
			    	 	 if(strcmp(arr2,"OUTPUT")==0)
 8004c34:	4928      	ldr	r1, [pc, #160]	; (8004cd8 <pin_config+0x228>)
 8004c36:	4829      	ldr	r0, [pc, #164]	; (8004cdc <pin_config+0x22c>)
 8004c38:	f7fb faca 	bl	80001d0 <strcmp>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d108      	bne.n	8004c54 <pin_config+0x1a4>
			    		{
			    	      user_GPIO_Init(GPIOB,GPIO_PIN_5,OUTPUT);
 8004c42:	2200      	movs	r2, #0
 8004c44:	2120      	movs	r1, #32
 8004c46:	4826      	ldr	r0, [pc, #152]	; (8004ce0 <pin_config+0x230>)
 8004c48:	f000 f9cc 	bl	8004fe4 <user_GPIO_Init>
			    		  config[3]=0;
 8004c4c:	4b25      	ldr	r3, [pc, #148]	; (8004ce4 <pin_config+0x234>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	70da      	strb	r2, [r3, #3]
			    		  else if(strcmp(arr2,"INPUT")==0)
			    	    {
			              user_GPIO_Init(GPIOB,GPIO_PIN_5,INPUT);
			              config[3]=1;
			    	    }
			     break;
 8004c52:	e029      	b.n	8004ca8 <pin_config+0x1f8>
			    		  else if(strcmp(arr2,"INPUT")==0)
 8004c54:	4924      	ldr	r1, [pc, #144]	; (8004ce8 <pin_config+0x238>)
 8004c56:	4821      	ldr	r0, [pc, #132]	; (8004cdc <pin_config+0x22c>)
 8004c58:	f7fb faba 	bl	80001d0 <strcmp>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d122      	bne.n	8004ca8 <pin_config+0x1f8>
			              user_GPIO_Init(GPIOB,GPIO_PIN_5,INPUT);
 8004c62:	2201      	movs	r2, #1
 8004c64:	2120      	movs	r1, #32
 8004c66:	481e      	ldr	r0, [pc, #120]	; (8004ce0 <pin_config+0x230>)
 8004c68:	f000 f9bc 	bl	8004fe4 <user_GPIO_Init>
			              config[3]=1;
 8004c6c:	4b1d      	ldr	r3, [pc, #116]	; (8004ce4 <pin_config+0x234>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	70da      	strb	r2, [r3, #3]
			     break;
 8004c72:	e019      	b.n	8004ca8 <pin_config+0x1f8>

			     case 5:
						 if(strcmp(arr2,"CH1")==0)
 8004c74:	491d      	ldr	r1, [pc, #116]	; (8004cec <pin_config+0x23c>)
 8004c76:	4819      	ldr	r0, [pc, #100]	; (8004cdc <pin_config+0x22c>)
 8004c78:	f7fb faaa 	bl	80001d0 <strcmp>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d102      	bne.n	8004c88 <pin_config+0x1d8>
						{
							 //ADC_channel_set(CHANNEL_5);
							 ADC_select_CH5();
 8004c82:	f000 f8ff 	bl	8004e84 <ADC_select_CH5>
						 else if(strcmp(arr2,"CH2")==0)
						{
							 // ADC_channel_set(CHANNEL_6);
							 ADC_select_CH6();
						}
				 break;
 8004c86:	e011      	b.n	8004cac <pin_config+0x1fc>
						 else if(strcmp(arr2,"CH2")==0)
 8004c88:	4919      	ldr	r1, [pc, #100]	; (8004cf0 <pin_config+0x240>)
 8004c8a:	4814      	ldr	r0, [pc, #80]	; (8004cdc <pin_config+0x22c>)
 8004c8c:	f7fb faa0 	bl	80001d0 <strcmp>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10a      	bne.n	8004cac <pin_config+0x1fc>
							 ADC_select_CH6();
 8004c96:	f000 f91f 	bl	8004ed8 <ADC_select_CH6>
				 break;
 8004c9a:	e007      	b.n	8004cac <pin_config+0x1fc>
			     break;
 8004c9c:	bf00      	nop
 8004c9e:	e006      	b.n	8004cae <pin_config+0x1fe>
	    	    break;
 8004ca0:	bf00      	nop
 8004ca2:	e004      	b.n	8004cae <pin_config+0x1fe>
			     break;
 8004ca4:	bf00      	nop
 8004ca6:	e002      	b.n	8004cae <pin_config+0x1fe>
			     break;
 8004ca8:	bf00      	nop
 8004caa:	e000      	b.n	8004cae <pin_config+0x1fe>
				 break;
 8004cac:	bf00      	nop
//			 break;
//			     case 7:
//			    	 d.SCANTIME = (uint8_t)atoi(arr2);
//			    	 DataTOgsm(d);
			     }
}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	080062e0 	.word	0x080062e0
 8004cb8:	2000013c 	.word	0x2000013c
 8004cbc:	200000a4 	.word	0x200000a4
 8004cc0:	080062e4 	.word	0x080062e4
 8004cc4:	080062e8 	.word	0x080062e8
 8004cc8:	080062ec 	.word	0x080062ec
 8004ccc:	080062f0 	.word	0x080062f0
 8004cd0:	080062f8 	.word	0x080062f8
 8004cd4:	080062fc 	.word	0x080062fc
 8004cd8:	08006308 	.word	0x08006308
 8004cdc:	20000148 	.word	0x20000148
 8004ce0:	48000400 	.word	0x48000400
 8004ce4:	20000160 	.word	0x20000160
 8004ce8:	08006310 	.word	0x08006310
 8004cec:	08006318 	.word	0x08006318
 8004cf0:	0800631c 	.word	0x0800631c

08004cf4 <USER_SystemClock_Config>:

uint32_t ss[4];

ADC_HandleTypeDef hadc1;
void USER_SystemClock_Config(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b096      	sub	sp, #88	; 0x58
 8004cf8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004cfa:	f107 0314 	add.w	r3, r7, #20
 8004cfe:	2244      	movs	r2, #68	; 0x44
 8004d00:	2100      	movs	r1, #0
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fa6c 	bl	80051e0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d08:	463b      	mov	r3, r7
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
 8004d0e:	605a      	str	r2, [r3, #4]
 8004d10:	609a      	str	r2, [r3, #8]
 8004d12:	60da      	str	r2, [r3, #12]
 8004d14:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004d16:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004d1a:	f7fd fec5 	bl	8002aa8 <HAL_PWREx_ControlVoltageScaling>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <USER_SystemClock_Config+0x34>
	{
		Error_Handler();
 8004d24:	f7fb ff8a 	bl	8000c3c <Error_Handler>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8004d28:	f7fd fea0 	bl	8002a6c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004d2c:	4b21      	ldr	r3, [pc, #132]	; (8004db4 <USER_SystemClock_Config+0xc0>)
 8004d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d32:	4a20      	ldr	r2, [pc, #128]	; (8004db4 <USER_SystemClock_Config+0xc0>)
 8004d34:	f023 0318 	bic.w	r3, r3, #24
 8004d38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004d3c:	2314      	movs	r3, #20
 8004d3e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004d40:	2301      	movs	r3, #1
 8004d42:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004d44:	2301      	movs	r3, #1
 8004d46:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004d4c:	2360      	movs	r3, #96	; 0x60
 8004d4e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d50:	2302      	movs	r3, #2
 8004d52:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004d54:	2301      	movs	r3, #1
 8004d56:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 16;
 8004d5c:	2310      	movs	r3, #16
 8004d5e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004d60:	2307      	movs	r3, #7
 8004d62:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004d64:	2302      	movs	r3, #2
 8004d66:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d6c:	f107 0314 	add.w	r3, r7, #20
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7fd feef 	bl	8002b54 <HAL_RCC_OscConfig>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <USER_SystemClock_Config+0x8c>
	{
		Error_Handler();
 8004d7c:	f7fb ff5e 	bl	8000c3c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004d80:	230f      	movs	r3, #15
 8004d82:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004d84:	2303      	movs	r3, #3
 8004d86:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004d90:	2300      	movs	r3, #0
 8004d92:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004d94:	463b      	mov	r3, r7
 8004d96:	2101      	movs	r1, #1
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fe faef 	bl	800337c <HAL_RCC_ClockConfig>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <USER_SystemClock_Config+0xb4>
	{
		Error_Handler();
 8004da4:	f7fb ff4a 	bl	8000c3c <Error_Handler>
	}

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8004da8:	f7fe ff02 	bl	8003bb0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8004dac:	bf00      	nop
 8004dae:	3758      	adds	r7, #88	; 0x58
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	40021000 	.word	0x40021000

08004db8 <USER_ADC1_Init>:

void USER_ADC1_Init(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8004dbc:	4b1d      	ldr	r3, [pc, #116]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dbe:	4a1e      	ldr	r2, [pc, #120]	; (8004e38 <USER_ADC1_Init+0x80>)
 8004dc0:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004dc2:	4b1c      	ldr	r3, [pc, #112]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dc4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004dc8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004dca:	4b1a      	ldr	r3, [pc, #104]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004dd0:	4b18      	ldr	r3, [pc, #96]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004dd6:	4b17      	ldr	r3, [pc, #92]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dd8:	2201      	movs	r2, #1
 8004dda:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004ddc:	4b15      	ldr	r3, [pc, #84]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dde:	2208      	movs	r2, #8
 8004de0:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8004de2:	4b14      	ldr	r3, [pc, #80]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8004de8:	4b12      	ldr	r3, [pc, #72]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dea:	2201      	movs	r2, #1
 8004dec:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 8004dee:	4b11      	ldr	r3, [pc, #68]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004df0:	2201      	movs	r2, #1
 8004df2:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004df4:	4b0f      	ldr	r3, [pc, #60]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004dfc:	4b0d      	ldr	r3, [pc, #52]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004e02:	4b0c      	ldr	r3, [pc, #48]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8004e08:	4b0a      	ldr	r3, [pc, #40]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004e10:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8004e16:	4b07      	ldr	r3, [pc, #28]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004e1e:	4805      	ldr	r0, [pc, #20]	; (8004e34 <USER_ADC1_Init+0x7c>)
 8004e20:	f7fc fba8 	bl	8001574 <HAL_ADC_Init>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <USER_ADC1_Init+0x76>
	{
		Error_Handler();
 8004e2a:	f7fb ff07 	bl	8000c3c <Error_Handler>
//	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20000164 	.word	0x20000164
 8004e38:	50040000 	.word	0x50040000

08004e3c <USER_GPIO_Init>:

void USER_GPIO_Init(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004e42:	4b0f      	ldr	r3, [pc, #60]	; (8004e80 <USER_GPIO_Init+0x44>)
 8004e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e46:	4a0e      	ldr	r2, [pc, #56]	; (8004e80 <USER_GPIO_Init+0x44>)
 8004e48:	f043 0304 	orr.w	r3, r3, #4
 8004e4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e4e:	4b0c      	ldr	r3, [pc, #48]	; (8004e80 <USER_GPIO_Init+0x44>)
 8004e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	607b      	str	r3, [r7, #4]
 8004e58:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004e5a:	4b09      	ldr	r3, [pc, #36]	; (8004e80 <USER_GPIO_Init+0x44>)
 8004e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e5e:	4a08      	ldr	r2, [pc, #32]	; (8004e80 <USER_GPIO_Init+0x44>)
 8004e60:	f043 0301 	orr.w	r3, r3, #1
 8004e64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e66:	4b06      	ldr	r3, [pc, #24]	; (8004e80 <USER_GPIO_Init+0x44>)
 8004e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	603b      	str	r3, [r7, #0]
 8004e70:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40021000 	.word	0x40021000

08004e84 <ADC_select_CH5>:
//ADC_ChannelConfTypeDef sConfig = {0};

void ADC_select_CH5(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b086      	sub	sp, #24
 8004e88:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8004e8a:	463b      	mov	r3, r7
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	605a      	str	r2, [r3, #4]
 8004e92:	609a      	str	r2, [r3, #8]
 8004e94:	60da      	str	r2, [r3, #12]
 8004e96:	611a      	str	r2, [r3, #16]
 8004e98:	615a      	str	r2, [r3, #20]
	sConfig.Channel = ADC_CHANNEL_5;
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	; (8004ed0 <ADC_select_CH5+0x4c>)
 8004e9c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004e9e:	2306      	movs	r3, #6
 8004ea0:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8004ea2:	2305      	movs	r3, #5
 8004ea4:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004ea6:	237f      	movs	r3, #127	; 0x7f
 8004ea8:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004eaa:	2304      	movs	r3, #4
 8004eac:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004eb2:	463b      	mov	r3, r7
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4807      	ldr	r0, [pc, #28]	; (8004ed4 <ADC_select_CH5+0x50>)
 8004eb8:	f7fc fdd6 	bl	8001a68 <HAL_ADC_ConfigChannel>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <ADC_select_CH5+0x42>
	{
		Error_Handler();
 8004ec2:	f7fb febb 	bl	8000c3c <Error_Handler>
	}
}
 8004ec6:	bf00      	nop
 8004ec8:	3718      	adds	r7, #24
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	14f00020 	.word	0x14f00020
 8004ed4:	20000164 	.word	0x20000164

08004ed8 <ADC_select_CH6>:

void ADC_select_CH6(void)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8004ede:	463b      	mov	r3, r7
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	609a      	str	r2, [r3, #8]
 8004ee8:	60da      	str	r2, [r3, #12]
 8004eea:	611a      	str	r2, [r3, #16]
 8004eec:	615a      	str	r2, [r3, #20]
	sConfig.Channel = ADC_CHANNEL_6;
 8004eee:	4b0d      	ldr	r3, [pc, #52]	; (8004f24 <ADC_select_CH6+0x4c>)
 8004ef0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004ef2:	2306      	movs	r3, #6
 8004ef4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8004ef6:	2306      	movs	r3, #6
 8004ef8:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004efa:	237f      	movs	r3, #127	; 0x7f
 8004efc:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004efe:	2304      	movs	r3, #4
 8004f00:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8004f02:	2300      	movs	r3, #0
 8004f04:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f06:	463b      	mov	r3, r7
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4807      	ldr	r0, [pc, #28]	; (8004f28 <ADC_select_CH6+0x50>)
 8004f0c:	f7fc fdac 	bl	8001a68 <HAL_ADC_ConfigChannel>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <ADC_select_CH6+0x42>
	{
		Error_Handler();
 8004f16:	f7fb fe91 	bl	8000c3c <Error_Handler>
	}
}
 8004f1a:	bf00      	nop
 8004f1c:	3718      	adds	r7, #24
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	19200040 	.word	0x19200040
 8004f28:	20000164 	.word	0x20000164

08004f2c <adc_start>:
//}



void adc_start(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8004f30:	4802      	ldr	r0, [pc, #8]	; (8004f3c <adc_start+0x10>)
 8004f32:	f7fc fc67 	bl	8001804 <HAL_ADC_Start>
}
 8004f36:	bf00      	nop
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	20000164 	.word	0x20000164

08004f40 <adc_conversion>:

void adc_conversion(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	af00      	add	r7, sp, #0
	HAL_ADC_PollForConversion(&hadc1,1000);
 8004f44:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f48:	4802      	ldr	r0, [pc, #8]	; (8004f54 <adc_conversion+0x14>)
 8004f4a:	f7fc fcf1 	bl	8001930 <HAL_ADC_PollForConversion>
}
 8004f4e:	bf00      	nop
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	20000164 	.word	0x20000164

08004f58 <adc_value>:

uint16_t adc_value(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  return HAL_ADC_GetValue(&hadc1);
 8004f5c:	4803      	ldr	r0, [pc, #12]	; (8004f6c <adc_value+0x14>)
 8004f5e:	f7fc fd76 	bl	8001a4e <HAL_ADC_GetValue>
 8004f62:	4603      	mov	r3, r0
 8004f64:	b29b      	uxth	r3, r3
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	20000164 	.word	0x20000164

08004f70 <adc_stop>:

void adc_stop(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	af00      	add	r7, sp, #0
	HAL_ADC_Stop(&hadc1);
 8004f74:	4802      	ldr	r0, [pc, #8]	; (8004f80 <adc_stop+0x10>)
 8004f76:	f7fc fca8 	bl	80018ca <HAL_ADC_Stop>
}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000164 	.word	0x20000164

08004f84 <user_USART1_UART_Init>:
  */
  HAL_RCCEx_EnableMSIPLLMode();
}

 void user_USART1_UART_Init(void)
 {
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
   /* USER CODE END USART1_Init 0 */

   /* USER CODE BEGIN USART1_Init 1 */
 ////////////////////
   /* USER CODE END USART1_Init 1 */
   huart1.Instance = USART1;
 8004f88:	4b14      	ldr	r3, [pc, #80]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004f8a:	4a15      	ldr	r2, [pc, #84]	; (8004fe0 <user_USART1_UART_Init+0x5c>)
 8004f8c:	601a      	str	r2, [r3, #0]
   huart1.Init.BaudRate = 115200;
 8004f8e:	4b13      	ldr	r3, [pc, #76]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004f90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004f94:	605a      	str	r2, [r3, #4]
   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004f96:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	609a      	str	r2, [r3, #8]
   huart1.Init.StopBits = UART_STOPBITS_1;
 8004f9c:	4b0f      	ldr	r3, [pc, #60]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	60da      	str	r2, [r3, #12]
   huart1.Init.Parity = UART_PARITY_NONE;
 8004fa2:	4b0e      	ldr	r3, [pc, #56]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	611a      	str	r2, [r3, #16]
   huart1.Init.Mode = UART_MODE_TX_RX;
 8004fa8:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004faa:	220c      	movs	r2, #12
 8004fac:	615a      	str	r2, [r3, #20]
   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fae:	4b0b      	ldr	r3, [pc, #44]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	619a      	str	r2, [r3, #24]
   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fb4:	4b09      	ldr	r3, [pc, #36]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	61da      	str	r2, [r3, #28]
   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004fba:	4b08      	ldr	r3, [pc, #32]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	621a      	str	r2, [r3, #32]
   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004fc0:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	625a      	str	r2, [r3, #36]	; 0x24
   if (HAL_UART_Init(&huart1) != HAL_OK)
 8004fc6:	4805      	ldr	r0, [pc, #20]	; (8004fdc <user_USART1_UART_Init+0x58>)
 8004fc8:	f7fe fef4 	bl	8003db4 <HAL_UART_Init>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <user_USART1_UART_Init+0x52>
   {
     Error_Handler();
 8004fd2:	f7fb fe33 	bl	8000c3c <Error_Handler>
   }

 }
 8004fd6:	bf00      	nop
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	200000b8 	.word	0x200000b8
 8004fe0:	40013800 	.word	0x40013800

08004fe4 <user_GPIO_Init>:

 void user_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,mode PIN_mode)
 {
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	460b      	mov	r3, r1
 8004fee:	807b      	strh	r3, [r7, #2]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	707b      	strb	r3, [r7, #1]
   //GPIO_InitTypeDef GPIO_InitStruct = {0};
 /* USER CODE BEGIN MX_GPIO_Init_1 */
 /* USER CODE END MX_GPIO_Init_1 */

   /* GPIO Ports Clock Enable */
   __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ff4:	4b26      	ldr	r3, [pc, #152]	; (8005090 <user_GPIO_Init+0xac>)
 8004ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ff8:	4a25      	ldr	r2, [pc, #148]	; (8005090 <user_GPIO_Init+0xac>)
 8004ffa:	f043 0304 	orr.w	r3, r3, #4
 8004ffe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005000:	4b23      	ldr	r3, [pc, #140]	; (8005090 <user_GPIO_Init+0xac>)
 8005002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	697b      	ldr	r3, [r7, #20]
   __HAL_RCC_GPIOA_CLK_ENABLE();
 800500c:	4b20      	ldr	r3, [pc, #128]	; (8005090 <user_GPIO_Init+0xac>)
 800500e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005010:	4a1f      	ldr	r2, [pc, #124]	; (8005090 <user_GPIO_Init+0xac>)
 8005012:	f043 0301 	orr.w	r3, r3, #1
 8005016:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005018:	4b1d      	ldr	r3, [pc, #116]	; (8005090 <user_GPIO_Init+0xac>)
 800501a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800501c:	f003 0301 	and.w	r3, r3, #1
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	693b      	ldr	r3, [r7, #16]
   __HAL_RCC_GPIOB_CLK_ENABLE();
 8005024:	4b1a      	ldr	r3, [pc, #104]	; (8005090 <user_GPIO_Init+0xac>)
 8005026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005028:	4a19      	ldr	r2, [pc, #100]	; (8005090 <user_GPIO_Init+0xac>)
 800502a:	f043 0302 	orr.w	r3, r3, #2
 800502e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005030:	4b17      	ldr	r3, [pc, #92]	; (8005090 <user_GPIO_Init+0xac>)
 8005032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	68fb      	ldr	r3, [r7, #12]

   /*Configure GPIO pin Output Level */
     HAL_GPIO_WritePin(GPIOx, GPIO_Pin,PIN_mode);
 800503c:	787a      	ldrb	r2, [r7, #1]
 800503e:	887b      	ldrh	r3, [r7, #2]
 8005040:	4619      	mov	r1, r3
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fd fcfa 	bl	8002a3c <HAL_GPIO_WritePin>

     if(PIN_mode == OUTPUT)
 8005048:	787b      	ldrb	r3, [r7, #1]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d106      	bne.n	800505c <user_GPIO_Init+0x78>
     {
    	gpio_output(GPIOx,GPIO_Pin,PIN_mode);
 800504e:	787a      	ldrb	r2, [r7, #1]
 8005050:	887b      	ldrh	r3, [r7, #2]
 8005052:	4619      	mov	r1, r3
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f81f 	bl	8005098 <gpio_output>
 800505a:	e008      	b.n	800506e <user_GPIO_Init+0x8a>
     }
     else if(PIN_mode == INPUT)
 800505c:	787b      	ldrb	r3, [r7, #1]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d105      	bne.n	800506e <user_GPIO_Init+0x8a>
     {
         gpio_input(GPIOx,GPIO_Pin,PIN_mode);
 8005062:	787a      	ldrb	r2, [r7, #1]
 8005064:	887b      	ldrh	r3, [r7, #2]
 8005066:	4619      	mov	r1, r3
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f837 	bl	80050dc <gpio_input>
     }

     /*Configure GPIO pin : VCP_RX_Pin */
  // GPIO_InitStruct.Pin = VCP_RX_Pin;
   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800506e:	4b09      	ldr	r3, [pc, #36]	; (8005094 <user_GPIO_Init+0xb0>)
 8005070:	2202      	movs	r2, #2
 8005072:	605a      	str	r2, [r3, #4]
   GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005074:	4b07      	ldr	r3, [pc, #28]	; (8005094 <user_GPIO_Init+0xb0>)
 8005076:	2200      	movs	r2, #0
 8005078:	609a      	str	r2, [r3, #8]
   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800507a:	4b06      	ldr	r3, [pc, #24]	; (8005094 <user_GPIO_Init+0xb0>)
 800507c:	2203      	movs	r2, #3
 800507e:	60da      	str	r2, [r3, #12]
   GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8005080:	4b04      	ldr	r3, [pc, #16]	; (8005094 <user_GPIO_Init+0xb0>)
 8005082:	2203      	movs	r2, #3
 8005084:	611a      	str	r2, [r3, #16]
   //HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);

 /* USER CODE BEGIN MX_GPIO_Init_2 */
 /* USER CODE END MX_GPIO_Init_2 */
 }
 8005086:	bf00      	nop
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000
 8005094:	200001c8 	.word	0x200001c8

08005098 <gpio_output>:

 void gpio_output(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,mode PIN_mode)
 {
 8005098:	b580      	push	{r7, lr}
 800509a:	b088      	sub	sp, #32
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	460b      	mov	r3, r1
 80050a2:	807b      	strh	r3, [r7, #2]
 80050a4:	4613      	mov	r3, r2
 80050a6:	707b      	strb	r3, [r7, #1]
     GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050a8:	f107 030c 	add.w	r3, r7, #12
 80050ac:	2200      	movs	r2, #0
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	605a      	str	r2, [r3, #4]
 80050b2:	609a      	str	r2, [r3, #8]
 80050b4:	60da      	str	r2, [r3, #12]
 80050b6:	611a      	str	r2, [r3, #16]

     /* Configure GPIO pins : PA3 PA4 PA5 PA6 PA7 */
     GPIO_InitStruct.Pin = GPIO_Pin;
 80050b8:	887b      	ldrh	r3, [r7, #2]
 80050ba:	60fb      	str	r3, [r7, #12]
     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050bc:	2301      	movs	r3, #1
 80050be:	613b      	str	r3, [r7, #16]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050c0:	2300      	movs	r3, #0
 80050c2:	617b      	str	r3, [r7, #20]
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050c4:	2300      	movs	r3, #0
 80050c6:	61bb      	str	r3, [r7, #24]
     HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80050c8:	f107 030c 	add.w	r3, r7, #12
 80050cc:	4619      	mov	r1, r3
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f7fd fb32 	bl	8002738 <HAL_GPIO_Init>
 }
 80050d4:	bf00      	nop
 80050d6:	3720      	adds	r7, #32
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <gpio_input>:

 void gpio_input(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, mode PIN_mode)
 {
 80050dc:	b580      	push	{r7, lr}
 80050de:	b088      	sub	sp, #32
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	807b      	strh	r3, [r7, #2]
 80050e8:	4613      	mov	r3, r2
 80050ea:	707b      	strb	r3, [r7, #1]
     GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ec:	f107 030c 	add.w	r3, r7, #12
 80050f0:	2200      	movs	r2, #0
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	605a      	str	r2, [r3, #4]
 80050f6:	609a      	str	r2, [r3, #8]
 80050f8:	60da      	str	r2, [r3, #12]
 80050fa:	611a      	str	r2, [r3, #16]

     /* Configure GPIO pins : PA3 PA4 PA5 PA6 */
     GPIO_InitStruct.Pin = GPIO_Pin;
 80050fc:	887b      	ldrh	r3, [r7, #2]
 80050fe:	60fb      	str	r3, [r7, #12]
     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005100:	2300      	movs	r3, #0
 8005102:	613b      	str	r3, [r7, #16]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005104:	2300      	movs	r3, #0
 8005106:	617b      	str	r3, [r7, #20]
     HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8005108:	f107 030c 	add.w	r3, r7, #12
 800510c:	4619      	mov	r1, r3
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fd fb12 	bl	8002738 <HAL_GPIO_Init>
 }
 8005114:	bf00      	nop
 8005116:	3720      	adds	r7, #32
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <data_receive>:




void data_receive()
 {
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
	 if (HAL_UART_Receive(&huart1,(uint8_t *)tx_data,20,1000) == HAL_ERROR)
 8005120:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005124:	2214      	movs	r2, #20
 8005126:	4905      	ldr	r1, [pc, #20]	; (800513c <data_receive+0x20>)
 8005128:	4805      	ldr	r0, [pc, #20]	; (8005140 <data_receive+0x24>)
 800512a:	f7fe fe91 	bl	8003e50 <HAL_UART_Receive>
 800512e:	4603      	mov	r3, r0
 8005130:	2b01      	cmp	r3, #1
 8005132:	d101      	bne.n	8005138 <data_receive+0x1c>
	 {
			 Error_Handler();
 8005134:	f7fb fd82 	bl	8000c3c <Error_Handler>
	 }
 }
 8005138:	bf00      	nop
 800513a:	bd80      	pop	{r7, pc}
 800513c:	200000a8 	.word	0x200000a8
 8005140:	200000b8 	.word	0x200000b8

08005144 <read_gpio>:
//		 Error_Handler();
//	 }
// }

 myPinState read_gpio(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 {
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	460b      	mov	r3, r1
 800514e:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8005150:	887b      	ldrh	r3, [r7, #2]
 8005152:	4619      	mov	r1, r3
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f7fd fc59 	bl	8002a0c <HAL_GPIO_ReadPin>
 800515a:	4603      	mov	r3, r0

 }
 800515c:	4618      	mov	r0, r3
 800515e:	3708      	adds	r7, #8
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <write_gpio>:

 myPinState write_gpio(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, myPinState PinState)
 {
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	460b      	mov	r3, r1
 800516e:	807b      	strh	r3, [r7, #2]
 8005170:	4613      	mov	r3, r2
 8005172:	707b      	strb	r3, [r7, #1]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin,PinState);
 8005174:	787a      	ldrb	r2, [r7, #1]
 8005176:	887b      	ldrh	r3, [r7, #2]
 8005178:	4619      	mov	r1, r3
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7fd fc5e 	bl	8002a3c <HAL_GPIO_WritePin>
    return PinState;
 8005180:	787b      	ldrb	r3, [r7, #1]
 }
 8005182:	4618      	mov	r0, r3
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
	...

0800518c <__errno>:
 800518c:	4b01      	ldr	r3, [pc, #4]	; (8005194 <__errno+0x8>)
 800518e:	6818      	ldr	r0, [r3, #0]
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	20000010 	.word	0x20000010

08005198 <__libc_init_array>:
 8005198:	b570      	push	{r4, r5, r6, lr}
 800519a:	4d0d      	ldr	r5, [pc, #52]	; (80051d0 <__libc_init_array+0x38>)
 800519c:	4c0d      	ldr	r4, [pc, #52]	; (80051d4 <__libc_init_array+0x3c>)
 800519e:	1b64      	subs	r4, r4, r5
 80051a0:	10a4      	asrs	r4, r4, #2
 80051a2:	2600      	movs	r6, #0
 80051a4:	42a6      	cmp	r6, r4
 80051a6:	d109      	bne.n	80051bc <__libc_init_array+0x24>
 80051a8:	4d0b      	ldr	r5, [pc, #44]	; (80051d8 <__libc_init_array+0x40>)
 80051aa:	4c0c      	ldr	r4, [pc, #48]	; (80051dc <__libc_init_array+0x44>)
 80051ac:	f001 f88a 	bl	80062c4 <_init>
 80051b0:	1b64      	subs	r4, r4, r5
 80051b2:	10a4      	asrs	r4, r4, #2
 80051b4:	2600      	movs	r6, #0
 80051b6:	42a6      	cmp	r6, r4
 80051b8:	d105      	bne.n	80051c6 <__libc_init_array+0x2e>
 80051ba:	bd70      	pop	{r4, r5, r6, pc}
 80051bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c0:	4798      	blx	r3
 80051c2:	3601      	adds	r6, #1
 80051c4:	e7ee      	b.n	80051a4 <__libc_init_array+0xc>
 80051c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ca:	4798      	blx	r3
 80051cc:	3601      	adds	r6, #1
 80051ce:	e7f2      	b.n	80051b6 <__libc_init_array+0x1e>
 80051d0:	080064b8 	.word	0x080064b8
 80051d4:	080064b8 	.word	0x080064b8
 80051d8:	080064b8 	.word	0x080064b8
 80051dc:	080064bc 	.word	0x080064bc

080051e0 <memset>:
 80051e0:	4402      	add	r2, r0
 80051e2:	4603      	mov	r3, r0
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d100      	bne.n	80051ea <memset+0xa>
 80051e8:	4770      	bx	lr
 80051ea:	f803 1b01 	strb.w	r1, [r3], #1
 80051ee:	e7f9      	b.n	80051e4 <memset+0x4>

080051f0 <strncpy>:
 80051f0:	b510      	push	{r4, lr}
 80051f2:	3901      	subs	r1, #1
 80051f4:	4603      	mov	r3, r0
 80051f6:	b132      	cbz	r2, 8005206 <strncpy+0x16>
 80051f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80051fc:	f803 4b01 	strb.w	r4, [r3], #1
 8005200:	3a01      	subs	r2, #1
 8005202:	2c00      	cmp	r4, #0
 8005204:	d1f7      	bne.n	80051f6 <strncpy+0x6>
 8005206:	441a      	add	r2, r3
 8005208:	2100      	movs	r1, #0
 800520a:	4293      	cmp	r3, r2
 800520c:	d100      	bne.n	8005210 <strncpy+0x20>
 800520e:	bd10      	pop	{r4, pc}
 8005210:	f803 1b01 	strb.w	r1, [r3], #1
 8005214:	e7f9      	b.n	800520a <strncpy+0x1a>
	...

08005218 <strtok>:
 8005218:	4b16      	ldr	r3, [pc, #88]	; (8005274 <strtok+0x5c>)
 800521a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800521c:	681e      	ldr	r6, [r3, #0]
 800521e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8005220:	4605      	mov	r5, r0
 8005222:	b9fc      	cbnz	r4, 8005264 <strtok+0x4c>
 8005224:	2050      	movs	r0, #80	; 0x50
 8005226:	9101      	str	r1, [sp, #4]
 8005228:	f000 f882 	bl	8005330 <malloc>
 800522c:	9901      	ldr	r1, [sp, #4]
 800522e:	65b0      	str	r0, [r6, #88]	; 0x58
 8005230:	4602      	mov	r2, r0
 8005232:	b920      	cbnz	r0, 800523e <strtok+0x26>
 8005234:	4b10      	ldr	r3, [pc, #64]	; (8005278 <strtok+0x60>)
 8005236:	4811      	ldr	r0, [pc, #68]	; (800527c <strtok+0x64>)
 8005238:	2157      	movs	r1, #87	; 0x57
 800523a:	f000 f849 	bl	80052d0 <__assert_func>
 800523e:	e9c0 4400 	strd	r4, r4, [r0]
 8005242:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005246:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800524a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800524e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005252:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005256:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800525a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800525e:	6184      	str	r4, [r0, #24]
 8005260:	7704      	strb	r4, [r0, #28]
 8005262:	6244      	str	r4, [r0, #36]	; 0x24
 8005264:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8005266:	2301      	movs	r3, #1
 8005268:	4628      	mov	r0, r5
 800526a:	b002      	add	sp, #8
 800526c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005270:	f000 b806 	b.w	8005280 <__strtok_r>
 8005274:	20000010 	.word	0x20000010
 8005278:	0800636c 	.word	0x0800636c
 800527c:	08006383 	.word	0x08006383

08005280 <__strtok_r>:
 8005280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005282:	b908      	cbnz	r0, 8005288 <__strtok_r+0x8>
 8005284:	6810      	ldr	r0, [r2, #0]
 8005286:	b188      	cbz	r0, 80052ac <__strtok_r+0x2c>
 8005288:	4604      	mov	r4, r0
 800528a:	4620      	mov	r0, r4
 800528c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005290:	460f      	mov	r7, r1
 8005292:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005296:	b91e      	cbnz	r6, 80052a0 <__strtok_r+0x20>
 8005298:	b965      	cbnz	r5, 80052b4 <__strtok_r+0x34>
 800529a:	6015      	str	r5, [r2, #0]
 800529c:	4628      	mov	r0, r5
 800529e:	e005      	b.n	80052ac <__strtok_r+0x2c>
 80052a0:	42b5      	cmp	r5, r6
 80052a2:	d1f6      	bne.n	8005292 <__strtok_r+0x12>
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1f0      	bne.n	800528a <__strtok_r+0xa>
 80052a8:	6014      	str	r4, [r2, #0]
 80052aa:	7003      	strb	r3, [r0, #0]
 80052ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ae:	461c      	mov	r4, r3
 80052b0:	e00c      	b.n	80052cc <__strtok_r+0x4c>
 80052b2:	b915      	cbnz	r5, 80052ba <__strtok_r+0x3a>
 80052b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80052b8:	460e      	mov	r6, r1
 80052ba:	f816 5b01 	ldrb.w	r5, [r6], #1
 80052be:	42ab      	cmp	r3, r5
 80052c0:	d1f7      	bne.n	80052b2 <__strtok_r+0x32>
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d0f3      	beq.n	80052ae <__strtok_r+0x2e>
 80052c6:	2300      	movs	r3, #0
 80052c8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80052cc:	6014      	str	r4, [r2, #0]
 80052ce:	e7ed      	b.n	80052ac <__strtok_r+0x2c>

080052d0 <__assert_func>:
 80052d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80052d2:	4614      	mov	r4, r2
 80052d4:	461a      	mov	r2, r3
 80052d6:	4b09      	ldr	r3, [pc, #36]	; (80052fc <__assert_func+0x2c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4605      	mov	r5, r0
 80052dc:	68d8      	ldr	r0, [r3, #12]
 80052de:	b14c      	cbz	r4, 80052f4 <__assert_func+0x24>
 80052e0:	4b07      	ldr	r3, [pc, #28]	; (8005300 <__assert_func+0x30>)
 80052e2:	9100      	str	r1, [sp, #0]
 80052e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80052e8:	4906      	ldr	r1, [pc, #24]	; (8005304 <__assert_func+0x34>)
 80052ea:	462b      	mov	r3, r5
 80052ec:	f000 f80e 	bl	800530c <fiprintf>
 80052f0:	f000 fcc4 	bl	8005c7c <abort>
 80052f4:	4b04      	ldr	r3, [pc, #16]	; (8005308 <__assert_func+0x38>)
 80052f6:	461c      	mov	r4, r3
 80052f8:	e7f3      	b.n	80052e2 <__assert_func+0x12>
 80052fa:	bf00      	nop
 80052fc:	20000010 	.word	0x20000010
 8005300:	080063e0 	.word	0x080063e0
 8005304:	080063ed 	.word	0x080063ed
 8005308:	0800641b 	.word	0x0800641b

0800530c <fiprintf>:
 800530c:	b40e      	push	{r1, r2, r3}
 800530e:	b503      	push	{r0, r1, lr}
 8005310:	4601      	mov	r1, r0
 8005312:	ab03      	add	r3, sp, #12
 8005314:	4805      	ldr	r0, [pc, #20]	; (800532c <fiprintf+0x20>)
 8005316:	f853 2b04 	ldr.w	r2, [r3], #4
 800531a:	6800      	ldr	r0, [r0, #0]
 800531c:	9301      	str	r3, [sp, #4]
 800531e:	f000 f919 	bl	8005554 <_vfiprintf_r>
 8005322:	b002      	add	sp, #8
 8005324:	f85d eb04 	ldr.w	lr, [sp], #4
 8005328:	b003      	add	sp, #12
 800532a:	4770      	bx	lr
 800532c:	20000010 	.word	0x20000010

08005330 <malloc>:
 8005330:	4b02      	ldr	r3, [pc, #8]	; (800533c <malloc+0xc>)
 8005332:	4601      	mov	r1, r0
 8005334:	6818      	ldr	r0, [r3, #0]
 8005336:	f000 b86f 	b.w	8005418 <_malloc_r>
 800533a:	bf00      	nop
 800533c:	20000010 	.word	0x20000010

08005340 <_free_r>:
 8005340:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005342:	2900      	cmp	r1, #0
 8005344:	d044      	beq.n	80053d0 <_free_r+0x90>
 8005346:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800534a:	9001      	str	r0, [sp, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	f1a1 0404 	sub.w	r4, r1, #4
 8005352:	bfb8      	it	lt
 8005354:	18e4      	addlt	r4, r4, r3
 8005356:	f000 feb9 	bl	80060cc <__malloc_lock>
 800535a:	4a1e      	ldr	r2, [pc, #120]	; (80053d4 <_free_r+0x94>)
 800535c:	9801      	ldr	r0, [sp, #4]
 800535e:	6813      	ldr	r3, [r2, #0]
 8005360:	b933      	cbnz	r3, 8005370 <_free_r+0x30>
 8005362:	6063      	str	r3, [r4, #4]
 8005364:	6014      	str	r4, [r2, #0]
 8005366:	b003      	add	sp, #12
 8005368:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800536c:	f000 beb4 	b.w	80060d8 <__malloc_unlock>
 8005370:	42a3      	cmp	r3, r4
 8005372:	d908      	bls.n	8005386 <_free_r+0x46>
 8005374:	6825      	ldr	r5, [r4, #0]
 8005376:	1961      	adds	r1, r4, r5
 8005378:	428b      	cmp	r3, r1
 800537a:	bf01      	itttt	eq
 800537c:	6819      	ldreq	r1, [r3, #0]
 800537e:	685b      	ldreq	r3, [r3, #4]
 8005380:	1949      	addeq	r1, r1, r5
 8005382:	6021      	streq	r1, [r4, #0]
 8005384:	e7ed      	b.n	8005362 <_free_r+0x22>
 8005386:	461a      	mov	r2, r3
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	b10b      	cbz	r3, 8005390 <_free_r+0x50>
 800538c:	42a3      	cmp	r3, r4
 800538e:	d9fa      	bls.n	8005386 <_free_r+0x46>
 8005390:	6811      	ldr	r1, [r2, #0]
 8005392:	1855      	adds	r5, r2, r1
 8005394:	42a5      	cmp	r5, r4
 8005396:	d10b      	bne.n	80053b0 <_free_r+0x70>
 8005398:	6824      	ldr	r4, [r4, #0]
 800539a:	4421      	add	r1, r4
 800539c:	1854      	adds	r4, r2, r1
 800539e:	42a3      	cmp	r3, r4
 80053a0:	6011      	str	r1, [r2, #0]
 80053a2:	d1e0      	bne.n	8005366 <_free_r+0x26>
 80053a4:	681c      	ldr	r4, [r3, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	6053      	str	r3, [r2, #4]
 80053aa:	4421      	add	r1, r4
 80053ac:	6011      	str	r1, [r2, #0]
 80053ae:	e7da      	b.n	8005366 <_free_r+0x26>
 80053b0:	d902      	bls.n	80053b8 <_free_r+0x78>
 80053b2:	230c      	movs	r3, #12
 80053b4:	6003      	str	r3, [r0, #0]
 80053b6:	e7d6      	b.n	8005366 <_free_r+0x26>
 80053b8:	6825      	ldr	r5, [r4, #0]
 80053ba:	1961      	adds	r1, r4, r5
 80053bc:	428b      	cmp	r3, r1
 80053be:	bf04      	itt	eq
 80053c0:	6819      	ldreq	r1, [r3, #0]
 80053c2:	685b      	ldreq	r3, [r3, #4]
 80053c4:	6063      	str	r3, [r4, #4]
 80053c6:	bf04      	itt	eq
 80053c8:	1949      	addeq	r1, r1, r5
 80053ca:	6021      	streq	r1, [r4, #0]
 80053cc:	6054      	str	r4, [r2, #4]
 80053ce:	e7ca      	b.n	8005366 <_free_r+0x26>
 80053d0:	b003      	add	sp, #12
 80053d2:	bd30      	pop	{r4, r5, pc}
 80053d4:	200001e4 	.word	0x200001e4

080053d8 <sbrk_aligned>:
 80053d8:	b570      	push	{r4, r5, r6, lr}
 80053da:	4e0e      	ldr	r6, [pc, #56]	; (8005414 <sbrk_aligned+0x3c>)
 80053dc:	460c      	mov	r4, r1
 80053de:	6831      	ldr	r1, [r6, #0]
 80053e0:	4605      	mov	r5, r0
 80053e2:	b911      	cbnz	r1, 80053ea <sbrk_aligned+0x12>
 80053e4:	f000 fb7a 	bl	8005adc <_sbrk_r>
 80053e8:	6030      	str	r0, [r6, #0]
 80053ea:	4621      	mov	r1, r4
 80053ec:	4628      	mov	r0, r5
 80053ee:	f000 fb75 	bl	8005adc <_sbrk_r>
 80053f2:	1c43      	adds	r3, r0, #1
 80053f4:	d00a      	beq.n	800540c <sbrk_aligned+0x34>
 80053f6:	1cc4      	adds	r4, r0, #3
 80053f8:	f024 0403 	bic.w	r4, r4, #3
 80053fc:	42a0      	cmp	r0, r4
 80053fe:	d007      	beq.n	8005410 <sbrk_aligned+0x38>
 8005400:	1a21      	subs	r1, r4, r0
 8005402:	4628      	mov	r0, r5
 8005404:	f000 fb6a 	bl	8005adc <_sbrk_r>
 8005408:	3001      	adds	r0, #1
 800540a:	d101      	bne.n	8005410 <sbrk_aligned+0x38>
 800540c:	f04f 34ff 	mov.w	r4, #4294967295
 8005410:	4620      	mov	r0, r4
 8005412:	bd70      	pop	{r4, r5, r6, pc}
 8005414:	200001e8 	.word	0x200001e8

08005418 <_malloc_r>:
 8005418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800541c:	1ccd      	adds	r5, r1, #3
 800541e:	f025 0503 	bic.w	r5, r5, #3
 8005422:	3508      	adds	r5, #8
 8005424:	2d0c      	cmp	r5, #12
 8005426:	bf38      	it	cc
 8005428:	250c      	movcc	r5, #12
 800542a:	2d00      	cmp	r5, #0
 800542c:	4607      	mov	r7, r0
 800542e:	db01      	blt.n	8005434 <_malloc_r+0x1c>
 8005430:	42a9      	cmp	r1, r5
 8005432:	d905      	bls.n	8005440 <_malloc_r+0x28>
 8005434:	230c      	movs	r3, #12
 8005436:	603b      	str	r3, [r7, #0]
 8005438:	2600      	movs	r6, #0
 800543a:	4630      	mov	r0, r6
 800543c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005440:	4e2e      	ldr	r6, [pc, #184]	; (80054fc <_malloc_r+0xe4>)
 8005442:	f000 fe43 	bl	80060cc <__malloc_lock>
 8005446:	6833      	ldr	r3, [r6, #0]
 8005448:	461c      	mov	r4, r3
 800544a:	bb34      	cbnz	r4, 800549a <_malloc_r+0x82>
 800544c:	4629      	mov	r1, r5
 800544e:	4638      	mov	r0, r7
 8005450:	f7ff ffc2 	bl	80053d8 <sbrk_aligned>
 8005454:	1c43      	adds	r3, r0, #1
 8005456:	4604      	mov	r4, r0
 8005458:	d14d      	bne.n	80054f6 <_malloc_r+0xde>
 800545a:	6834      	ldr	r4, [r6, #0]
 800545c:	4626      	mov	r6, r4
 800545e:	2e00      	cmp	r6, #0
 8005460:	d140      	bne.n	80054e4 <_malloc_r+0xcc>
 8005462:	6823      	ldr	r3, [r4, #0]
 8005464:	4631      	mov	r1, r6
 8005466:	4638      	mov	r0, r7
 8005468:	eb04 0803 	add.w	r8, r4, r3
 800546c:	f000 fb36 	bl	8005adc <_sbrk_r>
 8005470:	4580      	cmp	r8, r0
 8005472:	d13a      	bne.n	80054ea <_malloc_r+0xd2>
 8005474:	6821      	ldr	r1, [r4, #0]
 8005476:	3503      	adds	r5, #3
 8005478:	1a6d      	subs	r5, r5, r1
 800547a:	f025 0503 	bic.w	r5, r5, #3
 800547e:	3508      	adds	r5, #8
 8005480:	2d0c      	cmp	r5, #12
 8005482:	bf38      	it	cc
 8005484:	250c      	movcc	r5, #12
 8005486:	4629      	mov	r1, r5
 8005488:	4638      	mov	r0, r7
 800548a:	f7ff ffa5 	bl	80053d8 <sbrk_aligned>
 800548e:	3001      	adds	r0, #1
 8005490:	d02b      	beq.n	80054ea <_malloc_r+0xd2>
 8005492:	6823      	ldr	r3, [r4, #0]
 8005494:	442b      	add	r3, r5
 8005496:	6023      	str	r3, [r4, #0]
 8005498:	e00e      	b.n	80054b8 <_malloc_r+0xa0>
 800549a:	6822      	ldr	r2, [r4, #0]
 800549c:	1b52      	subs	r2, r2, r5
 800549e:	d41e      	bmi.n	80054de <_malloc_r+0xc6>
 80054a0:	2a0b      	cmp	r2, #11
 80054a2:	d916      	bls.n	80054d2 <_malloc_r+0xba>
 80054a4:	1961      	adds	r1, r4, r5
 80054a6:	42a3      	cmp	r3, r4
 80054a8:	6025      	str	r5, [r4, #0]
 80054aa:	bf18      	it	ne
 80054ac:	6059      	strne	r1, [r3, #4]
 80054ae:	6863      	ldr	r3, [r4, #4]
 80054b0:	bf08      	it	eq
 80054b2:	6031      	streq	r1, [r6, #0]
 80054b4:	5162      	str	r2, [r4, r5]
 80054b6:	604b      	str	r3, [r1, #4]
 80054b8:	4638      	mov	r0, r7
 80054ba:	f104 060b 	add.w	r6, r4, #11
 80054be:	f000 fe0b 	bl	80060d8 <__malloc_unlock>
 80054c2:	f026 0607 	bic.w	r6, r6, #7
 80054c6:	1d23      	adds	r3, r4, #4
 80054c8:	1af2      	subs	r2, r6, r3
 80054ca:	d0b6      	beq.n	800543a <_malloc_r+0x22>
 80054cc:	1b9b      	subs	r3, r3, r6
 80054ce:	50a3      	str	r3, [r4, r2]
 80054d0:	e7b3      	b.n	800543a <_malloc_r+0x22>
 80054d2:	6862      	ldr	r2, [r4, #4]
 80054d4:	42a3      	cmp	r3, r4
 80054d6:	bf0c      	ite	eq
 80054d8:	6032      	streq	r2, [r6, #0]
 80054da:	605a      	strne	r2, [r3, #4]
 80054dc:	e7ec      	b.n	80054b8 <_malloc_r+0xa0>
 80054de:	4623      	mov	r3, r4
 80054e0:	6864      	ldr	r4, [r4, #4]
 80054e2:	e7b2      	b.n	800544a <_malloc_r+0x32>
 80054e4:	4634      	mov	r4, r6
 80054e6:	6876      	ldr	r6, [r6, #4]
 80054e8:	e7b9      	b.n	800545e <_malloc_r+0x46>
 80054ea:	230c      	movs	r3, #12
 80054ec:	603b      	str	r3, [r7, #0]
 80054ee:	4638      	mov	r0, r7
 80054f0:	f000 fdf2 	bl	80060d8 <__malloc_unlock>
 80054f4:	e7a1      	b.n	800543a <_malloc_r+0x22>
 80054f6:	6025      	str	r5, [r4, #0]
 80054f8:	e7de      	b.n	80054b8 <_malloc_r+0xa0>
 80054fa:	bf00      	nop
 80054fc:	200001e4 	.word	0x200001e4

08005500 <__sfputc_r>:
 8005500:	6893      	ldr	r3, [r2, #8]
 8005502:	3b01      	subs	r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	b410      	push	{r4}
 8005508:	6093      	str	r3, [r2, #8]
 800550a:	da08      	bge.n	800551e <__sfputc_r+0x1e>
 800550c:	6994      	ldr	r4, [r2, #24]
 800550e:	42a3      	cmp	r3, r4
 8005510:	db01      	blt.n	8005516 <__sfputc_r+0x16>
 8005512:	290a      	cmp	r1, #10
 8005514:	d103      	bne.n	800551e <__sfputc_r+0x1e>
 8005516:	f85d 4b04 	ldr.w	r4, [sp], #4
 800551a:	f000 baef 	b.w	8005afc <__swbuf_r>
 800551e:	6813      	ldr	r3, [r2, #0]
 8005520:	1c58      	adds	r0, r3, #1
 8005522:	6010      	str	r0, [r2, #0]
 8005524:	7019      	strb	r1, [r3, #0]
 8005526:	4608      	mov	r0, r1
 8005528:	f85d 4b04 	ldr.w	r4, [sp], #4
 800552c:	4770      	bx	lr

0800552e <__sfputs_r>:
 800552e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005530:	4606      	mov	r6, r0
 8005532:	460f      	mov	r7, r1
 8005534:	4614      	mov	r4, r2
 8005536:	18d5      	adds	r5, r2, r3
 8005538:	42ac      	cmp	r4, r5
 800553a:	d101      	bne.n	8005540 <__sfputs_r+0x12>
 800553c:	2000      	movs	r0, #0
 800553e:	e007      	b.n	8005550 <__sfputs_r+0x22>
 8005540:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005544:	463a      	mov	r2, r7
 8005546:	4630      	mov	r0, r6
 8005548:	f7ff ffda 	bl	8005500 <__sfputc_r>
 800554c:	1c43      	adds	r3, r0, #1
 800554e:	d1f3      	bne.n	8005538 <__sfputs_r+0xa>
 8005550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005554 <_vfiprintf_r>:
 8005554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005558:	460d      	mov	r5, r1
 800555a:	b09d      	sub	sp, #116	; 0x74
 800555c:	4614      	mov	r4, r2
 800555e:	4698      	mov	r8, r3
 8005560:	4606      	mov	r6, r0
 8005562:	b118      	cbz	r0, 800556c <_vfiprintf_r+0x18>
 8005564:	6983      	ldr	r3, [r0, #24]
 8005566:	b90b      	cbnz	r3, 800556c <_vfiprintf_r+0x18>
 8005568:	f000 fcaa 	bl	8005ec0 <__sinit>
 800556c:	4b89      	ldr	r3, [pc, #548]	; (8005794 <_vfiprintf_r+0x240>)
 800556e:	429d      	cmp	r5, r3
 8005570:	d11b      	bne.n	80055aa <_vfiprintf_r+0x56>
 8005572:	6875      	ldr	r5, [r6, #4]
 8005574:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005576:	07d9      	lsls	r1, r3, #31
 8005578:	d405      	bmi.n	8005586 <_vfiprintf_r+0x32>
 800557a:	89ab      	ldrh	r3, [r5, #12]
 800557c:	059a      	lsls	r2, r3, #22
 800557e:	d402      	bmi.n	8005586 <_vfiprintf_r+0x32>
 8005580:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005582:	f000 fd3b 	bl	8005ffc <__retarget_lock_acquire_recursive>
 8005586:	89ab      	ldrh	r3, [r5, #12]
 8005588:	071b      	lsls	r3, r3, #28
 800558a:	d501      	bpl.n	8005590 <_vfiprintf_r+0x3c>
 800558c:	692b      	ldr	r3, [r5, #16]
 800558e:	b9eb      	cbnz	r3, 80055cc <_vfiprintf_r+0x78>
 8005590:	4629      	mov	r1, r5
 8005592:	4630      	mov	r0, r6
 8005594:	f000 fb04 	bl	8005ba0 <__swsetup_r>
 8005598:	b1c0      	cbz	r0, 80055cc <_vfiprintf_r+0x78>
 800559a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800559c:	07dc      	lsls	r4, r3, #31
 800559e:	d50e      	bpl.n	80055be <_vfiprintf_r+0x6a>
 80055a0:	f04f 30ff 	mov.w	r0, #4294967295
 80055a4:	b01d      	add	sp, #116	; 0x74
 80055a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055aa:	4b7b      	ldr	r3, [pc, #492]	; (8005798 <_vfiprintf_r+0x244>)
 80055ac:	429d      	cmp	r5, r3
 80055ae:	d101      	bne.n	80055b4 <_vfiprintf_r+0x60>
 80055b0:	68b5      	ldr	r5, [r6, #8]
 80055b2:	e7df      	b.n	8005574 <_vfiprintf_r+0x20>
 80055b4:	4b79      	ldr	r3, [pc, #484]	; (800579c <_vfiprintf_r+0x248>)
 80055b6:	429d      	cmp	r5, r3
 80055b8:	bf08      	it	eq
 80055ba:	68f5      	ldreq	r5, [r6, #12]
 80055bc:	e7da      	b.n	8005574 <_vfiprintf_r+0x20>
 80055be:	89ab      	ldrh	r3, [r5, #12]
 80055c0:	0598      	lsls	r0, r3, #22
 80055c2:	d4ed      	bmi.n	80055a0 <_vfiprintf_r+0x4c>
 80055c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055c6:	f000 fd1a 	bl	8005ffe <__retarget_lock_release_recursive>
 80055ca:	e7e9      	b.n	80055a0 <_vfiprintf_r+0x4c>
 80055cc:	2300      	movs	r3, #0
 80055ce:	9309      	str	r3, [sp, #36]	; 0x24
 80055d0:	2320      	movs	r3, #32
 80055d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80055da:	2330      	movs	r3, #48	; 0x30
 80055dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80057a0 <_vfiprintf_r+0x24c>
 80055e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80055e4:	f04f 0901 	mov.w	r9, #1
 80055e8:	4623      	mov	r3, r4
 80055ea:	469a      	mov	sl, r3
 80055ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055f0:	b10a      	cbz	r2, 80055f6 <_vfiprintf_r+0xa2>
 80055f2:	2a25      	cmp	r2, #37	; 0x25
 80055f4:	d1f9      	bne.n	80055ea <_vfiprintf_r+0x96>
 80055f6:	ebba 0b04 	subs.w	fp, sl, r4
 80055fa:	d00b      	beq.n	8005614 <_vfiprintf_r+0xc0>
 80055fc:	465b      	mov	r3, fp
 80055fe:	4622      	mov	r2, r4
 8005600:	4629      	mov	r1, r5
 8005602:	4630      	mov	r0, r6
 8005604:	f7ff ff93 	bl	800552e <__sfputs_r>
 8005608:	3001      	adds	r0, #1
 800560a:	f000 80aa 	beq.w	8005762 <_vfiprintf_r+0x20e>
 800560e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005610:	445a      	add	r2, fp
 8005612:	9209      	str	r2, [sp, #36]	; 0x24
 8005614:	f89a 3000 	ldrb.w	r3, [sl]
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80a2 	beq.w	8005762 <_vfiprintf_r+0x20e>
 800561e:	2300      	movs	r3, #0
 8005620:	f04f 32ff 	mov.w	r2, #4294967295
 8005624:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005628:	f10a 0a01 	add.w	sl, sl, #1
 800562c:	9304      	str	r3, [sp, #16]
 800562e:	9307      	str	r3, [sp, #28]
 8005630:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005634:	931a      	str	r3, [sp, #104]	; 0x68
 8005636:	4654      	mov	r4, sl
 8005638:	2205      	movs	r2, #5
 800563a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800563e:	4858      	ldr	r0, [pc, #352]	; (80057a0 <_vfiprintf_r+0x24c>)
 8005640:	f7fa fdd6 	bl	80001f0 <memchr>
 8005644:	9a04      	ldr	r2, [sp, #16]
 8005646:	b9d8      	cbnz	r0, 8005680 <_vfiprintf_r+0x12c>
 8005648:	06d1      	lsls	r1, r2, #27
 800564a:	bf44      	itt	mi
 800564c:	2320      	movmi	r3, #32
 800564e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005652:	0713      	lsls	r3, r2, #28
 8005654:	bf44      	itt	mi
 8005656:	232b      	movmi	r3, #43	; 0x2b
 8005658:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800565c:	f89a 3000 	ldrb.w	r3, [sl]
 8005660:	2b2a      	cmp	r3, #42	; 0x2a
 8005662:	d015      	beq.n	8005690 <_vfiprintf_r+0x13c>
 8005664:	9a07      	ldr	r2, [sp, #28]
 8005666:	4654      	mov	r4, sl
 8005668:	2000      	movs	r0, #0
 800566a:	f04f 0c0a 	mov.w	ip, #10
 800566e:	4621      	mov	r1, r4
 8005670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005674:	3b30      	subs	r3, #48	; 0x30
 8005676:	2b09      	cmp	r3, #9
 8005678:	d94e      	bls.n	8005718 <_vfiprintf_r+0x1c4>
 800567a:	b1b0      	cbz	r0, 80056aa <_vfiprintf_r+0x156>
 800567c:	9207      	str	r2, [sp, #28]
 800567e:	e014      	b.n	80056aa <_vfiprintf_r+0x156>
 8005680:	eba0 0308 	sub.w	r3, r0, r8
 8005684:	fa09 f303 	lsl.w	r3, r9, r3
 8005688:	4313      	orrs	r3, r2
 800568a:	9304      	str	r3, [sp, #16]
 800568c:	46a2      	mov	sl, r4
 800568e:	e7d2      	b.n	8005636 <_vfiprintf_r+0xe2>
 8005690:	9b03      	ldr	r3, [sp, #12]
 8005692:	1d19      	adds	r1, r3, #4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	9103      	str	r1, [sp, #12]
 8005698:	2b00      	cmp	r3, #0
 800569a:	bfbb      	ittet	lt
 800569c:	425b      	neglt	r3, r3
 800569e:	f042 0202 	orrlt.w	r2, r2, #2
 80056a2:	9307      	strge	r3, [sp, #28]
 80056a4:	9307      	strlt	r3, [sp, #28]
 80056a6:	bfb8      	it	lt
 80056a8:	9204      	strlt	r2, [sp, #16]
 80056aa:	7823      	ldrb	r3, [r4, #0]
 80056ac:	2b2e      	cmp	r3, #46	; 0x2e
 80056ae:	d10c      	bne.n	80056ca <_vfiprintf_r+0x176>
 80056b0:	7863      	ldrb	r3, [r4, #1]
 80056b2:	2b2a      	cmp	r3, #42	; 0x2a
 80056b4:	d135      	bne.n	8005722 <_vfiprintf_r+0x1ce>
 80056b6:	9b03      	ldr	r3, [sp, #12]
 80056b8:	1d1a      	adds	r2, r3, #4
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	9203      	str	r2, [sp, #12]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	bfb8      	it	lt
 80056c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80056c6:	3402      	adds	r4, #2
 80056c8:	9305      	str	r3, [sp, #20]
 80056ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80057b0 <_vfiprintf_r+0x25c>
 80056ce:	7821      	ldrb	r1, [r4, #0]
 80056d0:	2203      	movs	r2, #3
 80056d2:	4650      	mov	r0, sl
 80056d4:	f7fa fd8c 	bl	80001f0 <memchr>
 80056d8:	b140      	cbz	r0, 80056ec <_vfiprintf_r+0x198>
 80056da:	2340      	movs	r3, #64	; 0x40
 80056dc:	eba0 000a 	sub.w	r0, r0, sl
 80056e0:	fa03 f000 	lsl.w	r0, r3, r0
 80056e4:	9b04      	ldr	r3, [sp, #16]
 80056e6:	4303      	orrs	r3, r0
 80056e8:	3401      	adds	r4, #1
 80056ea:	9304      	str	r3, [sp, #16]
 80056ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056f0:	482c      	ldr	r0, [pc, #176]	; (80057a4 <_vfiprintf_r+0x250>)
 80056f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056f6:	2206      	movs	r2, #6
 80056f8:	f7fa fd7a 	bl	80001f0 <memchr>
 80056fc:	2800      	cmp	r0, #0
 80056fe:	d03f      	beq.n	8005780 <_vfiprintf_r+0x22c>
 8005700:	4b29      	ldr	r3, [pc, #164]	; (80057a8 <_vfiprintf_r+0x254>)
 8005702:	bb1b      	cbnz	r3, 800574c <_vfiprintf_r+0x1f8>
 8005704:	9b03      	ldr	r3, [sp, #12]
 8005706:	3307      	adds	r3, #7
 8005708:	f023 0307 	bic.w	r3, r3, #7
 800570c:	3308      	adds	r3, #8
 800570e:	9303      	str	r3, [sp, #12]
 8005710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005712:	443b      	add	r3, r7
 8005714:	9309      	str	r3, [sp, #36]	; 0x24
 8005716:	e767      	b.n	80055e8 <_vfiprintf_r+0x94>
 8005718:	fb0c 3202 	mla	r2, ip, r2, r3
 800571c:	460c      	mov	r4, r1
 800571e:	2001      	movs	r0, #1
 8005720:	e7a5      	b.n	800566e <_vfiprintf_r+0x11a>
 8005722:	2300      	movs	r3, #0
 8005724:	3401      	adds	r4, #1
 8005726:	9305      	str	r3, [sp, #20]
 8005728:	4619      	mov	r1, r3
 800572a:	f04f 0c0a 	mov.w	ip, #10
 800572e:	4620      	mov	r0, r4
 8005730:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005734:	3a30      	subs	r2, #48	; 0x30
 8005736:	2a09      	cmp	r2, #9
 8005738:	d903      	bls.n	8005742 <_vfiprintf_r+0x1ee>
 800573a:	2b00      	cmp	r3, #0
 800573c:	d0c5      	beq.n	80056ca <_vfiprintf_r+0x176>
 800573e:	9105      	str	r1, [sp, #20]
 8005740:	e7c3      	b.n	80056ca <_vfiprintf_r+0x176>
 8005742:	fb0c 2101 	mla	r1, ip, r1, r2
 8005746:	4604      	mov	r4, r0
 8005748:	2301      	movs	r3, #1
 800574a:	e7f0      	b.n	800572e <_vfiprintf_r+0x1da>
 800574c:	ab03      	add	r3, sp, #12
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	462a      	mov	r2, r5
 8005752:	4b16      	ldr	r3, [pc, #88]	; (80057ac <_vfiprintf_r+0x258>)
 8005754:	a904      	add	r1, sp, #16
 8005756:	4630      	mov	r0, r6
 8005758:	f3af 8000 	nop.w
 800575c:	4607      	mov	r7, r0
 800575e:	1c78      	adds	r0, r7, #1
 8005760:	d1d6      	bne.n	8005710 <_vfiprintf_r+0x1bc>
 8005762:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005764:	07d9      	lsls	r1, r3, #31
 8005766:	d405      	bmi.n	8005774 <_vfiprintf_r+0x220>
 8005768:	89ab      	ldrh	r3, [r5, #12]
 800576a:	059a      	lsls	r2, r3, #22
 800576c:	d402      	bmi.n	8005774 <_vfiprintf_r+0x220>
 800576e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005770:	f000 fc45 	bl	8005ffe <__retarget_lock_release_recursive>
 8005774:	89ab      	ldrh	r3, [r5, #12]
 8005776:	065b      	lsls	r3, r3, #25
 8005778:	f53f af12 	bmi.w	80055a0 <_vfiprintf_r+0x4c>
 800577c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800577e:	e711      	b.n	80055a4 <_vfiprintf_r+0x50>
 8005780:	ab03      	add	r3, sp, #12
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	462a      	mov	r2, r5
 8005786:	4b09      	ldr	r3, [pc, #36]	; (80057ac <_vfiprintf_r+0x258>)
 8005788:	a904      	add	r1, sp, #16
 800578a:	4630      	mov	r0, r6
 800578c:	f000 f880 	bl	8005890 <_printf_i>
 8005790:	e7e4      	b.n	800575c <_vfiprintf_r+0x208>
 8005792:	bf00      	nop
 8005794:	08006470 	.word	0x08006470
 8005798:	08006490 	.word	0x08006490
 800579c:	08006450 	.word	0x08006450
 80057a0:	0800641c 	.word	0x0800641c
 80057a4:	08006426 	.word	0x08006426
 80057a8:	00000000 	.word	0x00000000
 80057ac:	0800552f 	.word	0x0800552f
 80057b0:	08006422 	.word	0x08006422

080057b4 <_printf_common>:
 80057b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057b8:	4616      	mov	r6, r2
 80057ba:	4699      	mov	r9, r3
 80057bc:	688a      	ldr	r2, [r1, #8]
 80057be:	690b      	ldr	r3, [r1, #16]
 80057c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057c4:	4293      	cmp	r3, r2
 80057c6:	bfb8      	it	lt
 80057c8:	4613      	movlt	r3, r2
 80057ca:	6033      	str	r3, [r6, #0]
 80057cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057d0:	4607      	mov	r7, r0
 80057d2:	460c      	mov	r4, r1
 80057d4:	b10a      	cbz	r2, 80057da <_printf_common+0x26>
 80057d6:	3301      	adds	r3, #1
 80057d8:	6033      	str	r3, [r6, #0]
 80057da:	6823      	ldr	r3, [r4, #0]
 80057dc:	0699      	lsls	r1, r3, #26
 80057de:	bf42      	ittt	mi
 80057e0:	6833      	ldrmi	r3, [r6, #0]
 80057e2:	3302      	addmi	r3, #2
 80057e4:	6033      	strmi	r3, [r6, #0]
 80057e6:	6825      	ldr	r5, [r4, #0]
 80057e8:	f015 0506 	ands.w	r5, r5, #6
 80057ec:	d106      	bne.n	80057fc <_printf_common+0x48>
 80057ee:	f104 0a19 	add.w	sl, r4, #25
 80057f2:	68e3      	ldr	r3, [r4, #12]
 80057f4:	6832      	ldr	r2, [r6, #0]
 80057f6:	1a9b      	subs	r3, r3, r2
 80057f8:	42ab      	cmp	r3, r5
 80057fa:	dc26      	bgt.n	800584a <_printf_common+0x96>
 80057fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005800:	1e13      	subs	r3, r2, #0
 8005802:	6822      	ldr	r2, [r4, #0]
 8005804:	bf18      	it	ne
 8005806:	2301      	movne	r3, #1
 8005808:	0692      	lsls	r2, r2, #26
 800580a:	d42b      	bmi.n	8005864 <_printf_common+0xb0>
 800580c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005810:	4649      	mov	r1, r9
 8005812:	4638      	mov	r0, r7
 8005814:	47c0      	blx	r8
 8005816:	3001      	adds	r0, #1
 8005818:	d01e      	beq.n	8005858 <_printf_common+0xa4>
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	68e5      	ldr	r5, [r4, #12]
 800581e:	6832      	ldr	r2, [r6, #0]
 8005820:	f003 0306 	and.w	r3, r3, #6
 8005824:	2b04      	cmp	r3, #4
 8005826:	bf08      	it	eq
 8005828:	1aad      	subeq	r5, r5, r2
 800582a:	68a3      	ldr	r3, [r4, #8]
 800582c:	6922      	ldr	r2, [r4, #16]
 800582e:	bf0c      	ite	eq
 8005830:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005834:	2500      	movne	r5, #0
 8005836:	4293      	cmp	r3, r2
 8005838:	bfc4      	itt	gt
 800583a:	1a9b      	subgt	r3, r3, r2
 800583c:	18ed      	addgt	r5, r5, r3
 800583e:	2600      	movs	r6, #0
 8005840:	341a      	adds	r4, #26
 8005842:	42b5      	cmp	r5, r6
 8005844:	d11a      	bne.n	800587c <_printf_common+0xc8>
 8005846:	2000      	movs	r0, #0
 8005848:	e008      	b.n	800585c <_printf_common+0xa8>
 800584a:	2301      	movs	r3, #1
 800584c:	4652      	mov	r2, sl
 800584e:	4649      	mov	r1, r9
 8005850:	4638      	mov	r0, r7
 8005852:	47c0      	blx	r8
 8005854:	3001      	adds	r0, #1
 8005856:	d103      	bne.n	8005860 <_printf_common+0xac>
 8005858:	f04f 30ff 	mov.w	r0, #4294967295
 800585c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005860:	3501      	adds	r5, #1
 8005862:	e7c6      	b.n	80057f2 <_printf_common+0x3e>
 8005864:	18e1      	adds	r1, r4, r3
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	2030      	movs	r0, #48	; 0x30
 800586a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800586e:	4422      	add	r2, r4
 8005870:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005874:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005878:	3302      	adds	r3, #2
 800587a:	e7c7      	b.n	800580c <_printf_common+0x58>
 800587c:	2301      	movs	r3, #1
 800587e:	4622      	mov	r2, r4
 8005880:	4649      	mov	r1, r9
 8005882:	4638      	mov	r0, r7
 8005884:	47c0      	blx	r8
 8005886:	3001      	adds	r0, #1
 8005888:	d0e6      	beq.n	8005858 <_printf_common+0xa4>
 800588a:	3601      	adds	r6, #1
 800588c:	e7d9      	b.n	8005842 <_printf_common+0x8e>
	...

08005890 <_printf_i>:
 8005890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005894:	7e0f      	ldrb	r7, [r1, #24]
 8005896:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005898:	2f78      	cmp	r7, #120	; 0x78
 800589a:	4691      	mov	r9, r2
 800589c:	4680      	mov	r8, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	469a      	mov	sl, r3
 80058a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058a6:	d807      	bhi.n	80058b8 <_printf_i+0x28>
 80058a8:	2f62      	cmp	r7, #98	; 0x62
 80058aa:	d80a      	bhi.n	80058c2 <_printf_i+0x32>
 80058ac:	2f00      	cmp	r7, #0
 80058ae:	f000 80d8 	beq.w	8005a62 <_printf_i+0x1d2>
 80058b2:	2f58      	cmp	r7, #88	; 0x58
 80058b4:	f000 80a3 	beq.w	80059fe <_printf_i+0x16e>
 80058b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058c0:	e03a      	b.n	8005938 <_printf_i+0xa8>
 80058c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058c6:	2b15      	cmp	r3, #21
 80058c8:	d8f6      	bhi.n	80058b8 <_printf_i+0x28>
 80058ca:	a101      	add	r1, pc, #4	; (adr r1, 80058d0 <_printf_i+0x40>)
 80058cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058d0:	08005929 	.word	0x08005929
 80058d4:	0800593d 	.word	0x0800593d
 80058d8:	080058b9 	.word	0x080058b9
 80058dc:	080058b9 	.word	0x080058b9
 80058e0:	080058b9 	.word	0x080058b9
 80058e4:	080058b9 	.word	0x080058b9
 80058e8:	0800593d 	.word	0x0800593d
 80058ec:	080058b9 	.word	0x080058b9
 80058f0:	080058b9 	.word	0x080058b9
 80058f4:	080058b9 	.word	0x080058b9
 80058f8:	080058b9 	.word	0x080058b9
 80058fc:	08005a49 	.word	0x08005a49
 8005900:	0800596d 	.word	0x0800596d
 8005904:	08005a2b 	.word	0x08005a2b
 8005908:	080058b9 	.word	0x080058b9
 800590c:	080058b9 	.word	0x080058b9
 8005910:	08005a6b 	.word	0x08005a6b
 8005914:	080058b9 	.word	0x080058b9
 8005918:	0800596d 	.word	0x0800596d
 800591c:	080058b9 	.word	0x080058b9
 8005920:	080058b9 	.word	0x080058b9
 8005924:	08005a33 	.word	0x08005a33
 8005928:	682b      	ldr	r3, [r5, #0]
 800592a:	1d1a      	adds	r2, r3, #4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	602a      	str	r2, [r5, #0]
 8005930:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005934:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005938:	2301      	movs	r3, #1
 800593a:	e0a3      	b.n	8005a84 <_printf_i+0x1f4>
 800593c:	6820      	ldr	r0, [r4, #0]
 800593e:	6829      	ldr	r1, [r5, #0]
 8005940:	0606      	lsls	r6, r0, #24
 8005942:	f101 0304 	add.w	r3, r1, #4
 8005946:	d50a      	bpl.n	800595e <_printf_i+0xce>
 8005948:	680e      	ldr	r6, [r1, #0]
 800594a:	602b      	str	r3, [r5, #0]
 800594c:	2e00      	cmp	r6, #0
 800594e:	da03      	bge.n	8005958 <_printf_i+0xc8>
 8005950:	232d      	movs	r3, #45	; 0x2d
 8005952:	4276      	negs	r6, r6
 8005954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005958:	485e      	ldr	r0, [pc, #376]	; (8005ad4 <_printf_i+0x244>)
 800595a:	230a      	movs	r3, #10
 800595c:	e019      	b.n	8005992 <_printf_i+0x102>
 800595e:	680e      	ldr	r6, [r1, #0]
 8005960:	602b      	str	r3, [r5, #0]
 8005962:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005966:	bf18      	it	ne
 8005968:	b236      	sxthne	r6, r6
 800596a:	e7ef      	b.n	800594c <_printf_i+0xbc>
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	6820      	ldr	r0, [r4, #0]
 8005970:	1d19      	adds	r1, r3, #4
 8005972:	6029      	str	r1, [r5, #0]
 8005974:	0601      	lsls	r1, r0, #24
 8005976:	d501      	bpl.n	800597c <_printf_i+0xec>
 8005978:	681e      	ldr	r6, [r3, #0]
 800597a:	e002      	b.n	8005982 <_printf_i+0xf2>
 800597c:	0646      	lsls	r6, r0, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0xe8>
 8005980:	881e      	ldrh	r6, [r3, #0]
 8005982:	4854      	ldr	r0, [pc, #336]	; (8005ad4 <_printf_i+0x244>)
 8005984:	2f6f      	cmp	r7, #111	; 0x6f
 8005986:	bf0c      	ite	eq
 8005988:	2308      	moveq	r3, #8
 800598a:	230a      	movne	r3, #10
 800598c:	2100      	movs	r1, #0
 800598e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005992:	6865      	ldr	r5, [r4, #4]
 8005994:	60a5      	str	r5, [r4, #8]
 8005996:	2d00      	cmp	r5, #0
 8005998:	bfa2      	ittt	ge
 800599a:	6821      	ldrge	r1, [r4, #0]
 800599c:	f021 0104 	bicge.w	r1, r1, #4
 80059a0:	6021      	strge	r1, [r4, #0]
 80059a2:	b90e      	cbnz	r6, 80059a8 <_printf_i+0x118>
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	d04d      	beq.n	8005a44 <_printf_i+0x1b4>
 80059a8:	4615      	mov	r5, r2
 80059aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80059ae:	fb03 6711 	mls	r7, r3, r1, r6
 80059b2:	5dc7      	ldrb	r7, [r0, r7]
 80059b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059b8:	4637      	mov	r7, r6
 80059ba:	42bb      	cmp	r3, r7
 80059bc:	460e      	mov	r6, r1
 80059be:	d9f4      	bls.n	80059aa <_printf_i+0x11a>
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d10b      	bne.n	80059dc <_printf_i+0x14c>
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	07de      	lsls	r6, r3, #31
 80059c8:	d508      	bpl.n	80059dc <_printf_i+0x14c>
 80059ca:	6923      	ldr	r3, [r4, #16]
 80059cc:	6861      	ldr	r1, [r4, #4]
 80059ce:	4299      	cmp	r1, r3
 80059d0:	bfde      	ittt	le
 80059d2:	2330      	movle	r3, #48	; 0x30
 80059d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059dc:	1b52      	subs	r2, r2, r5
 80059de:	6122      	str	r2, [r4, #16]
 80059e0:	f8cd a000 	str.w	sl, [sp]
 80059e4:	464b      	mov	r3, r9
 80059e6:	aa03      	add	r2, sp, #12
 80059e8:	4621      	mov	r1, r4
 80059ea:	4640      	mov	r0, r8
 80059ec:	f7ff fee2 	bl	80057b4 <_printf_common>
 80059f0:	3001      	adds	r0, #1
 80059f2:	d14c      	bne.n	8005a8e <_printf_i+0x1fe>
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295
 80059f8:	b004      	add	sp, #16
 80059fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fe:	4835      	ldr	r0, [pc, #212]	; (8005ad4 <_printf_i+0x244>)
 8005a00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005a04:	6829      	ldr	r1, [r5, #0]
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a0c:	6029      	str	r1, [r5, #0]
 8005a0e:	061d      	lsls	r5, r3, #24
 8005a10:	d514      	bpl.n	8005a3c <_printf_i+0x1ac>
 8005a12:	07df      	lsls	r7, r3, #31
 8005a14:	bf44      	itt	mi
 8005a16:	f043 0320 	orrmi.w	r3, r3, #32
 8005a1a:	6023      	strmi	r3, [r4, #0]
 8005a1c:	b91e      	cbnz	r6, 8005a26 <_printf_i+0x196>
 8005a1e:	6823      	ldr	r3, [r4, #0]
 8005a20:	f023 0320 	bic.w	r3, r3, #32
 8005a24:	6023      	str	r3, [r4, #0]
 8005a26:	2310      	movs	r3, #16
 8005a28:	e7b0      	b.n	800598c <_printf_i+0xfc>
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	f043 0320 	orr.w	r3, r3, #32
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	2378      	movs	r3, #120	; 0x78
 8005a34:	4828      	ldr	r0, [pc, #160]	; (8005ad8 <_printf_i+0x248>)
 8005a36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a3a:	e7e3      	b.n	8005a04 <_printf_i+0x174>
 8005a3c:	0659      	lsls	r1, r3, #25
 8005a3e:	bf48      	it	mi
 8005a40:	b2b6      	uxthmi	r6, r6
 8005a42:	e7e6      	b.n	8005a12 <_printf_i+0x182>
 8005a44:	4615      	mov	r5, r2
 8005a46:	e7bb      	b.n	80059c0 <_printf_i+0x130>
 8005a48:	682b      	ldr	r3, [r5, #0]
 8005a4a:	6826      	ldr	r6, [r4, #0]
 8005a4c:	6961      	ldr	r1, [r4, #20]
 8005a4e:	1d18      	adds	r0, r3, #4
 8005a50:	6028      	str	r0, [r5, #0]
 8005a52:	0635      	lsls	r5, r6, #24
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	d501      	bpl.n	8005a5c <_printf_i+0x1cc>
 8005a58:	6019      	str	r1, [r3, #0]
 8005a5a:	e002      	b.n	8005a62 <_printf_i+0x1d2>
 8005a5c:	0670      	lsls	r0, r6, #25
 8005a5e:	d5fb      	bpl.n	8005a58 <_printf_i+0x1c8>
 8005a60:	8019      	strh	r1, [r3, #0]
 8005a62:	2300      	movs	r3, #0
 8005a64:	6123      	str	r3, [r4, #16]
 8005a66:	4615      	mov	r5, r2
 8005a68:	e7ba      	b.n	80059e0 <_printf_i+0x150>
 8005a6a:	682b      	ldr	r3, [r5, #0]
 8005a6c:	1d1a      	adds	r2, r3, #4
 8005a6e:	602a      	str	r2, [r5, #0]
 8005a70:	681d      	ldr	r5, [r3, #0]
 8005a72:	6862      	ldr	r2, [r4, #4]
 8005a74:	2100      	movs	r1, #0
 8005a76:	4628      	mov	r0, r5
 8005a78:	f7fa fbba 	bl	80001f0 <memchr>
 8005a7c:	b108      	cbz	r0, 8005a82 <_printf_i+0x1f2>
 8005a7e:	1b40      	subs	r0, r0, r5
 8005a80:	6060      	str	r0, [r4, #4]
 8005a82:	6863      	ldr	r3, [r4, #4]
 8005a84:	6123      	str	r3, [r4, #16]
 8005a86:	2300      	movs	r3, #0
 8005a88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a8c:	e7a8      	b.n	80059e0 <_printf_i+0x150>
 8005a8e:	6923      	ldr	r3, [r4, #16]
 8005a90:	462a      	mov	r2, r5
 8005a92:	4649      	mov	r1, r9
 8005a94:	4640      	mov	r0, r8
 8005a96:	47d0      	blx	sl
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d0ab      	beq.n	80059f4 <_printf_i+0x164>
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	079b      	lsls	r3, r3, #30
 8005aa0:	d413      	bmi.n	8005aca <_printf_i+0x23a>
 8005aa2:	68e0      	ldr	r0, [r4, #12]
 8005aa4:	9b03      	ldr	r3, [sp, #12]
 8005aa6:	4298      	cmp	r0, r3
 8005aa8:	bfb8      	it	lt
 8005aaa:	4618      	movlt	r0, r3
 8005aac:	e7a4      	b.n	80059f8 <_printf_i+0x168>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	4632      	mov	r2, r6
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	4640      	mov	r0, r8
 8005ab6:	47d0      	blx	sl
 8005ab8:	3001      	adds	r0, #1
 8005aba:	d09b      	beq.n	80059f4 <_printf_i+0x164>
 8005abc:	3501      	adds	r5, #1
 8005abe:	68e3      	ldr	r3, [r4, #12]
 8005ac0:	9903      	ldr	r1, [sp, #12]
 8005ac2:	1a5b      	subs	r3, r3, r1
 8005ac4:	42ab      	cmp	r3, r5
 8005ac6:	dcf2      	bgt.n	8005aae <_printf_i+0x21e>
 8005ac8:	e7eb      	b.n	8005aa2 <_printf_i+0x212>
 8005aca:	2500      	movs	r5, #0
 8005acc:	f104 0619 	add.w	r6, r4, #25
 8005ad0:	e7f5      	b.n	8005abe <_printf_i+0x22e>
 8005ad2:	bf00      	nop
 8005ad4:	0800642d 	.word	0x0800642d
 8005ad8:	0800643e 	.word	0x0800643e

08005adc <_sbrk_r>:
 8005adc:	b538      	push	{r3, r4, r5, lr}
 8005ade:	4d06      	ldr	r5, [pc, #24]	; (8005af8 <_sbrk_r+0x1c>)
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	4608      	mov	r0, r1
 8005ae6:	602b      	str	r3, [r5, #0]
 8005ae8:	f7fb fa48 	bl	8000f7c <_sbrk>
 8005aec:	1c43      	adds	r3, r0, #1
 8005aee:	d102      	bne.n	8005af6 <_sbrk_r+0x1a>
 8005af0:	682b      	ldr	r3, [r5, #0]
 8005af2:	b103      	cbz	r3, 8005af6 <_sbrk_r+0x1a>
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
 8005af8:	200001f0 	.word	0x200001f0

08005afc <__swbuf_r>:
 8005afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afe:	460e      	mov	r6, r1
 8005b00:	4614      	mov	r4, r2
 8005b02:	4605      	mov	r5, r0
 8005b04:	b118      	cbz	r0, 8005b0e <__swbuf_r+0x12>
 8005b06:	6983      	ldr	r3, [r0, #24]
 8005b08:	b90b      	cbnz	r3, 8005b0e <__swbuf_r+0x12>
 8005b0a:	f000 f9d9 	bl	8005ec0 <__sinit>
 8005b0e:	4b21      	ldr	r3, [pc, #132]	; (8005b94 <__swbuf_r+0x98>)
 8005b10:	429c      	cmp	r4, r3
 8005b12:	d12b      	bne.n	8005b6c <__swbuf_r+0x70>
 8005b14:	686c      	ldr	r4, [r5, #4]
 8005b16:	69a3      	ldr	r3, [r4, #24]
 8005b18:	60a3      	str	r3, [r4, #8]
 8005b1a:	89a3      	ldrh	r3, [r4, #12]
 8005b1c:	071a      	lsls	r2, r3, #28
 8005b1e:	d52f      	bpl.n	8005b80 <__swbuf_r+0x84>
 8005b20:	6923      	ldr	r3, [r4, #16]
 8005b22:	b36b      	cbz	r3, 8005b80 <__swbuf_r+0x84>
 8005b24:	6923      	ldr	r3, [r4, #16]
 8005b26:	6820      	ldr	r0, [r4, #0]
 8005b28:	1ac0      	subs	r0, r0, r3
 8005b2a:	6963      	ldr	r3, [r4, #20]
 8005b2c:	b2f6      	uxtb	r6, r6
 8005b2e:	4283      	cmp	r3, r0
 8005b30:	4637      	mov	r7, r6
 8005b32:	dc04      	bgt.n	8005b3e <__swbuf_r+0x42>
 8005b34:	4621      	mov	r1, r4
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 f92e 	bl	8005d98 <_fflush_r>
 8005b3c:	bb30      	cbnz	r0, 8005b8c <__swbuf_r+0x90>
 8005b3e:	68a3      	ldr	r3, [r4, #8]
 8005b40:	3b01      	subs	r3, #1
 8005b42:	60a3      	str	r3, [r4, #8]
 8005b44:	6823      	ldr	r3, [r4, #0]
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	6022      	str	r2, [r4, #0]
 8005b4a:	701e      	strb	r6, [r3, #0]
 8005b4c:	6963      	ldr	r3, [r4, #20]
 8005b4e:	3001      	adds	r0, #1
 8005b50:	4283      	cmp	r3, r0
 8005b52:	d004      	beq.n	8005b5e <__swbuf_r+0x62>
 8005b54:	89a3      	ldrh	r3, [r4, #12]
 8005b56:	07db      	lsls	r3, r3, #31
 8005b58:	d506      	bpl.n	8005b68 <__swbuf_r+0x6c>
 8005b5a:	2e0a      	cmp	r6, #10
 8005b5c:	d104      	bne.n	8005b68 <__swbuf_r+0x6c>
 8005b5e:	4621      	mov	r1, r4
 8005b60:	4628      	mov	r0, r5
 8005b62:	f000 f919 	bl	8005d98 <_fflush_r>
 8005b66:	b988      	cbnz	r0, 8005b8c <__swbuf_r+0x90>
 8005b68:	4638      	mov	r0, r7
 8005b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b6c:	4b0a      	ldr	r3, [pc, #40]	; (8005b98 <__swbuf_r+0x9c>)
 8005b6e:	429c      	cmp	r4, r3
 8005b70:	d101      	bne.n	8005b76 <__swbuf_r+0x7a>
 8005b72:	68ac      	ldr	r4, [r5, #8]
 8005b74:	e7cf      	b.n	8005b16 <__swbuf_r+0x1a>
 8005b76:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <__swbuf_r+0xa0>)
 8005b78:	429c      	cmp	r4, r3
 8005b7a:	bf08      	it	eq
 8005b7c:	68ec      	ldreq	r4, [r5, #12]
 8005b7e:	e7ca      	b.n	8005b16 <__swbuf_r+0x1a>
 8005b80:	4621      	mov	r1, r4
 8005b82:	4628      	mov	r0, r5
 8005b84:	f000 f80c 	bl	8005ba0 <__swsetup_r>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	d0cb      	beq.n	8005b24 <__swbuf_r+0x28>
 8005b8c:	f04f 37ff 	mov.w	r7, #4294967295
 8005b90:	e7ea      	b.n	8005b68 <__swbuf_r+0x6c>
 8005b92:	bf00      	nop
 8005b94:	08006470 	.word	0x08006470
 8005b98:	08006490 	.word	0x08006490
 8005b9c:	08006450 	.word	0x08006450

08005ba0 <__swsetup_r>:
 8005ba0:	4b32      	ldr	r3, [pc, #200]	; (8005c6c <__swsetup_r+0xcc>)
 8005ba2:	b570      	push	{r4, r5, r6, lr}
 8005ba4:	681d      	ldr	r5, [r3, #0]
 8005ba6:	4606      	mov	r6, r0
 8005ba8:	460c      	mov	r4, r1
 8005baa:	b125      	cbz	r5, 8005bb6 <__swsetup_r+0x16>
 8005bac:	69ab      	ldr	r3, [r5, #24]
 8005bae:	b913      	cbnz	r3, 8005bb6 <__swsetup_r+0x16>
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	f000 f985 	bl	8005ec0 <__sinit>
 8005bb6:	4b2e      	ldr	r3, [pc, #184]	; (8005c70 <__swsetup_r+0xd0>)
 8005bb8:	429c      	cmp	r4, r3
 8005bba:	d10f      	bne.n	8005bdc <__swsetup_r+0x3c>
 8005bbc:	686c      	ldr	r4, [r5, #4]
 8005bbe:	89a3      	ldrh	r3, [r4, #12]
 8005bc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bc4:	0719      	lsls	r1, r3, #28
 8005bc6:	d42c      	bmi.n	8005c22 <__swsetup_r+0x82>
 8005bc8:	06dd      	lsls	r5, r3, #27
 8005bca:	d411      	bmi.n	8005bf0 <__swsetup_r+0x50>
 8005bcc:	2309      	movs	r3, #9
 8005bce:	6033      	str	r3, [r6, #0]
 8005bd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005bd4:	81a3      	strh	r3, [r4, #12]
 8005bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005bda:	e03e      	b.n	8005c5a <__swsetup_r+0xba>
 8005bdc:	4b25      	ldr	r3, [pc, #148]	; (8005c74 <__swsetup_r+0xd4>)
 8005bde:	429c      	cmp	r4, r3
 8005be0:	d101      	bne.n	8005be6 <__swsetup_r+0x46>
 8005be2:	68ac      	ldr	r4, [r5, #8]
 8005be4:	e7eb      	b.n	8005bbe <__swsetup_r+0x1e>
 8005be6:	4b24      	ldr	r3, [pc, #144]	; (8005c78 <__swsetup_r+0xd8>)
 8005be8:	429c      	cmp	r4, r3
 8005bea:	bf08      	it	eq
 8005bec:	68ec      	ldreq	r4, [r5, #12]
 8005bee:	e7e6      	b.n	8005bbe <__swsetup_r+0x1e>
 8005bf0:	0758      	lsls	r0, r3, #29
 8005bf2:	d512      	bpl.n	8005c1a <__swsetup_r+0x7a>
 8005bf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bf6:	b141      	cbz	r1, 8005c0a <__swsetup_r+0x6a>
 8005bf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bfc:	4299      	cmp	r1, r3
 8005bfe:	d002      	beq.n	8005c06 <__swsetup_r+0x66>
 8005c00:	4630      	mov	r0, r6
 8005c02:	f7ff fb9d 	bl	8005340 <_free_r>
 8005c06:	2300      	movs	r3, #0
 8005c08:	6363      	str	r3, [r4, #52]	; 0x34
 8005c0a:	89a3      	ldrh	r3, [r4, #12]
 8005c0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c10:	81a3      	strh	r3, [r4, #12]
 8005c12:	2300      	movs	r3, #0
 8005c14:	6063      	str	r3, [r4, #4]
 8005c16:	6923      	ldr	r3, [r4, #16]
 8005c18:	6023      	str	r3, [r4, #0]
 8005c1a:	89a3      	ldrh	r3, [r4, #12]
 8005c1c:	f043 0308 	orr.w	r3, r3, #8
 8005c20:	81a3      	strh	r3, [r4, #12]
 8005c22:	6923      	ldr	r3, [r4, #16]
 8005c24:	b94b      	cbnz	r3, 8005c3a <__swsetup_r+0x9a>
 8005c26:	89a3      	ldrh	r3, [r4, #12]
 8005c28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c30:	d003      	beq.n	8005c3a <__swsetup_r+0x9a>
 8005c32:	4621      	mov	r1, r4
 8005c34:	4630      	mov	r0, r6
 8005c36:	f000 fa09 	bl	800604c <__smakebuf_r>
 8005c3a:	89a0      	ldrh	r0, [r4, #12]
 8005c3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c40:	f010 0301 	ands.w	r3, r0, #1
 8005c44:	d00a      	beq.n	8005c5c <__swsetup_r+0xbc>
 8005c46:	2300      	movs	r3, #0
 8005c48:	60a3      	str	r3, [r4, #8]
 8005c4a:	6963      	ldr	r3, [r4, #20]
 8005c4c:	425b      	negs	r3, r3
 8005c4e:	61a3      	str	r3, [r4, #24]
 8005c50:	6923      	ldr	r3, [r4, #16]
 8005c52:	b943      	cbnz	r3, 8005c66 <__swsetup_r+0xc6>
 8005c54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c58:	d1ba      	bne.n	8005bd0 <__swsetup_r+0x30>
 8005c5a:	bd70      	pop	{r4, r5, r6, pc}
 8005c5c:	0781      	lsls	r1, r0, #30
 8005c5e:	bf58      	it	pl
 8005c60:	6963      	ldrpl	r3, [r4, #20]
 8005c62:	60a3      	str	r3, [r4, #8]
 8005c64:	e7f4      	b.n	8005c50 <__swsetup_r+0xb0>
 8005c66:	2000      	movs	r0, #0
 8005c68:	e7f7      	b.n	8005c5a <__swsetup_r+0xba>
 8005c6a:	bf00      	nop
 8005c6c:	20000010 	.word	0x20000010
 8005c70:	08006470 	.word	0x08006470
 8005c74:	08006490 	.word	0x08006490
 8005c78:	08006450 	.word	0x08006450

08005c7c <abort>:
 8005c7c:	b508      	push	{r3, lr}
 8005c7e:	2006      	movs	r0, #6
 8005c80:	f000 fa58 	bl	8006134 <raise>
 8005c84:	2001      	movs	r0, #1
 8005c86:	f7fb f901 	bl	8000e8c <_exit>
	...

08005c8c <__sflush_r>:
 8005c8c:	898a      	ldrh	r2, [r1, #12]
 8005c8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c92:	4605      	mov	r5, r0
 8005c94:	0710      	lsls	r0, r2, #28
 8005c96:	460c      	mov	r4, r1
 8005c98:	d458      	bmi.n	8005d4c <__sflush_r+0xc0>
 8005c9a:	684b      	ldr	r3, [r1, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dc05      	bgt.n	8005cac <__sflush_r+0x20>
 8005ca0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	dc02      	bgt.n	8005cac <__sflush_r+0x20>
 8005ca6:	2000      	movs	r0, #0
 8005ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cae:	2e00      	cmp	r6, #0
 8005cb0:	d0f9      	beq.n	8005ca6 <__sflush_r+0x1a>
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005cb8:	682f      	ldr	r7, [r5, #0]
 8005cba:	602b      	str	r3, [r5, #0]
 8005cbc:	d032      	beq.n	8005d24 <__sflush_r+0x98>
 8005cbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005cc0:	89a3      	ldrh	r3, [r4, #12]
 8005cc2:	075a      	lsls	r2, r3, #29
 8005cc4:	d505      	bpl.n	8005cd2 <__sflush_r+0x46>
 8005cc6:	6863      	ldr	r3, [r4, #4]
 8005cc8:	1ac0      	subs	r0, r0, r3
 8005cca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ccc:	b10b      	cbz	r3, 8005cd2 <__sflush_r+0x46>
 8005cce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cd0:	1ac0      	subs	r0, r0, r3
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cd8:	6a21      	ldr	r1, [r4, #32]
 8005cda:	4628      	mov	r0, r5
 8005cdc:	47b0      	blx	r6
 8005cde:	1c43      	adds	r3, r0, #1
 8005ce0:	89a3      	ldrh	r3, [r4, #12]
 8005ce2:	d106      	bne.n	8005cf2 <__sflush_r+0x66>
 8005ce4:	6829      	ldr	r1, [r5, #0]
 8005ce6:	291d      	cmp	r1, #29
 8005ce8:	d82c      	bhi.n	8005d44 <__sflush_r+0xb8>
 8005cea:	4a2a      	ldr	r2, [pc, #168]	; (8005d94 <__sflush_r+0x108>)
 8005cec:	40ca      	lsrs	r2, r1
 8005cee:	07d6      	lsls	r6, r2, #31
 8005cf0:	d528      	bpl.n	8005d44 <__sflush_r+0xb8>
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	6062      	str	r2, [r4, #4]
 8005cf6:	04d9      	lsls	r1, r3, #19
 8005cf8:	6922      	ldr	r2, [r4, #16]
 8005cfa:	6022      	str	r2, [r4, #0]
 8005cfc:	d504      	bpl.n	8005d08 <__sflush_r+0x7c>
 8005cfe:	1c42      	adds	r2, r0, #1
 8005d00:	d101      	bne.n	8005d06 <__sflush_r+0x7a>
 8005d02:	682b      	ldr	r3, [r5, #0]
 8005d04:	b903      	cbnz	r3, 8005d08 <__sflush_r+0x7c>
 8005d06:	6560      	str	r0, [r4, #84]	; 0x54
 8005d08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d0a:	602f      	str	r7, [r5, #0]
 8005d0c:	2900      	cmp	r1, #0
 8005d0e:	d0ca      	beq.n	8005ca6 <__sflush_r+0x1a>
 8005d10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d14:	4299      	cmp	r1, r3
 8005d16:	d002      	beq.n	8005d1e <__sflush_r+0x92>
 8005d18:	4628      	mov	r0, r5
 8005d1a:	f7ff fb11 	bl	8005340 <_free_r>
 8005d1e:	2000      	movs	r0, #0
 8005d20:	6360      	str	r0, [r4, #52]	; 0x34
 8005d22:	e7c1      	b.n	8005ca8 <__sflush_r+0x1c>
 8005d24:	6a21      	ldr	r1, [r4, #32]
 8005d26:	2301      	movs	r3, #1
 8005d28:	4628      	mov	r0, r5
 8005d2a:	47b0      	blx	r6
 8005d2c:	1c41      	adds	r1, r0, #1
 8005d2e:	d1c7      	bne.n	8005cc0 <__sflush_r+0x34>
 8005d30:	682b      	ldr	r3, [r5, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d0c4      	beq.n	8005cc0 <__sflush_r+0x34>
 8005d36:	2b1d      	cmp	r3, #29
 8005d38:	d001      	beq.n	8005d3e <__sflush_r+0xb2>
 8005d3a:	2b16      	cmp	r3, #22
 8005d3c:	d101      	bne.n	8005d42 <__sflush_r+0xb6>
 8005d3e:	602f      	str	r7, [r5, #0]
 8005d40:	e7b1      	b.n	8005ca6 <__sflush_r+0x1a>
 8005d42:	89a3      	ldrh	r3, [r4, #12]
 8005d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d48:	81a3      	strh	r3, [r4, #12]
 8005d4a:	e7ad      	b.n	8005ca8 <__sflush_r+0x1c>
 8005d4c:	690f      	ldr	r7, [r1, #16]
 8005d4e:	2f00      	cmp	r7, #0
 8005d50:	d0a9      	beq.n	8005ca6 <__sflush_r+0x1a>
 8005d52:	0793      	lsls	r3, r2, #30
 8005d54:	680e      	ldr	r6, [r1, #0]
 8005d56:	bf08      	it	eq
 8005d58:	694b      	ldreq	r3, [r1, #20]
 8005d5a:	600f      	str	r7, [r1, #0]
 8005d5c:	bf18      	it	ne
 8005d5e:	2300      	movne	r3, #0
 8005d60:	eba6 0807 	sub.w	r8, r6, r7
 8005d64:	608b      	str	r3, [r1, #8]
 8005d66:	f1b8 0f00 	cmp.w	r8, #0
 8005d6a:	dd9c      	ble.n	8005ca6 <__sflush_r+0x1a>
 8005d6c:	6a21      	ldr	r1, [r4, #32]
 8005d6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d70:	4643      	mov	r3, r8
 8005d72:	463a      	mov	r2, r7
 8005d74:	4628      	mov	r0, r5
 8005d76:	47b0      	blx	r6
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	dc06      	bgt.n	8005d8a <__sflush_r+0xfe>
 8005d7c:	89a3      	ldrh	r3, [r4, #12]
 8005d7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d82:	81a3      	strh	r3, [r4, #12]
 8005d84:	f04f 30ff 	mov.w	r0, #4294967295
 8005d88:	e78e      	b.n	8005ca8 <__sflush_r+0x1c>
 8005d8a:	4407      	add	r7, r0
 8005d8c:	eba8 0800 	sub.w	r8, r8, r0
 8005d90:	e7e9      	b.n	8005d66 <__sflush_r+0xda>
 8005d92:	bf00      	nop
 8005d94:	20400001 	.word	0x20400001

08005d98 <_fflush_r>:
 8005d98:	b538      	push	{r3, r4, r5, lr}
 8005d9a:	690b      	ldr	r3, [r1, #16]
 8005d9c:	4605      	mov	r5, r0
 8005d9e:	460c      	mov	r4, r1
 8005da0:	b913      	cbnz	r3, 8005da8 <_fflush_r+0x10>
 8005da2:	2500      	movs	r5, #0
 8005da4:	4628      	mov	r0, r5
 8005da6:	bd38      	pop	{r3, r4, r5, pc}
 8005da8:	b118      	cbz	r0, 8005db2 <_fflush_r+0x1a>
 8005daa:	6983      	ldr	r3, [r0, #24]
 8005dac:	b90b      	cbnz	r3, 8005db2 <_fflush_r+0x1a>
 8005dae:	f000 f887 	bl	8005ec0 <__sinit>
 8005db2:	4b14      	ldr	r3, [pc, #80]	; (8005e04 <_fflush_r+0x6c>)
 8005db4:	429c      	cmp	r4, r3
 8005db6:	d11b      	bne.n	8005df0 <_fflush_r+0x58>
 8005db8:	686c      	ldr	r4, [r5, #4]
 8005dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0ef      	beq.n	8005da2 <_fflush_r+0xa>
 8005dc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005dc4:	07d0      	lsls	r0, r2, #31
 8005dc6:	d404      	bmi.n	8005dd2 <_fflush_r+0x3a>
 8005dc8:	0599      	lsls	r1, r3, #22
 8005dca:	d402      	bmi.n	8005dd2 <_fflush_r+0x3a>
 8005dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dce:	f000 f915 	bl	8005ffc <__retarget_lock_acquire_recursive>
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	f7ff ff59 	bl	8005c8c <__sflush_r>
 8005dda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ddc:	07da      	lsls	r2, r3, #31
 8005dde:	4605      	mov	r5, r0
 8005de0:	d4e0      	bmi.n	8005da4 <_fflush_r+0xc>
 8005de2:	89a3      	ldrh	r3, [r4, #12]
 8005de4:	059b      	lsls	r3, r3, #22
 8005de6:	d4dd      	bmi.n	8005da4 <_fflush_r+0xc>
 8005de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dea:	f000 f908 	bl	8005ffe <__retarget_lock_release_recursive>
 8005dee:	e7d9      	b.n	8005da4 <_fflush_r+0xc>
 8005df0:	4b05      	ldr	r3, [pc, #20]	; (8005e08 <_fflush_r+0x70>)
 8005df2:	429c      	cmp	r4, r3
 8005df4:	d101      	bne.n	8005dfa <_fflush_r+0x62>
 8005df6:	68ac      	ldr	r4, [r5, #8]
 8005df8:	e7df      	b.n	8005dba <_fflush_r+0x22>
 8005dfa:	4b04      	ldr	r3, [pc, #16]	; (8005e0c <_fflush_r+0x74>)
 8005dfc:	429c      	cmp	r4, r3
 8005dfe:	bf08      	it	eq
 8005e00:	68ec      	ldreq	r4, [r5, #12]
 8005e02:	e7da      	b.n	8005dba <_fflush_r+0x22>
 8005e04:	08006470 	.word	0x08006470
 8005e08:	08006490 	.word	0x08006490
 8005e0c:	08006450 	.word	0x08006450

08005e10 <std>:
 8005e10:	2300      	movs	r3, #0
 8005e12:	b510      	push	{r4, lr}
 8005e14:	4604      	mov	r4, r0
 8005e16:	e9c0 3300 	strd	r3, r3, [r0]
 8005e1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e1e:	6083      	str	r3, [r0, #8]
 8005e20:	8181      	strh	r1, [r0, #12]
 8005e22:	6643      	str	r3, [r0, #100]	; 0x64
 8005e24:	81c2      	strh	r2, [r0, #14]
 8005e26:	6183      	str	r3, [r0, #24]
 8005e28:	4619      	mov	r1, r3
 8005e2a:	2208      	movs	r2, #8
 8005e2c:	305c      	adds	r0, #92	; 0x5c
 8005e2e:	f7ff f9d7 	bl	80051e0 <memset>
 8005e32:	4b05      	ldr	r3, [pc, #20]	; (8005e48 <std+0x38>)
 8005e34:	6263      	str	r3, [r4, #36]	; 0x24
 8005e36:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <std+0x3c>)
 8005e38:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e3a:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <std+0x40>)
 8005e3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e3e:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <std+0x44>)
 8005e40:	6224      	str	r4, [r4, #32]
 8005e42:	6323      	str	r3, [r4, #48]	; 0x30
 8005e44:	bd10      	pop	{r4, pc}
 8005e46:	bf00      	nop
 8005e48:	0800616d 	.word	0x0800616d
 8005e4c:	0800618f 	.word	0x0800618f
 8005e50:	080061c7 	.word	0x080061c7
 8005e54:	080061eb 	.word	0x080061eb

08005e58 <_cleanup_r>:
 8005e58:	4901      	ldr	r1, [pc, #4]	; (8005e60 <_cleanup_r+0x8>)
 8005e5a:	f000 b8af 	b.w	8005fbc <_fwalk_reent>
 8005e5e:	bf00      	nop
 8005e60:	08005d99 	.word	0x08005d99

08005e64 <__sfmoreglue>:
 8005e64:	b570      	push	{r4, r5, r6, lr}
 8005e66:	2268      	movs	r2, #104	; 0x68
 8005e68:	1e4d      	subs	r5, r1, #1
 8005e6a:	4355      	muls	r5, r2
 8005e6c:	460e      	mov	r6, r1
 8005e6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e72:	f7ff fad1 	bl	8005418 <_malloc_r>
 8005e76:	4604      	mov	r4, r0
 8005e78:	b140      	cbz	r0, 8005e8c <__sfmoreglue+0x28>
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	e9c0 1600 	strd	r1, r6, [r0]
 8005e80:	300c      	adds	r0, #12
 8005e82:	60a0      	str	r0, [r4, #8]
 8005e84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e88:	f7ff f9aa 	bl	80051e0 <memset>
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	bd70      	pop	{r4, r5, r6, pc}

08005e90 <__sfp_lock_acquire>:
 8005e90:	4801      	ldr	r0, [pc, #4]	; (8005e98 <__sfp_lock_acquire+0x8>)
 8005e92:	f000 b8b3 	b.w	8005ffc <__retarget_lock_acquire_recursive>
 8005e96:	bf00      	nop
 8005e98:	200001ed 	.word	0x200001ed

08005e9c <__sfp_lock_release>:
 8005e9c:	4801      	ldr	r0, [pc, #4]	; (8005ea4 <__sfp_lock_release+0x8>)
 8005e9e:	f000 b8ae 	b.w	8005ffe <__retarget_lock_release_recursive>
 8005ea2:	bf00      	nop
 8005ea4:	200001ed 	.word	0x200001ed

08005ea8 <__sinit_lock_acquire>:
 8005ea8:	4801      	ldr	r0, [pc, #4]	; (8005eb0 <__sinit_lock_acquire+0x8>)
 8005eaa:	f000 b8a7 	b.w	8005ffc <__retarget_lock_acquire_recursive>
 8005eae:	bf00      	nop
 8005eb0:	200001ee 	.word	0x200001ee

08005eb4 <__sinit_lock_release>:
 8005eb4:	4801      	ldr	r0, [pc, #4]	; (8005ebc <__sinit_lock_release+0x8>)
 8005eb6:	f000 b8a2 	b.w	8005ffe <__retarget_lock_release_recursive>
 8005eba:	bf00      	nop
 8005ebc:	200001ee 	.word	0x200001ee

08005ec0 <__sinit>:
 8005ec0:	b510      	push	{r4, lr}
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	f7ff fff0 	bl	8005ea8 <__sinit_lock_acquire>
 8005ec8:	69a3      	ldr	r3, [r4, #24]
 8005eca:	b11b      	cbz	r3, 8005ed4 <__sinit+0x14>
 8005ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed0:	f7ff bff0 	b.w	8005eb4 <__sinit_lock_release>
 8005ed4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ed8:	6523      	str	r3, [r4, #80]	; 0x50
 8005eda:	4b13      	ldr	r3, [pc, #76]	; (8005f28 <__sinit+0x68>)
 8005edc:	4a13      	ldr	r2, [pc, #76]	; (8005f2c <__sinit+0x6c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	62a2      	str	r2, [r4, #40]	; 0x28
 8005ee2:	42a3      	cmp	r3, r4
 8005ee4:	bf04      	itt	eq
 8005ee6:	2301      	moveq	r3, #1
 8005ee8:	61a3      	streq	r3, [r4, #24]
 8005eea:	4620      	mov	r0, r4
 8005eec:	f000 f820 	bl	8005f30 <__sfp>
 8005ef0:	6060      	str	r0, [r4, #4]
 8005ef2:	4620      	mov	r0, r4
 8005ef4:	f000 f81c 	bl	8005f30 <__sfp>
 8005ef8:	60a0      	str	r0, [r4, #8]
 8005efa:	4620      	mov	r0, r4
 8005efc:	f000 f818 	bl	8005f30 <__sfp>
 8005f00:	2200      	movs	r2, #0
 8005f02:	60e0      	str	r0, [r4, #12]
 8005f04:	2104      	movs	r1, #4
 8005f06:	6860      	ldr	r0, [r4, #4]
 8005f08:	f7ff ff82 	bl	8005e10 <std>
 8005f0c:	68a0      	ldr	r0, [r4, #8]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	2109      	movs	r1, #9
 8005f12:	f7ff ff7d 	bl	8005e10 <std>
 8005f16:	68e0      	ldr	r0, [r4, #12]
 8005f18:	2202      	movs	r2, #2
 8005f1a:	2112      	movs	r1, #18
 8005f1c:	f7ff ff78 	bl	8005e10 <std>
 8005f20:	2301      	movs	r3, #1
 8005f22:	61a3      	str	r3, [r4, #24]
 8005f24:	e7d2      	b.n	8005ecc <__sinit+0xc>
 8005f26:	bf00      	nop
 8005f28:	08006368 	.word	0x08006368
 8005f2c:	08005e59 	.word	0x08005e59

08005f30 <__sfp>:
 8005f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f32:	4607      	mov	r7, r0
 8005f34:	f7ff ffac 	bl	8005e90 <__sfp_lock_acquire>
 8005f38:	4b1e      	ldr	r3, [pc, #120]	; (8005fb4 <__sfp+0x84>)
 8005f3a:	681e      	ldr	r6, [r3, #0]
 8005f3c:	69b3      	ldr	r3, [r6, #24]
 8005f3e:	b913      	cbnz	r3, 8005f46 <__sfp+0x16>
 8005f40:	4630      	mov	r0, r6
 8005f42:	f7ff ffbd 	bl	8005ec0 <__sinit>
 8005f46:	3648      	adds	r6, #72	; 0x48
 8005f48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	d503      	bpl.n	8005f58 <__sfp+0x28>
 8005f50:	6833      	ldr	r3, [r6, #0]
 8005f52:	b30b      	cbz	r3, 8005f98 <__sfp+0x68>
 8005f54:	6836      	ldr	r6, [r6, #0]
 8005f56:	e7f7      	b.n	8005f48 <__sfp+0x18>
 8005f58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f5c:	b9d5      	cbnz	r5, 8005f94 <__sfp+0x64>
 8005f5e:	4b16      	ldr	r3, [pc, #88]	; (8005fb8 <__sfp+0x88>)
 8005f60:	60e3      	str	r3, [r4, #12]
 8005f62:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f66:	6665      	str	r5, [r4, #100]	; 0x64
 8005f68:	f000 f847 	bl	8005ffa <__retarget_lock_init_recursive>
 8005f6c:	f7ff ff96 	bl	8005e9c <__sfp_lock_release>
 8005f70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f78:	6025      	str	r5, [r4, #0]
 8005f7a:	61a5      	str	r5, [r4, #24]
 8005f7c:	2208      	movs	r2, #8
 8005f7e:	4629      	mov	r1, r5
 8005f80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f84:	f7ff f92c 	bl	80051e0 <memset>
 8005f88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f90:	4620      	mov	r0, r4
 8005f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f94:	3468      	adds	r4, #104	; 0x68
 8005f96:	e7d9      	b.n	8005f4c <__sfp+0x1c>
 8005f98:	2104      	movs	r1, #4
 8005f9a:	4638      	mov	r0, r7
 8005f9c:	f7ff ff62 	bl	8005e64 <__sfmoreglue>
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	6030      	str	r0, [r6, #0]
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d1d5      	bne.n	8005f54 <__sfp+0x24>
 8005fa8:	f7ff ff78 	bl	8005e9c <__sfp_lock_release>
 8005fac:	230c      	movs	r3, #12
 8005fae:	603b      	str	r3, [r7, #0]
 8005fb0:	e7ee      	b.n	8005f90 <__sfp+0x60>
 8005fb2:	bf00      	nop
 8005fb4:	08006368 	.word	0x08006368
 8005fb8:	ffff0001 	.word	0xffff0001

08005fbc <_fwalk_reent>:
 8005fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	4688      	mov	r8, r1
 8005fc4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fc8:	2700      	movs	r7, #0
 8005fca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fce:	f1b9 0901 	subs.w	r9, r9, #1
 8005fd2:	d505      	bpl.n	8005fe0 <_fwalk_reent+0x24>
 8005fd4:	6824      	ldr	r4, [r4, #0]
 8005fd6:	2c00      	cmp	r4, #0
 8005fd8:	d1f7      	bne.n	8005fca <_fwalk_reent+0xe>
 8005fda:	4638      	mov	r0, r7
 8005fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe0:	89ab      	ldrh	r3, [r5, #12]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d907      	bls.n	8005ff6 <_fwalk_reent+0x3a>
 8005fe6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fea:	3301      	adds	r3, #1
 8005fec:	d003      	beq.n	8005ff6 <_fwalk_reent+0x3a>
 8005fee:	4629      	mov	r1, r5
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	47c0      	blx	r8
 8005ff4:	4307      	orrs	r7, r0
 8005ff6:	3568      	adds	r5, #104	; 0x68
 8005ff8:	e7e9      	b.n	8005fce <_fwalk_reent+0x12>

08005ffa <__retarget_lock_init_recursive>:
 8005ffa:	4770      	bx	lr

08005ffc <__retarget_lock_acquire_recursive>:
 8005ffc:	4770      	bx	lr

08005ffe <__retarget_lock_release_recursive>:
 8005ffe:	4770      	bx	lr

08006000 <__swhatbuf_r>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	460e      	mov	r6, r1
 8006004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006008:	2900      	cmp	r1, #0
 800600a:	b096      	sub	sp, #88	; 0x58
 800600c:	4614      	mov	r4, r2
 800600e:	461d      	mov	r5, r3
 8006010:	da08      	bge.n	8006024 <__swhatbuf_r+0x24>
 8006012:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	602a      	str	r2, [r5, #0]
 800601a:	061a      	lsls	r2, r3, #24
 800601c:	d410      	bmi.n	8006040 <__swhatbuf_r+0x40>
 800601e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006022:	e00e      	b.n	8006042 <__swhatbuf_r+0x42>
 8006024:	466a      	mov	r2, sp
 8006026:	f000 f907 	bl	8006238 <_fstat_r>
 800602a:	2800      	cmp	r0, #0
 800602c:	dbf1      	blt.n	8006012 <__swhatbuf_r+0x12>
 800602e:	9a01      	ldr	r2, [sp, #4]
 8006030:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006034:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006038:	425a      	negs	r2, r3
 800603a:	415a      	adcs	r2, r3
 800603c:	602a      	str	r2, [r5, #0]
 800603e:	e7ee      	b.n	800601e <__swhatbuf_r+0x1e>
 8006040:	2340      	movs	r3, #64	; 0x40
 8006042:	2000      	movs	r0, #0
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	b016      	add	sp, #88	; 0x58
 8006048:	bd70      	pop	{r4, r5, r6, pc}
	...

0800604c <__smakebuf_r>:
 800604c:	898b      	ldrh	r3, [r1, #12]
 800604e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006050:	079d      	lsls	r5, r3, #30
 8006052:	4606      	mov	r6, r0
 8006054:	460c      	mov	r4, r1
 8006056:	d507      	bpl.n	8006068 <__smakebuf_r+0x1c>
 8006058:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	6123      	str	r3, [r4, #16]
 8006060:	2301      	movs	r3, #1
 8006062:	6163      	str	r3, [r4, #20]
 8006064:	b002      	add	sp, #8
 8006066:	bd70      	pop	{r4, r5, r6, pc}
 8006068:	ab01      	add	r3, sp, #4
 800606a:	466a      	mov	r2, sp
 800606c:	f7ff ffc8 	bl	8006000 <__swhatbuf_r>
 8006070:	9900      	ldr	r1, [sp, #0]
 8006072:	4605      	mov	r5, r0
 8006074:	4630      	mov	r0, r6
 8006076:	f7ff f9cf 	bl	8005418 <_malloc_r>
 800607a:	b948      	cbnz	r0, 8006090 <__smakebuf_r+0x44>
 800607c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006080:	059a      	lsls	r2, r3, #22
 8006082:	d4ef      	bmi.n	8006064 <__smakebuf_r+0x18>
 8006084:	f023 0303 	bic.w	r3, r3, #3
 8006088:	f043 0302 	orr.w	r3, r3, #2
 800608c:	81a3      	strh	r3, [r4, #12]
 800608e:	e7e3      	b.n	8006058 <__smakebuf_r+0xc>
 8006090:	4b0d      	ldr	r3, [pc, #52]	; (80060c8 <__smakebuf_r+0x7c>)
 8006092:	62b3      	str	r3, [r6, #40]	; 0x28
 8006094:	89a3      	ldrh	r3, [r4, #12]
 8006096:	6020      	str	r0, [r4, #0]
 8006098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609c:	81a3      	strh	r3, [r4, #12]
 800609e:	9b00      	ldr	r3, [sp, #0]
 80060a0:	6163      	str	r3, [r4, #20]
 80060a2:	9b01      	ldr	r3, [sp, #4]
 80060a4:	6120      	str	r0, [r4, #16]
 80060a6:	b15b      	cbz	r3, 80060c0 <__smakebuf_r+0x74>
 80060a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060ac:	4630      	mov	r0, r6
 80060ae:	f000 f8d5 	bl	800625c <_isatty_r>
 80060b2:	b128      	cbz	r0, 80060c0 <__smakebuf_r+0x74>
 80060b4:	89a3      	ldrh	r3, [r4, #12]
 80060b6:	f023 0303 	bic.w	r3, r3, #3
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	81a3      	strh	r3, [r4, #12]
 80060c0:	89a0      	ldrh	r0, [r4, #12]
 80060c2:	4305      	orrs	r5, r0
 80060c4:	81a5      	strh	r5, [r4, #12]
 80060c6:	e7cd      	b.n	8006064 <__smakebuf_r+0x18>
 80060c8:	08005e59 	.word	0x08005e59

080060cc <__malloc_lock>:
 80060cc:	4801      	ldr	r0, [pc, #4]	; (80060d4 <__malloc_lock+0x8>)
 80060ce:	f7ff bf95 	b.w	8005ffc <__retarget_lock_acquire_recursive>
 80060d2:	bf00      	nop
 80060d4:	200001ec 	.word	0x200001ec

080060d8 <__malloc_unlock>:
 80060d8:	4801      	ldr	r0, [pc, #4]	; (80060e0 <__malloc_unlock+0x8>)
 80060da:	f7ff bf90 	b.w	8005ffe <__retarget_lock_release_recursive>
 80060de:	bf00      	nop
 80060e0:	200001ec 	.word	0x200001ec

080060e4 <_raise_r>:
 80060e4:	291f      	cmp	r1, #31
 80060e6:	b538      	push	{r3, r4, r5, lr}
 80060e8:	4604      	mov	r4, r0
 80060ea:	460d      	mov	r5, r1
 80060ec:	d904      	bls.n	80060f8 <_raise_r+0x14>
 80060ee:	2316      	movs	r3, #22
 80060f0:	6003      	str	r3, [r0, #0]
 80060f2:	f04f 30ff 	mov.w	r0, #4294967295
 80060f6:	bd38      	pop	{r3, r4, r5, pc}
 80060f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80060fa:	b112      	cbz	r2, 8006102 <_raise_r+0x1e>
 80060fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006100:	b94b      	cbnz	r3, 8006116 <_raise_r+0x32>
 8006102:	4620      	mov	r0, r4
 8006104:	f000 f830 	bl	8006168 <_getpid_r>
 8006108:	462a      	mov	r2, r5
 800610a:	4601      	mov	r1, r0
 800610c:	4620      	mov	r0, r4
 800610e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006112:	f000 b817 	b.w	8006144 <_kill_r>
 8006116:	2b01      	cmp	r3, #1
 8006118:	d00a      	beq.n	8006130 <_raise_r+0x4c>
 800611a:	1c59      	adds	r1, r3, #1
 800611c:	d103      	bne.n	8006126 <_raise_r+0x42>
 800611e:	2316      	movs	r3, #22
 8006120:	6003      	str	r3, [r0, #0]
 8006122:	2001      	movs	r0, #1
 8006124:	e7e7      	b.n	80060f6 <_raise_r+0x12>
 8006126:	2400      	movs	r4, #0
 8006128:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800612c:	4628      	mov	r0, r5
 800612e:	4798      	blx	r3
 8006130:	2000      	movs	r0, #0
 8006132:	e7e0      	b.n	80060f6 <_raise_r+0x12>

08006134 <raise>:
 8006134:	4b02      	ldr	r3, [pc, #8]	; (8006140 <raise+0xc>)
 8006136:	4601      	mov	r1, r0
 8006138:	6818      	ldr	r0, [r3, #0]
 800613a:	f7ff bfd3 	b.w	80060e4 <_raise_r>
 800613e:	bf00      	nop
 8006140:	20000010 	.word	0x20000010

08006144 <_kill_r>:
 8006144:	b538      	push	{r3, r4, r5, lr}
 8006146:	4d07      	ldr	r5, [pc, #28]	; (8006164 <_kill_r+0x20>)
 8006148:	2300      	movs	r3, #0
 800614a:	4604      	mov	r4, r0
 800614c:	4608      	mov	r0, r1
 800614e:	4611      	mov	r1, r2
 8006150:	602b      	str	r3, [r5, #0]
 8006152:	f7fa fe8b 	bl	8000e6c <_kill>
 8006156:	1c43      	adds	r3, r0, #1
 8006158:	d102      	bne.n	8006160 <_kill_r+0x1c>
 800615a:	682b      	ldr	r3, [r5, #0]
 800615c:	b103      	cbz	r3, 8006160 <_kill_r+0x1c>
 800615e:	6023      	str	r3, [r4, #0]
 8006160:	bd38      	pop	{r3, r4, r5, pc}
 8006162:	bf00      	nop
 8006164:	200001f0 	.word	0x200001f0

08006168 <_getpid_r>:
 8006168:	f7fa be78 	b.w	8000e5c <_getpid>

0800616c <__sread>:
 800616c:	b510      	push	{r4, lr}
 800616e:	460c      	mov	r4, r1
 8006170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006174:	f000 f894 	bl	80062a0 <_read_r>
 8006178:	2800      	cmp	r0, #0
 800617a:	bfab      	itete	ge
 800617c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800617e:	89a3      	ldrhlt	r3, [r4, #12]
 8006180:	181b      	addge	r3, r3, r0
 8006182:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006186:	bfac      	ite	ge
 8006188:	6563      	strge	r3, [r4, #84]	; 0x54
 800618a:	81a3      	strhlt	r3, [r4, #12]
 800618c:	bd10      	pop	{r4, pc}

0800618e <__swrite>:
 800618e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006192:	461f      	mov	r7, r3
 8006194:	898b      	ldrh	r3, [r1, #12]
 8006196:	05db      	lsls	r3, r3, #23
 8006198:	4605      	mov	r5, r0
 800619a:	460c      	mov	r4, r1
 800619c:	4616      	mov	r6, r2
 800619e:	d505      	bpl.n	80061ac <__swrite+0x1e>
 80061a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061a4:	2302      	movs	r3, #2
 80061a6:	2200      	movs	r2, #0
 80061a8:	f000 f868 	bl	800627c <_lseek_r>
 80061ac:	89a3      	ldrh	r3, [r4, #12]
 80061ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061b6:	81a3      	strh	r3, [r4, #12]
 80061b8:	4632      	mov	r2, r6
 80061ba:	463b      	mov	r3, r7
 80061bc:	4628      	mov	r0, r5
 80061be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061c2:	f000 b817 	b.w	80061f4 <_write_r>

080061c6 <__sseek>:
 80061c6:	b510      	push	{r4, lr}
 80061c8:	460c      	mov	r4, r1
 80061ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ce:	f000 f855 	bl	800627c <_lseek_r>
 80061d2:	1c43      	adds	r3, r0, #1
 80061d4:	89a3      	ldrh	r3, [r4, #12]
 80061d6:	bf15      	itete	ne
 80061d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80061da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061e2:	81a3      	strheq	r3, [r4, #12]
 80061e4:	bf18      	it	ne
 80061e6:	81a3      	strhne	r3, [r4, #12]
 80061e8:	bd10      	pop	{r4, pc}

080061ea <__sclose>:
 80061ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ee:	f000 b813 	b.w	8006218 <_close_r>
	...

080061f4 <_write_r>:
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4d07      	ldr	r5, [pc, #28]	; (8006214 <_write_r+0x20>)
 80061f8:	4604      	mov	r4, r0
 80061fa:	4608      	mov	r0, r1
 80061fc:	4611      	mov	r1, r2
 80061fe:	2200      	movs	r2, #0
 8006200:	602a      	str	r2, [r5, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	f7fa fe69 	bl	8000eda <_write>
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d102      	bne.n	8006212 <_write_r+0x1e>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b103      	cbz	r3, 8006212 <_write_r+0x1e>
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	200001f0 	.word	0x200001f0

08006218 <_close_r>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	4d06      	ldr	r5, [pc, #24]	; (8006234 <_close_r+0x1c>)
 800621c:	2300      	movs	r3, #0
 800621e:	4604      	mov	r4, r0
 8006220:	4608      	mov	r0, r1
 8006222:	602b      	str	r3, [r5, #0]
 8006224:	f7fa fe75 	bl	8000f12 <_close>
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d102      	bne.n	8006232 <_close_r+0x1a>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	b103      	cbz	r3, 8006232 <_close_r+0x1a>
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	bd38      	pop	{r3, r4, r5, pc}
 8006234:	200001f0 	.word	0x200001f0

08006238 <_fstat_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d07      	ldr	r5, [pc, #28]	; (8006258 <_fstat_r+0x20>)
 800623c:	2300      	movs	r3, #0
 800623e:	4604      	mov	r4, r0
 8006240:	4608      	mov	r0, r1
 8006242:	4611      	mov	r1, r2
 8006244:	602b      	str	r3, [r5, #0]
 8006246:	f7fa fe70 	bl	8000f2a <_fstat>
 800624a:	1c43      	adds	r3, r0, #1
 800624c:	d102      	bne.n	8006254 <_fstat_r+0x1c>
 800624e:	682b      	ldr	r3, [r5, #0]
 8006250:	b103      	cbz	r3, 8006254 <_fstat_r+0x1c>
 8006252:	6023      	str	r3, [r4, #0]
 8006254:	bd38      	pop	{r3, r4, r5, pc}
 8006256:	bf00      	nop
 8006258:	200001f0 	.word	0x200001f0

0800625c <_isatty_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d06      	ldr	r5, [pc, #24]	; (8006278 <_isatty_r+0x1c>)
 8006260:	2300      	movs	r3, #0
 8006262:	4604      	mov	r4, r0
 8006264:	4608      	mov	r0, r1
 8006266:	602b      	str	r3, [r5, #0]
 8006268:	f7fa fe6f 	bl	8000f4a <_isatty>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	d102      	bne.n	8006276 <_isatty_r+0x1a>
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	b103      	cbz	r3, 8006276 <_isatty_r+0x1a>
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	200001f0 	.word	0x200001f0

0800627c <_lseek_r>:
 800627c:	b538      	push	{r3, r4, r5, lr}
 800627e:	4d07      	ldr	r5, [pc, #28]	; (800629c <_lseek_r+0x20>)
 8006280:	4604      	mov	r4, r0
 8006282:	4608      	mov	r0, r1
 8006284:	4611      	mov	r1, r2
 8006286:	2200      	movs	r2, #0
 8006288:	602a      	str	r2, [r5, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	f7fa fe68 	bl	8000f60 <_lseek>
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	d102      	bne.n	800629a <_lseek_r+0x1e>
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	b103      	cbz	r3, 800629a <_lseek_r+0x1e>
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	bd38      	pop	{r3, r4, r5, pc}
 800629c:	200001f0 	.word	0x200001f0

080062a0 <_read_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	4d07      	ldr	r5, [pc, #28]	; (80062c0 <_read_r+0x20>)
 80062a4:	4604      	mov	r4, r0
 80062a6:	4608      	mov	r0, r1
 80062a8:	4611      	mov	r1, r2
 80062aa:	2200      	movs	r2, #0
 80062ac:	602a      	str	r2, [r5, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f7fa fdf6 	bl	8000ea0 <_read>
 80062b4:	1c43      	adds	r3, r0, #1
 80062b6:	d102      	bne.n	80062be <_read_r+0x1e>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	b103      	cbz	r3, 80062be <_read_r+0x1e>
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	bd38      	pop	{r3, r4, r5, pc}
 80062c0:	200001f0 	.word	0x200001f0

080062c4 <_init>:
 80062c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c6:	bf00      	nop
 80062c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ca:	bc08      	pop	{r3}
 80062cc:	469e      	mov	lr, r3
 80062ce:	4770      	bx	lr

080062d0 <_fini>:
 80062d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062d2:	bf00      	nop
 80062d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062d6:	bc08      	pop	{r3}
 80062d8:	469e      	mov	lr, r3
 80062da:	4770      	bx	lr
