Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 21:04:56 2018
| Host         : AylinAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_timing_summary_routed.rpt -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: SERVO_DRIVER/clk_1MHz_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/centimeter_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: ULTRASONIC_DRIVER/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_column_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_DRIVER/pixel_row_reg[9]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: clk_25mhz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 406 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.728        0.000                      0                  110        0.235        0.000                      0                  110        3.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.728        0.000                      0                  110        0.235        0.000                      0                  110        3.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 4.091ns (67.971%)  route 1.928ns (32.029%))
  Logic Levels:           14  (CARRY4=12 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.636    10.116    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X23Y36         LUT3 (Prop_lut3_I1_O)        0.310    10.426 r  ULTRASONIC_DRIVER/clk_out0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.426    ULTRASONIC_DRIVER/clk_out0_carry_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  ULTRASONIC_DRIVER/clk_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.976    ULTRASONIC_DRIVER/clk_out0_carry_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  ULTRASONIC_DRIVER/clk_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.090    ULTRASONIC_DRIVER/clk_out0_carry__0_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  ULTRASONIC_DRIVER/clk_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.204    ULTRASONIC_DRIVER/clk_out0_carry__1_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  ULTRASONIC_DRIVER/clk_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.318    ULTRASONIC_DRIVER/clk_out0_carry__2_n_0
    SLICE_X23Y39         FDRE                                         r  ULTRASONIC_DRIVER/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.496    12.854    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X23Y39         FDRE                                         r  ULTRASONIC_DRIVER/clk_out_reg/C
                         clock pessimism              0.425    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)       -0.198    13.046    ULTRASONIC_DRIVER/clk_out_reg
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.889ns (56.723%)  route 2.204ns (43.277%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.913    10.392    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.496    12.854    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[25]/C
                         clock pessimism              0.425    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.615    12.629    ULTRASONIC_DRIVER/cont_reg[25]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.889ns (56.723%)  route 2.204ns (43.277%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.913    10.392    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.496    12.854    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[26]/C
                         clock pessimism              0.425    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.615    12.629    ULTRASONIC_DRIVER/cont_reg[26]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.889ns (56.723%)  route 2.204ns (43.277%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.913    10.392    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.496    12.854    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[27]/C
                         clock pessimism              0.425    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.615    12.629    ULTRASONIC_DRIVER/cont_reg[27]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.889ns (56.723%)  route 2.204ns (43.277%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.913    10.392    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.496    12.854    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[28]/C
                         clock pessimism              0.425    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X22Y40         FDRE (Setup_fdre_C_R)       -0.615    12.629    ULTRASONIC_DRIVER/cont_reg[28]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 2.889ns (57.225%)  route 2.159ns (42.775%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.868    10.348    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X23Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.492    12.850    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[0]/C
                         clock pessimism              0.427    13.277    
                         clock uncertainty           -0.035    13.242    
    SLICE_X23Y34         FDRE (Setup_fdre_C_R)       -0.615    12.627    ULTRASONIC_DRIVER/cont_reg[0]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 2.889ns (57.263%)  route 2.156ns (42.737%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.865    10.344    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y41         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.497    12.855    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[29]/C
                         clock pessimism              0.425    13.280    
                         clock uncertainty           -0.035    13.245    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.615    12.630    ULTRASONIC_DRIVER/cont_reg[29]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 2.889ns (57.263%)  route 2.156ns (42.737%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.865    10.344    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y41         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.497    12.855    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[30]/C
                         clock pessimism              0.425    13.280    
                         clock uncertainty           -0.035    13.245    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.615    12.630    ULTRASONIC_DRIVER/cont_reg[30]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 2.889ns (57.263%)  route 2.156ns (42.737%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.865    10.344    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y41         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.497    12.855    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[31]/C
                         clock pessimism              0.425    13.280    
                         clock uncertainty           -0.035    13.245    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.615    12.630    ULTRASONIC_DRIVER/cont_reg[31]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.889ns (57.353%)  route 2.148ns (42.647%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.665     5.299    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ULTRASONIC_DRIVER/cont_reg[2]/Q
                         net (fo=1, routed)           0.583     6.339    ULTRASONIC_DRIVER/cont_reg_n_0_[2]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  ULTRASONIC_DRIVER/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    ULTRASONIC_DRIVER/cont2_carry_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  ULTRASONIC_DRIVER/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    ULTRASONIC_DRIVER/cont2_carry__0_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  ULTRASONIC_DRIVER/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    ULTRASONIC_DRIVER/cont2_carry__1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  ULTRASONIC_DRIVER/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    ULTRASONIC_DRIVER/cont2_carry__2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  ULTRASONIC_DRIVER/cont2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    ULTRASONIC_DRIVER/cont2_carry__3_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  ULTRASONIC_DRIVER/cont2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    ULTRASONIC_DRIVER/cont2_carry__4_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.931 f  ULTRASONIC_DRIVER/cont2_carry__5/O[1]
                         net (fo=3, routed)           0.708     8.639    ULTRASONIC_DRIVER/cont2_carry__5_n_6
    SLICE_X24Y39         LUT3 (Prop_lut3_I0_O)        0.303     8.942 r  ULTRASONIC_DRIVER/cont1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.942    ULTRASONIC_DRIVER/cont1_carry__1_i_3_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.480 r  ULTRASONIC_DRIVER/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.857    10.336    ULTRASONIC_DRIVER/cont1_carry__1_n_1
    SLICE_X22Y35         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     8.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.493    12.851    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X22Y35         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[5]/C
                         clock pessimism              0.425    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.615    12.626    ULTRASONIC_DRIVER/cont_reg[5]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  2.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ULTRASONIC_DRIVER/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ULTRASONIC_DRIVER/cont_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.974%)  route 0.140ns (43.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.436    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  ULTRASONIC_DRIVER/cont_reg[0]/Q
                         net (fo=4, routed)           0.140     1.717    ULTRASONIC_DRIVER/cont_reg_n_0_[0]
    SLICE_X23Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.762 r  ULTRASONIC_DRIVER/cont[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    ULTRASONIC_DRIVER/cont[0]_i_1_n_0
    SLICE_X23Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.824     1.949    ULTRASONIC_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  ULTRASONIC_DRIVER/cont_reg[0]/C
                         clock pessimism             -0.513     1.436    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.091     1.527    ULTRASONIC_DRIVER/cont_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.443    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  SERVO_DRIVER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SERVO_DRIVER/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.703    SERVO_DRIVER/count_reg[11]
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SERVO_DRIVER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    SERVO_DRIVER/count_reg[8]_i_1_n_4
    SLICE_X19Y46         FDRE                                         r  SERVO_DRIVER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.958    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  SERVO_DRIVER/count_reg[11]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.105     1.548    SERVO_DRIVER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.566     1.444    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  SERVO_DRIVER/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SERVO_DRIVER/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    SERVO_DRIVER/count_reg[15]
    SLICE_X19Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SERVO_DRIVER/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SERVO_DRIVER/count_reg[12]_i_1_n_4
    SLICE_X19Y47         FDRE                                         r  SERVO_DRIVER/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.959    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  SERVO_DRIVER/count_reg[15]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.105     1.549    SERVO_DRIVER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.566     1.444    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  SERVO_DRIVER/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SERVO_DRIVER/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    SERVO_DRIVER/count_reg[19]
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SERVO_DRIVER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SERVO_DRIVER/count_reg[16]_i_1_n_4
    SLICE_X19Y48         FDRE                                         r  SERVO_DRIVER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.959    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  SERVO_DRIVER/count_reg[19]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.105     1.549    SERVO_DRIVER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.443    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y44         FDRE                                         r  SERVO_DRIVER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SERVO_DRIVER/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    SERVO_DRIVER/count_reg[3]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SERVO_DRIVER/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    SERVO_DRIVER/count_reg[0]_i_2_n_4
    SLICE_X19Y44         FDRE                                         r  SERVO_DRIVER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.958    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y44         FDRE                                         r  SERVO_DRIVER/count_reg[3]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.105     1.548    SERVO_DRIVER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.443    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  SERVO_DRIVER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SERVO_DRIVER/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    SERVO_DRIVER/count_reg[7]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SERVO_DRIVER/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    SERVO_DRIVER/count_reg[4]_i_1_n_4
    SLICE_X19Y45         FDRE                                         r  SERVO_DRIVER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.958    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  SERVO_DRIVER/count_reg[7]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.105     1.548    SERVO_DRIVER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/clk_1MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/clk_1MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.562     1.440    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X20Y44         FDRE                                         r  SERVO_DRIVER/clk_1MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  SERVO_DRIVER/clk_1MHz_reg/Q
                         net (fo=2, routed)           0.175     1.779    SERVO_DRIVER/clk_1MHz_reg_0
    SLICE_X20Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  SERVO_DRIVER/clk_1MHz_i_1/O
                         net (fo=1, routed)           0.000     1.824    SERVO_DRIVER/clk_1MHz_i_1_n_0
    SLICE_X20Y44         FDRE                                         r  SERVO_DRIVER/clk_1MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.832     1.957    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X20Y44         FDRE                                         r  SERVO_DRIVER/clk_1MHz_reg/C
                         clock pessimism             -0.517     1.440    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.120     1.560    SERVO_DRIVER/clk_1MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.443    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  SERVO_DRIVER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SERVO_DRIVER/count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.704    SERVO_DRIVER/count_reg[10]
    SLICE_X19Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SERVO_DRIVER/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SERVO_DRIVER/count_reg[8]_i_1_n_5
    SLICE_X19Y46         FDRE                                         r  SERVO_DRIVER/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.958    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  SERVO_DRIVER/count_reg[10]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.105     1.548    SERVO_DRIVER/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.566     1.444    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  SERVO_DRIVER/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SERVO_DRIVER/count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.705    SERVO_DRIVER/count_reg[14]
    SLICE_X19Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  SERVO_DRIVER/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    SERVO_DRIVER/count_reg[12]_i_1_n_5
    SLICE_X19Y47         FDRE                                         r  SERVO_DRIVER/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.959    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  SERVO_DRIVER/count_reg[14]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.105     1.549    SERVO_DRIVER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SERVO_DRIVER/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SERVO_DRIVER/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.566     1.444    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  SERVO_DRIVER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SERVO_DRIVER/count_reg[18]/Q
                         net (fo=2, routed)           0.120     1.705    SERVO_DRIVER/count_reg[18]
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  SERVO_DRIVER/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    SERVO_DRIVER/count_reg[16]_i_1_n_5
    SLICE_X19Y48         FDRE                                         r  SERVO_DRIVER/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_sysclk (IN)
                         net (fo=0)                   0.000     0.000    pin_sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pin_sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    pin_sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  pin_sysclk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.959    SERVO_DRIVER/pin_sysclk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  SERVO_DRIVER/count_reg[18]/C
                         clock pessimism             -0.515     1.444    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.105     1.549    SERVO_DRIVER/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  pin_sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X20Y44    SERVO_DRIVER/clk_1MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y44    SERVO_DRIVER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y46    SERVO_DRIVER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y46    SERVO_DRIVER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y47    SERVO_DRIVER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y47    SERVO_DRIVER/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y47    SERVO_DRIVER/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y47    SERVO_DRIVER/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X19Y48    SERVO_DRIVER/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y39    ULTRASONIC_DRIVER/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y39    ULTRASONIC_DRIVER/cont_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y39    ULTRASONIC_DRIVER/cont_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y39    ULTRASONIC_DRIVER/cont_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y39    ULTRASONIC_DRIVER/cont_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y40    ULTRASONIC_DRIVER/cont_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y40    ULTRASONIC_DRIVER/cont_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y40    ULTRASONIC_DRIVER/cont_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y40    ULTRASONIC_DRIVER/cont_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    ULTRASONIC_DRIVER/cont_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y44    SERVO_DRIVER/clk_1MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y44    SERVO_DRIVER/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y46    SERVO_DRIVER/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y46    SERVO_DRIVER/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y47    SERVO_DRIVER/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y47    SERVO_DRIVER/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y47    SERVO_DRIVER/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y47    SERVO_DRIVER/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y48    SERVO_DRIVER/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X19Y48    SERVO_DRIVER/count_reg[17]/C



