module partsel_00187(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [25:0] x4;
  wire signed [29:2] x5;
  wire [27:4] x6;
  wire [6:30] x7;
  wire signed [3:27] x8;
  wire [27:2] x9;
  wire signed [3:24] x10;
  wire signed [1:27] x11;
  wire [4:25] x12;
  wire [6:25] x13;
  wire [28:3] x14;
  wire [7:27] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:7] p0 = 952020245;
  localparam signed [5:31] p1 = 100569887;
  localparam signed [2:24] p2 = 138099881;
  localparam signed [26:6] p3 = 151579566;
  assign x4 = {2{p2[22 + s2 -: 5]}};
  assign x5 = ((p3 ^ x2[6 + s3]) - (!ctrl[0] || ctrl[1] && !ctrl[3] ? ((!ctrl[1] && !ctrl[0] && ctrl[2] ? (p0 & x4[9 + s0]) : (ctrl[0] || !ctrl[1] || !ctrl[3] ? x1[22 -: 4] : x4[15])) ^ x2[9 + s1 +: 7]) : p3[4 + s0 +: 5]));
  assign x6 = ((x2 - {(ctrl[3] && !ctrl[1] || ctrl[2] ? (p2[13 -: 4] + p1[28 + s0 -: 7]) : {p3[26 + s0 -: 5], p2[30 + s3 -: 7]}), p3[22 -: 4]}) - (({2{{2{x2[11 + s2 -: 4]}}}} | (p2[23] + (x1[14] & x5[18 + s1]))) | ((p3[23 -: 2] ^ {2{x3[20 -: 2]}}) ^ {2{x5[10 +: 3]}})));
  assign x7 = {2{x6[8 + s1]}};
  assign x8 = (p0[21] - (({(x3[10 + s1 +: 2] + x4), (x2[23 -: 1] ^ (x7[13 +: 3] | (x3 & x2[24 + s1 -: 8])))} + p0) | (x4 + (p1[10] & p1))));
  assign x9 = p0;
  assign x10 = p3;
  assign x11 = p0[18 -: 2];
  assign x12 = {2{p2[20 + s3 -: 3]}};
  assign x13 = p3[4 + s0 +: 5];
  assign x14 = {p2[11], p3[12 + s3 +: 8]};
  assign x15 = p3[14 +: 1];
  assign y0 = x2[18 -: 3];
  assign y1 = p3;
  assign y2 = (p3 & x14);
  assign y3 = {2{p1[17 + s2 +: 3]}};
endmodule
