
multproc_cpu0.elf:     file format elf32-littlenios2
multproc_cpu0.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010244

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00003360 memsz 0x00003360 flags r-x
    LOAD off    0x00004380 vaddr 0x00013380 paddr 0x00014a40 align 2**12
         filesz 0x000016c0 memsz 0x000016c0 flags rw-
    LOAD off    0x00006100 vaddr 0x00016100 paddr 0x00016100 align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000030dc  00010244  00010244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000060  00013320  00013320  00004320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000016c0  00013380  00014a40  00004380  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  00016100  00016100  00006100  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00016220  00016220  00005a40  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00005a40  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000618  00000000  00000000  00005a68  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00008555  00000000  00000000  00006080  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002f46  00000000  00000000  0000e5d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002f52  00000000  00000000  0001151b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000e48  00000000  00000000  00014470  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001e83  00000000  00000000  000152b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000770  00000000  00000000  0001713b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  000178ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000178  00000000  00000000  000178e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00019942  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00019945  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001994a  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001994b  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  0001994c  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  00019957  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  00019962  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000000a  00000000  00000000  0001996d  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 0000003c  00000000  00000000  00019977  2**0
                  CONTENTS, READONLY
 26 .jdi          00009084  00000000  00000000  000199b3  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     000801d5  00000000  00000000  00022a37  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010244 l    d  .text	00000000 .text
00013320 l    d  .rodata	00000000 .rodata
00013380 l    d  .rwdata	00000000 .rwdata
00016100 l    d  .bss	00000000 .bss
00016220 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 /home/vm/Desktop/Projects/git_repo/multiprocessor/sw/nios/multproc_cpu0_bsp//obj/HAL/src/crt0.o
0001028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 cpu0.c
00000000 l    df *ABS*	00000000 alt_load.c
000102d4 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
0001043c l     F .text	00000034 alt_dev_reg
00010470 l     F .text	0000003c alt_get_errno
000104ac l     F .text	00000068 alt_avalon_mutex_reg
00013380 l     O .rwdata	00001060 jtag_uart_0
000143e0 l     O .rwdata	00000048 mailbox_simple_0
00014428 l     O .rwdata	00000010 mutex_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00010800 l     F .text	0000020c altera_avalon_jtag_uart_irq
00010a0c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox_simple.c
00011044 l     F .text	00000090 altera_avalon_mailbox_identify
000110d4 l     F .text	00000078 altera_avalon_mailbox_post
0001114c l     F .text	00000138 altera_avalon_mailbox_simple_tx_isr
00011284 l     F .text	000000a8 altera_avalon_mailbox_simple_rx_isr
00000000 l    df *ABS*	00000000 altera_avalon_mutex.c
000119a4 l     F .text	0000003c alt_get_errno
000119e0 l     F .text	0000007c alt_mutex_trylock
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00011c70 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00011e90 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00011fe4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00012010 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00012514 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00012654 l     F .text	0000003c alt_get_errno
00012690 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000145e0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00016118 g     O .bss	00000004 alt_instruction_exception_handler
00011718 g     F .text	00000150 altera_avalon_mailbox_send
000103c0 g     F .text	0000007c alt_main
00016120 g     O .bss	00000100 alt_irq
00014a40 g       *ABS*	00000000 __flash_rwdata_start
00011b18 g     F .text	00000040 altera_avalon_mutex_trylock
00012ab0 g     F .text	00000024 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000001c __reset
00011bac g     F .text	00000074 altera_avalon_mutex_is_mine
00010020 g       *ABS*	00000000 __flash_exceptions_start
0001611c g     O .bss	00000004 errno
00016104 g     O .bss	00000004 alt_argv
0001ca04 g       *ABS*	00000000 _gp
00011868 g     F .text	0000013c altera_avalon_mailbox_retrieve_poll
00014460 g     O .rwdata	00000180 alt_fd_list
000121b0 g     F .text	00000090 alt_find_dev
00012e74 g     F .text	00000148 memcpy
000125d8 g     F .text	0000007c alt_io_redirect
00013320 g       *ABS*	00000000 __DTOR_END__
00012d10 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0001132c g     F .text	00000078 altera_avalon_mailbox_simple_init
00010c04 g     F .text	0000021c altera_avalon_jtag_uart_read
00010000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
000116a0 g     F .text	00000078 altera_avalon_mailbox_status
00011588 g     F .text	00000118 altera_avalon_mailbox_close
00012c80 g     F .text	00000090 alt_icache_flush
00014a24 g     O .rwdata	00000004 alt_max_fd
00011c20 g     F .text	00000050 altera_avalon_mutex_first_lock
00014a38 g     O .rwdata	00000004 _global_impure_ptr
00016220 g       *ABS*	00000000 __bss_end
00012424 g     F .text	000000f0 alt_iic_isr_register
000129a8 g     F .text	00000108 alt_tick
000123d8 g     F .text	0000004c alt_ic_irq_enabled
0001290c g     F .text	0000009c alt_alarm_stop
0001610c g     O .bss	00000004 alt_irq_active
000100fc g     F .exceptions	000000d4 alt_irq_handler
00014438 g     O .rwdata	00000028 alt_dev_null
00011a5c g     F .text	00000054 altera_avalon_mutex_open
00011f9c g     F .text	00000048 alt_dcache_flush_all
00014a40 g       *ABS*	00000000 __ram_rwdata_end
00014a1c g     O .rwdata	00000008 alt_dev_list
00014a0c g     O .rwdata	00000008 alt_mutex_list
00013380 g       *ABS*	00000000 __ram_rodata_end
00016220 g       *ABS*	00000000 end
00010740 g     F .text	000000c0 altera_avalon_jtag_uart_init
000101d0 g     F .exceptions	00000074 alt_instruction_exception_entry
00013320 g       *ABS*	00000000 __CTOR_LIST__
00020000 g       *ABS*	00000000 __alt_stack_pointer
00011ce8 g     F .text	0000007c alt_avalon_timer_sc_init
00010e20 g     F .text	00000224 altera_avalon_jtag_uart_write
0001316c g     F .text	00000180 __call_exitprocs
00010244 g     F .text	0000004c _start
00016110 g     O .bss	00000004 _alt_tick_rate
00016114 g     O .bss	00000004 _alt_nticks
0001054c g     F .text	00000090 alt_sys_init
00013054 g     F .text	00000118 __register_exitproc
00011b58 g     F .text	00000054 altera_avalon_mutex_unlock
00010aac g     F .text	00000068 altera_avalon_jtag_uart_close
00013380 g       *ABS*	00000000 __ram_rwdata_start
00013320 g       *ABS*	00000000 __ram_rodata_start
000105dc g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00012bdc g     F .text	000000a4 alt_get_fd
00012df8 g     F .text	0000007c memcmp
0001069c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00016220 g       *ABS*	00000000 __alt_stack_base
000106ec g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00012ad4 g     F .text	00000108 alt_find_file
0001204c g     F .text	000000a4 alt_dev_llist_insert
00016100 g       *ABS*	00000000 __bss_start
00010290 g     F .text	00000044 main
00016108 g     O .bss	00000004 alt_envp
0001063c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00011ad4 g     F .text	00000044 altera_avalon_mutex_lock
00014a28 g     O .rwdata	00000004 alt_errno
00013320 g       *ABS*	00000000 __CTOR_END__
00013320 g       *ABS*	00000000 __flash_rodata_start
00013320 g       *ABS*	00000000 __DTOR_LIST__
00010514 g     F .text	00000038 alt_irq_init
000128a8 g     F .text	00000064 alt_release_fd
00012dac g     F .text	00000014 atexit
00014a3c g     O .rwdata	00000004 _impure_ptr
00016100 g     O .bss	00000004 alt_argc
00012150 g     F .text	00000060 _do_dtors
00010020 g       .exceptions	00000000 alt_irq_entry
00014a14 g     O .rwdata	00000008 alt_fs_list
00010020 g       *ABS*	00000000 __ram_exceptions_start
00012274 g     F .text	00000050 alt_ic_isr_register
00014a40 g       *ABS*	00000000 _edata
00016220 g       *ABS*	00000000 _end
00010244 g       *ABS*	00000000 __ram_exceptions_end
00010b14 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
0001234c g     F .text	0000008c alt_ic_irq_disable
00014a04 g     O .rwdata	00000008 alt_mailbox_simple_list
00012dc0 g     F .text	00000038 exit
00020000 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
000113a4 g     F .text	000001e4 altera_avalon_mailbox_open
000132ec g     F .text	00000034 _exit
00011d64 g     F .text	0000012c alt_alarm_start
00012fbc g     F .text	00000098 strlen
00012754 g     F .text	00000154 open
00012240 g     F .text	00000034 alt_icache_flush_all
00014a2c g     O .rwdata	00000004 alt_priority_mask
000122c4 g     F .text	00000088 alt_ic_irq_enable
00011ab0 g     F .text	00000024 altera_avalon_mutex_close
00014a30 g     O .rwdata	00000008 alt_alarm_list
000120f0 g     F .text	00000060 _do_ctors
00011ecc g     F .text	000000d0 close
0001033c g     F .text	00000084 alt_load



Disassembly of section .entry:

00010000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   10000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   10004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   10008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   1000c:	00bffd16 	blt	zero,r2,10004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10010:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10014:	08409114 	ori	at,at,580
    jmp r1
   10018:	0800683a 	jmp	at
   1001c:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x10000>

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100fc0 	call	100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000706 	br	100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   1008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   10094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   10098:	00101d00 	call	101d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   1009c:	1000021e 	bne	r2,zero,100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100f8:	ef80083a 	eret

000100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100fc:	defff904 	addi	sp,sp,-28
   10100:	dfc00615 	stw	ra,24(sp)
   10104:	df000515 	stw	fp,20(sp)
   10108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   1010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   10110:	0005313a 	rdctl	r2,ipending
   10114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   10118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   1011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   10120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   10124:	00800044 	movi	r2,1
   10128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1012c:	e0fffb17 	ldw	r3,-20(fp)
   10130:	e0bffc17 	ldw	r2,-16(fp)
   10134:	1884703a 	and	r2,r3,r2
   10138:	10001426 	beq	r2,zero,1018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   1013c:	00800074 	movhi	r2,1
   10140:	10984804 	addi	r2,r2,24864
   10144:	e0fffd17 	ldw	r3,-12(fp)
   10148:	180690fa 	slli	r3,r3,3
   1014c:	10c5883a 	add	r2,r2,r3
   10150:	10c00017 	ldw	r3,0(r2)
   10154:	00800074 	movhi	r2,1
   10158:	10984804 	addi	r2,r2,24864
   1015c:	e13ffd17 	ldw	r4,-12(fp)
   10160:	200890fa 	slli	r4,r4,3
   10164:	1105883a 	add	r2,r2,r4
   10168:	10800104 	addi	r2,r2,4
   1016c:	10800017 	ldw	r2,0(r2)
   10170:	1009883a 	mov	r4,r2
   10174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   10178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   1017c:	0005313a 	rdctl	r2,ipending
   10180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   10184:	e0bfff17 	ldw	r2,-4(fp)
   10188:	00000706 	br	101a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   1018c:	e0bffc17 	ldw	r2,-16(fp)
   10190:	1085883a 	add	r2,r2,r2
   10194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   10198:	e0bffd17 	ldw	r2,-12(fp)
   1019c:	10800044 	addi	r2,r2,1
   101a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   101a4:	003fe106 	br	1012c <alt_irq_handler+0x30>

    active = alt_irq_pending ();
   101a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   101ac:	e0bffb17 	ldw	r2,-20(fp)
   101b0:	103fdb1e 	bne	r2,zero,10120 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   101b4:	0001883a 	nop
}
   101b8:	0001883a 	nop
   101bc:	e037883a 	mov	sp,fp
   101c0:	dfc00117 	ldw	ra,4(sp)
   101c4:	df000017 	ldw	fp,0(sp)
   101c8:	dec00204 	addi	sp,sp,8
   101cc:	f800283a 	ret

000101d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   101d0:	defffb04 	addi	sp,sp,-20
   101d4:	dfc00415 	stw	ra,16(sp)
   101d8:	df000315 	stw	fp,12(sp)
   101dc:	df000304 	addi	fp,sp,12
   101e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
   101e4:	000531fa 	rdctl	r2,exception
   101e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
   101ec:	e0bffd17 	ldw	r2,-12(fp)
   101f0:	10801f0c 	andi	r2,r2,124
   101f4:	1004d0ba 	srli	r2,r2,2
   101f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
   101fc:	0005333a 	rdctl	r2,badaddr
   10200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   10204:	d0a5c517 	ldw	r2,-26860(gp)
   10208:	10000726 	beq	r2,zero,10228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   1020c:	d0a5c517 	ldw	r2,-26860(gp)
   10210:	e0fffd17 	ldw	r3,-12(fp)
   10214:	e1bffe17 	ldw	r6,-8(fp)
   10218:	e17fff17 	ldw	r5,-4(fp)
   1021c:	1809883a 	mov	r4,r3
   10220:	103ee83a 	callr	r2
   10224:	00000206 	br	10230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   10228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   1022c:	0005883a 	mov	r2,zero
}
   10230:	e037883a 	mov	sp,fp
   10234:	dfc00117 	ldw	ra,4(sp)
   10238:	df000017 	ldw	fp,0(sp)
   1023c:	dec00204 	addi	sp,sp,8
   10240:	f800283a 	ret

Disassembly of section .text:

00010244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
   10244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
   10248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
   1024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
   10250:	00bffd16 	blt	zero,r2,10248 <_start+0x4>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10254:	06c000b4 	movhi	sp,2
    ori sp, sp, %lo(__alt_stack_pointer)
   10258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
   1025c:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   10260:	d6b28114 	ori	gp,gp,51716
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10264:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10268:	10984014 	ori	r2,r2,24832

    movhi r3, %hi(__bss_end)
   1026c:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   10270:	18d88814 	ori	r3,r3,25120

    beq r2, r3, 1f
   10274:	10c00326 	beq	r2,r3,10284 <_start+0x40>

0:
    stw zero, (r2)
   10278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   1027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   10280:	10fffd36 	bltu	r2,r3,10278 <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   10284:	001033c0 	call	1033c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10288:	00103c00 	call	103c0 <alt_main>

0001028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   1028c:	003fff06 	br	1028c <alt_after_alt_main>

00010290 <main>:
#include <stdio.h>
#include "system.h"
#include "io.h"

int main(void)
{
   10290:	defffe04 	addi	sp,sp,-8
   10294:	df000115 	stw	fp,4(sp)
   10298:	df000104 	addi	fp,sp,4
	int i;
	while(1)
	{
		IOWR_32DIRECT(LEDS_0_BASE, 0, 0b0000000001);
   1029c:	00c00044 	movi	r3,1
   102a0:	008000b4 	movhi	r2,2
   102a4:	10842004 	addi	r2,r2,4224
   102a8:	10c00035 	stwio	r3,0(r2)
		for(i = 0;i <3000000;i++);
   102ac:	e03fff15 	stw	zero,-4(fp)
   102b0:	00000306 	br	102c0 <main+0x30>
   102b4:	e0bfff17 	ldw	r2,-4(fp)
   102b8:	10800044 	addi	r2,r2,1
   102bc:	e0bfff15 	stw	r2,-4(fp)
   102c0:	e0ffff17 	ldw	r3,-4(fp)
   102c4:	00800bb4 	movhi	r2,46
   102c8:	10b1afc4 	addi	r2,r2,-14657
   102cc:	10fff90e 	bge	r2,r3,102b4 <main+0x24>
	}
   102d0:	003ff206 	br	1029c <main+0xc>

000102d4 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   102d4:	defffc04 	addi	sp,sp,-16
   102d8:	df000315 	stw	fp,12(sp)
   102dc:	df000304 	addi	fp,sp,12
   102e0:	e13ffd15 	stw	r4,-12(fp)
   102e4:	e17ffe15 	stw	r5,-8(fp)
   102e8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   102ec:	e0fffe17 	ldw	r3,-8(fp)
   102f0:	e0bffd17 	ldw	r2,-12(fp)
   102f4:	18800c26 	beq	r3,r2,10328 <alt_load_section+0x54>
  {
    while( to != end )
   102f8:	00000806 	br	1031c <alt_load_section+0x48>
    {
      *to++ = *from++;
   102fc:	e0bffe17 	ldw	r2,-8(fp)
   10300:	10c00104 	addi	r3,r2,4
   10304:	e0fffe15 	stw	r3,-8(fp)
   10308:	e0fffd17 	ldw	r3,-12(fp)
   1030c:	19000104 	addi	r4,r3,4
   10310:	e13ffd15 	stw	r4,-12(fp)
   10314:	18c00017 	ldw	r3,0(r3)
   10318:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   1031c:	e0fffe17 	ldw	r3,-8(fp)
   10320:	e0bfff17 	ldw	r2,-4(fp)
   10324:	18bff51e 	bne	r3,r2,102fc <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
   10328:	0001883a 	nop
   1032c:	e037883a 	mov	sp,fp
   10330:	df000017 	ldw	fp,0(sp)
   10334:	dec00104 	addi	sp,sp,4
   10338:	f800283a 	ret

0001033c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   1033c:	defffe04 	addi	sp,sp,-8
   10340:	dfc00115 	stw	ra,4(sp)
   10344:	df000015 	stw	fp,0(sp)
   10348:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   1034c:	01800074 	movhi	r6,1
   10350:	31929004 	addi	r6,r6,19008
   10354:	01400074 	movhi	r5,1
   10358:	294ce004 	addi	r5,r5,13184
   1035c:	01000074 	movhi	r4,1
   10360:	21129004 	addi	r4,r4,19008
   10364:	00102d40 	call	102d4 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   10368:	01800074 	movhi	r6,1
   1036c:	31809104 	addi	r6,r6,580
   10370:	01400074 	movhi	r5,1
   10374:	29400804 	addi	r5,r5,32
   10378:	01000074 	movhi	r4,1
   1037c:	21000804 	addi	r4,r4,32
   10380:	00102d40 	call	102d4 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   10384:	01800074 	movhi	r6,1
   10388:	318ce004 	addi	r6,r6,13184
   1038c:	01400074 	movhi	r5,1
   10390:	294cc804 	addi	r5,r5,13088
   10394:	01000074 	movhi	r4,1
   10398:	210cc804 	addi	r4,r4,13088
   1039c:	00102d40 	call	102d4 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   103a0:	0011f9c0 	call	11f9c <alt_dcache_flush_all>
  alt_icache_flush_all();
   103a4:	00122400 	call	12240 <alt_icache_flush_all>
}
   103a8:	0001883a 	nop
   103ac:	e037883a 	mov	sp,fp
   103b0:	dfc00117 	ldw	ra,4(sp)
   103b4:	df000017 	ldw	fp,0(sp)
   103b8:	dec00204 	addi	sp,sp,8
   103bc:	f800283a 	ret

000103c0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   103c0:	defffd04 	addi	sp,sp,-12
   103c4:	dfc00215 	stw	ra,8(sp)
   103c8:	df000115 	stw	fp,4(sp)
   103cc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   103d0:	0009883a 	mov	r4,zero
   103d4:	00105140 	call	10514 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   103d8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   103dc:	001054c0 	call	1054c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   103e0:	01800074 	movhi	r6,1
   103e4:	318cc804 	addi	r6,r6,13088
   103e8:	01400074 	movhi	r5,1
   103ec:	294cc804 	addi	r5,r5,13088
   103f0:	01000074 	movhi	r4,1
   103f4:	210cc804 	addi	r4,r4,13088
   103f8:	00125d80 	call	125d8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   103fc:	00120f00 	call	120f0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   10400:	01000074 	movhi	r4,1
   10404:	21085404 	addi	r4,r4,8528
   10408:	0012dac0 	call	12dac <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   1040c:	d0a5bf17 	ldw	r2,-26884(gp)
   10410:	d0e5c017 	ldw	r3,-26880(gp)
   10414:	d125c117 	ldw	r4,-26876(gp)
   10418:	200d883a 	mov	r6,r4
   1041c:	180b883a 	mov	r5,r3
   10420:	1009883a 	mov	r4,r2
   10424:	00102900 	call	10290 <main>
   10428:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   1042c:	01000044 	movi	r4,1
   10430:	0011ecc0 	call	11ecc <close>
  exit (result);
   10434:	e13fff17 	ldw	r4,-4(fp)
   10438:	0012dc00 	call	12dc0 <exit>

0001043c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   1043c:	defffd04 	addi	sp,sp,-12
   10440:	dfc00215 	stw	ra,8(sp)
   10444:	df000115 	stw	fp,4(sp)
   10448:	df000104 	addi	fp,sp,4
   1044c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   10450:	d1600604 	addi	r5,gp,-32744
   10454:	e13fff17 	ldw	r4,-4(fp)
   10458:	001204c0 	call	1204c <alt_dev_llist_insert>
}
   1045c:	e037883a 	mov	sp,fp
   10460:	dfc00117 	ldw	ra,4(sp)
   10464:	df000017 	ldw	fp,0(sp)
   10468:	dec00204 	addi	sp,sp,8
   1046c:	f800283a 	ret

00010470 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   10470:	defffe04 	addi	sp,sp,-8
   10474:	dfc00115 	stw	ra,4(sp)
   10478:	df000015 	stw	fp,0(sp)
   1047c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   10480:	d0a00917 	ldw	r2,-32732(gp)
   10484:	10000326 	beq	r2,zero,10494 <alt_get_errno+0x24>
   10488:	d0a00917 	ldw	r2,-32732(gp)
   1048c:	103ee83a 	callr	r2
   10490:	00000106 	br	10498 <alt_get_errno+0x28>
   10494:	d0a5c604 	addi	r2,gp,-26856
}
   10498:	e037883a 	mov	sp,fp
   1049c:	dfc00117 	ldw	ra,4(sp)
   104a0:	df000017 	ldw	fp,0(sp)
   104a4:	dec00204 	addi	sp,sp,8
   104a8:	f800283a 	ret

000104ac <alt_avalon_mutex_reg>:
/*
 * Register a Mutex device
 */

static ALT_INLINE int alt_avalon_mutex_reg (alt_mutex_dev* dev)
{
   104ac:	defffc04 	addi	sp,sp,-16
   104b0:	dfc00315 	stw	ra,12(sp)
   104b4:	df000215 	stw	fp,8(sp)
   104b8:	df000204 	addi	fp,sp,8
   104bc:	e13fff15 	stw	r4,-4(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   104c0:	0005883a 	mov	r2,zero
  int ret_code;
  extern alt_llist alt_mutex_list;
  ret_code = ALT_SEM_CREATE (&dev->lock, 1);
   104c4:	e0bffe15 	stw	r2,-8(fp)
  if (!ret_code)
   104c8:	e0bffe17 	ldw	r2,-8(fp)
   104cc:	1000051e 	bne	r2,zero,104e4 <alt_avalon_mutex_reg+0x38>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mutex_list);
   104d0:	d1600204 	addi	r5,gp,-32760
   104d4:	e13fff17 	ldw	r4,-4(fp)
   104d8:	001204c0 	call	1204c <alt_dev_llist_insert>
   104dc:	e0bffe15 	stw	r2,-8(fp)
   104e0:	00000606 	br	104fc <alt_avalon_mutex_reg+0x50>
  }
  else
  {
    ALT_ERRNO = ENOMEM;
   104e4:	00104700 	call	10470 <alt_get_errno>
   104e8:	1007883a 	mov	r3,r2
   104ec:	00800304 	movi	r2,12
   104f0:	18800015 	stw	r2,0(r3)
    ret_code = -ENOMEM;
   104f4:	00bffd04 	movi	r2,-12
   104f8:	e0bffe15 	stw	r2,-8(fp)
  }

  return ret_code;
   104fc:	e0bffe17 	ldw	r2,-8(fp)
}
   10500:	e037883a 	mov	sp,fp
   10504:	dfc00117 	ldw	ra,4(sp)
   10508:	df000017 	ldw	fp,0(sp)
   1050c:	dec00204 	addi	sp,sp,8
   10510:	f800283a 	ret

00010514 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   10514:	defffd04 	addi	sp,sp,-12
   10518:	dfc00215 	stw	ra,8(sp)
   1051c:	df000115 	stw	fp,4(sp)
   10520:	df000104 	addi	fp,sp,4
   10524:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU_0, cpu_0);
   10528:	0012ab00 	call	12ab0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   1052c:	00800044 	movi	r2,1
   10530:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   10534:	0001883a 	nop
   10538:	e037883a 	mov	sp,fp
   1053c:	dfc00117 	ldw	ra,4(sp)
   10540:	df000017 	ldw	fp,0(sp)
   10544:	dec00204 	addi	sp,sp,8
   10548:	f800283a 	ret

0001054c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   1054c:	defffe04 	addi	sp,sp,-8
   10550:	dfc00115 	stw	ra,4(sp)
   10554:	df000015 	stw	fp,0(sp)
   10558:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
   1055c:	01c00044 	movi	r7,1
   10560:	01800084 	movi	r6,2
   10564:	000b883a 	mov	r5,zero
   10568:	010000b4 	movhi	r4,2
   1056c:	21041004 	addi	r4,r4,4160
   10570:	0011ce80 	call	11ce8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   10574:	000d883a 	mov	r6,zero
   10578:	000b883a 	mov	r5,zero
   1057c:	01000074 	movhi	r4,1
   10580:	210cea04 	addi	r4,r4,13224
   10584:	00107400 	call	10740 <altera_avalon_jtag_uart_init>
   10588:	01000074 	movhi	r4,1
   1058c:	210ce004 	addi	r4,r4,13184
   10590:	001043c0 	call	1043c <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_SIMPLE_0, mailbox_simple_0);
   10594:	01bfffc4 	movi	r6,-1
   10598:	000b883a 	mov	r5,zero
   1059c:	01000074 	movhi	r4,1
   105a0:	2110f804 	addi	r4,r4,17376
   105a4:	001132c0 	call	1132c <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_MUTEX_INIT ( MUTEX_0, mutex_0);
   105a8:	01000074 	movhi	r4,1
   105ac:	21110a04 	addi	r4,r4,17448
   105b0:	00104ac0 	call	104ac <alt_avalon_mutex_reg>
    ALTERA_AVALON_PERFORMANCE_COUNTER_INIT ( PERF_COUNT_0, perf_count_0);
   105b4:	00c00044 	movi	r3,1
   105b8:	008000b4 	movhi	r2,2
   105bc:	10840004 	addi	r2,r2,4096
   105c0:	10c00035 	stwio	r3,0(r2)
}
   105c4:	0001883a 	nop
   105c8:	e037883a 	mov	sp,fp
   105cc:	dfc00117 	ldw	ra,4(sp)
   105d0:	df000017 	ldw	fp,0(sp)
   105d4:	dec00204 	addi	sp,sp,8
   105d8:	f800283a 	ret

000105dc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   105dc:	defffa04 	addi	sp,sp,-24
   105e0:	dfc00515 	stw	ra,20(sp)
   105e4:	df000415 	stw	fp,16(sp)
   105e8:	df000404 	addi	fp,sp,16
   105ec:	e13ffd15 	stw	r4,-12(fp)
   105f0:	e17ffe15 	stw	r5,-8(fp)
   105f4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   105f8:	e0bffd17 	ldw	r2,-12(fp)
   105fc:	10800017 	ldw	r2,0(r2)
   10600:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   10604:	e0bffc17 	ldw	r2,-16(fp)
   10608:	10c00a04 	addi	r3,r2,40
   1060c:	e0bffd17 	ldw	r2,-12(fp)
   10610:	10800217 	ldw	r2,8(r2)
   10614:	100f883a 	mov	r7,r2
   10618:	e1bfff17 	ldw	r6,-4(fp)
   1061c:	e17ffe17 	ldw	r5,-8(fp)
   10620:	1809883a 	mov	r4,r3
   10624:	0010c040 	call	10c04 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   10628:	e037883a 	mov	sp,fp
   1062c:	dfc00117 	ldw	ra,4(sp)
   10630:	df000017 	ldw	fp,0(sp)
   10634:	dec00204 	addi	sp,sp,8
   10638:	f800283a 	ret

0001063c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1063c:	defffa04 	addi	sp,sp,-24
   10640:	dfc00515 	stw	ra,20(sp)
   10644:	df000415 	stw	fp,16(sp)
   10648:	df000404 	addi	fp,sp,16
   1064c:	e13ffd15 	stw	r4,-12(fp)
   10650:	e17ffe15 	stw	r5,-8(fp)
   10654:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   10658:	e0bffd17 	ldw	r2,-12(fp)
   1065c:	10800017 	ldw	r2,0(r2)
   10660:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   10664:	e0bffc17 	ldw	r2,-16(fp)
   10668:	10c00a04 	addi	r3,r2,40
   1066c:	e0bffd17 	ldw	r2,-12(fp)
   10670:	10800217 	ldw	r2,8(r2)
   10674:	100f883a 	mov	r7,r2
   10678:	e1bfff17 	ldw	r6,-4(fp)
   1067c:	e17ffe17 	ldw	r5,-8(fp)
   10680:	1809883a 	mov	r4,r3
   10684:	0010e200 	call	10e20 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   10688:	e037883a 	mov	sp,fp
   1068c:	dfc00117 	ldw	ra,4(sp)
   10690:	df000017 	ldw	fp,0(sp)
   10694:	dec00204 	addi	sp,sp,8
   10698:	f800283a 	ret

0001069c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   1069c:	defffc04 	addi	sp,sp,-16
   106a0:	dfc00315 	stw	ra,12(sp)
   106a4:	df000215 	stw	fp,8(sp)
   106a8:	df000204 	addi	fp,sp,8
   106ac:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   106b0:	e0bfff17 	ldw	r2,-4(fp)
   106b4:	10800017 	ldw	r2,0(r2)
   106b8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   106bc:	e0bffe17 	ldw	r2,-8(fp)
   106c0:	10c00a04 	addi	r3,r2,40
   106c4:	e0bfff17 	ldw	r2,-4(fp)
   106c8:	10800217 	ldw	r2,8(r2)
   106cc:	100b883a 	mov	r5,r2
   106d0:	1809883a 	mov	r4,r3
   106d4:	0010aac0 	call	10aac <altera_avalon_jtag_uart_close>
}
   106d8:	e037883a 	mov	sp,fp
   106dc:	dfc00117 	ldw	ra,4(sp)
   106e0:	df000017 	ldw	fp,0(sp)
   106e4:	dec00204 	addi	sp,sp,8
   106e8:	f800283a 	ret

000106ec <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   106ec:	defffa04 	addi	sp,sp,-24
   106f0:	dfc00515 	stw	ra,20(sp)
   106f4:	df000415 	stw	fp,16(sp)
   106f8:	df000404 	addi	fp,sp,16
   106fc:	e13ffd15 	stw	r4,-12(fp)
   10700:	e17ffe15 	stw	r5,-8(fp)
   10704:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   10708:	e0bffd17 	ldw	r2,-12(fp)
   1070c:	10800017 	ldw	r2,0(r2)
   10710:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   10714:	e0bffc17 	ldw	r2,-16(fp)
   10718:	10800a04 	addi	r2,r2,40
   1071c:	e1bfff17 	ldw	r6,-4(fp)
   10720:	e17ffe17 	ldw	r5,-8(fp)
   10724:	1009883a 	mov	r4,r2
   10728:	0010b140 	call	10b14 <altera_avalon_jtag_uart_ioctl>
}
   1072c:	e037883a 	mov	sp,fp
   10730:	dfc00117 	ldw	ra,4(sp)
   10734:	df000017 	ldw	fp,0(sp)
   10738:	dec00204 	addi	sp,sp,8
   1073c:	f800283a 	ret

00010740 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   10740:	defffa04 	addi	sp,sp,-24
   10744:	dfc00515 	stw	ra,20(sp)
   10748:	df000415 	stw	fp,16(sp)
   1074c:	df000404 	addi	fp,sp,16
   10750:	e13ffd15 	stw	r4,-12(fp)
   10754:	e17ffe15 	stw	r5,-8(fp)
   10758:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1075c:	e0bffd17 	ldw	r2,-12(fp)
   10760:	00c00044 	movi	r3,1
   10764:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   10768:	e0bffd17 	ldw	r2,-12(fp)
   1076c:	10800017 	ldw	r2,0(r2)
   10770:	10800104 	addi	r2,r2,4
   10774:	1007883a 	mov	r3,r2
   10778:	e0bffd17 	ldw	r2,-12(fp)
   1077c:	10800817 	ldw	r2,32(r2)
   10780:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
   10784:	e0bffe17 	ldw	r2,-8(fp)
   10788:	e0ffff17 	ldw	r3,-4(fp)
   1078c:	d8000015 	stw	zero,0(sp)
   10790:	e1fffd17 	ldw	r7,-12(fp)
   10794:	01800074 	movhi	r6,1
   10798:	31820004 	addi	r6,r6,2048
   1079c:	180b883a 	mov	r5,r3
   107a0:	1009883a 	mov	r4,r2
   107a4:	00122740 	call	12274 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   107a8:	e0bffd17 	ldw	r2,-12(fp)
   107ac:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   107b0:	e0bffd17 	ldw	r2,-12(fp)
   107b4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   107b8:	d0e5c317 	ldw	r3,-26868(gp)
   107bc:	e1fffd17 	ldw	r7,-12(fp)
   107c0:	01800074 	movhi	r6,1
   107c4:	31828304 	addi	r6,r6,2572
   107c8:	180b883a 	mov	r5,r3
   107cc:	1009883a 	mov	r4,r2
   107d0:	0011d640 	call	11d64 <alt_alarm_start>
   107d4:	1000040e 	bge	r2,zero,107e8 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   107d8:	e0fffd17 	ldw	r3,-12(fp)
   107dc:	00a00034 	movhi	r2,32768
   107e0:	10bfffc4 	addi	r2,r2,-1
   107e4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   107e8:	0001883a 	nop
   107ec:	e037883a 	mov	sp,fp
   107f0:	dfc00117 	ldw	ra,4(sp)
   107f4:	df000017 	ldw	fp,0(sp)
   107f8:	dec00204 	addi	sp,sp,8
   107fc:	f800283a 	ret

00010800 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   10800:	defff804 	addi	sp,sp,-32
   10804:	df000715 	stw	fp,28(sp)
   10808:	df000704 	addi	fp,sp,28
   1080c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   10810:	e0bfff17 	ldw	r2,-4(fp)
   10814:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
   10818:	e0bffb17 	ldw	r2,-20(fp)
   1081c:	10800017 	ldw	r2,0(r2)
   10820:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10824:	e0bffc17 	ldw	r2,-16(fp)
   10828:	10800104 	addi	r2,r2,4
   1082c:	10800037 	ldwio	r2,0(r2)
   10830:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   10834:	e0bffd17 	ldw	r2,-12(fp)
   10838:	1080c00c 	andi	r2,r2,768
   1083c:	10006d26 	beq	r2,zero,109f4 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   10840:	e0bffd17 	ldw	r2,-12(fp)
   10844:	1080400c 	andi	r2,r2,256
   10848:	10003526 	beq	r2,zero,10920 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   1084c:	00800074 	movhi	r2,1
   10850:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10854:	e0bffb17 	ldw	r2,-20(fp)
   10858:	10800a17 	ldw	r2,40(r2)
   1085c:	10800044 	addi	r2,r2,1
   10860:	1081ffcc 	andi	r2,r2,2047
   10864:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
   10868:	e0bffb17 	ldw	r2,-20(fp)
   1086c:	10c00b17 	ldw	r3,44(r2)
   10870:	e0bffe17 	ldw	r2,-8(fp)
   10874:	18801526 	beq	r3,r2,108cc <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   10878:	e0bffc17 	ldw	r2,-16(fp)
   1087c:	10800037 	ldwio	r2,0(r2)
   10880:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   10884:	e0bff917 	ldw	r2,-28(fp)
   10888:	10a0000c 	andi	r2,r2,32768
   1088c:	10001126 	beq	r2,zero,108d4 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   10890:	e0bffb17 	ldw	r2,-20(fp)
   10894:	10800a17 	ldw	r2,40(r2)
   10898:	e0fff917 	ldw	r3,-28(fp)
   1089c:	1809883a 	mov	r4,r3
   108a0:	e0fffb17 	ldw	r3,-20(fp)
   108a4:	1885883a 	add	r2,r3,r2
   108a8:	10800e04 	addi	r2,r2,56
   108ac:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   108b0:	e0bffb17 	ldw	r2,-20(fp)
   108b4:	10800a17 	ldw	r2,40(r2)
   108b8:	10800044 	addi	r2,r2,1
   108bc:	10c1ffcc 	andi	r3,r2,2047
   108c0:	e0bffb17 	ldw	r2,-20(fp)
   108c4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   108c8:	003fe206 	br	10854 <altera_avalon_jtag_uart_irq+0x54>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   108cc:	0001883a 	nop
   108d0:	00000106 	br	108d8 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   108d4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   108d8:	e0bff917 	ldw	r2,-28(fp)
   108dc:	10bfffec 	andhi	r2,r2,65535
   108e0:	10000f26 	beq	r2,zero,10920 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   108e4:	e0bffb17 	ldw	r2,-20(fp)
   108e8:	10c00817 	ldw	r3,32(r2)
   108ec:	00bfff84 	movi	r2,-2
   108f0:	1886703a 	and	r3,r3,r2
   108f4:	e0bffb17 	ldw	r2,-20(fp)
   108f8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   108fc:	e0bffc17 	ldw	r2,-16(fp)
   10900:	10800104 	addi	r2,r2,4
   10904:	1007883a 	mov	r3,r2
   10908:	e0bffb17 	ldw	r2,-20(fp)
   1090c:	10800817 	ldw	r2,32(r2)
   10910:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   10914:	e0bffc17 	ldw	r2,-16(fp)
   10918:	10800104 	addi	r2,r2,4
   1091c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   10920:	e0bffd17 	ldw	r2,-12(fp)
   10924:	1080800c 	andi	r2,r2,512
   10928:	103fbe26 	beq	r2,zero,10824 <altera_avalon_jtag_uart_irq+0x24>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   1092c:	e0bffd17 	ldw	r2,-12(fp)
   10930:	1004d43a 	srli	r2,r2,16
   10934:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   10938:	00001406 	br	1098c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   1093c:	e0bffc17 	ldw	r2,-16(fp)
   10940:	e0fffb17 	ldw	r3,-20(fp)
   10944:	18c00d17 	ldw	r3,52(r3)
   10948:	e13ffb17 	ldw	r4,-20(fp)
   1094c:	20c7883a 	add	r3,r4,r3
   10950:	18c20e04 	addi	r3,r3,2104
   10954:	18c00003 	ldbu	r3,0(r3)
   10958:	18c03fcc 	andi	r3,r3,255
   1095c:	18c0201c 	xori	r3,r3,128
   10960:	18ffe004 	addi	r3,r3,-128
   10964:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10968:	e0bffb17 	ldw	r2,-20(fp)
   1096c:	10800d17 	ldw	r2,52(r2)
   10970:	10800044 	addi	r2,r2,1
   10974:	10c1ffcc 	andi	r3,r2,2047
   10978:	e0bffb17 	ldw	r2,-20(fp)
   1097c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   10980:	e0bffa17 	ldw	r2,-24(fp)
   10984:	10bfffc4 	addi	r2,r2,-1
   10988:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   1098c:	e0bffa17 	ldw	r2,-24(fp)
   10990:	10000526 	beq	r2,zero,109a8 <altera_avalon_jtag_uart_irq+0x1a8>
   10994:	e0bffb17 	ldw	r2,-20(fp)
   10998:	10c00d17 	ldw	r3,52(r2)
   1099c:	e0bffb17 	ldw	r2,-20(fp)
   109a0:	10800c17 	ldw	r2,48(r2)
   109a4:	18bfe51e 	bne	r3,r2,1093c <altera_avalon_jtag_uart_irq+0x13c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   109a8:	e0bffa17 	ldw	r2,-24(fp)
   109ac:	103f9d26 	beq	r2,zero,10824 <altera_avalon_jtag_uart_irq+0x24>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   109b0:	e0bffb17 	ldw	r2,-20(fp)
   109b4:	10c00817 	ldw	r3,32(r2)
   109b8:	00bfff44 	movi	r2,-3
   109bc:	1886703a 	and	r3,r3,r2
   109c0:	e0bffb17 	ldw	r2,-20(fp)
   109c4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   109c8:	e0bffb17 	ldw	r2,-20(fp)
   109cc:	10800017 	ldw	r2,0(r2)
   109d0:	10800104 	addi	r2,r2,4
   109d4:	1007883a 	mov	r3,r2
   109d8:	e0bffb17 	ldw	r2,-20(fp)
   109dc:	10800817 	ldw	r2,32(r2)
   109e0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   109e4:	e0bffc17 	ldw	r2,-16(fp)
   109e8:	10800104 	addi	r2,r2,4
   109ec:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   109f0:	003f8c06 	br	10824 <altera_avalon_jtag_uart_irq+0x24>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   109f4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   109f8:	0001883a 	nop
   109fc:	e037883a 	mov	sp,fp
   10a00:	df000017 	ldw	fp,0(sp)
   10a04:	dec00104 	addi	sp,sp,4
   10a08:	f800283a 	ret

00010a0c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   10a0c:	defff804 	addi	sp,sp,-32
   10a10:	df000715 	stw	fp,28(sp)
   10a14:	df000704 	addi	fp,sp,28
   10a18:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   10a1c:	e0bffb17 	ldw	r2,-20(fp)
   10a20:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   10a24:	e0bff917 	ldw	r2,-28(fp)
   10a28:	10800017 	ldw	r2,0(r2)
   10a2c:	10800104 	addi	r2,r2,4
   10a30:	10800037 	ldwio	r2,0(r2)
   10a34:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   10a38:	e0bffa17 	ldw	r2,-24(fp)
   10a3c:	1081000c 	andi	r2,r2,1024
   10a40:	10000b26 	beq	r2,zero,10a70 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   10a44:	e0bff917 	ldw	r2,-28(fp)
   10a48:	10800017 	ldw	r2,0(r2)
   10a4c:	10800104 	addi	r2,r2,4
   10a50:	1007883a 	mov	r3,r2
   10a54:	e0bff917 	ldw	r2,-28(fp)
   10a58:	10800817 	ldw	r2,32(r2)
   10a5c:	10810014 	ori	r2,r2,1024
   10a60:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   10a64:	e0bff917 	ldw	r2,-28(fp)
   10a68:	10000915 	stw	zero,36(r2)
   10a6c:	00000a06 	br	10a98 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   10a70:	e0bff917 	ldw	r2,-28(fp)
   10a74:	10c00917 	ldw	r3,36(r2)
   10a78:	00a00034 	movhi	r2,32768
   10a7c:	10bfff04 	addi	r2,r2,-4
   10a80:	10c00536 	bltu	r2,r3,10a98 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   10a84:	e0bff917 	ldw	r2,-28(fp)
   10a88:	10800917 	ldw	r2,36(r2)
   10a8c:	10c00044 	addi	r3,r2,1
   10a90:	e0bff917 	ldw	r2,-28(fp)
   10a94:	10c00915 	stw	r3,36(r2)
   10a98:	d0a5c317 	ldw	r2,-26868(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   10a9c:	e037883a 	mov	sp,fp
   10aa0:	df000017 	ldw	fp,0(sp)
   10aa4:	dec00104 	addi	sp,sp,4
   10aa8:	f800283a 	ret

00010aac <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   10aac:	defffd04 	addi	sp,sp,-12
   10ab0:	df000215 	stw	fp,8(sp)
   10ab4:	df000204 	addi	fp,sp,8
   10ab8:	e13ffe15 	stw	r4,-8(fp)
   10abc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   10ac0:	00000506 	br	10ad8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   10ac4:	e0bfff17 	ldw	r2,-4(fp)
   10ac8:	1090000c 	andi	r2,r2,16384
   10acc:	10000226 	beq	r2,zero,10ad8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   10ad0:	00bffd44 	movi	r2,-11
   10ad4:	00000b06 	br	10b04 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   10ad8:	e0bffe17 	ldw	r2,-8(fp)
   10adc:	10c00d17 	ldw	r3,52(r2)
   10ae0:	e0bffe17 	ldw	r2,-8(fp)
   10ae4:	10800c17 	ldw	r2,48(r2)
   10ae8:	18800526 	beq	r3,r2,10b00 <altera_avalon_jtag_uart_close+0x54>
   10aec:	e0bffe17 	ldw	r2,-8(fp)
   10af0:	10c00917 	ldw	r3,36(r2)
   10af4:	e0bffe17 	ldw	r2,-8(fp)
   10af8:	10800117 	ldw	r2,4(r2)
   10afc:	18bff136 	bltu	r3,r2,10ac4 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   10b00:	0005883a 	mov	r2,zero
}
   10b04:	e037883a 	mov	sp,fp
   10b08:	df000017 	ldw	fp,0(sp)
   10b0c:	dec00104 	addi	sp,sp,4
   10b10:	f800283a 	ret

00010b14 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   10b14:	defffa04 	addi	sp,sp,-24
   10b18:	df000515 	stw	fp,20(sp)
   10b1c:	df000504 	addi	fp,sp,20
   10b20:	e13ffd15 	stw	r4,-12(fp)
   10b24:	e17ffe15 	stw	r5,-8(fp)
   10b28:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   10b2c:	00bff9c4 	movi	r2,-25
   10b30:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   10b34:	e0bffe17 	ldw	r2,-8(fp)
   10b38:	10da8060 	cmpeqi	r3,r2,27137
   10b3c:	1800031e 	bne	r3,zero,10b4c <altera_avalon_jtag_uart_ioctl+0x38>
   10b40:	109a80a0 	cmpeqi	r2,r2,27138
   10b44:	1000181e 	bne	r2,zero,10ba8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   10b48:	00002906 	br	10bf0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   10b4c:	e0bffd17 	ldw	r2,-12(fp)
   10b50:	10c00117 	ldw	r3,4(r2)
   10b54:	00a00034 	movhi	r2,32768
   10b58:	10bfffc4 	addi	r2,r2,-1
   10b5c:	18802126 	beq	r3,r2,10be4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   10b60:	e0bfff17 	ldw	r2,-4(fp)
   10b64:	10800017 	ldw	r2,0(r2)
   10b68:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   10b6c:	e0bffc17 	ldw	r2,-16(fp)
   10b70:	10800090 	cmplti	r2,r2,2
   10b74:	1000061e 	bne	r2,zero,10b90 <altera_avalon_jtag_uart_ioctl+0x7c>
   10b78:	e0fffc17 	ldw	r3,-16(fp)
   10b7c:	00a00034 	movhi	r2,32768
   10b80:	10bfffc4 	addi	r2,r2,-1
   10b84:	18800226 	beq	r3,r2,10b90 <altera_avalon_jtag_uart_ioctl+0x7c>
   10b88:	e0bffc17 	ldw	r2,-16(fp)
   10b8c:	00000206 	br	10b98 <altera_avalon_jtag_uart_ioctl+0x84>
   10b90:	00a00034 	movhi	r2,32768
   10b94:	10bfff84 	addi	r2,r2,-2
   10b98:	e0fffd17 	ldw	r3,-12(fp)
   10b9c:	18800115 	stw	r2,4(r3)
      rc = 0;
   10ba0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   10ba4:	00000f06 	br	10be4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   10ba8:	e0bffd17 	ldw	r2,-12(fp)
   10bac:	10c00117 	ldw	r3,4(r2)
   10bb0:	00a00034 	movhi	r2,32768
   10bb4:	10bfffc4 	addi	r2,r2,-1
   10bb8:	18800c26 	beq	r3,r2,10bec <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   10bbc:	e0bffd17 	ldw	r2,-12(fp)
   10bc0:	10c00917 	ldw	r3,36(r2)
   10bc4:	e0bffd17 	ldw	r2,-12(fp)
   10bc8:	10800117 	ldw	r2,4(r2)
   10bcc:	1885803a 	cmpltu	r2,r3,r2
   10bd0:	10c03fcc 	andi	r3,r2,255
   10bd4:	e0bfff17 	ldw	r2,-4(fp)
   10bd8:	10c00015 	stw	r3,0(r2)
      rc = 0;
   10bdc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   10be0:	00000206 	br	10bec <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   10be4:	0001883a 	nop
   10be8:	00000106 	br	10bf0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   10bec:	0001883a 	nop

  default:
    break;
  }

  return rc;
   10bf0:	e0bffb17 	ldw	r2,-20(fp)
}
   10bf4:	e037883a 	mov	sp,fp
   10bf8:	df000017 	ldw	fp,0(sp)
   10bfc:	dec00104 	addi	sp,sp,4
   10c00:	f800283a 	ret

00010c04 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   10c04:	defff304 	addi	sp,sp,-52
   10c08:	dfc00c15 	stw	ra,48(sp)
   10c0c:	df000b15 	stw	fp,44(sp)
   10c10:	df000b04 	addi	fp,sp,44
   10c14:	e13ffc15 	stw	r4,-16(fp)
   10c18:	e17ffd15 	stw	r5,-12(fp)
   10c1c:	e1bffe15 	stw	r6,-8(fp)
   10c20:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   10c24:	e0bffd17 	ldw	r2,-12(fp)
   10c28:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   10c2c:	00004706 	br	10d4c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   10c30:	e0bffc17 	ldw	r2,-16(fp)
   10c34:	10800a17 	ldw	r2,40(r2)
   10c38:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   10c3c:	e0bffc17 	ldw	r2,-16(fp)
   10c40:	10800b17 	ldw	r2,44(r2)
   10c44:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   10c48:	e0fff717 	ldw	r3,-36(fp)
   10c4c:	e0bff817 	ldw	r2,-32(fp)
   10c50:	18800536 	bltu	r3,r2,10c68 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   10c54:	e0fff717 	ldw	r3,-36(fp)
   10c58:	e0bff817 	ldw	r2,-32(fp)
   10c5c:	1885c83a 	sub	r2,r3,r2
   10c60:	e0bff615 	stw	r2,-40(fp)
   10c64:	00000406 	br	10c78 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   10c68:	00c20004 	movi	r3,2048
   10c6c:	e0bff817 	ldw	r2,-32(fp)
   10c70:	1885c83a 	sub	r2,r3,r2
   10c74:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   10c78:	e0bff617 	ldw	r2,-40(fp)
   10c7c:	10001e26 	beq	r2,zero,10cf8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   10c80:	e0fffe17 	ldw	r3,-8(fp)
   10c84:	e0bff617 	ldw	r2,-40(fp)
   10c88:	1880022e 	bgeu	r3,r2,10c94 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   10c8c:	e0bffe17 	ldw	r2,-8(fp)
   10c90:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   10c94:	e0bffc17 	ldw	r2,-16(fp)
   10c98:	10c00e04 	addi	r3,r2,56
   10c9c:	e0bff817 	ldw	r2,-32(fp)
   10ca0:	1885883a 	add	r2,r3,r2
   10ca4:	e1bff617 	ldw	r6,-40(fp)
   10ca8:	100b883a 	mov	r5,r2
   10cac:	e13ff517 	ldw	r4,-44(fp)
   10cb0:	0012e740 	call	12e74 <memcpy>
      ptr   += n;
   10cb4:	e0fff517 	ldw	r3,-44(fp)
   10cb8:	e0bff617 	ldw	r2,-40(fp)
   10cbc:	1885883a 	add	r2,r3,r2
   10cc0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   10cc4:	e0fffe17 	ldw	r3,-8(fp)
   10cc8:	e0bff617 	ldw	r2,-40(fp)
   10ccc:	1885c83a 	sub	r2,r3,r2
   10cd0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10cd4:	e0fff817 	ldw	r3,-32(fp)
   10cd8:	e0bff617 	ldw	r2,-40(fp)
   10cdc:	1885883a 	add	r2,r3,r2
   10ce0:	10c1ffcc 	andi	r3,r2,2047
   10ce4:	e0bffc17 	ldw	r2,-16(fp)
   10ce8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   10cec:	e0bffe17 	ldw	r2,-8(fp)
   10cf0:	00bfcf16 	blt	zero,r2,10c30 <altera_avalon_jtag_uart_read+0x2c>
   10cf4:	00000106 	br	10cfc <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   10cf8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   10cfc:	e0fff517 	ldw	r3,-44(fp)
   10d00:	e0bffd17 	ldw	r2,-12(fp)
   10d04:	1880141e 	bne	r3,r2,10d58 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   10d08:	e0bfff17 	ldw	r2,-4(fp)
   10d0c:	1090000c 	andi	r2,r2,16384
   10d10:	1000131e 	bne	r2,zero,10d60 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   10d14:	0001883a 	nop
   10d18:	e0bffc17 	ldw	r2,-16(fp)
   10d1c:	10c00a17 	ldw	r3,40(r2)
   10d20:	e0bff717 	ldw	r2,-36(fp)
   10d24:	1880051e 	bne	r3,r2,10d3c <altera_avalon_jtag_uart_read+0x138>
   10d28:	e0bffc17 	ldw	r2,-16(fp)
   10d2c:	10c00917 	ldw	r3,36(r2)
   10d30:	e0bffc17 	ldw	r2,-16(fp)
   10d34:	10800117 	ldw	r2,4(r2)
   10d38:	18bff736 	bltu	r3,r2,10d18 <altera_avalon_jtag_uart_read+0x114>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   10d3c:	e0bffc17 	ldw	r2,-16(fp)
   10d40:	10c00a17 	ldw	r3,40(r2)
   10d44:	e0bff717 	ldw	r2,-36(fp)
   10d48:	18800726 	beq	r3,r2,10d68 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   10d4c:	e0bffe17 	ldw	r2,-8(fp)
   10d50:	00bfb716 	blt	zero,r2,10c30 <altera_avalon_jtag_uart_read+0x2c>
   10d54:	00000506 	br	10d6c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   10d58:	0001883a 	nop
   10d5c:	00000306 	br	10d6c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   10d60:	0001883a 	nop
   10d64:	00000106 	br	10d6c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   10d68:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   10d6c:	e0fff517 	ldw	r3,-44(fp)
   10d70:	e0bffd17 	ldw	r2,-12(fp)
   10d74:	18801826 	beq	r3,r2,10dd8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10d78:	0005303a 	rdctl	r2,status
   10d7c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10d80:	e0fffb17 	ldw	r3,-20(fp)
   10d84:	00bfff84 	movi	r2,-2
   10d88:	1884703a 	and	r2,r3,r2
   10d8c:	1001703a 	wrctl	status,r2
  
  return context;
   10d90:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   10d94:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   10d98:	e0bffc17 	ldw	r2,-16(fp)
   10d9c:	10800817 	ldw	r2,32(r2)
   10da0:	10c00054 	ori	r3,r2,1
   10da4:	e0bffc17 	ldw	r2,-16(fp)
   10da8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   10dac:	e0bffc17 	ldw	r2,-16(fp)
   10db0:	10800017 	ldw	r2,0(r2)
   10db4:	10800104 	addi	r2,r2,4
   10db8:	1007883a 	mov	r3,r2
   10dbc:	e0bffc17 	ldw	r2,-16(fp)
   10dc0:	10800817 	ldw	r2,32(r2)
   10dc4:	18800035 	stwio	r2,0(r3)
   10dc8:	e0bffa17 	ldw	r2,-24(fp)
   10dcc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   10dd0:	e0bff917 	ldw	r2,-28(fp)
   10dd4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   10dd8:	e0fff517 	ldw	r3,-44(fp)
   10ddc:	e0bffd17 	ldw	r2,-12(fp)
   10de0:	18800426 	beq	r3,r2,10df4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   10de4:	e0fff517 	ldw	r3,-44(fp)
   10de8:	e0bffd17 	ldw	r2,-12(fp)
   10dec:	1885c83a 	sub	r2,r3,r2
   10df0:	00000606 	br	10e0c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   10df4:	e0bfff17 	ldw	r2,-4(fp)
   10df8:	1090000c 	andi	r2,r2,16384
   10dfc:	10000226 	beq	r2,zero,10e08 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   10e00:	00bffd44 	movi	r2,-11
   10e04:	00000106 	br	10e0c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   10e08:	00bffec4 	movi	r2,-5
}
   10e0c:	e037883a 	mov	sp,fp
   10e10:	dfc00117 	ldw	ra,4(sp)
   10e14:	df000017 	ldw	fp,0(sp)
   10e18:	dec00204 	addi	sp,sp,8
   10e1c:	f800283a 	ret

00010e20 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   10e20:	defff304 	addi	sp,sp,-52
   10e24:	dfc00c15 	stw	ra,48(sp)
   10e28:	df000b15 	stw	fp,44(sp)
   10e2c:	df000b04 	addi	fp,sp,44
   10e30:	e13ffc15 	stw	r4,-16(fp)
   10e34:	e17ffd15 	stw	r5,-12(fp)
   10e38:	e1bffe15 	stw	r6,-8(fp)
   10e3c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   10e40:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   10e44:	e0bffd17 	ldw	r2,-12(fp)
   10e48:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   10e4c:	00003706 	br	10f2c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   10e50:	e0bffc17 	ldw	r2,-16(fp)
   10e54:	10800c17 	ldw	r2,48(r2)
   10e58:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   10e5c:	e0bffc17 	ldw	r2,-16(fp)
   10e60:	10800d17 	ldw	r2,52(r2)
   10e64:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   10e68:	e0fff917 	ldw	r3,-28(fp)
   10e6c:	e0bff517 	ldw	r2,-44(fp)
   10e70:	1880062e 	bgeu	r3,r2,10e8c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   10e74:	e0fff517 	ldw	r3,-44(fp)
   10e78:	e0bff917 	ldw	r2,-28(fp)
   10e7c:	1885c83a 	sub	r2,r3,r2
   10e80:	10bfffc4 	addi	r2,r2,-1
   10e84:	e0bff615 	stw	r2,-40(fp)
   10e88:	00000b06 	br	10eb8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   10e8c:	e0bff517 	ldw	r2,-44(fp)
   10e90:	10000526 	beq	r2,zero,10ea8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   10e94:	00c20004 	movi	r3,2048
   10e98:	e0bff917 	ldw	r2,-28(fp)
   10e9c:	1885c83a 	sub	r2,r3,r2
   10ea0:	e0bff615 	stw	r2,-40(fp)
   10ea4:	00000406 	br	10eb8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   10ea8:	00c1ffc4 	movi	r3,2047
   10eac:	e0bff917 	ldw	r2,-28(fp)
   10eb0:	1885c83a 	sub	r2,r3,r2
   10eb4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   10eb8:	e0bff617 	ldw	r2,-40(fp)
   10ebc:	10001e26 	beq	r2,zero,10f38 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   10ec0:	e0fffe17 	ldw	r3,-8(fp)
   10ec4:	e0bff617 	ldw	r2,-40(fp)
   10ec8:	1880022e 	bgeu	r3,r2,10ed4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   10ecc:	e0bffe17 	ldw	r2,-8(fp)
   10ed0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   10ed4:	e0bffc17 	ldw	r2,-16(fp)
   10ed8:	10c20e04 	addi	r3,r2,2104
   10edc:	e0bff917 	ldw	r2,-28(fp)
   10ee0:	1885883a 	add	r2,r3,r2
   10ee4:	e1bff617 	ldw	r6,-40(fp)
   10ee8:	e17ffd17 	ldw	r5,-12(fp)
   10eec:	1009883a 	mov	r4,r2
   10ef0:	0012e740 	call	12e74 <memcpy>
      ptr   += n;
   10ef4:	e0fffd17 	ldw	r3,-12(fp)
   10ef8:	e0bff617 	ldw	r2,-40(fp)
   10efc:	1885883a 	add	r2,r3,r2
   10f00:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   10f04:	e0fffe17 	ldw	r3,-8(fp)
   10f08:	e0bff617 	ldw	r2,-40(fp)
   10f0c:	1885c83a 	sub	r2,r3,r2
   10f10:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   10f14:	e0fff917 	ldw	r3,-28(fp)
   10f18:	e0bff617 	ldw	r2,-40(fp)
   10f1c:	1885883a 	add	r2,r3,r2
   10f20:	10c1ffcc 	andi	r3,r2,2047
   10f24:	e0bffc17 	ldw	r2,-16(fp)
   10f28:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   10f2c:	e0bffe17 	ldw	r2,-8(fp)
   10f30:	00bfc716 	blt	zero,r2,10e50 <altera_avalon_jtag_uart_write+0x30>
   10f34:	00000106 	br	10f3c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   10f38:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10f3c:	0005303a 	rdctl	r2,status
   10f40:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10f44:	e0fffb17 	ldw	r3,-20(fp)
   10f48:	00bfff84 	movi	r2,-2
   10f4c:	1884703a 	and	r2,r3,r2
   10f50:	1001703a 	wrctl	status,r2
  
  return context;
   10f54:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   10f58:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   10f5c:	e0bffc17 	ldw	r2,-16(fp)
   10f60:	10800817 	ldw	r2,32(r2)
   10f64:	10c00094 	ori	r3,r2,2
   10f68:	e0bffc17 	ldw	r2,-16(fp)
   10f6c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   10f70:	e0bffc17 	ldw	r2,-16(fp)
   10f74:	10800017 	ldw	r2,0(r2)
   10f78:	10800104 	addi	r2,r2,4
   10f7c:	1007883a 	mov	r3,r2
   10f80:	e0bffc17 	ldw	r2,-16(fp)
   10f84:	10800817 	ldw	r2,32(r2)
   10f88:	18800035 	stwio	r2,0(r3)
   10f8c:	e0bffa17 	ldw	r2,-24(fp)
   10f90:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   10f94:	e0bff817 	ldw	r2,-32(fp)
   10f98:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   10f9c:	e0bffe17 	ldw	r2,-8(fp)
   10fa0:	0080100e 	bge	zero,r2,10fe4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   10fa4:	e0bfff17 	ldw	r2,-4(fp)
   10fa8:	1090000c 	andi	r2,r2,16384
   10fac:	1000101e 	bne	r2,zero,10ff0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   10fb0:	0001883a 	nop
   10fb4:	e0bffc17 	ldw	r2,-16(fp)
   10fb8:	10c00d17 	ldw	r3,52(r2)
   10fbc:	e0bff517 	ldw	r2,-44(fp)
   10fc0:	1880051e 	bne	r3,r2,10fd8 <altera_avalon_jtag_uart_write+0x1b8>
   10fc4:	e0bffc17 	ldw	r2,-16(fp)
   10fc8:	10c00917 	ldw	r3,36(r2)
   10fcc:	e0bffc17 	ldw	r2,-16(fp)
   10fd0:	10800117 	ldw	r2,4(r2)
   10fd4:	18bff736 	bltu	r3,r2,10fb4 <altera_avalon_jtag_uart_write+0x194>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   10fd8:	e0bffc17 	ldw	r2,-16(fp)
   10fdc:	10800917 	ldw	r2,36(r2)
   10fe0:	1000051e 	bne	r2,zero,10ff8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   10fe4:	e0bffe17 	ldw	r2,-8(fp)
   10fe8:	00bfd016 	blt	zero,r2,10f2c <altera_avalon_jtag_uart_write+0x10c>
   10fec:	00000306 	br	10ffc <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   10ff0:	0001883a 	nop
   10ff4:	00000106 	br	10ffc <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   10ff8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   10ffc:	e0fffd17 	ldw	r3,-12(fp)
   11000:	e0bff717 	ldw	r2,-36(fp)
   11004:	18800426 	beq	r3,r2,11018 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   11008:	e0fffd17 	ldw	r3,-12(fp)
   1100c:	e0bff717 	ldw	r2,-36(fp)
   11010:	1885c83a 	sub	r2,r3,r2
   11014:	00000606 	br	11030 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   11018:	e0bfff17 	ldw	r2,-4(fp)
   1101c:	1090000c 	andi	r2,r2,16384
   11020:	10000226 	beq	r2,zero,1102c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   11024:	00bffd44 	movi	r2,-11
   11028:	00000106 	br	11030 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   1102c:	00bffec4 	movi	r2,-5
}
   11030:	e037883a 	mov	sp,fp
   11034:	dfc00117 	ldw	ra,4(sp)
   11038:	df000017 	ldw	fp,0(sp)
   1103c:	dec00204 	addi	sp,sp,8
   11040:	f800283a 	ret

00011044 <altera_avalon_mailbox_identify>:
 * Check an instance open match
 * with the callback register
 */

static void altera_avalon_mailbox_identify (altera_avalon_mailbox_dev *dev)
{
   11044:	defffd04 	addi	sp,sp,-12
   11048:	df000215 	stw	fp,8(sp)
   1104c:	df000204 	addi	fp,sp,8
   11050:	e13fff15 	stw	r4,-4(fp)
    /* Random signature to test mailbox ownership */
    alt_u32 magic_num = 0x3A11B045;
   11054:	008e84b4 	movhi	r2,14866
   11058:	10ac1144 	addi	r2,r2,-20411
   1105c:	e0bffe15 	stw	r2,-8(fp)

    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, magic_num);
   11060:	e0bfff17 	ldw	r2,-4(fp)
   11064:	10800a17 	ldw	r2,40(r2)
   11068:	10800104 	addi	r2,r2,4
   1106c:	1007883a 	mov	r3,r2
   11070:	e0bffe17 	ldw	r2,-8(fp)
   11074:	18800035 	stwio	r2,0(r3)
    if((IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST)) == magic_num)
   11078:	e0bfff17 	ldw	r2,-4(fp)
   1107c:	10800a17 	ldw	r2,40(r2)
   11080:	10800104 	addi	r2,r2,4
   11084:	10800037 	ldwio	r2,0(r2)
   11088:	1007883a 	mov	r3,r2
   1108c:	e0bffe17 	ldw	r2,-8(fp)
   11090:	1880081e 	bne	r3,r2,110b4 <altera_avalon_mailbox_identify+0x70>
    {
        dev-> mbox_type = MBOX_TX;
   11094:	e0bfff17 	ldw	r2,-4(fp)
   11098:	10000f15 	stw	zero,60(r2)
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
   1109c:	e0bfff17 	ldw	r2,-4(fp)
   110a0:	10800a17 	ldw	r2,40(r2)
   110a4:	10800104 	addi	r2,r2,4
   110a8:	0007883a 	mov	r3,zero
   110ac:	10c00035 	stwio	r3,0(r2)
    } else
    {
	    dev->mbox_type = MBOX_RX;
    }
}
   110b0:	00000306 	br	110c0 <altera_avalon_mailbox_identify+0x7c>
        dev-> mbox_type = MBOX_TX;
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
    } else
    {
	    dev->mbox_type = MBOX_RX;
   110b4:	e0bfff17 	ldw	r2,-4(fp)
   110b8:	00c00044 	movi	r3,1
   110bc:	10c00f15 	stw	r3,60(r2)
    }
}
   110c0:	0001883a 	nop
   110c4:	e037883a 	mov	sp,fp
   110c8:	df000017 	ldw	fp,0(sp)
   110cc:	dec00104 	addi	sp,sp,4
   110d0:	f800283a 	ret

000110d4 <altera_avalon_mailbox_post>:
/*
 *   altera_avalon_mailbox_post
 *   This function post message out through sender mailbox
 */
static alt_32 altera_avalon_mailbox_post (altera_avalon_mailbox_dev *dev,  void *message)
{
   110d4:	defffc04 	addi	sp,sp,-16
   110d8:	df000315 	stw	fp,12(sp)
   110dc:	df000304 	addi	fp,sp,12
   110e0:	e13ffe15 	stw	r4,-8(fp)
   110e4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 *mbox_msg = (alt_u32*) message ;
   110e8:	e0bfff17 	ldw	r2,-4(fp)
   110ec:	e0bffd15 	stw	r2,-12(fp)

    if (mbox_msg != NULL) {
   110f0:	e0bffd17 	ldw	r2,-12(fp)
   110f4:	10001026 	beq	r2,zero,11138 <altera_avalon_mailbox_post+0x64>
        /* When message space available, post the message out */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, mbox_msg[1]);
   110f8:	e0bffe17 	ldw	r2,-8(fp)
   110fc:	10800a17 	ldw	r2,40(r2)
   11100:	10800104 	addi	r2,r2,4
   11104:	1007883a 	mov	r3,r2
   11108:	e0bffd17 	ldw	r2,-12(fp)
   1110c:	10800104 	addi	r2,r2,4
   11110:	10800017 	ldw	r2,0(r2)
   11114:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, mbox_msg[0]);
   11118:	e0bffe17 	ldw	r2,-8(fp)
   1111c:	10800a17 	ldw	r2,40(r2)
   11120:	1007883a 	mov	r3,r2
   11124:	e0bffd17 	ldw	r2,-12(fp)
   11128:	10800017 	ldw	r2,0(r2)
   1112c:	18800035 	stwio	r2,0(r3)
        return 0;
   11130:	0005883a 	mov	r2,zero
   11134:	00000106 	br	1113c <altera_avalon_mailbox_post+0x68>
    }
    /* Invalid NULL message received */
    return -EINVAL;
   11138:	00bffa84 	movi	r2,-22
}
   1113c:	e037883a 	mov	sp,fp
   11140:	df000017 	ldw	fp,0(sp)
   11144:	dec00104 	addi	sp,sp,4
   11148:	f800283a 	ret

0001114c <altera_avalon_mailbox_simple_tx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_tx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_tx_isr(void *context, alt_u32 id)
#endif
{
   1114c:	defff604 	addi	sp,sp,-40
   11150:	dfc00915 	stw	ra,36(sp)
   11154:	df000815 	stw	fp,32(sp)
   11158:	df000804 	addi	fp,sp,32
   1115c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
   11160:	e0bfff17 	ldw	r2,-4(fp)
   11164:	e0bff815 	stw	r2,-32(fp)
    int status = 0;
   11168:	e03ff915 	stw	zero,-28(fp)
    alt_u32 data;
    alt_irq_context cpu_sr;
    alt_u32 *message = dev->mbox_msg;
   1116c:	e0bff817 	ldw	r2,-32(fp)
   11170:	10801017 	ldw	r2,64(r2)
   11174:	e0bffa15 	stw	r2,-24(fp)

    /* Mask mailbox interrupt */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
   11178:	e0bff817 	ldw	r2,-32(fp)
   1117c:	10800a17 	ldw	r2,40(r2)
   11180:	10800304 	addi	r2,r2,12
   11184:	10800037 	ldwio	r2,0(r2)
   11188:	1007883a 	mov	r3,r2
   1118c:	00bfff44 	movi	r2,-3
   11190:	1884703a 	and	r2,r3,r2
   11194:	e0bffb15 	stw	r2,-20(fp)
               (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
   11198:	e0bff817 	ldw	r2,-32(fp)
   1119c:	10800a17 	ldw	r2,40(r2)
   111a0:	10800304 	addi	r2,r2,12
   111a4:	1007883a 	mov	r3,r2
   111a8:	e0bffb17 	ldw	r2,-20(fp)
   111ac:	18800035 	stwio	r2,0(r3)

    if (message != NULL)
   111b0:	e0bffa17 	ldw	r2,-24(fp)
   111b4:	10002d26 	beq	r2,zero,1126c <altera_avalon_mailbox_simple_tx_isr+0x120>
    {
        /* Post out message requested */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, message[1]);
   111b8:	e0bff817 	ldw	r2,-32(fp)
   111bc:	10800a17 	ldw	r2,40(r2)
   111c0:	10800104 	addi	r2,r2,4
   111c4:	1007883a 	mov	r3,r2
   111c8:	e0bffa17 	ldw	r2,-24(fp)
   111cc:	10800104 	addi	r2,r2,4
   111d0:	10800017 	ldw	r2,0(r2)
   111d4:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
   111d8:	e0bff817 	ldw	r2,-32(fp)
   111dc:	10800a17 	ldw	r2,40(r2)
   111e0:	1007883a 	mov	r3,r2
   111e4:	e0bffa17 	ldw	r2,-24(fp)
   111e8:	10800017 	ldw	r2,0(r2)
   111ec:	18800035 	stwio	r2,0(r3)
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
   111f0:	e0bff817 	ldw	r2,-32(fp)
   111f4:	10800a17 	ldw	r2,40(r2)
   111f8:	10800204 	addi	r2,r2,8
   111fc:	10800037 	ldwio	r2,0(r2)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
   11200:	1080008c 	andi	r2,r2,2
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
   11204:	1005d07a 	srai	r2,r2,1
   11208:	e0bff915 	stw	r2,-28(fp)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
        if (dev->tx_cb)
   1120c:	e0bff817 	ldw	r2,-32(fp)
   11210:	10800d17 	ldw	r2,52(r2)
   11214:	10001126 	beq	r2,zero,1125c <altera_avalon_mailbox_simple_tx_isr+0x110>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11218:	0005303a 	rdctl	r2,status
   1121c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11220:	e0fffd17 	ldw	r3,-12(fp)
   11224:	00bfff84 	movi	r2,-2
   11228:	1884703a 	and	r2,r3,r2
   1122c:	1001703a 	wrctl	status,r2
  
  return context;
   11230:	e0bffd17 	ldw	r2,-12(fp)
        {
            cpu_sr = alt_irq_disable_all();
   11234:	e0bffc15 	stw	r2,-16(fp)
  	        (dev->tx_cb)(message, status);
   11238:	e0bff817 	ldw	r2,-32(fp)
   1123c:	10800d17 	ldw	r2,52(r2)
   11240:	e17ff917 	ldw	r5,-28(fp)
   11244:	e13ffa17 	ldw	r4,-24(fp)
   11248:	103ee83a 	callr	r2
   1124c:	e0bffc17 	ldw	r2,-16(fp)
   11250:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11254:	e0bffe17 	ldw	r2,-8(fp)
   11258:	1001703a 	wrctl	status,r2
            alt_irq_enable_all(cpu_sr);
        }
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
   1125c:	e0bff817 	ldw	r2,-32(fp)
   11260:	10001015 	stw	zero,64(r2)
        dev->lock = 0;
   11264:	e0bff817 	ldw	r2,-32(fp)
   11268:	10001105 	stb	zero,68(r2)
    }
}
   1126c:	0001883a 	nop
   11270:	e037883a 	mov	sp,fp
   11274:	dfc00117 	ldw	ra,4(sp)
   11278:	df000017 	ldw	fp,0(sp)
   1127c:	dec00204 	addi	sp,sp,8
   11280:	f800283a 	ret

00011284 <altera_avalon_mailbox_simple_rx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_rx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_rx_isr(void *context, alt_u32 id)
#endif
{
   11284:	defff704 	addi	sp,sp,-36
   11288:	dfc00815 	stw	ra,32(sp)
   1128c:	df000715 	stw	fp,28(sp)
   11290:	df000704 	addi	fp,sp,28
   11294:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
   11298:	e0bfff17 	ldw	r2,-4(fp)
   1129c:	e0bff915 	stw	r2,-28(fp)
    alt_irq_context cpu_sr;
    alt_u32 inbox[2];

    inbox[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
   112a0:	e0bff917 	ldw	r2,-28(fp)
   112a4:	10800a17 	ldw	r2,40(r2)
   112a8:	10800104 	addi	r2,r2,4
   112ac:	10800037 	ldwio	r2,0(r2)
   112b0:	e0bffe15 	stw	r2,-8(fp)
    inbox[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
   112b4:	e0bff917 	ldw	r2,-28(fp)
   112b8:	10800a17 	ldw	r2,40(r2)
   112bc:	10800037 	ldwio	r2,0(r2)
   112c0:	e0bffd15 	stw	r2,-12(fp)

    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
    if (dev->rx_cb)
   112c4:	e0bff917 	ldw	r2,-28(fp)
   112c8:	10800e17 	ldw	r2,56(r2)
   112cc:	10001126 	beq	r2,zero,11314 <altera_avalon_mailbox_simple_rx_isr+0x90>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   112d0:	0005303a 	rdctl	r2,status
   112d4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   112d8:	e0fffb17 	ldw	r3,-20(fp)
   112dc:	00bfff84 	movi	r2,-2
   112e0:	1884703a 	and	r2,r3,r2
   112e4:	1001703a 	wrctl	status,r2
  
  return context;
   112e8:	e0bffb17 	ldw	r2,-20(fp)
    {
        cpu_sr = alt_irq_disable_all();
   112ec:	e0bffa15 	stw	r2,-24(fp)
        (dev->rx_cb)(inbox);
   112f0:	e0bff917 	ldw	r2,-28(fp)
   112f4:	10800e17 	ldw	r2,56(r2)
   112f8:	e0fffd04 	addi	r3,fp,-12
   112fc:	1809883a 	mov	r4,r3
   11300:	103ee83a 	callr	r2
   11304:	e0bffa17 	ldw	r2,-24(fp)
   11308:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1130c:	e0bffc17 	ldw	r2,-16(fp)
   11310:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }
}
   11314:	0001883a 	nop
   11318:	e037883a 	mov	sp,fp
   1131c:	dfc00117 	ldw	ra,4(sp)
   11320:	df000017 	ldw	fp,0(sp)
   11324:	dec00204 	addi	sp,sp,8
   11328:	f800283a 	ret

0001132c <altera_avalon_mailbox_simple_init>:
 * Altera avalon mailbox init
 * Initialize mailbox device and identify sender/receiver mailbox
 */
void altera_avalon_mailbox_simple_init (altera_avalon_mailbox_dev *dev,
		                               int intr_id, int irq)
{
   1132c:	defffb04 	addi	sp,sp,-20
   11330:	dfc00415 	stw	ra,16(sp)
   11334:	df000315 	stw	fp,12(sp)
   11338:	df000304 	addi	fp,sp,12
   1133c:	e13ffd15 	stw	r4,-12(fp)
   11340:	e17ffe15 	stw	r5,-8(fp)
   11344:	e1bfff15 	stw	r6,-4(fp)
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_simple_list);
   11348:	d1600004 	addi	r5,gp,-32768
   1134c:	e13ffd17 	ldw	r4,-12(fp)
   11350:	001204c0 	call	1204c <alt_dev_llist_insert>
    
    dev->mailbox_irq    = irq;
   11354:	e0ffff17 	ldw	r3,-4(fp)
   11358:	e0bffd17 	ldw	r2,-12(fp)
   1135c:	10c00b15 	stw	r3,44(r2)
    dev->mailbox_intr_ctrl_id = intr_id;
   11360:	e0fffe17 	ldw	r3,-8(fp)
   11364:	e0bffd17 	ldw	r2,-12(fp)
   11368:	10c00c15 	stw	r3,48(r2)
    dev->rx_cb = NULL;
   1136c:	e0bffd17 	ldw	r2,-12(fp)
   11370:	10000e15 	stw	zero,56(r2)
    dev->tx_cb = NULL;
   11374:	e0bffd17 	ldw	r2,-12(fp)
   11378:	10000d15 	stw	zero,52(r2)
    dev->mbox_msg = NULL;
   1137c:	e0bffd17 	ldw	r2,-12(fp)
   11380:	10001015 	stw	zero,64(r2)
    
    ALT_SEM_CREATE (&dev->write_lock, 1);

    altera_avalon_mailbox_identify(dev);
   11384:	e13ffd17 	ldw	r4,-12(fp)
   11388:	00110440 	call	11044 <altera_avalon_mailbox_identify>
}
   1138c:	0001883a 	nop
   11390:	e037883a 	mov	sp,fp
   11394:	dfc00117 	ldw	ra,4(sp)
   11398:	df000017 	ldw	fp,0(sp)
   1139c:	dec00204 	addi	sp,sp,8
   113a0:	f800283a 	ret

000113a4 <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
altera_avalon_mailbox_dev* altera_avalon_mailbox_open (const char *name,
		altera_mailbox_tx_cb tx_callback, altera_mailbox_rx_cb rx_callback)
{
   113a4:	defff804 	addi	sp,sp,-32
   113a8:	dfc00715 	stw	ra,28(sp)
   113ac:	df000615 	stw	fp,24(sp)
   113b0:	df000604 	addi	fp,sp,24
   113b4:	e13ffd15 	stw	r4,-12(fp)
   113b8:	e17ffe15 	stw	r5,-8(fp)
   113bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_mailbox_dev *dev;
    alt_u32 data;

    /* Find requested device */
    dev = (altera_avalon_mailbox_dev*) alt_find_dev (name, &alt_mailbox_simple_list);
   113c0:	d1600004 	addi	r5,gp,-32768
   113c4:	e13ffd17 	ldw	r4,-12(fp)
   113c8:	00121b00 	call	121b0 <alt_find_dev>
   113cc:	e0bffb15 	stw	r2,-20(fp)
    if (dev == NULL)
   113d0:	e0bffb17 	ldw	r2,-20(fp)
   113d4:	1000021e 	bne	r2,zero,113e0 <altera_avalon_mailbox_open+0x3c>
    {
        return NULL;
   113d8:	0005883a 	mov	r2,zero
   113dc:	00006506 	br	11574 <altera_avalon_mailbox_open+0x1d0>
    }

    /* Mask mailbox interrupt before ISR is being registered. */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
   113e0:	e0bffb17 	ldw	r2,-20(fp)
   113e4:	10800a17 	ldw	r2,40(r2)
   113e8:	10800304 	addi	r2,r2,12
   113ec:	10800037 	ldwio	r2,0(r2)
   113f0:	e0bffc15 	stw	r2,-16(fp)
    if (dev->mbox_type == MBOX_TX) {
   113f4:	e0bffb17 	ldw	r2,-20(fp)
   113f8:	10800f17 	ldw	r2,60(r2)
   113fc:	1000081e 	bne	r2,zero,11420 <altera_avalon_mailbox_open+0x7c>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
   11400:	e0bffb17 	ldw	r2,-20(fp)
   11404:	10800a17 	ldw	r2,40(r2)
   11408:	10800304 	addi	r2,r2,12
   1140c:	1009883a 	mov	r4,r2
   11410:	e0fffc17 	ldw	r3,-16(fp)
   11414:	00bfff44 	movi	r2,-3
   11418:	1884703a 	and	r2,r3,r2
   1141c:	20800035 	stwio	r2,0(r4)
            (data & ~(ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK)));
    }
    if (dev->mbox_type == MBOX_RX) {
   11420:	e0bffb17 	ldw	r2,-20(fp)
   11424:	10800f17 	ldw	r2,60(r2)
   11428:	10800058 	cmpnei	r2,r2,1
   1142c:	1000081e 	bne	r2,zero,11450 <altera_avalon_mailbox_open+0xac>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
   11430:	e0bffb17 	ldw	r2,-20(fp)
   11434:	10800a17 	ldw	r2,40(r2)
   11438:	10800304 	addi	r2,r2,12
   1143c:	1009883a 	mov	r4,r2
   11440:	e0fffc17 	ldw	r3,-16(fp)
   11444:	00bfff84 	movi	r2,-2
   11448:	1884703a 	and	r2,r3,r2
   1144c:	20800035 	stwio	r2,0(r4)
    }

    /* If IRQ not connected, return device pointer without ISR register,
     * in polling mode.
     */
    if (dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED)
   11450:	e0bffb17 	ldw	r2,-20(fp)
   11454:	10800b17 	ldw	r2,44(r2)
   11458:	10bfffd8 	cmpnei	r2,r2,-1
   1145c:	1000021e 	bne	r2,zero,11468 <altera_avalon_mailbox_open+0xc4>
        return dev;
   11460:	e0bffb17 	ldw	r2,-20(fp)
   11464:	00004306 	br	11574 <altera_avalon_mailbox_open+0x1d0>

    /* For IRQ connected case */

    if ((tx_callback == NULL) && (rx_callback == NULL))
   11468:	e0bffe17 	ldw	r2,-8(fp)
   1146c:	1000041e 	bne	r2,zero,11480 <altera_avalon_mailbox_open+0xdc>
   11470:	e0bfff17 	ldw	r2,-4(fp)
   11474:	1000021e 	bne	r2,zero,11480 <altera_avalon_mailbox_open+0xdc>
    {
    /* No callback, polling mode */
        return dev;
   11478:	e0bffb17 	ldw	r2,-20(fp)
   1147c:	00003d06 	br	11574 <altera_avalon_mailbox_open+0x1d0>
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
   11480:	e0bffb17 	ldw	r2,-20(fp)
   11484:	10800f17 	ldw	r2,60(r2)
   11488:	1000021e 	bne	r2,zero,11494 <altera_avalon_mailbox_open+0xf0>
   1148c:	e0bfff17 	ldw	r2,-4(fp)
   11490:	1000061e 	bne	r2,zero,114ac <altera_avalon_mailbox_open+0x108>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
   11494:	e0bffb17 	ldw	r2,-20(fp)
   11498:	10800f17 	ldw	r2,60(r2)
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
   1149c:	10800058 	cmpnei	r2,r2,1
   114a0:	1000041e 	bne	r2,zero,114b4 <altera_avalon_mailbox_open+0x110>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
   114a4:	e0bffe17 	ldw	r2,-8(fp)
   114a8:	10000226 	beq	r2,zero,114b4 <altera_avalon_mailbox_open+0x110>
  	  /* Invalid callback  */
        return NULL;
   114ac:	0005883a 	mov	r2,zero
   114b0:	00003006 	br	11574 <altera_avalon_mailbox_open+0x1d0>

    /* IRQ is valid register callback
     * to current mailbox device
     */
    dev->tx_cb  = tx_callback;
   114b4:	e0bffb17 	ldw	r2,-20(fp)
   114b8:	e0fffe17 	ldw	r3,-8(fp)
   114bc:	10c00d15 	stw	r3,52(r2)
    dev->rx_cb  = rx_callback;
   114c0:	e0bffb17 	ldw	r2,-20(fp)
   114c4:	e0ffff17 	ldw	r3,-4(fp)
   114c8:	10c00e15 	stw	r3,56(r2)

    /* Register Mailbox's ISR */
    if (dev->mbox_type == MBOX_TX)
   114cc:	e0bffb17 	ldw	r2,-20(fp)
   114d0:	10800f17 	ldw	r2,60(r2)
   114d4:	10000b1e 	bne	r2,zero,11504 <altera_avalon_mailbox_open+0x160>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_tx_isr,
   114d8:	e0bffb17 	ldw	r2,-20(fp)
   114dc:	10c00c17 	ldw	r3,48(r2)
   114e0:	e0bffb17 	ldw	r2,-20(fp)
   114e4:	10800b17 	ldw	r2,44(r2)
   114e8:	d8000015 	stw	zero,0(sp)
   114ec:	e1fffb17 	ldw	r7,-20(fp)
   114f0:	01800074 	movhi	r6,1
   114f4:	31845304 	addi	r6,r6,4428
   114f8:	100b883a 	mov	r5,r2
   114fc:	1809883a 	mov	r4,r3
   11500:	00122740 	call	12274 <alt_ic_isr_register>
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_tx_isr);
    #endif
    }
  
    if (dev->mbox_type == MBOX_RX)
   11504:	e0bffb17 	ldw	r2,-20(fp)
   11508:	10800f17 	ldw	r2,60(r2)
   1150c:	10800058 	cmpnei	r2,r2,1
   11510:	1000171e 	bne	r2,zero,11570 <altera_avalon_mailbox_open+0x1cc>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_rx_isr,
   11514:	e0bffb17 	ldw	r2,-20(fp)
   11518:	10c00c17 	ldw	r3,48(r2)
   1151c:	e0bffb17 	ldw	r2,-20(fp)
   11520:	10800b17 	ldw	r2,44(r2)
   11524:	d8000015 	stw	zero,0(sp)
   11528:	e1fffb17 	ldw	r7,-20(fp)
   1152c:	01800074 	movhi	r6,1
   11530:	3184a104 	addi	r6,r6,4740
   11534:	100b883a 	mov	r5,r2
   11538:	1809883a 	mov	r4,r3
   1153c:	00122740 	call	12274 <alt_ic_isr_register>
                            dev, NULL);
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_rx_isr);
    #endif
        /* Enable Receiver interrupt to listen mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
   11540:	e0bffb17 	ldw	r2,-20(fp)
   11544:	10800a17 	ldw	r2,40(r2)
   11548:	10800304 	addi	r2,r2,12
   1154c:	10800037 	ldwio	r2,0(r2)
   11550:	10800054 	ori	r2,r2,1
   11554:	e0bffc15 	stw	r2,-16(fp)
  	             (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
   11558:	e0bffb17 	ldw	r2,-20(fp)
   1155c:	10800a17 	ldw	r2,40(r2)
   11560:	10800304 	addi	r2,r2,12
   11564:	1007883a 	mov	r3,r2
   11568:	e0bffc17 	ldw	r2,-16(fp)
   1156c:	18800035 	stwio	r2,0(r3)
    }
    return dev;
   11570:	e0bffb17 	ldw	r2,-20(fp)
}
   11574:	e037883a 	mov	sp,fp
   11578:	dfc00117 	ldw	ra,4(sp)
   1157c:	df000017 	ldw	fp,0(sp)
   11580:	dec00204 	addi	sp,sp,8
   11584:	f800283a 	ret

00011588 <altera_avalon_mailbox_close>:
/*
 * altera_avalon_mailbox_close
 * Disable mailbox interrupt and irq
 */
void altera_avalon_mailbox_close (altera_avalon_mailbox_dev *dev)
{
   11588:	defffb04 	addi	sp,sp,-20
   1158c:	dfc00415 	stw	ra,16(sp)
   11590:	df000315 	stw	fp,12(sp)
   11594:	df000304 	addi	fp,sp,12
   11598:	e13fff15 	stw	r4,-4(fp)
    alt_u32 data;
    if ((dev != NULL) && (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED))
   1159c:	e0bfff17 	ldw	r2,-4(fp)
   115a0:	10003926 	beq	r2,zero,11688 <altera_avalon_mailbox_close+0x100>
   115a4:	e0bfff17 	ldw	r2,-4(fp)
   115a8:	10800b17 	ldw	r2,44(r2)
   115ac:	10bfffe0 	cmpeqi	r2,r2,-1
   115b0:	1000351e 	bne	r2,zero,11688 <altera_avalon_mailbox_close+0x100>
    {
        /* Mask interrupt */
        if (dev->mbox_type == MBOX_TX)
   115b4:	e0bfff17 	ldw	r2,-4(fp)
   115b8:	10800f17 	ldw	r2,60(r2)
   115bc:	10000e1e 	bne	r2,zero,115f8 <altera_avalon_mailbox_close+0x70>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
   115c0:	e0bfff17 	ldw	r2,-4(fp)
   115c4:	10800a17 	ldw	r2,40(r2)
   115c8:	10800304 	addi	r2,r2,12
   115cc:	10800037 	ldwio	r2,0(r2)
   115d0:	1007883a 	mov	r3,r2
   115d4:	00bfff44 	movi	r2,-3
   115d8:	1884703a 	and	r2,r3,r2
   115dc:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
   115e0:	e0bfff17 	ldw	r2,-4(fp)
   115e4:	10800a17 	ldw	r2,40(r2)
   115e8:	10800304 	addi	r2,r2,12
   115ec:	1007883a 	mov	r3,r2
   115f0:	e0bffe17 	ldw	r2,-8(fp)
   115f4:	18800035 	stwio	r2,0(r3)
        }
        if (dev->mbox_type == MBOX_RX)
   115f8:	e0bfff17 	ldw	r2,-4(fp)
   115fc:	10800f17 	ldw	r2,60(r2)
   11600:	10800058 	cmpnei	r2,r2,1
   11604:	10000e1e 	bne	r2,zero,11640 <altera_avalon_mailbox_close+0xb8>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
   11608:	e0bfff17 	ldw	r2,-4(fp)
   1160c:	10800a17 	ldw	r2,40(r2)
   11610:	10800304 	addi	r2,r2,12
   11614:	10800037 	ldwio	r2,0(r2)
   11618:	1007883a 	mov	r3,r2
   1161c:	00bfff84 	movi	r2,-2
   11620:	1884703a 	and	r2,r3,r2
   11624:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
   11628:	e0bfff17 	ldw	r2,-4(fp)
   1162c:	10800a17 	ldw	r2,40(r2)
   11630:	10800304 	addi	r2,r2,12
   11634:	1007883a 	mov	r3,r2
   11638:	e0bffe17 	ldw	r2,-8(fp)
   1163c:	18800035 	stwio	r2,0(r3)
        }
  
        /* De-register mailbox irq) */
        if (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED)
   11640:	e0bfff17 	ldw	r2,-4(fp)
   11644:	10800b17 	ldw	r2,44(r2)
   11648:	10bfffe0 	cmpeqi	r2,r2,-1
   1164c:	10000a1e 	bne	r2,zero,11678 <altera_avalon_mailbox_close+0xf0>
        {
        #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
            alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, NULL,
   11650:	e0bfff17 	ldw	r2,-4(fp)
   11654:	10c00c17 	ldw	r3,48(r2)
   11658:	e0bfff17 	ldw	r2,-4(fp)
   1165c:	10800b17 	ldw	r2,44(r2)
   11660:	d8000015 	stw	zero,0(sp)
   11664:	e1ffff17 	ldw	r7,-4(fp)
   11668:	000d883a 	mov	r6,zero
   1166c:	100b883a 	mov	r5,r2
   11670:	1809883a 	mov	r4,r3
   11674:	00122740 	call	12274 <alt_ic_isr_register>
        #else
            alt_irq_register(dev->mailbox_irq, dev, NULL);
        #endif
        }
        /* De-registering callback to mailbox */
        dev->tx_cb  = NULL;
   11678:	e0bfff17 	ldw	r2,-4(fp)
   1167c:	10000d15 	stw	zero,52(r2)
        dev->rx_cb  = NULL;
   11680:	e0bfff17 	ldw	r2,-4(fp)
   11684:	10000e15 	stw	zero,56(r2)
    }
}
   11688:	0001883a 	nop
   1168c:	e037883a 	mov	sp,fp
   11690:	dfc00117 	ldw	ra,4(sp)
   11694:	df000017 	ldw	fp,0(sp)
   11698:	dec00204 	addi	sp,sp,8
   1169c:	f800283a 	ret

000116a0 <altera_avalon_mailbox_status>:
 *   Return 0 when mailbox is empty or no pending message
 *   Return 1 when mailbox space is full or there is a message pending
 */

alt_u32 altera_avalon_mailbox_status (altera_avalon_mailbox_dev *dev)
{
   116a0:	defffd04 	addi	sp,sp,-12
   116a4:	df000215 	stw	fp,8(sp)
   116a8:	df000204 	addi	fp,sp,8
   116ac:	e13fff15 	stw	r4,-4(fp)
    alt_u32 mailbox_sts = 0;
   116b0:	e03ffe15 	stw	zero,-8(fp)

    mailbox_sts = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_STS_OFST) & ALTERA_AVALON_MAILBOX_SIMPLE_STS_MSK);
   116b4:	e0bfff17 	ldw	r2,-4(fp)
   116b8:	10800a17 	ldw	r2,40(r2)
   116bc:	10800204 	addi	r2,r2,8
   116c0:	10800037 	ldwio	r2,0(r2)
   116c4:	108000cc 	andi	r2,r2,3
   116c8:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_TX)
   116cc:	e0bfff17 	ldw	r2,-4(fp)
   116d0:	10800f17 	ldw	r2,60(r2)
   116d4:	1000041e 	bne	r2,zero,116e8 <altera_avalon_mailbox_status+0x48>
        mailbox_sts = (mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
   116d8:	e0bffe17 	ldw	r2,-8(fp)
   116dc:	1080008c 	andi	r2,r2,2
   116e0:	1004d07a 	srli	r2,r2,1
   116e4:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_RX)
   116e8:	e0bfff17 	ldw	r2,-4(fp)
   116ec:	10800f17 	ldw	r2,60(r2)
   116f0:	10800058 	cmpnei	r2,r2,1
   116f4:	1000031e 	bne	r2,zero,11704 <altera_avalon_mailbox_status+0x64>
        mailbox_sts = mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_PENDING_MSK;
   116f8:	e0bffe17 	ldw	r2,-8(fp)
   116fc:	1080004c 	andi	r2,r2,1
   11700:	e0bffe15 	stw	r2,-8(fp)

    return mailbox_sts;
   11704:	e0bffe17 	ldw	r2,-8(fp)
}
   11708:	e037883a 	mov	sp,fp
   1170c:	df000017 	ldw	fp,0(sp)
   11710:	dec00104 	addi	sp,sp,4
   11714:	f800283a 	ret

00011718 <altera_avalon_mailbox_send>:
 * For polling mode, '0' timeout value for infinite polling
 * otherwise timeout when expired
 */
int altera_avalon_mailbox_send
(altera_avalon_mailbox_dev *dev, void *message, int timeout, EventType event)
{
   11718:	defff704 	addi	sp,sp,-36
   1171c:	dfc00815 	stw	ra,32(sp)
   11720:	df000715 	stw	fp,28(sp)
   11724:	df000704 	addi	fp,sp,28
   11728:	e13ffc15 	stw	r4,-16(fp)
   1172c:	e17ffd15 	stw	r5,-12(fp)
   11730:	e1bffe15 	stw	r6,-8(fp)
   11734:	e1ffff15 	stw	r7,-4(fp)
    int status = 0;
   11738:	e03ff915 	stw	zero,-28(fp)
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
   1173c:	e0bffc17 	ldw	r2,-16(fp)
   11740:	10801103 	ldbu	r2,68(r2)
   11744:	10803fcc 	andi	r2,r2,255
   11748:	1000061e 	bne	r2,zero,11764 <altera_avalon_mailbox_send+0x4c>
   1174c:	e0bffc17 	ldw	r2,-16(fp)
   11750:	10800a17 	ldw	r2,40(r2)
   11754:	10800204 	addi	r2,r2,8
   11758:	10800037 	ldwio	r2,0(r2)
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
   1175c:	1080008c 	andi	r2,r2,2
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
   11760:	10000226 	beq	r2,zero,1176c <altera_avalon_mailbox_send+0x54>
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
    {
    	/* dev is lock or no free space to send */
    	return -1;
   11764:	00bfffc4 	movi	r2,-1
   11768:	00003a06 	br	11854 <altera_avalon_mailbox_send+0x13c>
    }
    else
    {
        dev->mbox_msg = message;
   1176c:	e0bffc17 	ldw	r2,-16(fp)
   11770:	e0fffd17 	ldw	r3,-12(fp)
   11774:	10c01015 	stw	r3,64(r2)
        dev->lock = 1;
   11778:	e0bffc17 	ldw	r2,-16(fp)
   1177c:	00c00044 	movi	r3,1
   11780:	10c01105 	stb	r3,68(r2)
     */
    ALT_SEM_POST (dev->write_lock);



    if ((dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED) || (event==POLL))
   11784:	e0bffc17 	ldw	r2,-16(fp)
   11788:	10800b17 	ldw	r2,44(r2)
   1178c:	10bfffe0 	cmpeqi	r2,r2,-1
   11790:	1000031e 	bne	r2,zero,117a0 <altera_avalon_mailbox_send+0x88>
   11794:	e0bfff17 	ldw	r2,-4(fp)
   11798:	10800058 	cmpnei	r2,r2,1
   1179c:	1000201e 	bne	r2,zero,11820 <altera_avalon_mailbox_send+0x108>
    {
        /* Polling mode */
        if (timeout ==0)
   117a0:	e0bffe17 	ldw	r2,-8(fp)
   117a4:	1000061e 	bne	r2,zero,117c0 <altera_avalon_mailbox_send+0xa8>
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
   117a8:	e13ffc17 	ldw	r4,-16(fp)
   117ac:	00116a00 	call	116a0 <altera_avalon_mailbox_status>
   117b0:	e0bffb15 	stw	r2,-20(fp)
            } while (mbox_status);
   117b4:	e0bffb17 	ldw	r2,-20(fp)
   117b8:	103ffb1e 	bne	r2,zero,117a8 <altera_avalon_mailbox_send+0x90>
   117bc:	00000e06 	br	117f8 <altera_avalon_mailbox_send+0xe0>
        } else
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
   117c0:	e13ffc17 	ldw	r4,-16(fp)
   117c4:	00116a00 	call	116a0 <altera_avalon_mailbox_status>
   117c8:	e0bffb15 	stw	r2,-20(fp)
                timeout--;
   117cc:	e0bffe17 	ldw	r2,-8(fp)
   117d0:	10bfffc4 	addi	r2,r2,-1
   117d4:	e0bffe15 	stw	r2,-8(fp)
            } while (mbox_status && (timeout != 0));
   117d8:	e0bffb17 	ldw	r2,-20(fp)
   117dc:	10000226 	beq	r2,zero,117e8 <altera_avalon_mailbox_send+0xd0>
   117e0:	e0bffe17 	ldw	r2,-8(fp)
   117e4:	103ff61e 	bne	r2,zero,117c0 <altera_avalon_mailbox_send+0xa8>
            if (timeout == 0)
   117e8:	e0bffe17 	ldw	r2,-8(fp)
   117ec:	1000021e 	bne	r2,zero,117f8 <altera_avalon_mailbox_send+0xe0>
            {    /* Timeout occur or fail sending */
                return -ETIME;
   117f0:	00bff084 	movi	r2,-62
   117f4:	00001706 	br	11854 <altera_avalon_mailbox_send+0x13c>
            }
        }
        status = altera_avalon_mailbox_post (dev, message);
   117f8:	e17ffd17 	ldw	r5,-12(fp)
   117fc:	e13ffc17 	ldw	r4,-16(fp)
   11800:	00110d40 	call	110d4 <altera_avalon_mailbox_post>
   11804:	e0bff915 	stw	r2,-28(fp)
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
   11808:	e0bffc17 	ldw	r2,-16(fp)
   1180c:	10001015 	stw	zero,64(r2)
        /* Release lock when message posted */
        dev->lock =0;
   11810:	e0bffc17 	ldw	r2,-16(fp)
   11814:	10001105 	stb	zero,68(r2)
        return status;
   11818:	e0bff917 	ldw	r2,-28(fp)
   1181c:	00000d06 	br	11854 <altera_avalon_mailbox_send+0x13c>
    } else
    {
        /* Enable Sender interrupt */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
   11820:	e0bffc17 	ldw	r2,-16(fp)
   11824:	10800a17 	ldw	r2,40(r2)
   11828:	10800304 	addi	r2,r2,12
   1182c:	10800037 	ldwio	r2,0(r2)
   11830:	10800094 	ori	r2,r2,2
   11834:	e0bffa15 	stw	r2,-24(fp)
                   (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
   11838:	e0bffc17 	ldw	r2,-16(fp)
   1183c:	10800a17 	ldw	r2,40(r2)
   11840:	10800304 	addi	r2,r2,12
   11844:	1007883a 	mov	r3,r2
   11848:	e0bffa17 	ldw	r2,-24(fp)
   1184c:	18800035 	stwio	r2,0(r3)
    }
  return 0;
   11850:	0005883a 	mov	r2,zero
}
   11854:	e037883a 	mov	sp,fp
   11858:	dfc00117 	ldw	ra,4(sp)
   1185c:	df000017 	ldw	fp,0(sp)
   11860:	dec00204 	addi	sp,sp,8
   11864:	f800283a 	ret

00011868 <altera_avalon_mailbox_retrieve_poll>:
 * If a message is available in the mailbox return it otherwise return NULL
 * This function is blocking
 *
 */
int altera_avalon_mailbox_retrieve_poll (altera_avalon_mailbox_dev *dev, alt_u32 *message, alt_u32 timeout)
{
   11868:	defff904 	addi	sp,sp,-28
   1186c:	dfc00615 	stw	ra,24(sp)
   11870:	df000515 	stw	fp,20(sp)
   11874:	df000504 	addi	fp,sp,20
   11878:	e13ffd15 	stw	r4,-12(fp)
   1187c:	e17ffe15 	stw	r5,-8(fp)
   11880:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 status = 0;
   11884:	e03ffb15 	stw	zero,-20(fp)
    alt_u32 data;

    if (dev != NULL && message != NULL)
   11888:	e0bffd17 	ldw	r2,-12(fp)
   1188c:	10003a26 	beq	r2,zero,11978 <altera_avalon_mailbox_retrieve_poll+0x110>
   11890:	e0bffe17 	ldw	r2,-8(fp)
   11894:	10003826 	beq	r2,zero,11978 <altera_avalon_mailbox_retrieve_poll+0x110>
    {
        /* Mask receiver mailbox interrupt when in polling mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
   11898:	e0bffd17 	ldw	r2,-12(fp)
   1189c:	10800a17 	ldw	r2,40(r2)
   118a0:	10800304 	addi	r2,r2,12
   118a4:	10800037 	ldwio	r2,0(r2)
   118a8:	e0bffc15 	stw	r2,-16(fp)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST,
   118ac:	e0bffd17 	ldw	r2,-12(fp)
   118b0:	10800a17 	ldw	r2,40(r2)
   118b4:	10800304 	addi	r2,r2,12
   118b8:	1009883a 	mov	r4,r2
   118bc:	e0fffc17 	ldw	r3,-16(fp)
   118c0:	00bfff84 	movi	r2,-2
   118c4:	1884703a 	and	r2,r3,r2
   118c8:	20800035 	stwio	r2,0(r4)
            (data & (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK)));


        /* If timeout is '0', poll till message availabe in mailbox */
        if (timeout == 0)
   118cc:	e0bfff17 	ldw	r2,-4(fp)
   118d0:	1000061e 	bne	r2,zero,118ec <altera_avalon_mailbox_retrieve_poll+0x84>
        {
            do
            {
                status = altera_avalon_mailbox_status (dev);
   118d4:	e13ffd17 	ldw	r4,-12(fp)
   118d8:	00116a00 	call	116a0 <altera_avalon_mailbox_status>
   118dc:	e0bffb15 	stw	r2,-20(fp)
            } while (status == 0);
   118e0:	e0bffb17 	ldw	r2,-20(fp)
   118e4:	103ffb26 	beq	r2,zero,118d4 <altera_avalon_mailbox_retrieve_poll+0x6c>
   118e8:	00000a06 	br	11914 <altera_avalon_mailbox_retrieve_poll+0xac>
        } else
        {
            do
            {
                 status = altera_avalon_mailbox_status (dev);
   118ec:	e13ffd17 	ldw	r4,-12(fp)
   118f0:	00116a00 	call	116a0 <altera_avalon_mailbox_status>
   118f4:	e0bffb15 	stw	r2,-20(fp)
                 timeout-- ;
   118f8:	e0bfff17 	ldw	r2,-4(fp)
   118fc:	10bfffc4 	addi	r2,r2,-1
   11900:	e0bfff15 	stw	r2,-4(fp)
            } while ((status == 0) && timeout);
   11904:	e0bffb17 	ldw	r2,-20(fp)
   11908:	1000021e 	bne	r2,zero,11914 <altera_avalon_mailbox_retrieve_poll+0xac>
   1190c:	e0bfff17 	ldw	r2,-4(fp)
   11910:	103ff61e 	bne	r2,zero,118ec <altera_avalon_mailbox_retrieve_poll+0x84>
        }

        /* if timeout, status remain 0 */
        if (status)
   11914:	e0bffb17 	ldw	r2,-20(fp)
   11918:	10000d26 	beq	r2,zero,11950 <altera_avalon_mailbox_retrieve_poll+0xe8>
        {
            message[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
   1191c:	e0bffe17 	ldw	r2,-8(fp)
   11920:	10800104 	addi	r2,r2,4
   11924:	e0fffd17 	ldw	r3,-12(fp)
   11928:	18c00a17 	ldw	r3,40(r3)
   1192c:	18c00104 	addi	r3,r3,4
   11930:	18c00037 	ldwio	r3,0(r3)
   11934:	10c00015 	stw	r3,0(r2)
            message[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
   11938:	e0bffd17 	ldw	r2,-12(fp)
   1193c:	10800a17 	ldw	r2,40(r2)
   11940:	10800037 	ldwio	r2,0(r2)
   11944:	1007883a 	mov	r3,r2
   11948:	e0bffe17 	ldw	r2,-8(fp)
   1194c:	10c00015 	stw	r3,0(r2)
        }
        /* Restore original state of interrupt mask */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
   11950:	e0bffd17 	ldw	r2,-12(fp)
   11954:	10800a17 	ldw	r2,40(r2)
   11958:	10800304 	addi	r2,r2,12
   1195c:	1007883a 	mov	r3,r2
   11960:	e0bffc17 	ldw	r2,-16(fp)
   11964:	18800035 	stwio	r2,0(r3)

        /* Return success on complete retrieve message
         * otherwise timeout and exit with error
         */
        if (status)
   11968:	e0bffb17 	ldw	r2,-20(fp)
   1196c:	10000226 	beq	r2,zero,11978 <altera_avalon_mailbox_retrieve_poll+0x110>
          return 0;
   11970:	0005883a 	mov	r2,zero
   11974:	00000606 	br	11990 <altera_avalon_mailbox_retrieve_poll+0x128>
      }
      /* Invalid Null dev and message */
      message[1] = 0;
   11978:	e0bffe17 	ldw	r2,-8(fp)
   1197c:	10800104 	addi	r2,r2,4
   11980:	10000015 	stw	zero,0(r2)
      message[0] = 0;
   11984:	e0bffe17 	ldw	r2,-8(fp)
   11988:	10000015 	stw	zero,0(r2)
      return -EINVAL;
   1198c:	00bffa84 	movi	r2,-22
}
   11990:	e037883a 	mov	sp,fp
   11994:	dfc00117 	ldw	ra,4(sp)
   11998:	df000017 	ldw	fp,0(sp)
   1199c:	dec00204 	addi	sp,sp,8
   119a0:	f800283a 	ret

000119a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   119a4:	defffe04 	addi	sp,sp,-8
   119a8:	dfc00115 	stw	ra,4(sp)
   119ac:	df000015 	stw	fp,0(sp)
   119b0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   119b4:	d0a00917 	ldw	r2,-32732(gp)
   119b8:	10000326 	beq	r2,zero,119c8 <alt_get_errno+0x24>
   119bc:	d0a00917 	ldw	r2,-32732(gp)
   119c0:	103ee83a 	callr	r2
   119c4:	00000106 	br	119cc <alt_get_errno+0x28>
   119c8:	d0a5c604 	addi	r2,gp,-26856
}
   119cc:	e037883a 	mov	sp,fp
   119d0:	dfc00117 	ldw	ra,4(sp)
   119d4:	df000017 	ldw	fp,0(sp)
   119d8:	dec00204 	addi	sp,sp,8
   119dc:	f800283a 	ret

000119e0 <alt_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
static int alt_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
   119e0:	defff904 	addi	sp,sp,-28
   119e4:	df000615 	stw	fp,24(sp)
   119e8:	df000604 	addi	fp,sp,24
   119ec:	e13ffe15 	stw	r4,-8(fp)
   119f0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 id, data, check;
  int ret_code = -1;
   119f4:	00bfffc4 	movi	r2,-1
   119f8:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_READ_CPUID(id);
   119fc:	0005317a 	rdctl	r2,cpuid
   11a00:	e0bffb15 	stw	r2,-20(fp)

  /* the data we want the mutex to hold */
  data = (id << ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST) | value;
   11a04:	e0bffb17 	ldw	r2,-20(fp)
   11a08:	1006943a 	slli	r3,r2,16
   11a0c:	e0bfff17 	ldw	r2,-4(fp)
   11a10:	1884b03a 	or	r2,r3,r2
   11a14:	e0bffc15 	stw	r2,-16(fp)

  /* attempt to write to the mutex */
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, data);
   11a18:	e0bffe17 	ldw	r2,-8(fp)
   11a1c:	10800317 	ldw	r2,12(r2)
   11a20:	e0fffc17 	ldw	r3,-16(fp)
   11a24:	10c00035 	stwio	r3,0(r2)
  
  check = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
   11a28:	e0bffe17 	ldw	r2,-8(fp)
   11a2c:	10800317 	ldw	r2,12(r2)
   11a30:	10800037 	ldwio	r2,0(r2)
   11a34:	e0bffd15 	stw	r2,-12(fp)

  if ( check == data)
   11a38:	e0fffd17 	ldw	r3,-12(fp)
   11a3c:	e0bffc17 	ldw	r2,-16(fp)
   11a40:	1880011e 	bne	r3,r2,11a48 <alt_mutex_trylock+0x68>
  {
    ret_code = 0;
   11a44:	e03ffa15 	stw	zero,-24(fp)
  }

  return ret_code;
   11a48:	e0bffa17 	ldw	r2,-24(fp)
}
   11a4c:	e037883a 	mov	sp,fp
   11a50:	df000017 	ldw	fp,0(sp)
   11a54:	dec00104 	addi	sp,sp,4
   11a58:	f800283a 	ret

00011a5c <altera_avalon_mutex_open>:
 * Search the list of registered mutexes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mutex_dev* altera_avalon_mutex_open (const char* name)
{
   11a5c:	defffc04 	addi	sp,sp,-16
   11a60:	dfc00315 	stw	ra,12(sp)
   11a64:	df000215 	stw	fp,8(sp)
   11a68:	df000204 	addi	fp,sp,8
   11a6c:	e13fff15 	stw	r4,-4(fp)
  alt_mutex_dev* dev;

  dev = (alt_mutex_dev*) alt_find_dev (name, &alt_mutex_list);
   11a70:	d1600204 	addi	r5,gp,-32760
   11a74:	e13fff17 	ldw	r4,-4(fp)
   11a78:	00121b00 	call	121b0 <alt_find_dev>
   11a7c:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
   11a80:	e0bffe17 	ldw	r2,-8(fp)
   11a84:	1000041e 	bne	r2,zero,11a98 <altera_avalon_mutex_open+0x3c>
  {
    ALT_ERRNO = ENODEV;
   11a88:	00119a40 	call	119a4 <alt_get_errno>
   11a8c:	1007883a 	mov	r3,r2
   11a90:	008004c4 	movi	r2,19
   11a94:	18800015 	stw	r2,0(r3)
  }

  return dev;
   11a98:	e0bffe17 	ldw	r2,-8(fp)
}
   11a9c:	e037883a 	mov	sp,fp
   11aa0:	dfc00117 	ldw	ra,4(sp)
   11aa4:	df000017 	ldw	fp,0(sp)
   11aa8:	dec00204 	addi	sp,sp,8
   11aac:	f800283a 	ret

00011ab0 <altera_avalon_mutex_close>:
 * altera_avalon_mutex_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mutex_close (alt_mutex_dev* dev)
{
   11ab0:	defffe04 	addi	sp,sp,-8
   11ab4:	df000115 	stw	fp,4(sp)
   11ab8:	df000104 	addi	fp,sp,4
   11abc:	e13fff15 	stw	r4,-4(fp)
  return;
   11ac0:	0001883a 	nop
}
   11ac4:	e037883a 	mov	sp,fp
   11ac8:	df000017 	ldw	fp,0(sp)
   11acc:	dec00104 	addi	sp,sp,4
   11ad0:	f800283a 	ret

00011ad4 <altera_avalon_mutex_lock>:
/*
 * altera_avalon_mutex_lock - Lock the hardware mutex
 *
 */
void altera_avalon_mutex_lock( alt_mutex_dev* dev, alt_u32 value )
{
   11ad4:	defffc04 	addi	sp,sp,-16
   11ad8:	dfc00315 	stw	ra,12(sp)
   11adc:	df000215 	stw	fp,8(sp)
   11ae0:	df000204 	addi	fp,sp,8
   11ae4:	e13ffe15 	stw	r4,-8(fp)
   11ae8:	e17fff15 	stw	r5,-4(fp)
   * semaphore. This ensures that reading from the device is thread-safe.
   */

  ALT_SEM_PEND (dev->lock, 0);

  while ( alt_mutex_trylock( dev, value ) != 0);
   11aec:	0001883a 	nop
   11af0:	e17fff17 	ldw	r5,-4(fp)
   11af4:	e13ffe17 	ldw	r4,-8(fp)
   11af8:	00119e00 	call	119e0 <alt_mutex_trylock>
   11afc:	103ffc1e 	bne	r2,zero,11af0 <altera_avalon_mutex_lock+0x1c>
}
   11b00:	0001883a 	nop
   11b04:	e037883a 	mov	sp,fp
   11b08:	dfc00117 	ldw	ra,4(sp)
   11b0c:	df000017 	ldw	fp,0(sp)
   11b10:	dec00204 	addi	sp,sp,8
   11b14:	f800283a 	ret

00011b18 <altera_avalon_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
int altera_avalon_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
   11b18:	defffa04 	addi	sp,sp,-24
   11b1c:	dfc00515 	stw	ra,20(sp)
   11b20:	df000415 	stw	fp,16(sp)
   11b24:	df000404 	addi	fp,sp,16
   11b28:	e13ffd15 	stw	r4,-12(fp)
   11b2c:	e17ffe15 	stw	r5,-8(fp)
  int ret_code;

  ALT_SEM_PEND (dev->lock, 0);

  ret_code = alt_mutex_trylock( dev, value);
   11b30:	e17ffe17 	ldw	r5,-8(fp)
   11b34:	e13ffd17 	ldw	r4,-12(fp)
   11b38:	00119e00 	call	119e0 <alt_mutex_trylock>
   11b3c:	e0bffc15 	stw	r2,-16(fp)
  if (ret_code)
  {
    ALT_SEM_POST (dev->lock);
  }

  return ret_code;
   11b40:	e0bffc17 	ldw	r2,-16(fp)
}
   11b44:	e037883a 	mov	sp,fp
   11b48:	dfc00117 	ldw	ra,4(sp)
   11b4c:	df000017 	ldw	fp,0(sp)
   11b50:	dec00204 	addi	sp,sp,8
   11b54:	f800283a 	ret

00011b58 <altera_avalon_mutex_unlock>:
 * This function does not check that you own the Mutex if you try to release
 * a Mutex you do not own the behaviour is undefined
 *
 */
void altera_avalon_mutex_unlock( alt_mutex_dev* dev )
{
   11b58:	defffd04 	addi	sp,sp,-12
   11b5c:	df000215 	stw	fp,8(sp)
   11b60:	df000204 	addi	fp,sp,8
   11b64:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id;
  NIOS2_READ_CPUID(id);
   11b68:	0005317a 	rdctl	r2,cpuid
   11b6c:	e0bffe15 	stw	r2,-8(fp)

  /*
  * This Mutex has been claimed and released since Reset so clear the Reset bit
  * This MUST happen before we release the MUTEX
  */
  IOWR_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base, 
   11b70:	e0bfff17 	ldw	r2,-4(fp)
   11b74:	10800317 	ldw	r2,12(r2)
   11b78:	10800104 	addi	r2,r2,4
   11b7c:	00c00044 	movi	r3,1
   11b80:	10c00035 	stwio	r3,0(r2)
                                  ALTERA_AVALON_MUTEX_RESET_RESET_MSK);
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, 
   11b84:	e0bfff17 	ldw	r2,-4(fp)
   11b88:	10800317 	ldw	r2,12(r2)
   11b8c:	e0fffe17 	ldw	r3,-8(fp)
   11b90:	1806943a 	slli	r3,r3,16
   11b94:	10c00035 	stwio	r3,0(r2)

  /*
  * Now that access to the hardware Mutex is complete, release the thread lock
  */
  ALT_SEM_POST (dev->lock);
}
   11b98:	0001883a 	nop
   11b9c:	e037883a 	mov	sp,fp
   11ba0:	df000017 	ldw	fp,0(sp)
   11ba4:	dec00104 	addi	sp,sp,4
   11ba8:	f800283a 	ret

00011bac <altera_avalon_mutex_is_mine>:
 * altera_avalon_mutex_is_mine - Do I own the Mutex?
 *
 *  returns non zero if the mutex is owned by this CPU
 */
int altera_avalon_mutex_is_mine( alt_mutex_dev* dev )
{
   11bac:	defff904 	addi	sp,sp,-28
   11bb0:	df000615 	stw	fp,24(sp)
   11bb4:	df000604 	addi	fp,sp,24
   11bb8:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id, data, owner, value;
  int ret_code = 0;
   11bbc:	e03ffa15 	stw	zero,-24(fp)

  NIOS2_READ_CPUID(id);
   11bc0:	0005317a 	rdctl	r2,cpuid
   11bc4:	e0bffb15 	stw	r2,-20(fp)

  /* retrieve the contents of the mutex */
  data = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
   11bc8:	e0bfff17 	ldw	r2,-4(fp)
   11bcc:	10800317 	ldw	r2,12(r2)
   11bd0:	10800037 	ldwio	r2,0(r2)
   11bd4:	e0bffc15 	stw	r2,-16(fp)
  owner = (data & ALTERA_AVALON_MUTEX_MUTEX_OWNER_MSK) >> 
   11bd8:	e0bffc17 	ldw	r2,-16(fp)
   11bdc:	1004d43a 	srli	r2,r2,16
   11be0:	e0bffd15 	stw	r2,-12(fp)
              ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST;

  if (owner == id) 
   11be4:	e0fffd17 	ldw	r3,-12(fp)
   11be8:	e0bffb17 	ldw	r2,-20(fp)
   11bec:	1880071e 	bne	r3,r2,11c0c <altera_avalon_mutex_is_mine+0x60>
  {
    value = (data & ALTERA_AVALON_MUTEX_MUTEX_VALUE_MSK) >> 
   11bf0:	e0bffc17 	ldw	r2,-16(fp)
   11bf4:	10bfffcc 	andi	r2,r2,65535
   11bf8:	e0bffe15 	stw	r2,-8(fp)
                  ALTERA_AVALON_MUTEX_MUTEX_VALUE_OFST;
    if (value != 0)
   11bfc:	e0bffe17 	ldw	r2,-8(fp)
   11c00:	10000226 	beq	r2,zero,11c0c <altera_avalon_mutex_is_mine+0x60>
    {
      ret_code = 1;
   11c04:	00800044 	movi	r2,1
   11c08:	e0bffa15 	stw	r2,-24(fp)
    }
  }

  return ret_code;
   11c0c:	e0bffa17 	ldw	r2,-24(fp)
}
   11c10:	e037883a 	mov	sp,fp
   11c14:	df000017 	ldw	fp,0(sp)
   11c18:	dec00104 	addi	sp,sp,4
   11c1c:	f800283a 	ret

00011c20 <altera_avalon_mutex_first_lock>:
 *
 * Has this Mutex been released since reset if not return 1
 * otherwise return 0
 */
int altera_avalon_mutex_first_lock( alt_mutex_dev* dev )
{
   11c20:	defffc04 	addi	sp,sp,-16
   11c24:	df000315 	stw	fp,12(sp)
   11c28:	df000304 	addi	fp,sp,12
   11c2c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 data;
  int ret_code = 0;
   11c30:	e03ffd15 	stw	zero,-12(fp)

  data = IORD_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base);
   11c34:	e0bfff17 	ldw	r2,-4(fp)
   11c38:	10800317 	ldw	r2,12(r2)
   11c3c:	10800104 	addi	r2,r2,4
   11c40:	10800037 	ldwio	r2,0(r2)
   11c44:	e0bffe15 	stw	r2,-8(fp)

  if (data & ALTERA_AVALON_MUTEX_RESET_RESET_MSK) 
   11c48:	e0bffe17 	ldw	r2,-8(fp)
   11c4c:	1080004c 	andi	r2,r2,1
   11c50:	10000226 	beq	r2,zero,11c5c <altera_avalon_mutex_first_lock+0x3c>
  {
    ret_code = 1;
   11c54:	00800044 	movi	r2,1
   11c58:	e0bffd15 	stw	r2,-12(fp)
  }

  return ret_code;
   11c5c:	e0bffd17 	ldw	r2,-12(fp)
}
   11c60:	e037883a 	mov	sp,fp
   11c64:	df000017 	ldw	fp,0(sp)
   11c68:	dec00104 	addi	sp,sp,4
   11c6c:	f800283a 	ret

00011c70 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   11c70:	defffa04 	addi	sp,sp,-24
   11c74:	dfc00515 	stw	ra,20(sp)
   11c78:	df000415 	stw	fp,16(sp)
   11c7c:	df000404 	addi	fp,sp,16
   11c80:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   11c84:	0007883a 	mov	r3,zero
   11c88:	e0bfff17 	ldw	r2,-4(fp)
   11c8c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   11c90:	e0bfff17 	ldw	r2,-4(fp)
   11c94:	10800104 	addi	r2,r2,4
   11c98:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11c9c:	0005303a 	rdctl	r2,status
   11ca0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11ca4:	e0fffd17 	ldw	r3,-12(fp)
   11ca8:	00bfff84 	movi	r2,-2
   11cac:	1884703a 	and	r2,r3,r2
   11cb0:	1001703a 	wrctl	status,r2
  
  return context;
   11cb4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   11cb8:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
   11cbc:	00129a80 	call	129a8 <alt_tick>
   11cc0:	e0bffc17 	ldw	r2,-16(fp)
   11cc4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11cc8:	e0bffe17 	ldw	r2,-8(fp)
   11ccc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   11cd0:	0001883a 	nop
   11cd4:	e037883a 	mov	sp,fp
   11cd8:	dfc00117 	ldw	ra,4(sp)
   11cdc:	df000017 	ldw	fp,0(sp)
   11ce0:	dec00204 	addi	sp,sp,8
   11ce4:	f800283a 	ret

00011ce8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   11ce8:	defff804 	addi	sp,sp,-32
   11cec:	dfc00715 	stw	ra,28(sp)
   11cf0:	df000615 	stw	fp,24(sp)
   11cf4:	df000604 	addi	fp,sp,24
   11cf8:	e13ffc15 	stw	r4,-16(fp)
   11cfc:	e17ffd15 	stw	r5,-12(fp)
   11d00:	e1bffe15 	stw	r6,-8(fp)
   11d04:	e1ffff15 	stw	r7,-4(fp)
   11d08:	e0bfff17 	ldw	r2,-4(fp)
   11d0c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   11d10:	d0a5c317 	ldw	r2,-26868(gp)
   11d14:	1000021e 	bne	r2,zero,11d20 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   11d18:	e0bffb17 	ldw	r2,-20(fp)
   11d1c:	d0a5c315 	stw	r2,-26868(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   11d20:	e0bffc17 	ldw	r2,-16(fp)
   11d24:	10800104 	addi	r2,r2,4
   11d28:	00c001c4 	movi	r3,7
   11d2c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   11d30:	d8000015 	stw	zero,0(sp)
   11d34:	e1fffc17 	ldw	r7,-16(fp)
   11d38:	01800074 	movhi	r6,1
   11d3c:	31871c04 	addi	r6,r6,7280
   11d40:	e17ffe17 	ldw	r5,-8(fp)
   11d44:	e13ffd17 	ldw	r4,-12(fp)
   11d48:	00122740 	call	12274 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   11d4c:	0001883a 	nop
   11d50:	e037883a 	mov	sp,fp
   11d54:	dfc00117 	ldw	ra,4(sp)
   11d58:	df000017 	ldw	fp,0(sp)
   11d5c:	dec00204 	addi	sp,sp,8
   11d60:	f800283a 	ret

00011d64 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   11d64:	defff504 	addi	sp,sp,-44
   11d68:	df000a15 	stw	fp,40(sp)
   11d6c:	df000a04 	addi	fp,sp,40
   11d70:	e13ffc15 	stw	r4,-16(fp)
   11d74:	e17ffd15 	stw	r5,-12(fp)
   11d78:	e1bffe15 	stw	r6,-8(fp)
   11d7c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   11d80:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   11d84:	d0a5c317 	ldw	r2,-26868(gp)
  
  if (alt_ticks_per_second ())
   11d88:	10003c26 	beq	r2,zero,11e7c <alt_alarm_start+0x118>
  {
    if (alarm)
   11d8c:	e0bffc17 	ldw	r2,-16(fp)
   11d90:	10003826 	beq	r2,zero,11e74 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   11d94:	e0bffc17 	ldw	r2,-16(fp)
   11d98:	e0fffe17 	ldw	r3,-8(fp)
   11d9c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   11da0:	e0bffc17 	ldw	r2,-16(fp)
   11da4:	e0ffff17 	ldw	r3,-4(fp)
   11da8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11dac:	0005303a 	rdctl	r2,status
   11db0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11db4:	e0fff917 	ldw	r3,-28(fp)
   11db8:	00bfff84 	movi	r2,-2
   11dbc:	1884703a 	and	r2,r3,r2
   11dc0:	1001703a 	wrctl	status,r2
  
  return context;
   11dc4:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   11dc8:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   11dcc:	d0a5c417 	ldw	r2,-26864(gp)
      
      current_nticks = alt_nticks();
   11dd0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   11dd4:	e0fffd17 	ldw	r3,-12(fp)
   11dd8:	e0bff617 	ldw	r2,-40(fp)
   11ddc:	1885883a 	add	r2,r3,r2
   11de0:	10c00044 	addi	r3,r2,1
   11de4:	e0bffc17 	ldw	r2,-16(fp)
   11de8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   11dec:	e0bffc17 	ldw	r2,-16(fp)
   11df0:	10c00217 	ldw	r3,8(r2)
   11df4:	e0bff617 	ldw	r2,-40(fp)
   11df8:	1880042e 	bgeu	r3,r2,11e0c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   11dfc:	e0bffc17 	ldw	r2,-16(fp)
   11e00:	00c00044 	movi	r3,1
   11e04:	10c00405 	stb	r3,16(r2)
   11e08:	00000206 	br	11e14 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   11e0c:	e0bffc17 	ldw	r2,-16(fp)
   11e10:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   11e14:	e0bffc17 	ldw	r2,-16(fp)
   11e18:	d0e00b04 	addi	r3,gp,-32724
   11e1c:	e0fffa15 	stw	r3,-24(fp)
   11e20:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   11e24:	e0bffb17 	ldw	r2,-20(fp)
   11e28:	e0fffa17 	ldw	r3,-24(fp)
   11e2c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   11e30:	e0bffa17 	ldw	r2,-24(fp)
   11e34:	10c00017 	ldw	r3,0(r2)
   11e38:	e0bffb17 	ldw	r2,-20(fp)
   11e3c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   11e40:	e0bffa17 	ldw	r2,-24(fp)
   11e44:	10800017 	ldw	r2,0(r2)
   11e48:	e0fffb17 	ldw	r3,-20(fp)
   11e4c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   11e50:	e0bffa17 	ldw	r2,-24(fp)
   11e54:	e0fffb17 	ldw	r3,-20(fp)
   11e58:	10c00015 	stw	r3,0(r2)
   11e5c:	e0bff817 	ldw	r2,-32(fp)
   11e60:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11e64:	e0bff717 	ldw	r2,-36(fp)
   11e68:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   11e6c:	0005883a 	mov	r2,zero
   11e70:	00000306 	br	11e80 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   11e74:	00bffa84 	movi	r2,-22
   11e78:	00000106 	br	11e80 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   11e7c:	00bfde84 	movi	r2,-134
  }
}
   11e80:	e037883a 	mov	sp,fp
   11e84:	df000017 	ldw	fp,0(sp)
   11e88:	dec00104 	addi	sp,sp,4
   11e8c:	f800283a 	ret

00011e90 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11e90:	defffe04 	addi	sp,sp,-8
   11e94:	dfc00115 	stw	ra,4(sp)
   11e98:	df000015 	stw	fp,0(sp)
   11e9c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11ea0:	d0a00917 	ldw	r2,-32732(gp)
   11ea4:	10000326 	beq	r2,zero,11eb4 <alt_get_errno+0x24>
   11ea8:	d0a00917 	ldw	r2,-32732(gp)
   11eac:	103ee83a 	callr	r2
   11eb0:	00000106 	br	11eb8 <alt_get_errno+0x28>
   11eb4:	d0a5c604 	addi	r2,gp,-26856
}
   11eb8:	e037883a 	mov	sp,fp
   11ebc:	dfc00117 	ldw	ra,4(sp)
   11ec0:	df000017 	ldw	fp,0(sp)
   11ec4:	dec00204 	addi	sp,sp,8
   11ec8:	f800283a 	ret

00011ecc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   11ecc:	defffb04 	addi	sp,sp,-20
   11ed0:	dfc00415 	stw	ra,16(sp)
   11ed4:	df000315 	stw	fp,12(sp)
   11ed8:	df000304 	addi	fp,sp,12
   11edc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   11ee0:	e0bfff17 	ldw	r2,-4(fp)
   11ee4:	10000616 	blt	r2,zero,11f00 <close+0x34>
   11ee8:	e0bfff17 	ldw	r2,-4(fp)
   11eec:	10c00324 	muli	r3,r2,12
   11ef0:	00800074 	movhi	r2,1
   11ef4:	10911804 	addi	r2,r2,17504
   11ef8:	1885883a 	add	r2,r3,r2
   11efc:	00000106 	br	11f04 <close+0x38>
   11f00:	0005883a 	mov	r2,zero
   11f04:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   11f08:	e0bffd17 	ldw	r2,-12(fp)
   11f0c:	10001926 	beq	r2,zero,11f74 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   11f10:	e0bffd17 	ldw	r2,-12(fp)
   11f14:	10800017 	ldw	r2,0(r2)
   11f18:	10800417 	ldw	r2,16(r2)
   11f1c:	10000626 	beq	r2,zero,11f38 <close+0x6c>
   11f20:	e0bffd17 	ldw	r2,-12(fp)
   11f24:	10800017 	ldw	r2,0(r2)
   11f28:	10800417 	ldw	r2,16(r2)
   11f2c:	e13ffd17 	ldw	r4,-12(fp)
   11f30:	103ee83a 	callr	r2
   11f34:	00000106 	br	11f3c <close+0x70>
   11f38:	0005883a 	mov	r2,zero
   11f3c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   11f40:	e13fff17 	ldw	r4,-4(fp)
   11f44:	00128a80 	call	128a8 <alt_release_fd>
    if (rval < 0)
   11f48:	e0bffe17 	ldw	r2,-8(fp)
   11f4c:	1000070e 	bge	r2,zero,11f6c <close+0xa0>
    {
      ALT_ERRNO = -rval;
   11f50:	0011e900 	call	11e90 <alt_get_errno>
   11f54:	1007883a 	mov	r3,r2
   11f58:	e0bffe17 	ldw	r2,-8(fp)
   11f5c:	0085c83a 	sub	r2,zero,r2
   11f60:	18800015 	stw	r2,0(r3)
      return -1;
   11f64:	00bfffc4 	movi	r2,-1
   11f68:	00000706 	br	11f88 <close+0xbc>
    }
    return 0;
   11f6c:	0005883a 	mov	r2,zero
   11f70:	00000506 	br	11f88 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11f74:	0011e900 	call	11e90 <alt_get_errno>
   11f78:	1007883a 	mov	r3,r2
   11f7c:	00801444 	movi	r2,81
   11f80:	18800015 	stw	r2,0(r3)
    return -1;
   11f84:	00bfffc4 	movi	r2,-1
  }
}
   11f88:	e037883a 	mov	sp,fp
   11f8c:	dfc00117 	ldw	ra,4(sp)
   11f90:	df000017 	ldw	fp,0(sp)
   11f94:	dec00204 	addi	sp,sp,8
   11f98:	f800283a 	ret

00011f9c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   11f9c:	defffe04 	addi	sp,sp,-8
   11fa0:	df000115 	stw	fp,4(sp)
   11fa4:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   11fa8:	e03fff15 	stw	zero,-4(fp)
   11fac:	00000506 	br	11fc4 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
   11fb0:	e0bfff17 	ldw	r2,-4(fp)
   11fb4:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   11fb8:	e0bfff17 	ldw	r2,-4(fp)
   11fbc:	10800804 	addi	r2,r2,32
   11fc0:	e0bfff15 	stw	r2,-4(fp)
   11fc4:	e0bfff17 	ldw	r2,-4(fp)
   11fc8:	10820030 	cmpltui	r2,r2,2048
   11fcc:	103ff81e 	bne	r2,zero,11fb0 <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   11fd0:	0001883a 	nop
   11fd4:	e037883a 	mov	sp,fp
   11fd8:	df000017 	ldw	fp,0(sp)
   11fdc:	dec00104 	addi	sp,sp,4
   11fe0:	f800283a 	ret

00011fe4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   11fe4:	defffc04 	addi	sp,sp,-16
   11fe8:	df000315 	stw	fp,12(sp)
   11fec:	df000304 	addi	fp,sp,12
   11ff0:	e13ffd15 	stw	r4,-12(fp)
   11ff4:	e17ffe15 	stw	r5,-8(fp)
   11ff8:	e1bfff15 	stw	r6,-4(fp)
  return len;
   11ffc:	e0bfff17 	ldw	r2,-4(fp)
}
   12000:	e037883a 	mov	sp,fp
   12004:	df000017 	ldw	fp,0(sp)
   12008:	dec00104 	addi	sp,sp,4
   1200c:	f800283a 	ret

00012010 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12010:	defffe04 	addi	sp,sp,-8
   12014:	dfc00115 	stw	ra,4(sp)
   12018:	df000015 	stw	fp,0(sp)
   1201c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12020:	d0a00917 	ldw	r2,-32732(gp)
   12024:	10000326 	beq	r2,zero,12034 <alt_get_errno+0x24>
   12028:	d0a00917 	ldw	r2,-32732(gp)
   1202c:	103ee83a 	callr	r2
   12030:	00000106 	br	12038 <alt_get_errno+0x28>
   12034:	d0a5c604 	addi	r2,gp,-26856
}
   12038:	e037883a 	mov	sp,fp
   1203c:	dfc00117 	ldw	ra,4(sp)
   12040:	df000017 	ldw	fp,0(sp)
   12044:	dec00204 	addi	sp,sp,8
   12048:	f800283a 	ret

0001204c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1204c:	defffa04 	addi	sp,sp,-24
   12050:	dfc00515 	stw	ra,20(sp)
   12054:	df000415 	stw	fp,16(sp)
   12058:	df000404 	addi	fp,sp,16
   1205c:	e13ffe15 	stw	r4,-8(fp)
   12060:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   12064:	e0bffe17 	ldw	r2,-8(fp)
   12068:	10000326 	beq	r2,zero,12078 <alt_dev_llist_insert+0x2c>
   1206c:	e0bffe17 	ldw	r2,-8(fp)
   12070:	10800217 	ldw	r2,8(r2)
   12074:	1000061e 	bne	r2,zero,12090 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   12078:	00120100 	call	12010 <alt_get_errno>
   1207c:	1007883a 	mov	r3,r2
   12080:	00800584 	movi	r2,22
   12084:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   12088:	00bffa84 	movi	r2,-22
   1208c:	00001306 	br	120dc <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   12090:	e0bffe17 	ldw	r2,-8(fp)
   12094:	e0ffff17 	ldw	r3,-4(fp)
   12098:	e0fffc15 	stw	r3,-16(fp)
   1209c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   120a0:	e0bffd17 	ldw	r2,-12(fp)
   120a4:	e0fffc17 	ldw	r3,-16(fp)
   120a8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   120ac:	e0bffc17 	ldw	r2,-16(fp)
   120b0:	10c00017 	ldw	r3,0(r2)
   120b4:	e0bffd17 	ldw	r2,-12(fp)
   120b8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   120bc:	e0bffc17 	ldw	r2,-16(fp)
   120c0:	10800017 	ldw	r2,0(r2)
   120c4:	e0fffd17 	ldw	r3,-12(fp)
   120c8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   120cc:	e0bffc17 	ldw	r2,-16(fp)
   120d0:	e0fffd17 	ldw	r3,-12(fp)
   120d4:	10c00015 	stw	r3,0(r2)

  return 0;  
   120d8:	0005883a 	mov	r2,zero
}
   120dc:	e037883a 	mov	sp,fp
   120e0:	dfc00117 	ldw	ra,4(sp)
   120e4:	df000017 	ldw	fp,0(sp)
   120e8:	dec00204 	addi	sp,sp,8
   120ec:	f800283a 	ret

000120f0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   120f0:	defffd04 	addi	sp,sp,-12
   120f4:	dfc00215 	stw	ra,8(sp)
   120f8:	df000115 	stw	fp,4(sp)
   120fc:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   12100:	00800074 	movhi	r2,1
   12104:	108cc704 	addi	r2,r2,13084
   12108:	e0bfff15 	stw	r2,-4(fp)
   1210c:	00000606 	br	12128 <_do_ctors+0x38>
        (*ctor) (); 
   12110:	e0bfff17 	ldw	r2,-4(fp)
   12114:	10800017 	ldw	r2,0(r2)
   12118:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1211c:	e0bfff17 	ldw	r2,-4(fp)
   12120:	10bfff04 	addi	r2,r2,-4
   12124:	e0bfff15 	stw	r2,-4(fp)
   12128:	e0ffff17 	ldw	r3,-4(fp)
   1212c:	00800074 	movhi	r2,1
   12130:	108cc804 	addi	r2,r2,13088
   12134:	18bff62e 	bgeu	r3,r2,12110 <_do_ctors+0x20>
        (*ctor) (); 
}
   12138:	0001883a 	nop
   1213c:	e037883a 	mov	sp,fp
   12140:	dfc00117 	ldw	ra,4(sp)
   12144:	df000017 	ldw	fp,0(sp)
   12148:	dec00204 	addi	sp,sp,8
   1214c:	f800283a 	ret

00012150 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   12150:	defffd04 	addi	sp,sp,-12
   12154:	dfc00215 	stw	ra,8(sp)
   12158:	df000115 	stw	fp,4(sp)
   1215c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   12160:	00800074 	movhi	r2,1
   12164:	108cc704 	addi	r2,r2,13084
   12168:	e0bfff15 	stw	r2,-4(fp)
   1216c:	00000606 	br	12188 <_do_dtors+0x38>
        (*dtor) (); 
   12170:	e0bfff17 	ldw	r2,-4(fp)
   12174:	10800017 	ldw	r2,0(r2)
   12178:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1217c:	e0bfff17 	ldw	r2,-4(fp)
   12180:	10bfff04 	addi	r2,r2,-4
   12184:	e0bfff15 	stw	r2,-4(fp)
   12188:	e0ffff17 	ldw	r3,-4(fp)
   1218c:	00800074 	movhi	r2,1
   12190:	108cc804 	addi	r2,r2,13088
   12194:	18bff62e 	bgeu	r3,r2,12170 <_do_dtors+0x20>
        (*dtor) (); 
}
   12198:	0001883a 	nop
   1219c:	e037883a 	mov	sp,fp
   121a0:	dfc00117 	ldw	ra,4(sp)
   121a4:	df000017 	ldw	fp,0(sp)
   121a8:	dec00204 	addi	sp,sp,8
   121ac:	f800283a 	ret

000121b0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   121b0:	defffa04 	addi	sp,sp,-24
   121b4:	dfc00515 	stw	ra,20(sp)
   121b8:	df000415 	stw	fp,16(sp)
   121bc:	df000404 	addi	fp,sp,16
   121c0:	e13ffe15 	stw	r4,-8(fp)
   121c4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   121c8:	e0bfff17 	ldw	r2,-4(fp)
   121cc:	10800017 	ldw	r2,0(r2)
   121d0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   121d4:	e13ffe17 	ldw	r4,-8(fp)
   121d8:	0012fbc0 	call	12fbc <strlen>
   121dc:	10800044 	addi	r2,r2,1
   121e0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   121e4:	00000d06 	br	1221c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   121e8:	e0bffc17 	ldw	r2,-16(fp)
   121ec:	10800217 	ldw	r2,8(r2)
   121f0:	e0fffd17 	ldw	r3,-12(fp)
   121f4:	180d883a 	mov	r6,r3
   121f8:	e17ffe17 	ldw	r5,-8(fp)
   121fc:	1009883a 	mov	r4,r2
   12200:	0012df80 	call	12df8 <memcmp>
   12204:	1000021e 	bne	r2,zero,12210 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   12208:	e0bffc17 	ldw	r2,-16(fp)
   1220c:	00000706 	br	1222c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   12210:	e0bffc17 	ldw	r2,-16(fp)
   12214:	10800017 	ldw	r2,0(r2)
   12218:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1221c:	e0fffc17 	ldw	r3,-16(fp)
   12220:	e0bfff17 	ldw	r2,-4(fp)
   12224:	18bff01e 	bne	r3,r2,121e8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   12228:	0005883a 	mov	r2,zero
}
   1222c:	e037883a 	mov	sp,fp
   12230:	dfc00117 	ldw	ra,4(sp)
   12234:	df000017 	ldw	fp,0(sp)
   12238:	dec00204 	addi	sp,sp,8
   1223c:	f800283a 	ret

00012240 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   12240:	defffe04 	addi	sp,sp,-8
   12244:	dfc00115 	stw	ra,4(sp)
   12248:	df000015 	stw	fp,0(sp)
   1224c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   12250:	01440004 	movi	r5,4096
   12254:	0009883a 	mov	r4,zero
   12258:	0012c800 	call	12c80 <alt_icache_flush>
#endif
}
   1225c:	0001883a 	nop
   12260:	e037883a 	mov	sp,fp
   12264:	dfc00117 	ldw	ra,4(sp)
   12268:	df000017 	ldw	fp,0(sp)
   1226c:	dec00204 	addi	sp,sp,8
   12270:	f800283a 	ret

00012274 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   12274:	defff904 	addi	sp,sp,-28
   12278:	dfc00615 	stw	ra,24(sp)
   1227c:	df000515 	stw	fp,20(sp)
   12280:	df000504 	addi	fp,sp,20
   12284:	e13ffc15 	stw	r4,-16(fp)
   12288:	e17ffd15 	stw	r5,-12(fp)
   1228c:	e1bffe15 	stw	r6,-8(fp)
   12290:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   12294:	e0800217 	ldw	r2,8(fp)
   12298:	d8800015 	stw	r2,0(sp)
   1229c:	e1ffff17 	ldw	r7,-4(fp)
   122a0:	e1bffe17 	ldw	r6,-8(fp)
   122a4:	e17ffd17 	ldw	r5,-12(fp)
   122a8:	e13ffc17 	ldw	r4,-16(fp)
   122ac:	00124240 	call	12424 <alt_iic_isr_register>
}  
   122b0:	e037883a 	mov	sp,fp
   122b4:	dfc00117 	ldw	ra,4(sp)
   122b8:	df000017 	ldw	fp,0(sp)
   122bc:	dec00204 	addi	sp,sp,8
   122c0:	f800283a 	ret

000122c4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   122c4:	defff904 	addi	sp,sp,-28
   122c8:	df000615 	stw	fp,24(sp)
   122cc:	df000604 	addi	fp,sp,24
   122d0:	e13ffe15 	stw	r4,-8(fp)
   122d4:	e17fff15 	stw	r5,-4(fp)
   122d8:	e0bfff17 	ldw	r2,-4(fp)
   122dc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   122e0:	0005303a 	rdctl	r2,status
   122e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   122e8:	e0fffb17 	ldw	r3,-20(fp)
   122ec:	00bfff84 	movi	r2,-2
   122f0:	1884703a 	and	r2,r3,r2
   122f4:	1001703a 	wrctl	status,r2
  
  return context;
   122f8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   122fc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   12300:	00c00044 	movi	r3,1
   12304:	e0bffa17 	ldw	r2,-24(fp)
   12308:	1884983a 	sll	r2,r3,r2
   1230c:	1007883a 	mov	r3,r2
   12310:	d0a5c217 	ldw	r2,-26872(gp)
   12314:	1884b03a 	or	r2,r3,r2
   12318:	d0a5c215 	stw	r2,-26872(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   1231c:	d0a5c217 	ldw	r2,-26872(gp)
   12320:	100170fa 	wrctl	ienable,r2
   12324:	e0bffc17 	ldw	r2,-16(fp)
   12328:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1232c:	e0bffd17 	ldw	r2,-12(fp)
   12330:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   12334:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   12338:	0001883a 	nop
}
   1233c:	e037883a 	mov	sp,fp
   12340:	df000017 	ldw	fp,0(sp)
   12344:	dec00104 	addi	sp,sp,4
   12348:	f800283a 	ret

0001234c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   1234c:	defff904 	addi	sp,sp,-28
   12350:	df000615 	stw	fp,24(sp)
   12354:	df000604 	addi	fp,sp,24
   12358:	e13ffe15 	stw	r4,-8(fp)
   1235c:	e17fff15 	stw	r5,-4(fp)
   12360:	e0bfff17 	ldw	r2,-4(fp)
   12364:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12368:	0005303a 	rdctl	r2,status
   1236c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12370:	e0fffb17 	ldw	r3,-20(fp)
   12374:	00bfff84 	movi	r2,-2
   12378:	1884703a 	and	r2,r3,r2
   1237c:	1001703a 	wrctl	status,r2
  
  return context;
   12380:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   12384:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   12388:	00c00044 	movi	r3,1
   1238c:	e0bffa17 	ldw	r2,-24(fp)
   12390:	1884983a 	sll	r2,r3,r2
   12394:	0084303a 	nor	r2,zero,r2
   12398:	1007883a 	mov	r3,r2
   1239c:	d0a5c217 	ldw	r2,-26872(gp)
   123a0:	1884703a 	and	r2,r3,r2
   123a4:	d0a5c215 	stw	r2,-26872(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   123a8:	d0a5c217 	ldw	r2,-26872(gp)
   123ac:	100170fa 	wrctl	ienable,r2
   123b0:	e0bffc17 	ldw	r2,-16(fp)
   123b4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   123b8:	e0bffd17 	ldw	r2,-12(fp)
   123bc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   123c0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   123c4:	0001883a 	nop
}
   123c8:	e037883a 	mov	sp,fp
   123cc:	df000017 	ldw	fp,0(sp)
   123d0:	dec00104 	addi	sp,sp,4
   123d4:	f800283a 	ret

000123d8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   123d8:	defffc04 	addi	sp,sp,-16
   123dc:	df000315 	stw	fp,12(sp)
   123e0:	df000304 	addi	fp,sp,12
   123e4:	e13ffe15 	stw	r4,-8(fp)
   123e8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   123ec:	000530fa 	rdctl	r2,ienable
   123f0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   123f4:	00c00044 	movi	r3,1
   123f8:	e0bfff17 	ldw	r2,-4(fp)
   123fc:	1884983a 	sll	r2,r3,r2
   12400:	1007883a 	mov	r3,r2
   12404:	e0bffd17 	ldw	r2,-12(fp)
   12408:	1884703a 	and	r2,r3,r2
   1240c:	1004c03a 	cmpne	r2,r2,zero
   12410:	10803fcc 	andi	r2,r2,255
}
   12414:	e037883a 	mov	sp,fp
   12418:	df000017 	ldw	fp,0(sp)
   1241c:	dec00104 	addi	sp,sp,4
   12420:	f800283a 	ret

00012424 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   12424:	defff504 	addi	sp,sp,-44
   12428:	dfc00a15 	stw	ra,40(sp)
   1242c:	df000915 	stw	fp,36(sp)
   12430:	df000904 	addi	fp,sp,36
   12434:	e13ffc15 	stw	r4,-16(fp)
   12438:	e17ffd15 	stw	r5,-12(fp)
   1243c:	e1bffe15 	stw	r6,-8(fp)
   12440:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   12444:	00bffa84 	movi	r2,-22
   12448:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   1244c:	e0bffd17 	ldw	r2,-12(fp)
   12450:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   12454:	e0bff817 	ldw	r2,-32(fp)
   12458:	10800808 	cmpgei	r2,r2,32
   1245c:	1000271e 	bne	r2,zero,124fc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12460:	0005303a 	rdctl	r2,status
   12464:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12468:	e0fffb17 	ldw	r3,-20(fp)
   1246c:	00bfff84 	movi	r2,-2
   12470:	1884703a 	and	r2,r3,r2
   12474:	1001703a 	wrctl	status,r2
  
  return context;
   12478:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   1247c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
   12480:	00800074 	movhi	r2,1
   12484:	10984804 	addi	r2,r2,24864
   12488:	e0fff817 	ldw	r3,-32(fp)
   1248c:	180690fa 	slli	r3,r3,3
   12490:	10c5883a 	add	r2,r2,r3
   12494:	e0fffe17 	ldw	r3,-8(fp)
   12498:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   1249c:	00800074 	movhi	r2,1
   124a0:	10984804 	addi	r2,r2,24864
   124a4:	e0fff817 	ldw	r3,-32(fp)
   124a8:	180690fa 	slli	r3,r3,3
   124ac:	10c5883a 	add	r2,r2,r3
   124b0:	10800104 	addi	r2,r2,4
   124b4:	e0ffff17 	ldw	r3,-4(fp)
   124b8:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   124bc:	e0bffe17 	ldw	r2,-8(fp)
   124c0:	10000526 	beq	r2,zero,124d8 <alt_iic_isr_register+0xb4>
   124c4:	e0bff817 	ldw	r2,-32(fp)
   124c8:	100b883a 	mov	r5,r2
   124cc:	e13ffc17 	ldw	r4,-16(fp)
   124d0:	00122c40 	call	122c4 <alt_ic_irq_enable>
   124d4:	00000406 	br	124e8 <alt_iic_isr_register+0xc4>
   124d8:	e0bff817 	ldw	r2,-32(fp)
   124dc:	100b883a 	mov	r5,r2
   124e0:	e13ffc17 	ldw	r4,-16(fp)
   124e4:	001234c0 	call	1234c <alt_ic_irq_disable>
   124e8:	e0bff715 	stw	r2,-36(fp)
   124ec:	e0bffa17 	ldw	r2,-24(fp)
   124f0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   124f4:	e0bff917 	ldw	r2,-28(fp)
   124f8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   124fc:	e0bff717 	ldw	r2,-36(fp)
}
   12500:	e037883a 	mov	sp,fp
   12504:	dfc00117 	ldw	ra,4(sp)
   12508:	df000017 	ldw	fp,0(sp)
   1250c:	dec00204 	addi	sp,sp,8
   12510:	f800283a 	ret

00012514 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   12514:	defff904 	addi	sp,sp,-28
   12518:	dfc00615 	stw	ra,24(sp)
   1251c:	df000515 	stw	fp,20(sp)
   12520:	df000504 	addi	fp,sp,20
   12524:	e13ffc15 	stw	r4,-16(fp)
   12528:	e17ffd15 	stw	r5,-12(fp)
   1252c:	e1bffe15 	stw	r6,-8(fp)
   12530:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   12534:	e1bfff17 	ldw	r6,-4(fp)
   12538:	e17ffe17 	ldw	r5,-8(fp)
   1253c:	e13ffd17 	ldw	r4,-12(fp)
   12540:	00127540 	call	12754 <open>
   12544:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   12548:	e0bffb17 	ldw	r2,-20(fp)
   1254c:	10001c16 	blt	r2,zero,125c0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   12550:	00800074 	movhi	r2,1
   12554:	10911804 	addi	r2,r2,17504
   12558:	e0fffb17 	ldw	r3,-20(fp)
   1255c:	18c00324 	muli	r3,r3,12
   12560:	10c5883a 	add	r2,r2,r3
   12564:	10c00017 	ldw	r3,0(r2)
   12568:	e0bffc17 	ldw	r2,-16(fp)
   1256c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   12570:	00800074 	movhi	r2,1
   12574:	10911804 	addi	r2,r2,17504
   12578:	e0fffb17 	ldw	r3,-20(fp)
   1257c:	18c00324 	muli	r3,r3,12
   12580:	10c5883a 	add	r2,r2,r3
   12584:	10800104 	addi	r2,r2,4
   12588:	10c00017 	ldw	r3,0(r2)
   1258c:	e0bffc17 	ldw	r2,-16(fp)
   12590:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   12594:	00800074 	movhi	r2,1
   12598:	10911804 	addi	r2,r2,17504
   1259c:	e0fffb17 	ldw	r3,-20(fp)
   125a0:	18c00324 	muli	r3,r3,12
   125a4:	10c5883a 	add	r2,r2,r3
   125a8:	10800204 	addi	r2,r2,8
   125ac:	10c00017 	ldw	r3,0(r2)
   125b0:	e0bffc17 	ldw	r2,-16(fp)
   125b4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   125b8:	e13ffb17 	ldw	r4,-20(fp)
   125bc:	00128a80 	call	128a8 <alt_release_fd>
  }
} 
   125c0:	0001883a 	nop
   125c4:	e037883a 	mov	sp,fp
   125c8:	dfc00117 	ldw	ra,4(sp)
   125cc:	df000017 	ldw	fp,0(sp)
   125d0:	dec00204 	addi	sp,sp,8
   125d4:	f800283a 	ret

000125d8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   125d8:	defffb04 	addi	sp,sp,-20
   125dc:	dfc00415 	stw	ra,16(sp)
   125e0:	df000315 	stw	fp,12(sp)
   125e4:	df000304 	addi	fp,sp,12
   125e8:	e13ffd15 	stw	r4,-12(fp)
   125ec:	e17ffe15 	stw	r5,-8(fp)
   125f0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   125f4:	01c07fc4 	movi	r7,511
   125f8:	01800044 	movi	r6,1
   125fc:	e17ffd17 	ldw	r5,-12(fp)
   12600:	01000074 	movhi	r4,1
   12604:	21111b04 	addi	r4,r4,17516
   12608:	00125140 	call	12514 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1260c:	01c07fc4 	movi	r7,511
   12610:	000d883a 	mov	r6,zero
   12614:	e17ffe17 	ldw	r5,-8(fp)
   12618:	01000074 	movhi	r4,1
   1261c:	21111804 	addi	r4,r4,17504
   12620:	00125140 	call	12514 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   12624:	01c07fc4 	movi	r7,511
   12628:	01800044 	movi	r6,1
   1262c:	e17fff17 	ldw	r5,-4(fp)
   12630:	01000074 	movhi	r4,1
   12634:	21111e04 	addi	r4,r4,17528
   12638:	00125140 	call	12514 <alt_open_fd>
}  
   1263c:	0001883a 	nop
   12640:	e037883a 	mov	sp,fp
   12644:	dfc00117 	ldw	ra,4(sp)
   12648:	df000017 	ldw	fp,0(sp)
   1264c:	dec00204 	addi	sp,sp,8
   12650:	f800283a 	ret

00012654 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12654:	defffe04 	addi	sp,sp,-8
   12658:	dfc00115 	stw	ra,4(sp)
   1265c:	df000015 	stw	fp,0(sp)
   12660:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12664:	d0a00917 	ldw	r2,-32732(gp)
   12668:	10000326 	beq	r2,zero,12678 <alt_get_errno+0x24>
   1266c:	d0a00917 	ldw	r2,-32732(gp)
   12670:	103ee83a 	callr	r2
   12674:	00000106 	br	1267c <alt_get_errno+0x28>
   12678:	d0a5c604 	addi	r2,gp,-26856
}
   1267c:	e037883a 	mov	sp,fp
   12680:	dfc00117 	ldw	ra,4(sp)
   12684:	df000017 	ldw	fp,0(sp)
   12688:	dec00204 	addi	sp,sp,8
   1268c:	f800283a 	ret

00012690 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   12690:	defffd04 	addi	sp,sp,-12
   12694:	df000215 	stw	fp,8(sp)
   12698:	df000204 	addi	fp,sp,8
   1269c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   126a0:	e0bfff17 	ldw	r2,-4(fp)
   126a4:	10800217 	ldw	r2,8(r2)
   126a8:	10d00034 	orhi	r3,r2,16384
   126ac:	e0bfff17 	ldw	r2,-4(fp)
   126b0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   126b4:	e03ffe15 	stw	zero,-8(fp)
   126b8:	00001d06 	br	12730 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   126bc:	00800074 	movhi	r2,1
   126c0:	10911804 	addi	r2,r2,17504
   126c4:	e0fffe17 	ldw	r3,-8(fp)
   126c8:	18c00324 	muli	r3,r3,12
   126cc:	10c5883a 	add	r2,r2,r3
   126d0:	10c00017 	ldw	r3,0(r2)
   126d4:	e0bfff17 	ldw	r2,-4(fp)
   126d8:	10800017 	ldw	r2,0(r2)
   126dc:	1880111e 	bne	r3,r2,12724 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   126e0:	00800074 	movhi	r2,1
   126e4:	10911804 	addi	r2,r2,17504
   126e8:	e0fffe17 	ldw	r3,-8(fp)
   126ec:	18c00324 	muli	r3,r3,12
   126f0:	10c5883a 	add	r2,r2,r3
   126f4:	10800204 	addi	r2,r2,8
   126f8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   126fc:	1000090e 	bge	r2,zero,12724 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   12700:	e0bffe17 	ldw	r2,-8(fp)
   12704:	10c00324 	muli	r3,r2,12
   12708:	00800074 	movhi	r2,1
   1270c:	10911804 	addi	r2,r2,17504
   12710:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   12714:	e0bfff17 	ldw	r2,-4(fp)
   12718:	18800226 	beq	r3,r2,12724 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1271c:	00bffcc4 	movi	r2,-13
   12720:	00000806 	br	12744 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   12724:	e0bffe17 	ldw	r2,-8(fp)
   12728:	10800044 	addi	r2,r2,1
   1272c:	e0bffe15 	stw	r2,-8(fp)
   12730:	d0a00817 	ldw	r2,-32736(gp)
   12734:	1007883a 	mov	r3,r2
   12738:	e0bffe17 	ldw	r2,-8(fp)
   1273c:	18bfdf2e 	bgeu	r3,r2,126bc <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   12740:	0005883a 	mov	r2,zero
}
   12744:	e037883a 	mov	sp,fp
   12748:	df000017 	ldw	fp,0(sp)
   1274c:	dec00104 	addi	sp,sp,4
   12750:	f800283a 	ret

00012754 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   12754:	defff604 	addi	sp,sp,-40
   12758:	dfc00915 	stw	ra,36(sp)
   1275c:	df000815 	stw	fp,32(sp)
   12760:	df000804 	addi	fp,sp,32
   12764:	e13ffd15 	stw	r4,-12(fp)
   12768:	e17ffe15 	stw	r5,-8(fp)
   1276c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   12770:	00bfffc4 	movi	r2,-1
   12774:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   12778:	00bffb44 	movi	r2,-19
   1277c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   12780:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   12784:	d1600604 	addi	r5,gp,-32744
   12788:	e13ffd17 	ldw	r4,-12(fp)
   1278c:	00121b00 	call	121b0 <alt_find_dev>
   12790:	e0bff815 	stw	r2,-32(fp)
   12794:	e0bff817 	ldw	r2,-32(fp)
   12798:	1000051e 	bne	r2,zero,127b0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1279c:	e13ffd17 	ldw	r4,-12(fp)
   127a0:	0012ad40 	call	12ad4 <alt_find_file>
   127a4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   127a8:	00800044 	movi	r2,1
   127ac:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   127b0:	e0bff817 	ldw	r2,-32(fp)
   127b4:	10002926 	beq	r2,zero,1285c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   127b8:	e13ff817 	ldw	r4,-32(fp)
   127bc:	0012bdc0 	call	12bdc <alt_get_fd>
   127c0:	e0bff915 	stw	r2,-28(fp)
   127c4:	e0bff917 	ldw	r2,-28(fp)
   127c8:	1000030e 	bge	r2,zero,127d8 <open+0x84>
    {
      status = index;
   127cc:	e0bff917 	ldw	r2,-28(fp)
   127d0:	e0bffa15 	stw	r2,-24(fp)
   127d4:	00002306 	br	12864 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   127d8:	e0bff917 	ldw	r2,-28(fp)
   127dc:	10c00324 	muli	r3,r2,12
   127e0:	00800074 	movhi	r2,1
   127e4:	10911804 	addi	r2,r2,17504
   127e8:	1885883a 	add	r2,r3,r2
   127ec:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   127f0:	e0fffe17 	ldw	r3,-8(fp)
   127f4:	00900034 	movhi	r2,16384
   127f8:	10bfffc4 	addi	r2,r2,-1
   127fc:	1886703a 	and	r3,r3,r2
   12800:	e0bffc17 	ldw	r2,-16(fp)
   12804:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   12808:	e0bffb17 	ldw	r2,-20(fp)
   1280c:	1000051e 	bne	r2,zero,12824 <open+0xd0>
   12810:	e13ffc17 	ldw	r4,-16(fp)
   12814:	00126900 	call	12690 <alt_file_locked>
   12818:	e0bffa15 	stw	r2,-24(fp)
   1281c:	e0bffa17 	ldw	r2,-24(fp)
   12820:	10001016 	blt	r2,zero,12864 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   12824:	e0bff817 	ldw	r2,-32(fp)
   12828:	10800317 	ldw	r2,12(r2)
   1282c:	10000826 	beq	r2,zero,12850 <open+0xfc>
   12830:	e0bff817 	ldw	r2,-32(fp)
   12834:	10800317 	ldw	r2,12(r2)
   12838:	e1ffff17 	ldw	r7,-4(fp)
   1283c:	e1bffe17 	ldw	r6,-8(fp)
   12840:	e17ffd17 	ldw	r5,-12(fp)
   12844:	e13ffc17 	ldw	r4,-16(fp)
   12848:	103ee83a 	callr	r2
   1284c:	00000106 	br	12854 <open+0x100>
   12850:	0005883a 	mov	r2,zero
   12854:	e0bffa15 	stw	r2,-24(fp)
   12858:	00000206 	br	12864 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1285c:	00bffb44 	movi	r2,-19
   12860:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   12864:	e0bffa17 	ldw	r2,-24(fp)
   12868:	1000090e 	bge	r2,zero,12890 <open+0x13c>
  {
    alt_release_fd (index);  
   1286c:	e13ff917 	ldw	r4,-28(fp)
   12870:	00128a80 	call	128a8 <alt_release_fd>
    ALT_ERRNO = -status;
   12874:	00126540 	call	12654 <alt_get_errno>
   12878:	1007883a 	mov	r3,r2
   1287c:	e0bffa17 	ldw	r2,-24(fp)
   12880:	0085c83a 	sub	r2,zero,r2
   12884:	18800015 	stw	r2,0(r3)
    return -1;
   12888:	00bfffc4 	movi	r2,-1
   1288c:	00000106 	br	12894 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   12890:	e0bff917 	ldw	r2,-28(fp)
}
   12894:	e037883a 	mov	sp,fp
   12898:	dfc00117 	ldw	ra,4(sp)
   1289c:	df000017 	ldw	fp,0(sp)
   128a0:	dec00204 	addi	sp,sp,8
   128a4:	f800283a 	ret

000128a8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   128a8:	defffe04 	addi	sp,sp,-8
   128ac:	df000115 	stw	fp,4(sp)
   128b0:	df000104 	addi	fp,sp,4
   128b4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   128b8:	e0bfff17 	ldw	r2,-4(fp)
   128bc:	108000d0 	cmplti	r2,r2,3
   128c0:	10000d1e 	bne	r2,zero,128f8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   128c4:	00800074 	movhi	r2,1
   128c8:	10911804 	addi	r2,r2,17504
   128cc:	e0ffff17 	ldw	r3,-4(fp)
   128d0:	18c00324 	muli	r3,r3,12
   128d4:	10c5883a 	add	r2,r2,r3
   128d8:	10800204 	addi	r2,r2,8
   128dc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   128e0:	00800074 	movhi	r2,1
   128e4:	10911804 	addi	r2,r2,17504
   128e8:	e0ffff17 	ldw	r3,-4(fp)
   128ec:	18c00324 	muli	r3,r3,12
   128f0:	10c5883a 	add	r2,r2,r3
   128f4:	10000015 	stw	zero,0(r2)
  }
}
   128f8:	0001883a 	nop
   128fc:	e037883a 	mov	sp,fp
   12900:	df000017 	ldw	fp,0(sp)
   12904:	dec00104 	addi	sp,sp,4
   12908:	f800283a 	ret

0001290c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1290c:	defffa04 	addi	sp,sp,-24
   12910:	df000515 	stw	fp,20(sp)
   12914:	df000504 	addi	fp,sp,20
   12918:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1291c:	0005303a 	rdctl	r2,status
   12920:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12924:	e0fffc17 	ldw	r3,-16(fp)
   12928:	00bfff84 	movi	r2,-2
   1292c:	1884703a 	and	r2,r3,r2
   12930:	1001703a 	wrctl	status,r2
  
  return context;
   12934:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   12938:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1293c:	e0bfff17 	ldw	r2,-4(fp)
   12940:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   12944:	e0bffd17 	ldw	r2,-12(fp)
   12948:	10800017 	ldw	r2,0(r2)
   1294c:	e0fffd17 	ldw	r3,-12(fp)
   12950:	18c00117 	ldw	r3,4(r3)
   12954:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   12958:	e0bffd17 	ldw	r2,-12(fp)
   1295c:	10800117 	ldw	r2,4(r2)
   12960:	e0fffd17 	ldw	r3,-12(fp)
   12964:	18c00017 	ldw	r3,0(r3)
   12968:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1296c:	e0bffd17 	ldw	r2,-12(fp)
   12970:	e0fffd17 	ldw	r3,-12(fp)
   12974:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   12978:	e0bffd17 	ldw	r2,-12(fp)
   1297c:	e0fffd17 	ldw	r3,-12(fp)
   12980:	10c00015 	stw	r3,0(r2)
   12984:	e0bffb17 	ldw	r2,-20(fp)
   12988:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1298c:	e0bffe17 	ldw	r2,-8(fp)
   12990:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   12994:	0001883a 	nop
   12998:	e037883a 	mov	sp,fp
   1299c:	df000017 	ldw	fp,0(sp)
   129a0:	dec00104 	addi	sp,sp,4
   129a4:	f800283a 	ret

000129a8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   129a8:	defffb04 	addi	sp,sp,-20
   129ac:	dfc00415 	stw	ra,16(sp)
   129b0:	df000315 	stw	fp,12(sp)
   129b4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   129b8:	d0a00b17 	ldw	r2,-32724(gp)
   129bc:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   129c0:	d0a5c417 	ldw	r2,-26864(gp)
   129c4:	10800044 	addi	r2,r2,1
   129c8:	d0a5c415 	stw	r2,-26864(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   129cc:	00002e06 	br	12a88 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   129d0:	e0bffd17 	ldw	r2,-12(fp)
   129d4:	10800017 	ldw	r2,0(r2)
   129d8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   129dc:	e0bffd17 	ldw	r2,-12(fp)
   129e0:	10800403 	ldbu	r2,16(r2)
   129e4:	10803fcc 	andi	r2,r2,255
   129e8:	10000426 	beq	r2,zero,129fc <alt_tick+0x54>
   129ec:	d0a5c417 	ldw	r2,-26864(gp)
   129f0:	1000021e 	bne	r2,zero,129fc <alt_tick+0x54>
    {
      alarm->rollover = 0;
   129f4:	e0bffd17 	ldw	r2,-12(fp)
   129f8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   129fc:	e0bffd17 	ldw	r2,-12(fp)
   12a00:	10800217 	ldw	r2,8(r2)
   12a04:	d0e5c417 	ldw	r3,-26864(gp)
   12a08:	18801d36 	bltu	r3,r2,12a80 <alt_tick+0xd8>
   12a0c:	e0bffd17 	ldw	r2,-12(fp)
   12a10:	10800403 	ldbu	r2,16(r2)
   12a14:	10803fcc 	andi	r2,r2,255
   12a18:	1000191e 	bne	r2,zero,12a80 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   12a1c:	e0bffd17 	ldw	r2,-12(fp)
   12a20:	10800317 	ldw	r2,12(r2)
   12a24:	e0fffd17 	ldw	r3,-12(fp)
   12a28:	18c00517 	ldw	r3,20(r3)
   12a2c:	1809883a 	mov	r4,r3
   12a30:	103ee83a 	callr	r2
   12a34:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   12a38:	e0bfff17 	ldw	r2,-4(fp)
   12a3c:	1000031e 	bne	r2,zero,12a4c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   12a40:	e13ffd17 	ldw	r4,-12(fp)
   12a44:	001290c0 	call	1290c <alt_alarm_stop>
   12a48:	00000d06 	br	12a80 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   12a4c:	e0bffd17 	ldw	r2,-12(fp)
   12a50:	10c00217 	ldw	r3,8(r2)
   12a54:	e0bfff17 	ldw	r2,-4(fp)
   12a58:	1887883a 	add	r3,r3,r2
   12a5c:	e0bffd17 	ldw	r2,-12(fp)
   12a60:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   12a64:	e0bffd17 	ldw	r2,-12(fp)
   12a68:	10c00217 	ldw	r3,8(r2)
   12a6c:	d0a5c417 	ldw	r2,-26864(gp)
   12a70:	1880032e 	bgeu	r3,r2,12a80 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   12a74:	e0bffd17 	ldw	r2,-12(fp)
   12a78:	00c00044 	movi	r3,1
   12a7c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   12a80:	e0bffe17 	ldw	r2,-8(fp)
   12a84:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   12a88:	e0fffd17 	ldw	r3,-12(fp)
   12a8c:	d0a00b04 	addi	r2,gp,-32724
   12a90:	18bfcf1e 	bne	r3,r2,129d0 <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   12a94:	0001883a 	nop
}
   12a98:	0001883a 	nop
   12a9c:	e037883a 	mov	sp,fp
   12aa0:	dfc00117 	ldw	ra,4(sp)
   12aa4:	df000017 	ldw	fp,0(sp)
   12aa8:	dec00204 	addi	sp,sp,8
   12aac:	f800283a 	ret

00012ab0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   12ab0:	deffff04 	addi	sp,sp,-4
   12ab4:	df000015 	stw	fp,0(sp)
   12ab8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   12abc:	000170fa 	wrctl	ienable,zero
}
   12ac0:	0001883a 	nop
   12ac4:	e037883a 	mov	sp,fp
   12ac8:	df000017 	ldw	fp,0(sp)
   12acc:	dec00104 	addi	sp,sp,4
   12ad0:	f800283a 	ret

00012ad4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   12ad4:	defffb04 	addi	sp,sp,-20
   12ad8:	dfc00415 	stw	ra,16(sp)
   12adc:	df000315 	stw	fp,12(sp)
   12ae0:	df000304 	addi	fp,sp,12
   12ae4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   12ae8:	d0a00417 	ldw	r2,-32752(gp)
   12aec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   12af0:	00003106 	br	12bb8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   12af4:	e0bffd17 	ldw	r2,-12(fp)
   12af8:	10800217 	ldw	r2,8(r2)
   12afc:	1009883a 	mov	r4,r2
   12b00:	0012fbc0 	call	12fbc <strlen>
   12b04:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   12b08:	e0bffd17 	ldw	r2,-12(fp)
   12b0c:	10c00217 	ldw	r3,8(r2)
   12b10:	e0bffe17 	ldw	r2,-8(fp)
   12b14:	10bfffc4 	addi	r2,r2,-1
   12b18:	1885883a 	add	r2,r3,r2
   12b1c:	10800003 	ldbu	r2,0(r2)
   12b20:	10803fcc 	andi	r2,r2,255
   12b24:	1080201c 	xori	r2,r2,128
   12b28:	10bfe004 	addi	r2,r2,-128
   12b2c:	10800bd8 	cmpnei	r2,r2,47
   12b30:	1000031e 	bne	r2,zero,12b40 <alt_find_file+0x6c>
    {
      len -= 1;
   12b34:	e0bffe17 	ldw	r2,-8(fp)
   12b38:	10bfffc4 	addi	r2,r2,-1
   12b3c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   12b40:	e0bffe17 	ldw	r2,-8(fp)
   12b44:	e0ffff17 	ldw	r3,-4(fp)
   12b48:	1885883a 	add	r2,r3,r2
   12b4c:	10800003 	ldbu	r2,0(r2)
   12b50:	10803fcc 	andi	r2,r2,255
   12b54:	1080201c 	xori	r2,r2,128
   12b58:	10bfe004 	addi	r2,r2,-128
   12b5c:	10800be0 	cmpeqi	r2,r2,47
   12b60:	1000081e 	bne	r2,zero,12b84 <alt_find_file+0xb0>
   12b64:	e0bffe17 	ldw	r2,-8(fp)
   12b68:	e0ffff17 	ldw	r3,-4(fp)
   12b6c:	1885883a 	add	r2,r3,r2
   12b70:	10800003 	ldbu	r2,0(r2)
   12b74:	10803fcc 	andi	r2,r2,255
   12b78:	1080201c 	xori	r2,r2,128
   12b7c:	10bfe004 	addi	r2,r2,-128
   12b80:	10000a1e 	bne	r2,zero,12bac <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   12b84:	e0bffd17 	ldw	r2,-12(fp)
   12b88:	10800217 	ldw	r2,8(r2)
   12b8c:	e0fffe17 	ldw	r3,-8(fp)
   12b90:	180d883a 	mov	r6,r3
   12b94:	e17fff17 	ldw	r5,-4(fp)
   12b98:	1009883a 	mov	r4,r2
   12b9c:	0012df80 	call	12df8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   12ba0:	1000021e 	bne	r2,zero,12bac <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   12ba4:	e0bffd17 	ldw	r2,-12(fp)
   12ba8:	00000706 	br	12bc8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   12bac:	e0bffd17 	ldw	r2,-12(fp)
   12bb0:	10800017 	ldw	r2,0(r2)
   12bb4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   12bb8:	e0fffd17 	ldw	r3,-12(fp)
   12bbc:	d0a00404 	addi	r2,gp,-32752
   12bc0:	18bfcc1e 	bne	r3,r2,12af4 <alt_find_file+0x20>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   12bc4:	0005883a 	mov	r2,zero
}
   12bc8:	e037883a 	mov	sp,fp
   12bcc:	dfc00117 	ldw	ra,4(sp)
   12bd0:	df000017 	ldw	fp,0(sp)
   12bd4:	dec00204 	addi	sp,sp,8
   12bd8:	f800283a 	ret

00012bdc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   12bdc:	defffc04 	addi	sp,sp,-16
   12be0:	df000315 	stw	fp,12(sp)
   12be4:	df000304 	addi	fp,sp,12
   12be8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   12bec:	00bffa04 	movi	r2,-24
   12bf0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   12bf4:	e03ffd15 	stw	zero,-12(fp)
   12bf8:	00001906 	br	12c60 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   12bfc:	00800074 	movhi	r2,1
   12c00:	10911804 	addi	r2,r2,17504
   12c04:	e0fffd17 	ldw	r3,-12(fp)
   12c08:	18c00324 	muli	r3,r3,12
   12c0c:	10c5883a 	add	r2,r2,r3
   12c10:	10800017 	ldw	r2,0(r2)
   12c14:	10000f1e 	bne	r2,zero,12c54 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   12c18:	00800074 	movhi	r2,1
   12c1c:	10911804 	addi	r2,r2,17504
   12c20:	e0fffd17 	ldw	r3,-12(fp)
   12c24:	18c00324 	muli	r3,r3,12
   12c28:	10c5883a 	add	r2,r2,r3
   12c2c:	e0ffff17 	ldw	r3,-4(fp)
   12c30:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   12c34:	d0e00817 	ldw	r3,-32736(gp)
   12c38:	e0bffd17 	ldw	r2,-12(fp)
   12c3c:	1880020e 	bge	r3,r2,12c48 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   12c40:	e0bffd17 	ldw	r2,-12(fp)
   12c44:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
   12c48:	e0bffd17 	ldw	r2,-12(fp)
   12c4c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   12c50:	00000606 	br	12c6c <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   12c54:	e0bffd17 	ldw	r2,-12(fp)
   12c58:	10800044 	addi	r2,r2,1
   12c5c:	e0bffd15 	stw	r2,-12(fp)
   12c60:	e0bffd17 	ldw	r2,-12(fp)
   12c64:	10800810 	cmplti	r2,r2,32
   12c68:	103fe41e 	bne	r2,zero,12bfc <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   12c6c:	e0bffe17 	ldw	r2,-8(fp)
}
   12c70:	e037883a 	mov	sp,fp
   12c74:	df000017 	ldw	fp,0(sp)
   12c78:	dec00104 	addi	sp,sp,4
   12c7c:	f800283a 	ret

00012c80 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   12c80:	defffb04 	addi	sp,sp,-20
   12c84:	df000415 	stw	fp,16(sp)
   12c88:	df000404 	addi	fp,sp,16
   12c8c:	e13ffe15 	stw	r4,-8(fp)
   12c90:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   12c94:	e0bfff17 	ldw	r2,-4(fp)
   12c98:	10840070 	cmpltui	r2,r2,4097
   12c9c:	1000021e 	bne	r2,zero,12ca8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   12ca0:	00840004 	movi	r2,4096
   12ca4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   12ca8:	e0fffe17 	ldw	r3,-8(fp)
   12cac:	e0bfff17 	ldw	r2,-4(fp)
   12cb0:	1885883a 	add	r2,r3,r2
   12cb4:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   12cb8:	e0bffe17 	ldw	r2,-8(fp)
   12cbc:	e0bffc15 	stw	r2,-16(fp)
   12cc0:	00000506 	br	12cd8 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   12cc4:	e0bffc17 	ldw	r2,-16(fp)
   12cc8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   12ccc:	e0bffc17 	ldw	r2,-16(fp)
   12cd0:	10800804 	addi	r2,r2,32
   12cd4:	e0bffc15 	stw	r2,-16(fp)
   12cd8:	e0fffc17 	ldw	r3,-16(fp)
   12cdc:	e0bffd17 	ldw	r2,-12(fp)
   12ce0:	18bff836 	bltu	r3,r2,12cc4 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   12ce4:	e0bffe17 	ldw	r2,-8(fp)
   12ce8:	108007cc 	andi	r2,r2,31
   12cec:	10000226 	beq	r2,zero,12cf8 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   12cf0:	e0bffc17 	ldw	r2,-16(fp)
   12cf4:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   12cf8:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   12cfc:	0001883a 	nop
   12d00:	e037883a 	mov	sp,fp
   12d04:	df000017 	ldw	fp,0(sp)
   12d08:	dec00104 	addi	sp,sp,4
   12d0c:	f800283a 	ret

00012d10 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   12d10:	defffe04 	addi	sp,sp,-8
   12d14:	df000115 	stw	fp,4(sp)
   12d18:	df000104 	addi	fp,sp,4
   12d1c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   12d20:	e0bfff17 	ldw	r2,-4(fp)
   12d24:	10bffe84 	addi	r2,r2,-6
   12d28:	10c00428 	cmpgeui	r3,r2,16
   12d2c:	18001a1e 	bne	r3,zero,12d98 <alt_exception_cause_generated_bad_addr+0x88>
   12d30:	100690ba 	slli	r3,r2,2
   12d34:	00800074 	movhi	r2,1
   12d38:	108b5204 	addi	r2,r2,11592
   12d3c:	1885883a 	add	r2,r3,r2
   12d40:	10800017 	ldw	r2,0(r2)
   12d44:	1000683a 	jmp	r2
   12d48:	00012d88 	cmpgei	zero,zero,1206
   12d4c:	00012d88 	cmpgei	zero,zero,1206
   12d50:	00012d98 	cmpnei	zero,zero,1206
   12d54:	00012d98 	cmpnei	zero,zero,1206
   12d58:	00012d98 	cmpnei	zero,zero,1206
   12d5c:	00012d88 	cmpgei	zero,zero,1206
   12d60:	00012d90 	cmplti	zero,zero,1206
   12d64:	00012d98 	cmpnei	zero,zero,1206
   12d68:	00012d88 	cmpgei	zero,zero,1206
   12d6c:	00012d88 	cmpgei	zero,zero,1206
   12d70:	00012d98 	cmpnei	zero,zero,1206
   12d74:	00012d88 	cmpgei	zero,zero,1206
   12d78:	00012d90 	cmplti	zero,zero,1206
   12d7c:	00012d98 	cmpnei	zero,zero,1206
   12d80:	00012d98 	cmpnei	zero,zero,1206
   12d84:	00012d88 	cmpgei	zero,zero,1206
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   12d88:	00800044 	movi	r2,1
   12d8c:	00000306 	br	12d9c <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   12d90:	0005883a 	mov	r2,zero
   12d94:	00000106 	br	12d9c <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   12d98:	0005883a 	mov	r2,zero
  }
}
   12d9c:	e037883a 	mov	sp,fp
   12da0:	df000017 	ldw	fp,0(sp)
   12da4:	dec00104 	addi	sp,sp,4
   12da8:	f800283a 	ret

00012dac <atexit>:
   12dac:	200b883a 	mov	r5,r4
   12db0:	000f883a 	mov	r7,zero
   12db4:	000d883a 	mov	r6,zero
   12db8:	0009883a 	mov	r4,zero
   12dbc:	00130541 	jmpi	13054 <__register_exitproc>

00012dc0 <exit>:
   12dc0:	defffe04 	addi	sp,sp,-8
   12dc4:	000b883a 	mov	r5,zero
   12dc8:	dc000015 	stw	r16,0(sp)
   12dcc:	dfc00115 	stw	ra,4(sp)
   12dd0:	2021883a 	mov	r16,r4
   12dd4:	001316c0 	call	1316c <__call_exitprocs>
   12dd8:	00800074 	movhi	r2,1
   12ddc:	10928e04 	addi	r2,r2,19000
   12de0:	11000017 	ldw	r4,0(r2)
   12de4:	20800f17 	ldw	r2,60(r4)
   12de8:	10000126 	beq	r2,zero,12df0 <exit+0x30>
   12dec:	103ee83a 	callr	r2
   12df0:	8009883a 	mov	r4,r16
   12df4:	00132ec0 	call	132ec <_exit>

00012df8 <memcmp>:
   12df8:	01c000c4 	movi	r7,3
   12dfc:	3980192e 	bgeu	r7,r6,12e64 <memcmp+0x6c>
   12e00:	2144b03a 	or	r2,r4,r5
   12e04:	11c4703a 	and	r2,r2,r7
   12e08:	10000f26 	beq	r2,zero,12e48 <memcmp+0x50>
   12e0c:	20800003 	ldbu	r2,0(r4)
   12e10:	28c00003 	ldbu	r3,0(r5)
   12e14:	10c0151e 	bne	r2,r3,12e6c <memcmp+0x74>
   12e18:	31bfff84 	addi	r6,r6,-2
   12e1c:	01ffffc4 	movi	r7,-1
   12e20:	00000406 	br	12e34 <memcmp+0x3c>
   12e24:	20800003 	ldbu	r2,0(r4)
   12e28:	28c00003 	ldbu	r3,0(r5)
   12e2c:	31bfffc4 	addi	r6,r6,-1
   12e30:	10c00e1e 	bne	r2,r3,12e6c <memcmp+0x74>
   12e34:	21000044 	addi	r4,r4,1
   12e38:	29400044 	addi	r5,r5,1
   12e3c:	31fff91e 	bne	r6,r7,12e24 <memcmp+0x2c>
   12e40:	0005883a 	mov	r2,zero
   12e44:	f800283a 	ret
   12e48:	20c00017 	ldw	r3,0(r4)
   12e4c:	28800017 	ldw	r2,0(r5)
   12e50:	18bfee1e 	bne	r3,r2,12e0c <memcmp+0x14>
   12e54:	31bfff04 	addi	r6,r6,-4
   12e58:	21000104 	addi	r4,r4,4
   12e5c:	29400104 	addi	r5,r5,4
   12e60:	39bff936 	bltu	r7,r6,12e48 <memcmp+0x50>
   12e64:	303fe91e 	bne	r6,zero,12e0c <memcmp+0x14>
   12e68:	003ff506 	br	12e40 <memcmp+0x48>
   12e6c:	10c5c83a 	sub	r2,r2,r3
   12e70:	f800283a 	ret

00012e74 <memcpy>:
   12e74:	defffd04 	addi	sp,sp,-12
   12e78:	dfc00215 	stw	ra,8(sp)
   12e7c:	dc400115 	stw	r17,4(sp)
   12e80:	dc000015 	stw	r16,0(sp)
   12e84:	00c003c4 	movi	r3,15
   12e88:	2005883a 	mov	r2,r4
   12e8c:	1980452e 	bgeu	r3,r6,12fa4 <memcpy+0x130>
   12e90:	2906b03a 	or	r3,r5,r4
   12e94:	18c000cc 	andi	r3,r3,3
   12e98:	1800441e 	bne	r3,zero,12fac <memcpy+0x138>
   12e9c:	347ffc04 	addi	r17,r6,-16
   12ea0:	8822d13a 	srli	r17,r17,4
   12ea4:	28c00104 	addi	r3,r5,4
   12ea8:	23400104 	addi	r13,r4,4
   12eac:	8820913a 	slli	r16,r17,4
   12eb0:	2b000204 	addi	r12,r5,8
   12eb4:	22c00204 	addi	r11,r4,8
   12eb8:	84000504 	addi	r16,r16,20
   12ebc:	2a800304 	addi	r10,r5,12
   12ec0:	22400304 	addi	r9,r4,12
   12ec4:	2c21883a 	add	r16,r5,r16
   12ec8:	2811883a 	mov	r8,r5
   12ecc:	200f883a 	mov	r7,r4
   12ed0:	41000017 	ldw	r4,0(r8)
   12ed4:	1fc00017 	ldw	ra,0(r3)
   12ed8:	63c00017 	ldw	r15,0(r12)
   12edc:	39000015 	stw	r4,0(r7)
   12ee0:	53800017 	ldw	r14,0(r10)
   12ee4:	6fc00015 	stw	ra,0(r13)
   12ee8:	5bc00015 	stw	r15,0(r11)
   12eec:	4b800015 	stw	r14,0(r9)
   12ef0:	18c00404 	addi	r3,r3,16
   12ef4:	39c00404 	addi	r7,r7,16
   12ef8:	42000404 	addi	r8,r8,16
   12efc:	6b400404 	addi	r13,r13,16
   12f00:	63000404 	addi	r12,r12,16
   12f04:	5ac00404 	addi	r11,r11,16
   12f08:	52800404 	addi	r10,r10,16
   12f0c:	4a400404 	addi	r9,r9,16
   12f10:	1c3fef1e 	bne	r3,r16,12ed0 <memcpy+0x5c>
   12f14:	89c00044 	addi	r7,r17,1
   12f18:	380e913a 	slli	r7,r7,4
   12f1c:	310003cc 	andi	r4,r6,15
   12f20:	02c000c4 	movi	r11,3
   12f24:	11c7883a 	add	r3,r2,r7
   12f28:	29cb883a 	add	r5,r5,r7
   12f2c:	5900212e 	bgeu	r11,r4,12fb4 <memcpy+0x140>
   12f30:	1813883a 	mov	r9,r3
   12f34:	2811883a 	mov	r8,r5
   12f38:	200f883a 	mov	r7,r4
   12f3c:	42800017 	ldw	r10,0(r8)
   12f40:	4a400104 	addi	r9,r9,4
   12f44:	39ffff04 	addi	r7,r7,-4
   12f48:	4abfff15 	stw	r10,-4(r9)
   12f4c:	42000104 	addi	r8,r8,4
   12f50:	59fffa36 	bltu	r11,r7,12f3c <memcpy+0xc8>
   12f54:	213fff04 	addi	r4,r4,-4
   12f58:	2008d0ba 	srli	r4,r4,2
   12f5c:	318000cc 	andi	r6,r6,3
   12f60:	21000044 	addi	r4,r4,1
   12f64:	2109883a 	add	r4,r4,r4
   12f68:	2109883a 	add	r4,r4,r4
   12f6c:	1907883a 	add	r3,r3,r4
   12f70:	290b883a 	add	r5,r5,r4
   12f74:	30000626 	beq	r6,zero,12f90 <memcpy+0x11c>
   12f78:	198d883a 	add	r6,r3,r6
   12f7c:	29c00003 	ldbu	r7,0(r5)
   12f80:	18c00044 	addi	r3,r3,1
   12f84:	29400044 	addi	r5,r5,1
   12f88:	19ffffc5 	stb	r7,-1(r3)
   12f8c:	19bffb1e 	bne	r3,r6,12f7c <memcpy+0x108>
   12f90:	dfc00217 	ldw	ra,8(sp)
   12f94:	dc400117 	ldw	r17,4(sp)
   12f98:	dc000017 	ldw	r16,0(sp)
   12f9c:	dec00304 	addi	sp,sp,12
   12fa0:	f800283a 	ret
   12fa4:	2007883a 	mov	r3,r4
   12fa8:	003ff206 	br	12f74 <memcpy+0x100>
   12fac:	2007883a 	mov	r3,r4
   12fb0:	003ff106 	br	12f78 <memcpy+0x104>
   12fb4:	200d883a 	mov	r6,r4
   12fb8:	003fee06 	br	12f74 <memcpy+0x100>

00012fbc <strlen>:
   12fbc:	208000cc 	andi	r2,r4,3
   12fc0:	10002026 	beq	r2,zero,13044 <strlen+0x88>
   12fc4:	20800007 	ldb	r2,0(r4)
   12fc8:	10002026 	beq	r2,zero,1304c <strlen+0x90>
   12fcc:	2005883a 	mov	r2,r4
   12fd0:	00000206 	br	12fdc <strlen+0x20>
   12fd4:	10c00007 	ldb	r3,0(r2)
   12fd8:	18001826 	beq	r3,zero,1303c <strlen+0x80>
   12fdc:	10800044 	addi	r2,r2,1
   12fe0:	10c000cc 	andi	r3,r2,3
   12fe4:	183ffb1e 	bne	r3,zero,12fd4 <strlen+0x18>
   12fe8:	10c00017 	ldw	r3,0(r2)
   12fec:	01ffbff4 	movhi	r7,65279
   12ff0:	39ffbfc4 	addi	r7,r7,-257
   12ff4:	00ca303a 	nor	r5,zero,r3
   12ff8:	01a02074 	movhi	r6,32897
   12ffc:	19c7883a 	add	r3,r3,r7
   13000:	31a02004 	addi	r6,r6,-32640
   13004:	1946703a 	and	r3,r3,r5
   13008:	1986703a 	and	r3,r3,r6
   1300c:	1800091e 	bne	r3,zero,13034 <strlen+0x78>
   13010:	10800104 	addi	r2,r2,4
   13014:	10c00017 	ldw	r3,0(r2)
   13018:	19cb883a 	add	r5,r3,r7
   1301c:	00c6303a 	nor	r3,zero,r3
   13020:	28c6703a 	and	r3,r5,r3
   13024:	1986703a 	and	r3,r3,r6
   13028:	183ff926 	beq	r3,zero,13010 <strlen+0x54>
   1302c:	00000106 	br	13034 <strlen+0x78>
   13030:	10800044 	addi	r2,r2,1
   13034:	10c00007 	ldb	r3,0(r2)
   13038:	183ffd1e 	bne	r3,zero,13030 <strlen+0x74>
   1303c:	1105c83a 	sub	r2,r2,r4
   13040:	f800283a 	ret
   13044:	2005883a 	mov	r2,r4
   13048:	003fe706 	br	12fe8 <strlen+0x2c>
   1304c:	0005883a 	mov	r2,zero
   13050:	f800283a 	ret

00013054 <__register_exitproc>:
   13054:	defffa04 	addi	sp,sp,-24
   13058:	dc000315 	stw	r16,12(sp)
   1305c:	04000074 	movhi	r16,1
   13060:	84128e04 	addi	r16,r16,19000
   13064:	80c00017 	ldw	r3,0(r16)
   13068:	dc400415 	stw	r17,16(sp)
   1306c:	dfc00515 	stw	ra,20(sp)
   13070:	18805217 	ldw	r2,328(r3)
   13074:	2023883a 	mov	r17,r4
   13078:	10003726 	beq	r2,zero,13158 <__register_exitproc+0x104>
   1307c:	10c00117 	ldw	r3,4(r2)
   13080:	010007c4 	movi	r4,31
   13084:	20c00e16 	blt	r4,r3,130c0 <__register_exitproc+0x6c>
   13088:	1a000044 	addi	r8,r3,1
   1308c:	8800221e 	bne	r17,zero,13118 <__register_exitproc+0xc4>
   13090:	18c00084 	addi	r3,r3,2
   13094:	18c7883a 	add	r3,r3,r3
   13098:	18c7883a 	add	r3,r3,r3
   1309c:	12000115 	stw	r8,4(r2)
   130a0:	10c7883a 	add	r3,r2,r3
   130a4:	19400015 	stw	r5,0(r3)
   130a8:	0005883a 	mov	r2,zero
   130ac:	dfc00517 	ldw	ra,20(sp)
   130b0:	dc400417 	ldw	r17,16(sp)
   130b4:	dc000317 	ldw	r16,12(sp)
   130b8:	dec00604 	addi	sp,sp,24
   130bc:	f800283a 	ret
   130c0:	00800034 	movhi	r2,0
   130c4:	10800004 	addi	r2,r2,0
   130c8:	10002626 	beq	r2,zero,13164 <__register_exitproc+0x110>
   130cc:	01006404 	movi	r4,400
   130d0:	d9400015 	stw	r5,0(sp)
   130d4:	d9800115 	stw	r6,4(sp)
   130d8:	d9c00215 	stw	r7,8(sp)
   130dc:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x10000>
   130e0:	d9400017 	ldw	r5,0(sp)
   130e4:	d9800117 	ldw	r6,4(sp)
   130e8:	d9c00217 	ldw	r7,8(sp)
   130ec:	10001d26 	beq	r2,zero,13164 <__register_exitproc+0x110>
   130f0:	81000017 	ldw	r4,0(r16)
   130f4:	10000115 	stw	zero,4(r2)
   130f8:	02000044 	movi	r8,1
   130fc:	22405217 	ldw	r9,328(r4)
   13100:	0007883a 	mov	r3,zero
   13104:	12400015 	stw	r9,0(r2)
   13108:	20805215 	stw	r2,328(r4)
   1310c:	10006215 	stw	zero,392(r2)
   13110:	10006315 	stw	zero,396(r2)
   13114:	883fde26 	beq	r17,zero,13090 <__register_exitproc+0x3c>
   13118:	18c9883a 	add	r4,r3,r3
   1311c:	2109883a 	add	r4,r4,r4
   13120:	1109883a 	add	r4,r2,r4
   13124:	21802215 	stw	r6,136(r4)
   13128:	01800044 	movi	r6,1
   1312c:	12406217 	ldw	r9,392(r2)
   13130:	30cc983a 	sll	r6,r6,r3
   13134:	4992b03a 	or	r9,r9,r6
   13138:	12406215 	stw	r9,392(r2)
   1313c:	21c04215 	stw	r7,264(r4)
   13140:	01000084 	movi	r4,2
   13144:	893fd21e 	bne	r17,r4,13090 <__register_exitproc+0x3c>
   13148:	11006317 	ldw	r4,396(r2)
   1314c:	218cb03a 	or	r6,r4,r6
   13150:	11806315 	stw	r6,396(r2)
   13154:	003fce06 	br	13090 <__register_exitproc+0x3c>
   13158:	18805304 	addi	r2,r3,332
   1315c:	18805215 	stw	r2,328(r3)
   13160:	003fc606 	br	1307c <__register_exitproc+0x28>
   13164:	00bfffc4 	movi	r2,-1
   13168:	003fd006 	br	130ac <__register_exitproc+0x58>

0001316c <__call_exitprocs>:
   1316c:	defff504 	addi	sp,sp,-44
   13170:	df000915 	stw	fp,36(sp)
   13174:	dd400615 	stw	r21,24(sp)
   13178:	dc800315 	stw	r18,12(sp)
   1317c:	dfc00a15 	stw	ra,40(sp)
   13180:	ddc00815 	stw	r23,32(sp)
   13184:	dd800715 	stw	r22,28(sp)
   13188:	dd000515 	stw	r20,20(sp)
   1318c:	dcc00415 	stw	r19,16(sp)
   13190:	dc400215 	stw	r17,8(sp)
   13194:	dc000115 	stw	r16,4(sp)
   13198:	d9000015 	stw	r4,0(sp)
   1319c:	2839883a 	mov	fp,r5
   131a0:	04800044 	movi	r18,1
   131a4:	057fffc4 	movi	r21,-1
   131a8:	00800074 	movhi	r2,1
   131ac:	10928e04 	addi	r2,r2,19000
   131b0:	12000017 	ldw	r8,0(r2)
   131b4:	45005217 	ldw	r20,328(r8)
   131b8:	44c05204 	addi	r19,r8,328
   131bc:	a0001c26 	beq	r20,zero,13230 <__call_exitprocs+0xc4>
   131c0:	a0800117 	ldw	r2,4(r20)
   131c4:	15ffffc4 	addi	r23,r2,-1
   131c8:	b8000d16 	blt	r23,zero,13200 <__call_exitprocs+0x94>
   131cc:	14000044 	addi	r16,r2,1
   131d0:	8421883a 	add	r16,r16,r16
   131d4:	8421883a 	add	r16,r16,r16
   131d8:	84402004 	addi	r17,r16,128
   131dc:	a463883a 	add	r17,r20,r17
   131e0:	a421883a 	add	r16,r20,r16
   131e4:	e0001e26 	beq	fp,zero,13260 <__call_exitprocs+0xf4>
   131e8:	80804017 	ldw	r2,256(r16)
   131ec:	e0801c26 	beq	fp,r2,13260 <__call_exitprocs+0xf4>
   131f0:	bdffffc4 	addi	r23,r23,-1
   131f4:	843fff04 	addi	r16,r16,-4
   131f8:	8c7fff04 	addi	r17,r17,-4
   131fc:	bd7ff91e 	bne	r23,r21,131e4 <__call_exitprocs+0x78>
   13200:	00800034 	movhi	r2,0
   13204:	10800004 	addi	r2,r2,0
   13208:	10000926 	beq	r2,zero,13230 <__call_exitprocs+0xc4>
   1320c:	a0800117 	ldw	r2,4(r20)
   13210:	1000301e 	bne	r2,zero,132d4 <__call_exitprocs+0x168>
   13214:	a0800017 	ldw	r2,0(r20)
   13218:	10003226 	beq	r2,zero,132e4 <__call_exitprocs+0x178>
   1321c:	a009883a 	mov	r4,r20
   13220:	98800015 	stw	r2,0(r19)
   13224:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x10000>
   13228:	9d000017 	ldw	r20,0(r19)
   1322c:	a03fe41e 	bne	r20,zero,131c0 <__call_exitprocs+0x54>
   13230:	dfc00a17 	ldw	ra,40(sp)
   13234:	df000917 	ldw	fp,36(sp)
   13238:	ddc00817 	ldw	r23,32(sp)
   1323c:	dd800717 	ldw	r22,28(sp)
   13240:	dd400617 	ldw	r21,24(sp)
   13244:	dd000517 	ldw	r20,20(sp)
   13248:	dcc00417 	ldw	r19,16(sp)
   1324c:	dc800317 	ldw	r18,12(sp)
   13250:	dc400217 	ldw	r17,8(sp)
   13254:	dc000117 	ldw	r16,4(sp)
   13258:	dec00b04 	addi	sp,sp,44
   1325c:	f800283a 	ret
   13260:	a0800117 	ldw	r2,4(r20)
   13264:	80c00017 	ldw	r3,0(r16)
   13268:	10bfffc4 	addi	r2,r2,-1
   1326c:	15c01426 	beq	r2,r23,132c0 <__call_exitprocs+0x154>
   13270:	80000015 	stw	zero,0(r16)
   13274:	183fde26 	beq	r3,zero,131f0 <__call_exitprocs+0x84>
   13278:	95c8983a 	sll	r4,r18,r23
   1327c:	a0806217 	ldw	r2,392(r20)
   13280:	a5800117 	ldw	r22,4(r20)
   13284:	2084703a 	and	r2,r4,r2
   13288:	10000b26 	beq	r2,zero,132b8 <__call_exitprocs+0x14c>
   1328c:	a0806317 	ldw	r2,396(r20)
   13290:	2088703a 	and	r4,r4,r2
   13294:	20000c1e 	bne	r4,zero,132c8 <__call_exitprocs+0x15c>
   13298:	89400017 	ldw	r5,0(r17)
   1329c:	d9000017 	ldw	r4,0(sp)
   132a0:	183ee83a 	callr	r3
   132a4:	a0800117 	ldw	r2,4(r20)
   132a8:	15bfbf1e 	bne	r2,r22,131a8 <__call_exitprocs+0x3c>
   132ac:	98800017 	ldw	r2,0(r19)
   132b0:	153fcf26 	beq	r2,r20,131f0 <__call_exitprocs+0x84>
   132b4:	003fbc06 	br	131a8 <__call_exitprocs+0x3c>
   132b8:	183ee83a 	callr	r3
   132bc:	003ff906 	br	132a4 <__call_exitprocs+0x138>
   132c0:	a5c00115 	stw	r23,4(r20)
   132c4:	003feb06 	br	13274 <__call_exitprocs+0x108>
   132c8:	89000017 	ldw	r4,0(r17)
   132cc:	183ee83a 	callr	r3
   132d0:	003ff406 	br	132a4 <__call_exitprocs+0x138>
   132d4:	a0800017 	ldw	r2,0(r20)
   132d8:	a027883a 	mov	r19,r20
   132dc:	1029883a 	mov	r20,r2
   132e0:	003fb606 	br	131bc <__call_exitprocs+0x50>
   132e4:	0005883a 	mov	r2,zero
   132e8:	003ffb06 	br	132d8 <__call_exitprocs+0x16c>

000132ec <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   132ec:	defffd04 	addi	sp,sp,-12
   132f0:	df000215 	stw	fp,8(sp)
   132f4:	df000204 	addi	fp,sp,8
   132f8:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   132fc:	0001883a 	nop
   13300:	e0bfff17 	ldw	r2,-4(fp)
   13304:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   13308:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1330c:	10000226 	beq	r2,zero,13318 <_exit+0x2c>
    ALT_SIM_FAIL();
   13310:	002af070 	cmpltui	zero,zero,43969
   13314:	00000106 	br	1331c <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   13318:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1331c:	003fff06 	br	1331c <_exit+0x30>
