Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Aug 24 18:15:07 2018
| Host             : xcojamesm42 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.474        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.746        |
| Device Static (W)        | 0.729        |
| Total Off-Chip Power (W) | 0.066        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 94.7         |
| Junction Temperature (C) | 30.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.283 |       19 |       --- |             --- |
| CLB Logic                |     0.230 |   119242 |       --- |             --- |
|   LUT as Distributed RAM |     0.131 |     3832 |    101760 |            3.77 |
|   LUT as Logic           |     0.077 |    38191 |    230400 |           16.58 |
|   LUT as Shift Register  |     0.011 |     1971 |    101760 |            1.94 |
|   Register               |     0.009 |    57031 |    460800 |           12.38 |
|   CARRY8                 |     0.002 |      161 |     28800 |            0.56 |
|   BUFG                   |    <0.001 |       15 |        64 |           23.44 |
|   Others                 |    <0.001 |     2865 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1087 |    230400 |            0.47 |
| Signals                  |     0.148 |   106193 |       --- |             --- |
| Block RAM                |     0.053 |     57.5 |       312 |           18.43 |
| MMCM                     |     0.114 |        0 |       --- |             --- |
| PLL                      |     0.178 |        3 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |      1728 |            0.17 |
| I/O                      |     1.039 |      179 |       360 |           49.72 |
| SYSMON                   |     0.005 |        1 |       --- |             --- |
| PS8                      |     2.694 |        1 |       --- |             --- |
| Static Power             |     0.729 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     0.628 |          |           |                 |
| Total                    |     5.474 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.017 |       0.852 |      0.164 |
| Vccint_io       |       0.850 |     0.447 |       0.375 |      0.072 |
| Vccbram         |       0.850 |     0.007 |       0.005 |      0.002 |
| Vccaux          |       1.800 |     0.305 |       0.158 |      0.146 |
| Vccaux_io       |       1.800 |     0.243 |       0.188 |      0.055 |
| Vcco33          |       3.300 |     0.007 |       0.000 |      0.007 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.120 |       0.120 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.192 |       0.192 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.071 |       1.034 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.276 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.029 |       0.000 |      0.029 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_system_clk_wiz_1_0                                                                         | system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0                                                                                                                                                        |             6.4 |
| clk_out1_system_clk_wiz_1_0                                                                         | system_i/util_ds_buf_0/U0/OBUF_DS_N[0]                                                                                                                                                                     |             6.4 |
| clk_out1_system_clk_wiz_1_0                                                                         | system_i/util_ds_buf_0/U0/OBUF_DS_P[0]                                                                                                                                                                     |             6.4 |
| clk_pl_0                                                                                            | system_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                    |            10.0 |
| clk_pl_0                                                                                            | system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                       |            10.0 |
| clkfbout_system_clk_wiz_1_0                                                                         | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_0                                                                                                                                                        |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                          |            50.0 |
| diff_clock_rtl_clk_p                                                                                | diff_clock_rtl_clk_p                                                                                                                                                                                       |             3.3 |
| mmcm_clkout0                                                                                        | system_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             3.3 |
| mmcm_clkout5                                                                                        | system_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            13.3 |
| mmcm_clkout6                                                                                        | system_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |             6.7 |
| pll_clk[0]                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]                                                                                          | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                                      | system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                              |     4.746 |
|   dbg_hub                                                                                   |     0.002 |
|     inst                                                                                    |     0.002 |
|       BSCANID.u_xsdbm_id                                                                    |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                |     0.002 |
|           U_ICON_INTERFACE                                                                  |     0.001 |
|             U_CMD1                                                                          |    <0.001 |
|             U_CMD2                                                                          |    <0.001 |
|             U_CMD3                                                                          |    <0.001 |
|             U_CMD4                                                                          |    <0.001 |
|             U_CMD5                                                                          |    <0.001 |
|             U_CMD6_RD                                                                       |    <0.001 |
|               U_RD_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           grhf.rhf                                                          |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           gwhf.whf                                                          |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD6_WR                                                                       |    <0.001 |
|               U_WR_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           grhf.rhf                                                          |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           gwhf.whf                                                          |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD7_CTL                                                                      |    <0.001 |
|             U_CMD7_STAT                                                                     |    <0.001 |
|             U_STATIC_STATUS                                                                 |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                         |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                    |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                             |    <0.001 |
|             U_RD_ABORT_FLAG                                                                 |    <0.001 |
|             U_RD_REQ_FLAG                                                                   |    <0.001 |
|             U_TIMER                                                                         |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                     |    <0.001 |
|         CORE_XSDB.U_ICON                                                                    |    <0.001 |
|           U_CMD                                                                             |    <0.001 |
|           U_STAT                                                                            |    <0.001 |
|           U_SYNC                                                                            |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[0]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[1]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[2]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[3]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[4]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[5]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[6]_inst                                                     |    <0.001 |
|   dip_switches_8bits_tri_i_IBUF[7]_inst                                                     |    <0.001 |
|   hdmi_ctl_scl_iobuf                                                                        |    <0.001 |
|   hdmi_ctl_sda_iobuf                                                                        |    <0.001 |
|   hdmi_tx_src_scl_iobuf                                                                     |    <0.001 |
|   hdmi_tx_src_sda_iobuf                                                                     |    <0.001 |
|   iic0_pl_scl_iobuf                                                                         |    <0.001 |
|   iic0_pl_sda_iobuf                                                                         |    <0.001 |
|   iic1_pl_scl_iobuf                                                                         |    <0.001 |
|   iic1_pl_sda_iobuf                                                                         |    <0.001 |
|   pmod_in_tri_i_IBUF[0]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[1]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[2]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[3]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[4]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[5]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[6]_inst                                                                |    <0.001 |
|   pmod_in_tri_i_IBUF[7]_inst                                                                |    <0.001 |
|   push_buttons_5bits_tri_i_IBUF[0]_inst                                                     |    <0.001 |
|   push_buttons_5bits_tri_i_IBUF[1]_inst                                                     |    <0.001 |
|   push_buttons_5bits_tri_i_IBUF[2]_inst                                                     |    <0.001 |
|   push_buttons_5bits_tri_i_IBUF[3]_inst                                                     |    <0.001 |
|   push_buttons_5bits_tri_i_IBUF[4]_inst                                                     |    <0.001 |
|   system_i                                                                                  |     4.737 |
|     HDMI_CTL                                                                                |     0.002 |
|       U0                                                                                    |     0.002 |
|         X_IIC                                                                               |     0.002 |
|           DYN_MASTER_I                                                                      |    <0.001 |
|           FILTER_I                                                                          |    <0.001 |
|             SCL_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|             SDA_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|           IIC_CONTROL_I                                                                     |    <0.001 |
|             BITCNT                                                                          |    <0.001 |
|             CLKCNT                                                                          |    <0.001 |
|             I2CDATA_REG                                                                     |    <0.001 |
|             I2CHEADER_REG                                                                   |    <0.001 |
|             SETUP_CNT                                                                       |    <0.001 |
|           READ_FIFO_I                                                                       |    <0.001 |
|           REG_INTERFACE_I                                                                   |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                 |    <0.001 |
|           WRITE_FIFO_I                                                                      |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                   |    <0.001 |
|             AXI_LITE_IPIF_I                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|                 I_DECODER                                                                   |    <0.001 |
|             X_INTERRUPT_CONTROL                                                             |    <0.001 |
|             X_SOFT_RESET                                                                    |    <0.001 |
|     HDMI_TX_SRC                                                                             |     0.002 |
|       U0                                                                                    |     0.002 |
|         X_IIC                                                                               |     0.002 |
|           DYN_MASTER_I                                                                      |    <0.001 |
|           FILTER_I                                                                          |    <0.001 |
|             SCL_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|             SDA_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|           IIC_CONTROL_I                                                                     |    <0.001 |
|             BITCNT                                                                          |    <0.001 |
|             CLKCNT                                                                          |    <0.001 |
|             I2CDATA_REG                                                                     |    <0.001 |
|             I2CHEADER_REG                                                                   |    <0.001 |
|             SETUP_CNT                                                                       |    <0.001 |
|           READ_FIFO_I                                                                       |    <0.001 |
|           REG_INTERFACE_I                                                                   |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                 |    <0.001 |
|           WRITE_FIFO_I                                                                      |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                   |    <0.001 |
|             AXI_LITE_IPIF_I                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|                 I_DECODER                                                                   |    <0.001 |
|             X_INTERRUPT_CONTROL                                                             |    <0.001 |
|             X_SOFT_RESET                                                                    |    <0.001 |
|     PMOD_IN                                                                                 |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                       |    <0.001 |
|     PMOD_OUT                                                                                |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|     axi_bram_ctrl_0                                                                         |     0.003 |
|       U0                                                                                    |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                          |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                               |     0.003 |
|             I_RD_CHNL                                                                       |     0.002 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|             I_WR_CHNL                                                                       |     0.001 |
|               BID_FIFO                                                                      |    <0.001 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                    |     0.033 |
|       U0                                                                                    |     0.033 |
|         inst_blk_mem_gen                                                                    |     0.033 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |     0.033 |
|             valid.cstr                                                                      |     0.033 |
|               ramloop[0].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[10].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[11].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[12].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[13].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[14].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[15].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[16].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[17].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[18].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[19].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[1].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[20].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[21].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[22].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[23].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[24].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[25].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[26].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[27].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[28].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[29].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[2].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[30].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[31].ram.r                                                             |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[3].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[4].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[5].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[6].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[7].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[8].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|               ramloop[9].ram.r                                                              |     0.001 |
|                 prim_noinit.ram                                                             |     0.001 |
|     axi_smc                                                                                 |     0.258 |
|       inst                                                                                  |     0.258 |
|         clk_map                                                                             |    <0.001 |
|           psr0                                                                              |    <0.001 |
|             U0                                                                              |    <0.001 |
|               EXT_LPF                                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|               SEQ                                                                           |    <0.001 |
|                 SEQ_COUNTER                                                                 |    <0.001 |
|           psr_aclk                                                                          |    <0.001 |
|             U0                                                                              |    <0.001 |
|               EXT_LPF                                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |    <0.001 |
|               SEQ                                                                           |    <0.001 |
|                 SEQ_COUNTER                                                                 |    <0.001 |
|           psr_aclk1                                                                         |    <0.001 |
|             U0                                                                              |    <0.001 |
|               EXT_LPF                                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |    <0.001 |
|               SEQ                                                                           |    <0.001 |
|                 SEQ_COUNTER                                                                 |    <0.001 |
|         m00_exit_pipeline                                                                   |     0.003 |
|           m00_exit                                                                          |     0.003 |
|             inst                                                                            |     0.003 |
|               ar_reg                                                                        |    <0.001 |
|               aw_reg                                                                        |    <0.001 |
|               b_reg                                                                         |    <0.001 |
|               exit_inst                                                                     |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|               r_reg                                                                         |     0.001 |
|               w_reg                                                                         |    <0.001 |
|         m00_nodes                                                                           |     0.035 |
|           m00_ar_node                                                                       |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.002 |
|                       xpm_memory_base_inst                                                  |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_aw_node                                                                       |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.002 |
|                       xpm_memory_base_inst                                                  |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_b_node                                                                        |    <0.001 |
|             inst                                                                            |    <0.001 |
|               inst_mi_handler                                                               |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       xpm_memory_base_inst                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_r_node                                                                        |     0.014 |
|             inst                                                                            |     0.014 |
|               inst_mi_handler                                                               |     0.014 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                    |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.012 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.012 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m00_w_node                                                                        |     0.015 |
|             inst                                                                            |     0.015 |
|               inst_mi_handler                                                               |     0.015 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.014 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.014 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_mem_rep[3].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[3].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[3].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         m01_exit_pipeline                                                                   |     0.035 |
|           m01_exit                                                                          |     0.035 |
|             inst                                                                            |     0.035 |
|               ar_reg                                                                        |     0.002 |
|               aw_reg                                                                        |     0.002 |
|               b_reg                                                                         |    <0.001 |
|               exit_inst                                                                     |     0.002 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                   |     0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|               r_reg                                                                         |     0.020 |
|               w_reg                                                                         |     0.009 |
|         m01_nodes                                                                           |     0.074 |
|           m01_ar_node                                                                       |     0.008 |
|             inst                                                                            |     0.008 |
|               inst_mi_handler                                                               |     0.008 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.008 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.008 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |     0.002 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.006 |
|                       xpm_memory_base_inst                                                  |     0.006 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_incoming_count                                                       |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_aw_node                                                                       |     0.005 |
|             inst                                                                            |     0.005 |
|               inst_mi_handler                                                               |     0.005 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.005 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_incoming_count                                                       |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_b_node                                                                        |     0.003 |
|             inst                                                                            |     0.003 |
|               inst_mi_handler                                                               |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.002 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       xpm_memory_base_inst                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_r_node                                                                        |     0.039 |
|             inst                                                                            |     0.039 |
|               inst_mi_handler                                                               |     0.038 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.038 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.038 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.012 |
|                       xpm_memory_base_inst                                                  |     0.012 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                          |     0.012 |
|                       xpm_memory_base_inst                                                  |     0.012 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                          |     0.012 |
|                       xpm_memory_base_inst                                                  |     0.012 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           m01_w_node                                                                        |     0.019 |
|             inst                                                                            |     0.019 |
|               inst_mi_handler                                                               |     0.019 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.019 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.019 |
|                     gen_async_clocks.inst_cdc_addra_to_rd_clk                               |    <0.001 |
|                     gen_async_clocks.inst_cdc_addrb_to_wr_clk                               |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                          |     0.005 |
|                       xpm_memory_base_inst                                                  |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                          |     0.005 |
|                       xpm_memory_base_inst                                                  |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_mem_rep[3].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[3].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[3].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_incoming_count                                                       |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         s00_entry_pipeline                                                                  |     0.054 |
|           s00_mmu                                                                           |     0.011 |
|             inst                                                                            |     0.011 |
|               ar_reg_stall                                                                  |     0.001 |
|               ar_sreg                                                                       |     0.001 |
|               aw_reg_stall                                                                  |    <0.001 |
|               aw_sreg                                                                       |    <0.001 |
|               b_sreg                                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                                   |    <0.001 |
|                 gen_srls[0].srl_nx1                                                         |    <0.001 |
|                 gen_srls[1].srl_nx1                                                         |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                  |    <0.001 |
|               r_sreg                                                                        |     0.003 |
|               w_sreg                                                                        |     0.002 |
|           s00_si_converter                                                                  |     0.037 |
|             inst                                                                            |     0.037 |
|               converter.wrap_narrow_inst                                                    |     0.031 |
|                 ar_reg_slice                                                                |     0.002 |
|                 aw_reg_slice                                                                |     0.001 |
|                 gen_thread_arb.r_thread_arb                                                 |     0.002 |
|                 gen_thread_loop[0].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                             |     0.003 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[145].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 gen_thread_loop[1].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[1].r_payld_fifo                                             |     0.004 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[145].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |     0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 gen_thread_loop[2].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[2].r_payld_fifo                                             |     0.004 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[145].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 gen_thread_loop[3].r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 gen_thread_loop[3].r_payld_fifo                                             |     0.005 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[145].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |     0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[20].srl_nx1                                                      |    <0.001 |
|                   gen_srls[21].srl_nx1                                                      |    <0.001 |
|                   gen_srls[22].srl_nx1                                                      |    <0.001 |
|                   gen_srls[23].srl_nx1                                                      |    <0.001 |
|                   gen_srls[24].srl_nx1                                                      |    <0.001 |
|                   gen_srls[25].srl_nx1                                                      |    <0.001 |
|                   gen_srls[26].srl_nx1                                                      |    <0.001 |
|                   gen_srls[27].srl_nx1                                                      |    <0.001 |
|                   gen_srls[28].srl_nx1                                                      |    <0.001 |
|                   gen_srls[29].srl_nx1                                                      |    <0.001 |
|                   gen_srls[30].srl_nx1                                                      |    <0.001 |
|                   gen_srls[31].srl_nx1                                                      |    <0.001 |
|                   gen_srls[32].srl_nx1                                                      |    <0.001 |
|                   gen_srls[33].srl_nx1                                                      |    <0.001 |
|                   gen_srls[34].srl_nx1                                                      |    <0.001 |
|                   gen_srls[35].srl_nx1                                                      |    <0.001 |
|                   gen_srls[36].srl_nx1                                                      |    <0.001 |
|                   gen_srls[37].srl_nx1                                                      |    <0.001 |
|                   gen_srls[38].srl_nx1                                                      |    <0.001 |
|                   gen_srls[39].srl_nx1                                                      |    <0.001 |
|                   gen_srls[40].srl_nx1                                                      |    <0.001 |
|                   gen_srls[41].srl_nx1                                                      |    <0.001 |
|                   gen_srls[42].srl_nx1                                                      |    <0.001 |
|                   gen_srls[43].srl_nx1                                                      |    <0.001 |
|                   gen_srls[44].srl_nx1                                                      |    <0.001 |
|                   gen_srls[45].srl_nx1                                                      |    <0.001 |
|                   gen_srls[46].srl_nx1                                                      |    <0.001 |
|                   gen_srls[47].srl_nx1                                                      |    <0.001 |
|                   gen_srls[48].srl_nx1                                                      |    <0.001 |
|                   gen_srls[49].srl_nx1                                                      |    <0.001 |
|                   gen_srls[50].srl_nx1                                                      |    <0.001 |
|                   gen_srls[51].srl_nx1                                                      |    <0.001 |
|                   gen_srls[52].srl_nx1                                                      |    <0.001 |
|                   gen_srls[53].srl_nx1                                                      |    <0.001 |
|                   gen_srls[54].srl_nx1                                                      |    <0.001 |
|                   gen_srls[55].srl_nx1                                                      |    <0.001 |
|                   gen_srls[56].srl_nx1                                                      |    <0.001 |
|                   gen_srls[57].srl_nx1                                                      |    <0.001 |
|                   gen_srls[58].srl_nx1                                                      |    <0.001 |
|                   gen_srls[59].srl_nx1                                                      |    <0.001 |
|                   gen_srls[60].srl_nx1                                                      |    <0.001 |
|                   gen_srls[61].srl_nx1                                                      |    <0.001 |
|                   gen_srls[62].srl_nx1                                                      |    <0.001 |
|                   gen_srls[63].srl_nx1                                                      |    <0.001 |
|                   gen_srls[64].srl_nx1                                                      |    <0.001 |
|                   gen_srls[65].srl_nx1                                                      |    <0.001 |
|                   gen_srls[66].srl_nx1                                                      |    <0.001 |
|                   gen_srls[67].srl_nx1                                                      |    <0.001 |
|                   gen_srls[68].srl_nx1                                                      |    <0.001 |
|                   gen_srls[69].srl_nx1                                                      |    <0.001 |
|                   gen_srls[70].srl_nx1                                                      |    <0.001 |
|                   gen_srls[71].srl_nx1                                                      |    <0.001 |
|                   gen_srls[72].srl_nx1                                                      |    <0.001 |
|                   gen_srls[73].srl_nx1                                                      |    <0.001 |
|                   gen_srls[74].srl_nx1                                                      |    <0.001 |
|                   gen_srls[75].srl_nx1                                                      |    <0.001 |
|                   gen_srls[76].srl_nx1                                                      |    <0.001 |
|                   gen_srls[77].srl_nx1                                                      |    <0.001 |
|                   gen_srls[78].srl_nx1                                                      |    <0.001 |
|                   gen_srls[79].srl_nx1                                                      |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|                 w_cmd_fifo                                                                  |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[10].srl_nx1                                                      |    <0.001 |
|                   gen_srls[11].srl_nx1                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                                      |    <0.001 |
|                   gen_srls[18].srl_nx1                                                      |    <0.001 |
|                   gen_srls[19].srl_nx1                                                      |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                                       |    <0.001 |
|                 w_payld_fifo                                                                |     0.003 |
|                   cmd_fifo                                                                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                     |    <0.001 |
|                     gen_srls[10].srl_nx1                                                    |    <0.001 |
|                     gen_srls[11].srl_nx1                                                    |    <0.001 |
|                     gen_srls[1].srl_nx1                                                     |    <0.001 |
|                     gen_srls[2].srl_nx1                                                     |    <0.001 |
|                     gen_srls[3].srl_nx1                                                     |    <0.001 |
|                     gen_srls[4].srl_nx1                                                     |    <0.001 |
|                     gen_srls[5].srl_nx1                                                     |    <0.001 |
|                     gen_srls[6].srl_nx1                                                     |    <0.001 |
|                     gen_srls[7].srl_nx1                                                     |    <0.001 |
|                     gen_srls[8].srl_nx1                                                     |    <0.001 |
|                     gen_srls[9].srl_nx1                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[100].srl_nx1                                                     |    <0.001 |
|                   gen_srls[101].srl_nx1                                                     |    <0.001 |
|                   gen_srls[102].srl_nx1                                                     |    <0.001 |
|                   gen_srls[103].srl_nx1                                                     |    <0.001 |
|                   gen_srls[104].srl_nx1                                                     |    <0.001 |
|                   gen_srls[105].srl_nx1                                                     |    <0.001 |
|                   gen_srls[106].srl_nx1                                                     |    <0.001 |
|                   gen_srls[107].srl_nx1                                                     |    <0.001 |
|                   gen_srls[108].srl_nx1                                                     |    <0.001 |
|                   gen_srls[109].srl_nx1                                                     |    <0.001 |
|                   gen_srls[110].srl_nx1                                                     |    <0.001 |
|                   gen_srls[111].srl_nx1                                                     |    <0.001 |
|                   gen_srls[112].srl_nx1                                                     |    <0.001 |
|                   gen_srls[113].srl_nx1                                                     |    <0.001 |
|                   gen_srls[114].srl_nx1                                                     |    <0.001 |
|                   gen_srls[115].srl_nx1                                                     |    <0.001 |
|                   gen_srls[116].srl_nx1                                                     |    <0.001 |
|                   gen_srls[117].srl_nx1                                                     |    <0.001 |
|                   gen_srls[118].srl_nx1                                                     |    <0.001 |
|                   gen_srls[119].srl_nx1                                                     |    <0.001 |
|                   gen_srls[120].srl_nx1                                                     |    <0.001 |
|                   gen_srls[121].srl_nx1                                                     |    <0.001 |
|                   gen_srls[122].srl_nx1                                                     |    <0.001 |
|                   gen_srls[123].srl_nx1                                                     |    <0.001 |
|                   gen_srls[124].srl_nx1                                                     |    <0.001 |
|                   gen_srls[125].srl_nx1                                                     |    <0.001 |
|                   gen_srls[126].srl_nx1                                                     |    <0.001 |
|                   gen_srls[127].srl_nx1                                                     |    <0.001 |
|                   gen_srls[128].srl_nx1                                                     |    <0.001 |
|                   gen_srls[129].srl_nx1                                                     |    <0.001 |
|                   gen_srls[130].srl_nx1                                                     |    <0.001 |
|                   gen_srls[131].srl_nx1                                                     |    <0.001 |
|                   gen_srls[132].srl_nx1                                                     |    <0.001 |
|                   gen_srls[133].srl_nx1                                                     |    <0.001 |
|                   gen_srls[134].srl_nx1                                                     |    <0.001 |
|                   gen_srls[135].srl_nx1                                                     |    <0.001 |
|                   gen_srls[136].srl_nx1                                                     |    <0.001 |
|                   gen_srls[137].srl_nx1                                                     |    <0.001 |
|                   gen_srls[138].srl_nx1                                                     |    <0.001 |
|                   gen_srls[139].srl_nx1                                                     |    <0.001 |
|                   gen_srls[140].srl_nx1                                                     |    <0.001 |
|                   gen_srls[141].srl_nx1                                                     |    <0.001 |
|                   gen_srls[142].srl_nx1                                                     |    <0.001 |
|                   gen_srls[143].srl_nx1                                                     |    <0.001 |
|                   gen_srls[144].srl_nx1                                                     |    <0.001 |
|                   gen_srls[145].srl_nx1                                                     |    <0.001 |
|                   gen_srls[146].srl_nx1                                                     |    <0.001 |
|                   gen_srls[147].srl_nx1                                                     |    <0.001 |
|                   gen_srls[148].srl_nx1                                                     |    <0.001 |
|                   gen_srls[149].srl_nx1                                                     |    <0.001 |
|                   gen_srls[150].srl_nx1                                                     |    <0.001 |
|                   gen_srls[151].srl_nx1                                                     |    <0.001 |
|                   gen_srls[152].srl_nx1                                                     |    <0.001 |
|                   gen_srls[153].srl_nx1                                                     |    <0.001 |
|                   gen_srls[154].srl_nx1                                                     |    <0.001 |
|                   gen_srls[155].srl_nx1                                                     |    <0.001 |
|                   gen_srls[156].srl_nx1                                                     |    <0.001 |
|                   gen_srls[157].srl_nx1                                                     |    <0.001 |
|                   gen_srls[158].srl_nx1                                                     |    <0.001 |
|                   gen_srls[159].srl_nx1                                                     |    <0.001 |
|                   gen_srls[160].srl_nx1                                                     |    <0.001 |
|                   gen_srls[161].srl_nx1                                                     |    <0.001 |
|                   gen_srls[162].srl_nx1                                                     |    <0.001 |
|                   gen_srls[163].srl_nx1                                                     |    <0.001 |
|                   gen_srls[164].srl_nx1                                                     |    <0.001 |
|                   gen_srls[165].srl_nx1                                                     |    <0.001 |
|                   gen_srls[166].srl_nx1                                                     |    <0.001 |
|                   gen_srls[167].srl_nx1                                                     |    <0.001 |
|                   gen_srls[168].srl_nx1                                                     |    <0.001 |
|                   gen_srls[169].srl_nx1                                                     |    <0.001 |
|                   gen_srls[170].srl_nx1                                                     |    <0.001 |
|                   gen_srls[171].srl_nx1                                                     |    <0.001 |
|                   gen_srls[172].srl_nx1                                                     |    <0.001 |
|                   gen_srls[173].srl_nx1                                                     |    <0.001 |
|                   gen_srls[174].srl_nx1                                                     |    <0.001 |
|                   gen_srls[175].srl_nx1                                                     |    <0.001 |
|                   gen_srls[176].srl_nx1                                                     |    <0.001 |
|                   gen_srls[177].srl_nx1                                                     |    <0.001 |
|                   gen_srls[178].srl_nx1                                                     |    <0.001 |
|                   gen_srls[179].srl_nx1                                                     |    <0.001 |
|                   gen_srls[180].srl_nx1                                                     |    <0.001 |
|                   gen_srls[181].srl_nx1                                                     |    <0.001 |
|                   gen_srls[182].srl_nx1                                                     |    <0.001 |
|                   gen_srls[183].srl_nx1                                                     |    <0.001 |
|                   gen_srls[184].srl_nx1                                                     |    <0.001 |
|                   gen_srls[185].srl_nx1                                                     |    <0.001 |
|                   gen_srls[186].srl_nx1                                                     |    <0.001 |
|                   gen_srls[187].srl_nx1                                                     |    <0.001 |
|                   gen_srls[188].srl_nx1                                                     |    <0.001 |
|                   gen_srls[189].srl_nx1                                                     |    <0.001 |
|                   gen_srls[190].srl_nx1                                                     |    <0.001 |
|                   gen_srls[191].srl_nx1                                                     |    <0.001 |
|                   gen_srls[192].srl_nx1                                                     |    <0.001 |
|                   gen_srls[193].srl_nx1                                                     |    <0.001 |
|                   gen_srls[194].srl_nx1                                                     |    <0.001 |
|                   gen_srls[195].srl_nx1                                                     |    <0.001 |
|                   gen_srls[196].srl_nx1                                                     |    <0.001 |
|                   gen_srls[197].srl_nx1                                                     |    <0.001 |
|                   gen_srls[198].srl_nx1                                                     |    <0.001 |
|                   gen_srls[199].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[200].srl_nx1                                                     |    <0.001 |
|                   gen_srls[201].srl_nx1                                                     |    <0.001 |
|                   gen_srls[202].srl_nx1                                                     |    <0.001 |
|                   gen_srls[203].srl_nx1                                                     |    <0.001 |
|                   gen_srls[204].srl_nx1                                                     |    <0.001 |
|                   gen_srls[205].srl_nx1                                                     |    <0.001 |
|                   gen_srls[206].srl_nx1                                                     |    <0.001 |
|                   gen_srls[207].srl_nx1                                                     |    <0.001 |
|                   gen_srls[208].srl_nx1                                                     |    <0.001 |
|                   gen_srls[209].srl_nx1                                                     |    <0.001 |
|                   gen_srls[210].srl_nx1                                                     |    <0.001 |
|                   gen_srls[211].srl_nx1                                                     |    <0.001 |
|                   gen_srls[212].srl_nx1                                                     |    <0.001 |
|                   gen_srls[213].srl_nx1                                                     |    <0.001 |
|                   gen_srls[214].srl_nx1                                                     |    <0.001 |
|                   gen_srls[215].srl_nx1                                                     |    <0.001 |
|                   gen_srls[216].srl_nx1                                                     |    <0.001 |
|                   gen_srls[217].srl_nx1                                                     |    <0.001 |
|                   gen_srls[218].srl_nx1                                                     |    <0.001 |
|                   gen_srls[219].srl_nx1                                                     |    <0.001 |
|                   gen_srls[220].srl_nx1                                                     |    <0.001 |
|                   gen_srls[221].srl_nx1                                                     |    <0.001 |
|                   gen_srls[222].srl_nx1                                                     |    <0.001 |
|                   gen_srls[223].srl_nx1                                                     |    <0.001 |
|                   gen_srls[80].srl_nx1                                                      |    <0.001 |
|                   gen_srls[81].srl_nx1                                                      |    <0.001 |
|                   gen_srls[82].srl_nx1                                                      |    <0.001 |
|                   gen_srls[83].srl_nx1                                                      |    <0.001 |
|                   gen_srls[84].srl_nx1                                                      |    <0.001 |
|                   gen_srls[85].srl_nx1                                                      |    <0.001 |
|                   gen_srls[86].srl_nx1                                                      |    <0.001 |
|                   gen_srls[87].srl_nx1                                                      |    <0.001 |
|                   gen_srls[88].srl_nx1                                                      |    <0.001 |
|                   gen_srls[89].srl_nx1                                                      |    <0.001 |
|                   gen_srls[90].srl_nx1                                                      |    <0.001 |
|                   gen_srls[91].srl_nx1                                                      |    <0.001 |
|                   gen_srls[92].srl_nx1                                                      |    <0.001 |
|                   gen_srls[93].srl_nx1                                                      |    <0.001 |
|                   gen_srls[94].srl_nx1                                                      |    <0.001 |
|                   gen_srls[95].srl_nx1                                                      |    <0.001 |
|                   gen_srls[96].srl_nx1                                                      |    <0.001 |
|                   gen_srls[97].srl_nx1                                                      |    <0.001 |
|                   gen_srls[98].srl_nx1                                                      |    <0.001 |
|                   gen_srls[99].srl_nx1                                                      |    <0.001 |
|               splitter_inst                                                                 |     0.006 |
|                 ar_cmd_reg                                                                  |     0.002 |
|                 aw_cmd_reg                                                                  |     0.001 |
|                 b_reg                                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[1].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[2].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[3].b_split_fifo                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                  |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                   gen_srls[7].srl_nx1                                                       |    <0.001 |
|                   gen_srls[8].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                       |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                                       |    <0.001 |
|           s00_transaction_regulator                                                         |     0.006 |
|             inst                                                                            |     0.006 |
|               gen_endpoint.gen_r_multithread.r_multithread                                  |     0.003 |
|                 aid_encode                                                                  |    <0.001 |
|                 allocate_queue                                                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                 cmd_reg                                                                     |     0.002 |
|               gen_endpoint.gen_w_multithread.w_multithread                                  |     0.003 |
|                 aid_encode                                                                  |    <0.001 |
|                 allocate_queue                                                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                       |    <0.001 |
|                   gen_srls[1].srl_nx1                                                       |    <0.001 |
|                   gen_srls[2].srl_nx1                                                       |    <0.001 |
|                   gen_srls[3].srl_nx1                                                       |    <0.001 |
|                 cmd_reg                                                                     |     0.001 |
|         s00_nodes                                                                           |     0.050 |
|           s00_ar_node                                                                       |     0.005 |
|             inst                                                                            |     0.005 |
|               inst_mi_handler                                                               |     0.005 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       xpm_memory_base_inst                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           s00_aw_node                                                                       |     0.004 |
|             inst                                                                            |     0.004 |
|               inst_mi_handler                                                               |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       xpm_memory_base_inst                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.003 |
|                       xpm_memory_base_inst                                                  |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|           s00_b_node                                                                        |     0.001 |
|             inst                                                                            |     0.001 |
|               inst_mi_handler                                                               |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       xpm_memory_base_inst                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_recv                                                        |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                      |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter     |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter     |    <0.001 |
|           s00_r_node                                                                        |     0.019 |
|             inst                                                                            |     0.019 |
|               inst_mi_handler                                                               |     0.019 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.018 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.018 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                          |     0.005 |
|                       xpm_memory_base_inst                                                  |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                          |     0.004 |
|                       xpm_memory_base_inst                                                  |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 inst_ingress                                                                |    <0.001 |
|                   inst_pipeline_recv                                                        |    <0.001 |
|                   inst_pipeline_valid                                                       |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                      |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter     |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter     |    <0.001 |
|           s00_w_node                                                                        |     0.021 |
|             inst                                                                            |     0.021 |
|               inst_mi_handler                                                               |     0.021 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                          |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |    <0.001 |
|                       xpm_memory_base_inst                                                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                    |     0.002 |
|                   inst_upsizer_target_pipeline                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                        |     0.018 |
|                   gen_xpm_memory_fifo.inst_fifo                                             |     0.018 |
|                     gen_mem_rep[0].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                          |     0.005 |
|                       xpm_memory_base_inst                                                  |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                          |     0.005 |
|                       xpm_memory_base_inst                                                  |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                            |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                            |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                          |     0.005 |
|                       xpm_memory_base_inst                                                  |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                 |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                              |    <0.001 |
|               inst_si_handler                                                               |    <0.001 |
|                 inst_arb_stall_late                                                         |    <0.001 |
|         switchboards                                                                        |     0.007 |
|           ar_switchboard                                                                    |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                    |    <0.001 |
|           aw_switchboard                                                                    |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                    |    <0.001 |
|           b_switchboard                                                                     |    <0.001 |
|             inst                                                                            |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                      |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |    <0.001 |
|           r_switchboard                                                                     |     0.003 |
|             inst                                                                            |     0.003 |
|               gen_mi[0].inst_mux_payld                                                      |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                    |     0.002 |
|           w_switchboard                                                                     |     0.003 |
|             inst                                                                            |     0.003 |
|               gen_mi[0].inst_opipe_payld                                                    |     0.001 |
|               gen_mi[1].inst_opipe_payld                                                    |     0.002 |
|     clk_wiz_1                                                                               |    <0.001 |
|       inst                                                                                  |    <0.001 |
|     clock_counter                                                                           |     0.343 |
|       CLK_125                                                                               |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       CLK_74_25                                                                             |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       FMC_HPC0_CLK0_M2C                                                                     |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       FMC_HPC0_CLK1_M2C                                                                     |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       FMC_HPC0_GBTCLK0_M2C                                                                  |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       FMC_HPC0_GBTCLK1_M2C                                                                  |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       FMC_HPC1_CLK0_M2C                                                                     |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       FMC_HPC1_GBTCLK0_M2C                                                                  |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       HDMI_RX_CLK                                                                           |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       HDMI_SI5324_OUT                                                                       |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |     0.000 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       SFP_SI5328_OUT                                                                        |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       USER_MGT_SI570_CLOCK1                                                                 |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       USER_MGT_SI570_CLOCK2                                                                 |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |     0.000 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       USER_SMA_MGT_CLOCK                                                                    |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           AXI_LITE_IPIF_I                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|               I_DECODER                                                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |     0.000 |
|           gpio_core_1                                                                       |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       axi_interconnect_0                                                                    |     0.009 |
|         s00_couplers                                                                        |     0.008 |
|           auto_ds                                                                           |     0.006 |
|             inst                                                                            |     0.006 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                         |     0.006 |
|                 USE_READ.read_addr_inst                                                     |     0.002 |
|                   cmd_queue                                                                 |     0.001 |
|                     inst                                                                    |     0.001 |
|                       fifo_gen_inst                                                         |    <0.001 |
|                         inst_fifo_gen                                                       |    <0.001 |
|                           gconvfifo.rf                                                      |    <0.001 |
|                             grf.rf                                                          |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                                 gr1.gr1_int.rfwft                                           |    <0.001 |
|                                 grss.rsts                                                   |    <0.001 |
|                                 rpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                                 gwss.wsts                                                   |    <0.001 |
|                                 wpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.mem                                         |    <0.001 |
|                                 gdm.dm_gen.dm                                               |    <0.001 |
|                                   RAM_reg_0_31_0_5                                          |    <0.001 |
|                                   RAM_reg_0_31_12_17                                        |    <0.001 |
|                                   RAM_reg_0_31_6_11                                         |    <0.001 |
|                               rstblk                                                        |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 USE_READ.read_data_inst                                                     |    <0.001 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                   |     0.003 |
|                   USE_B_CHANNEL.cmd_b_queue                                                 |    <0.001 |
|                     inst                                                                    |    <0.001 |
|                       fifo_gen_inst                                                         |    <0.001 |
|                         inst_fifo_gen                                                       |    <0.001 |
|                           gconvfifo.rf                                                      |    <0.001 |
|                             grf.rf                                                          |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                                 gr1.gr1_int.rfwft                                           |    <0.001 |
|                                 grss.rsts                                                   |    <0.001 |
|                                 rpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                                 gwss.wsts                                                   |    <0.001 |
|                                 wpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.mem                                         |    <0.001 |
|                                 gdm.dm_gen.dm                                               |    <0.001 |
|                                   RAM_reg_0_31_0_5                                          |    <0.001 |
|                               rstblk                                                        |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                   cmd_queue                                                                 |     0.001 |
|                     inst                                                                    |     0.001 |
|                       fifo_gen_inst                                                         |    <0.001 |
|                         inst_fifo_gen                                                       |    <0.001 |
|                           gconvfifo.rf                                                      |    <0.001 |
|                             grf.rf                                                          |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                                 gr1.gr1_int.rfwft                                           |    <0.001 |
|                                 grss.rsts                                                   |    <0.001 |
|                                 rpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                                 gwss.wsts                                                   |    <0.001 |
|                                 wpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.mem                                         |    <0.001 |
|                                 gdm.dm_gen.dm                                               |    <0.001 |
|                                   RAM_reg_0_31_0_5                                          |    <0.001 |
|                                   RAM_reg_0_31_12_17                                        |    <0.001 |
|                                   RAM_reg_0_31_6_11                                         |    <0.001 |
|                               rstblk                                                        |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 USE_WRITE.write_data_inst                                                   |    <0.001 |
|           auto_pc                                                                           |     0.002 |
|             inst                                                                            |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.002 |
|                 RD.ar_channel_0                                                             |    <0.001 |
|                   ar_cmd_fsm_0                                                              |    <0.001 |
|                   cmd_translator_0                                                          |    <0.001 |
|                     incr_cmd_0                                                              |    <0.001 |
|                     wrap_cmd_0                                                              |    <0.001 |
|                 RD.r_channel_0                                                              |    <0.001 |
|                   rd_data_fifo_0                                                            |    <0.001 |
|                   transaction_fifo_0                                                        |    <0.001 |
|                 SI_REG                                                                      |    <0.001 |
|                   ar.ar_pipe                                                                |    <0.001 |
|                   aw.aw_pipe                                                                |    <0.001 |
|                   b.b_pipe                                                                  |    <0.001 |
|                   r.r_pipe                                                                  |    <0.001 |
|                 WR.aw_channel_0                                                             |    <0.001 |
|                   aw_cmd_fsm_0                                                              |    <0.001 |
|                   cmd_translator_0                                                          |    <0.001 |
|                     incr_cmd_0                                                              |    <0.001 |
|                     wrap_cmd_0                                                              |    <0.001 |
|                 WR.b_channel_0                                                              |    <0.001 |
|                   bid_fifo_0                                                                |    <0.001 |
|                   bresp_fifo_0                                                              |    <0.001 |
|         xbar                                                                                |     0.001 |
|           inst                                                                              |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                        |     0.001 |
|               addr_arbiter_inst                                                             |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                  |    <0.001 |
|               reg_slice_r                                                                   |    <0.001 |
|               splitter_ar                                                                   |    <0.001 |
|               splitter_aw                                                                   |    <0.001 |
|       diff_freq_counter_0                                                                   |     0.054 |
|         inst                                                                                |     0.054 |
|           IBUFDS_inst_DIFF_CLKIN                                                            |     0.054 |
|       diff_freq_counter_2                                                                   |     0.054 |
|         inst                                                                                |     0.054 |
|           IBUFDS_inst_DIFF_CLKIN                                                            |     0.054 |
|       diff_freq_counter_3                                                                   |     0.054 |
|         inst                                                                                |     0.054 |
|           IBUFDS_inst_DIFF_CLKIN                                                            |     0.054 |
|       diff_freq_counter_4                                                                   |     0.054 |
|         inst                                                                                |     0.054 |
|           IBUFDS_inst_DIFF_CLKIN                                                            |     0.054 |
|       diff_freq_counter_5                                                                   |     0.054 |
|         inst                                                                                |     0.054 |
|           IBUFDS_inst_DIFF_CLKIN                                                            |     0.054 |
|       gt_freq_counter_0                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_1                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_2                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_3                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_5                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_6                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_7                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_8                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|       gt_freq_counter_9                                                                     |     0.006 |
|         inst                                                                                |     0.006 |
|     ddr4_0                                                                                  |     1.276 |
|       inst                                                                                  |     1.276 |
|         u_ddr4_infrastructure                                                               |     0.120 |
|         u_ddr4_mem_intfc                                                                    |     1.134 |
|           u_ddr_cal_riu                                                                     |     0.043 |
|             mcs0                                                                            |     0.042 |
|               inst                                                                          |     0.042 |
|                 dlmb                                                                        |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 dlmb_cntlr                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                     lmb_mux_I                                                               |    <0.001 |
|                       one_lmb.pselect_mask_lmb                                              |    <0.001 |
|                 ilmb                                                                        |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 ilmb_cntlr                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 iomodule_0                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 lmb_bram_I                                                                  |     0.013 |
|                   U0                                                                        |     0.013 |
|                     inst_blk_mem_gen                                                        |     0.013 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.013 |
|                         valid.cstr                                                          |     0.013 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[10].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[11].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[12].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[13].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[14].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[15].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[8].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[9].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                 microblaze_I                                                                |     0.021 |
|                   U0                                                                        |     0.021 |
|                     MicroBlaze_Core_I                                                       |     0.021 |
|                       Performance.Core                                                      |     0.021 |
|                         Data_Flow_I                                                         |     0.013 |
|                           ALU_I                                                             |     0.004 |
|                             Use_Carry_Decoding.CarryIn_MUXCY                                |    <0.001 |
|                             Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |    <0.001 |
|                               Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                               Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                               Last_Bit.MULT_AND_I                                           |    <0.001 |
|                               Last_Bit.MUXCY_XOR_I                                          |     0.000 |
|                               Last_Bit.Pre_MUXCY_I                                          |    <0.001 |
|                             Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |     0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.001 |
|                             Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                           Barrel_Shifter_I                                                  |     0.002 |
|                             Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |    <0.001 |
|                           Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                           Data_Flow_Logic_I                                                 |    <0.001 |
|                             Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                           MUL_Unit_I                                                        |     0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                           Operand_Select_I                                                  |     0.002 |
|                             Gen_Bit[0].MUXF7_I1                                             |     0.000 |
|                             Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[16].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[17].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[18].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[19].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[20].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[21].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[22].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[23].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[24].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[25].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                           Register_File_I                                                   |     0.002 |
|                             Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                           Shift_Logic_Module_I                                              |     0.000 |
|                           Using_Div_Unit.Div_unit_I1                                        |     0.001 |
|                             FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |    <0.001 |
|                             FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |    <0.001 |
|                           Zero_Detect_I                                                     |    <0.001 |
|                             Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                             Zero_Detecting[3].I_Part_Of_Zero_Detect                         |     0.000 |
|                             Zero_Detecting[5].I_Part_Of_Zero_Detect                         |    <0.001 |
|                           msr_reg_i                                                         |    <0.001 |
|                             MEM_MSR_Bits[25].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                             OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|                         Decode_I                                                            |     0.008 |
|                           PC_Module_I                                                       |     0.001 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                             Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |    <0.001 |
|                             Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |    <0.001 |
|                             Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |    <0.001 |
|                             Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |     0.000 |
|                           PreFetch_Buffer_I1                                                |     0.003 |
|                             Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |     0.000 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |     0.000 |
|                             Last_Sel_DFF                                                    |    <0.001 |
|                             Mux_Select_Empty_LUT6                                           |    <0.001 |
|                             Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                             OF_Valid_DFF                                                    |    <0.001 |
|                           Use_MuxCy[10].OF_Piperun_Stage                                    |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[11].OF_Piperun_Stage                                    |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[1].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[2].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[3].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[4].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[6].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[8].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                           Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                           Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                           Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                           Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                           Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                           Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                           Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                           if_pc_incr_carry_and_0                                            |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           if_pc_incr_carry_and_3                                            |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           jump_logic_I1                                                     |     0.001 |
|                             MUXCY_JUMP_CARRY                                                |     0.000 |
|                             MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY3                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY4                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY5                                               |     0.000 |
|                             MUXCY_JUMP_CARRY6                                               |     0.001 |
|                           mem_PipeRun_carry_and                                             |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           mem_wait_on_ready_N_carry_or                                      |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                         Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                         mem_databus_ready_sel_carry_or                                      |    <0.001 |
|                           MUXCY_I                                                           |    <0.001 |
|                       Reset_DFF                                                             |    <0.001 |
|                       Using_Async_Wakeup_0.Wakeup_DFF                                       |    <0.001 |
|                       Using_Async_Wakeup_1.Wakeup_DFF                                       |    <0.001 |
|                 rst_0                                                                       |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                     EXT_LPF                                                                 |    <0.001 |
|                       ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |    <0.001 |
|                       ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|                     SEQ                                                                     |    <0.001 |
|                       SEQ_COUNTER                                                           |    <0.001 |
|                 second_dlmb_cntlr                                                           |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 second_ilmb_cntlr                                                           |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 second_lmb_bram_I                                                           |     0.006 |
|                   U0                                                                        |     0.006 |
|                     inst_blk_mem_gen                                                        |     0.006 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.006 |
|                         valid.cstr                                                          |     0.006 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|           u_ddr_cal_top                                                                     |     0.101 |
|             u_ddr_cal                                                                       |     0.054 |
|               DDR_XSDB_BRAM                                                                 |     0.001 |
|                 mem_inst                                                                    |     0.001 |
|                   gen_mem[0].inst                                                           |     0.001 |
|               U_XSDB_SLAVE                                                                  |    <0.001 |
|               u_ddr_cal_addr_decode                                                         |     0.047 |
|                 u_ddr_cal_cplx                                                              |     0.010 |
|                   u_ddr_cal_cplx_data                                                       |     0.002 |
|                 u_ddr_cal_odt                                                               |    <0.001 |
|               u_ddr_config_rom                                                              |    <0.001 |
|               u_xsdb_arbiter                                                                |     0.001 |
|                 u_slave_addr_sync                                                           |    <0.001 |
|                 u_slave_di_sync                                                             |    <0.001 |
|                 u_slave_do_sync                                                             |    <0.001 |
|                 u_slave_en_sync                                                             |    <0.001 |
|                 u_slave_rdy_cptd_sync                                                       |    <0.001 |
|                 u_slave_rdy_sync                                                            |    <0.001 |
|                 u_slave_we_sync                                                             |    <0.001 |
|             u_ddr_mc_pi                                                                     |     0.034 |
|               rdEn[0].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[0].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               u_ddr_mc_read                                                                 |     0.010 |
|               u_ddr_mc_write                                                                |     0.009 |
|                 genByte[0].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[1].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[2].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[3].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[4].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[5].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[6].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[7].u_ddr_mc_wr_byte                                                 |     0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|           u_ddr_mc                                                                          |     0.027 |
|             bgr[0].u_ddr_mc_group                                                           |     0.009 |
|             bgr[1].u_ddr_mc_group                                                           |     0.005 |
|             bgr[2].u_ddr_mc_group                                                           |     0.005 |
|             bgr[3].u_ddr_mc_group                                                           |     0.005 |
|             u_ddr_mc_act_timer                                                              |    <0.001 |
|               rr[0].u__ddr_mc_act_rank                                                      |    <0.001 |
|             u_ddr_mc_arb_a                                                                  |    <0.001 |
|             u_ddr_mc_arb_c                                                                  |    <0.001 |
|             u_ddr_mc_arb_mux_p                                                              |    <0.001 |
|               u_ddr_mc_arb_p                                                                |    <0.001 |
|             u_ddr_mc_cmd_mux_a                                                              |    <0.001 |
|             u_ddr_mc_cmd_mux_c                                                              |    <0.001 |
|             u_ddr_mc_ctl                                                                    |    <0.001 |
|               u_ddr_mc_odt                                                                  |    <0.001 |
|             u_ddr_mc_periodic                                                               |    <0.001 |
|             u_ddr_mc_rd_wr                                                                  |    <0.001 |
|               wtrs[0].u_ddr_mc_wtr                                                          |    <0.001 |
|             u_ddr_mc_ref                                                                    |    <0.001 |
|           u_ddr_ui                                                                          |     0.069 |
|             u_ddr_ui_cmd                                                                    |    <0.001 |
|             u_ddr_ui_rd_data                                                                |     0.052 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                               |    <0.001 |
|               not_strict_mode.status_ram_0.RAM32M0                                          |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1                     |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[1].RAM32M1                     |    <0.001 |
|               not_strict_mode.status_ram_0.copies_of_sts_ram[2].RAM32M1                     |    <0.001 |
|             u_ddr_ui_wr_data                                                                |     0.016 |
|               rams[0].RAM32M0                                                               |    <0.001 |
|               rams[1].RAM32M0                                                               |    <0.001 |
|               wr_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[22].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[23].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[24].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[25].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[26].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[27].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[28].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[29].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[30].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[31].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[32].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[33].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[34].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[35].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[36].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[37].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[38].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[39].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[40].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[41].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[42].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[43].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[44].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[45].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[46].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[47].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[48].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[49].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[50].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[51].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[52].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[53].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[54].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[55].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[56].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[57].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[58].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[59].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[60].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[61].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[62].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[63].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[64].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[65].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[66].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[67].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[68].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[69].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[70].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[71].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[72].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[73].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[74].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[75].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[76].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[77].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[78].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[79].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[80].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[81].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[82].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[83].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[84].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[85].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[86].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[87].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[88].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[89].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[90].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[91].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[92].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[93].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[94].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[95].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|           u_en_vtc_sync                                                                     |    <0.001 |
|           u_fab_rst_sync                                                                    |    <0.001 |
|           u_io_addr_strobe_lvl_sync                                                         |    <0.001 |
|           u_io_addr_sync                                                                    |     0.002 |
|           u_io_read_data_sync                                                               |    <0.001 |
|           u_io_ready_lvl_sync                                                               |    <0.001 |
|           u_io_write_data_sync                                                              |     0.001 |
|           u_io_write_strobe_sync                                                            |    <0.001 |
|           u_mig_ddr4_phy                                                                    |     0.889 |
|             inst                                                                            |     0.889 |
|               generate_block1.u_ddr_xiphy                                                   |     0.282 |
|                 byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.027 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.009 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.005 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.022 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.003 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.026 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.005 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.022 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.008 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|               u_ddr4_phy_pll                                                                |     0.184 |
|                 diff_input_clk.u_ibufg_sys_clk                                              |     0.006 |
|               u_ddr_iob                                                                     |     0.419 |
|                 genByte[0].u_ddr_iob_byte                                                   |     0.048 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.005 |
|                 genByte[10].u_ddr_iob_byte                                                  |     0.013 |
|                   genBuf[2].genBuf.OBUFDS                                                   |     0.002 |
|                 genByte[11].u_ddr_iob_byte                                                  |     0.012 |
|                 genByte[1].u_ddr_iob_byte                                                   |     0.047 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[2].u_ddr_iob_byte                                                   |     0.049 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.005 |
|                 genByte[3].u_ddr_iob_byte                                                   |     0.048 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.005 |
|                 genByte[4].u_ddr_iob_byte                                                   |     0.047 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[5].u_ddr_iob_byte                                                   |     0.047 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.005 |
|                 genByte[6].u_ddr_iob_byte                                                   |     0.048 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.005 |
|                 genByte[7].u_ddr_iob_byte                                                   |     0.048 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.005 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.005 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.005 |
|                 genByte[9].u_ddr_iob_byte                                                   |     0.011 |
|           u_phy2clb_bisc_complete_sync                                                      |    <0.001 |
|           u_phy2clb_fixdly_rdy_low                                                          |    <0.001 |
|           u_phy2clb_fixdly_rdy_upp                                                          |    <0.001 |
|           u_phy2clb_phy_rdy_low                                                             |    <0.001 |
|           u_phy2clb_phy_rdy_upp                                                             |    <0.001 |
|           u_phy2clb_phy_ready_sync                                                          |    <0.001 |
|           u_riu2clb_valid_sync                                                              |    <0.001 |
|         u_ddr_axi                                                                           |     0.023 |
|           axi_ar_channel_0                                                                  |     0.002 |
|             ar_cmd_fsm_0                                                                    |     0.001 |
|             axi_mc_cmd_translator_0                                                         |    <0.001 |
|               axi_mc_incr_cmd_0                                                             |    <0.001 |
|               axi_mc_wrap_cmd_0                                                             |    <0.001 |
|           axi_aw_channel_0                                                                  |     0.002 |
|             aw_cmd_fsm_0                                                                    |     0.001 |
|             axi_mc_cmd_translator_0                                                         |    <0.001 |
|               axi_mc_incr_cmd_0                                                             |    <0.001 |
|               axi_mc_wrap_cmd_0                                                             |    <0.001 |
|           axi_b_channel_0                                                                   |    <0.001 |
|             bid_fifo_0                                                                      |    <0.001 |
|           axi_cmd_arbiter_0                                                                 |    <0.001 |
|           axi_r_channel_0                                                                   |     0.006 |
|             rd_data_fifo_0                                                                  |     0.006 |
|             transaction_fifo_0                                                              |    <0.001 |
|           axi_w_channel_0                                                                   |     0.012 |
|     dip_switches_8bits                                                                      |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                       |    <0.001 |
|     iic0_pl                                                                                 |     0.002 |
|       U0                                                                                    |     0.002 |
|         X_IIC                                                                               |     0.002 |
|           DYN_MASTER_I                                                                      |    <0.001 |
|           FILTER_I                                                                          |    <0.001 |
|             SCL_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|             SDA_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|           IIC_CONTROL_I                                                                     |    <0.001 |
|             BITCNT                                                                          |    <0.001 |
|             CLKCNT                                                                          |    <0.001 |
|             I2CDATA_REG                                                                     |    <0.001 |
|             I2CHEADER_REG                                                                   |    <0.001 |
|             SETUP_CNT                                                                       |    <0.001 |
|           READ_FIFO_I                                                                       |    <0.001 |
|           REG_INTERFACE_I                                                                   |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                 |    <0.001 |
|           WRITE_FIFO_I                                                                      |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                   |    <0.001 |
|             AXI_LITE_IPIF_I                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|                 I_DECODER                                                                   |    <0.001 |
|             X_INTERRUPT_CONTROL                                                             |    <0.001 |
|             X_SOFT_RESET                                                                    |    <0.001 |
|     iic1_pl                                                                                 |     0.002 |
|       U0                                                                                    |     0.002 |
|         X_IIC                                                                               |     0.002 |
|           DYN_MASTER_I                                                                      |    <0.001 |
|           FILTER_I                                                                          |    <0.001 |
|             SCL_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|             SDA_DEBOUNCE                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS                                                             |    <0.001 |
|           IIC_CONTROL_I                                                                     |    <0.001 |
|             BITCNT                                                                          |    <0.001 |
|             CLKCNT                                                                          |    <0.001 |
|             I2CDATA_REG                                                                     |    <0.001 |
|             I2CHEADER_REG                                                                   |    <0.001 |
|             SETUP_CNT                                                                       |    <0.001 |
|           READ_FIFO_I                                                                       |    <0.001 |
|           REG_INTERFACE_I                                                                   |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                 |    <0.001 |
|           WRITE_FIFO_I                                                                      |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                   |    <0.001 |
|             AXI_LITE_IPIF_I                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|                 I_DECODER                                                                   |    <0.001 |
|             X_INTERRUPT_CONTROL                                                             |    <0.001 |
|             X_SOFT_RESET                                                                    |    <0.001 |
|     led_8bits                                                                               |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|     microblaze_0_xlconcat                                                                   |     0.000 |
|     ps8_0_axi_periph                                                                        |     0.091 |
|       m00_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m01_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m02_couplers                                                                          |     0.007 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m03_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m04_couplers                                                                          |     0.007 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m06_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m07_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m08_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m09_couplers                                                                          |     0.006 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m10_couplers                                                                          |     0.005 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.002 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       m11_couplers                                                                          |     0.008 |
|         auto_ds                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.004 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.004 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |     0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       xbar                                                                                  |     0.021 |
|         inst                                                                                |     0.021 |
|           gen_samd.crossbar_samd                                                            |     0.021 |
|             addr_arbiter_ar                                                                 |     0.002 |
|             addr_arbiter_aw                                                                 |     0.003 |
|             gen_decerr_slave.decerr_slave_inst                                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                |     0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[10].reg_slice_mi                                               |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[11].reg_slice_mi                                               |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[12].reg_slice_mi                                               |     0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[13].reg_slice_mi                                               |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                |     0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.001 |
|             gen_master_slots[2].reg_slice_mi                                                |     0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.001 |
|             gen_master_slots[3].reg_slice_mi                                                |     0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                |     0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.001 |
|             gen_master_slots[5].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_master_slots[9].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                 |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                            |     0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                |     0.003 |
|               gen_multi_thread.arbiter_resp_inst                                            |     0.002 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                              |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                              |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                              |    <0.001 |
|             splitter_aw_mi                                                                  |    <0.001 |
|     push_buttons_5bits                                                                      |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                       |    <0.001 |
|     rst_ddr4_0_266M                                                                         |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     rst_ps8_0_99M                                                                           |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     system_management_wiz_0                                                                 |     0.007 |
|       inst                                                                                  |     0.007 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         AXI_SYSMONE1_CORE_I                                                                 |     0.006 |
|           i2c_sclk_iobuf                                                                    |    <0.001 |
|           i2c_sda_iobuf                                                                     |    <0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                |    <0.001 |
|         SOFT_RESET_I                                                                        |    <0.001 |
|     uart2_pl                                                                                |     0.002 |
|       U0                                                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         XUART_I_1                                                                           |     0.001 |
|           IPIC_IF_I_1                                                                       |    <0.001 |
|           UART16550_I_1                                                                     |     0.001 |
|             GENERATING_FIFOS.rx_fifo_block_1                                                |    <0.001 |
|               rx_fifo_control_1                                                             |    <0.001 |
|               srl_fifo_rbu_f_i1                                                             |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                                |    <0.001 |
|               srl_fifo_rbu_f_i1                                                             |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|             rx16550_1                                                                       |    <0.001 |
|             tx16550_1                                                                       |    <0.001 |
|             xuart_tx_load_sm_1                                                              |    <0.001 |
|     util_ds_buf_0                                                                           |     0.014 |
|       U0                                                                                    |     0.014 |
|     zynq_ultra_ps_e_0                                                                       |     2.698 |
|       inst                                                                                  |     2.698 |
|   uart2_pl_rxd_IBUF_inst                                                                    |    <0.001 |
+---------------------------------------------------------------------------------------------+-----------+


