21:34:48 INFO  : Registering command handlers for SDK TCF services
21:34:49 INFO  : Launching XSCT server: xsct -n -interactive /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/temp_xsdb_launch_script.tcl
21:34:52 INFO  : XSCT server has started successfully.
21:34:56 INFO  : Successfully done setting XSCT server connection channel  
21:34:56 INFO  : Successfully done setting SDK workspace  
21:34:56 INFO  : Processing command line option -hwspec /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper.hdf.
21:50:56 INFO  : Refreshed build settings on project cpu1_app
21:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:59 INFO  : Jtag cable 'Platform Cable USB 13620207920db7' is selected.
21:54:59 INFO  : 'jtag frequency' command is executed.
21:54:59 INFO  : Sourcing of '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:59 INFO  : Context for 'APU' is selected.
21:54:59 INFO  : System reset is completed.
21:55:02 INFO  : 'after 3000' command is executed.
21:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13620207920db7" && level==0} -index 1' command is executed.
21:55:06 INFO  : FPGA configured successfully with bitstream "/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:06 INFO  : Context for 'APU' is selected.
21:55:06 INFO  : Hardware design information is loaded from '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:07 INFO  : Context for 'APU' is selected.
21:55:07 INFO  : 'ps7_init' command is executed.
21:55:07 INFO  : 'ps7_post_config' command is executed.
21:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:08 INFO  : The application '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:08 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:55:08 INFO  : The application '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13620207920db7" && level==0} -index 1
fpga -file /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
loadhw -hw /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
dow /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu0_app/Debug/cpu0_app.elf
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
dow /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu1_app/Debug/cpu1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:08 INFO  : Memory regions updated for context APU
21:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : 'con' command is executed.
21:55:09 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:55:09 INFO  : 'con' command is executed.
21:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
con
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
con
----------------End of Script----------------

21:55:09 INFO  : Launch script is exported to file '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/load2x.tcl'
21:56:44 INFO  : Disconnected from the channel tcfchan#1.
21:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:45 INFO  : Jtag cable 'Platform Cable USB 13620207920db7' is selected.
21:56:45 INFO  : 'jtag frequency' command is executed.
21:56:45 INFO  : Sourcing of '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:45 INFO  : Context for 'APU' is selected.
21:56:46 INFO  : System reset is completed.
21:56:49 INFO  : 'after 3000' command is executed.
21:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13620207920db7" && level==0} -index 1' command is executed.
21:56:53 INFO  : FPGA configured successfully with bitstream "/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:53 INFO  : Context for 'APU' is selected.
21:56:55 INFO  : Hardware design information is loaded from '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:55 INFO  : Context for 'APU' is selected.
21:56:56 INFO  : 'ps7_init' command is executed.
21:56:56 INFO  : 'ps7_post_config' command is executed.
21:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:56 INFO  : The application '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu0_app/Debug/cpu0_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:56 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
21:56:57 INFO  : The application '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu1_app/Debug/cpu1_app.elf' is downloaded to processor 'ps7_cortexa9_1'.
21:56:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 13620207920db7" && level==0} -index 1
fpga -file /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
loadhw -hw /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
dow /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu0_app/Debug/cpu0_app.elf
targets -set -nocase -filter {name =~ "ARM*#1" && jtag_cable_name =~ "Platform Cable USB 13620207920db7"} -index 0
dow /home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/cpu1_app/Debug/cpu1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:57 INFO  : Memory regions updated for context APU
21:56:57 INFO  : Launch script is exported to file '/home/link/fpga/projects/xilinx_amp_test/amp_test/amp_test.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/load2x.tcl'
21:57:21 INFO  : Disconnected from the channel tcfchan#2.
