<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res' (lab2/matrixmul.cpp:52:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="hls_matrixmul_prj2" solutionName="solution1" date="2022-10-12T21:42:39.699+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b' (lab2/matrixmul.cpp:52:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="hls_matrixmul_prj2" solutionName="solution1" date="2022-10-12T21:42:39.689+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a' (lab2/matrixmul.cpp:52:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="hls_matrixmul_prj2" solutionName="solution1" date="2022-10-12T21:42:39.678+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(fifo) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_read -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_empty_n -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_dout -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(fifo) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_write -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_full_n -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_din -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_read -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_empty_n -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_dout -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_read -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_empty_n -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_dout -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;295000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 355 ns : File &quot;C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj2/solution1/sim/verilog/matrixmul.autotb.v&quot; Line 324&#xD;&#xA;## quit" projectName="hls_matrixmul_prj2" solutionName="solution1" date="2022-10-12T21:43:57.187+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
