
---------- Begin Simulation Statistics ----------
final_tick                               1072553672000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864280                       # Number of bytes of host memory used
host_op_rate                                   395165                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4006.47                       # Real time elapsed on the host
host_tick_rate                              100671813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000004                       # Number of instructions simulated
sim_ops                                    1583217002                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.403338                       # Number of seconds simulated
sim_ticks                                403338226500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11863036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23726073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.990991                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      41663918                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     41667672                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       330195                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     41940618                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          271                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          263                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      41945689                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS          1011                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       119807136                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      119975871                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       329812                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39906810                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     33796423                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3735179                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500162862                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    503031615                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    806023222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.624091                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.870058                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    684201461     84.89%     84.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42156298      5.23%     90.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     11528182      1.43%     91.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7662151      0.95%     92.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7766705      0.96%     93.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4203606      0.52%     93.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     10582506      1.31%     95.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4125890      0.51%     95.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     33796423      4.19%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    806023222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          452                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       294875639                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           152769328                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    127611957     25.37%     25.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        65012      0.01%     25.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            3      0.00%     25.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     52859919     10.51%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            9      0.00%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          294      0.00%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     62060378     12.34%     48.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     40624694      8.08%     56.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      9422690      1.87%     58.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      2023169      0.40%     58.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      1165748      0.23%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           16      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           16      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          137      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    152769328     30.37%     89.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     54428233     10.82%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    503031615                       # Class of committed instruction
system.switch_cpus_1.commit.refs            207197561                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       372314758                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           502868755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.613353                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.613353                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    725525184                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          396                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     40336697                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    510053906                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       16472359                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        21133848                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       333022                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     43209091                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          41945689                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        52505447                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           806215558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          354                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            519274607                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        666810                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.051998                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       123840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41664937                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.643721                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    806673513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.647372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.869694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      700063626     86.78%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        9085608      1.13%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12885703      1.60%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       10928002      1.35%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20486193      2.54%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        6972965      0.86%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10246325      1.27%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       11751594      1.46%     96.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       24253497      3.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    806673513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  2940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       392300                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       39991401                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              165561                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.687231                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          258200891                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         54465787                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     338447405                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    154053461                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       200931                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     54858442                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    506739003                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    203735104                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       364860                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    554373307                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      4060153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     72522921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       333022                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     79628812                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5407889                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        55522                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3914                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3459                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1284104                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       430203                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3914                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       391070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       523825629                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           503631626                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.706718                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       370196884                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.624329                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            503718132                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      638208968                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      89374546                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.619827                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.619827                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    128018281     23.08%     23.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        65408      0.01%     23.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            6      0.00%     23.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     52887100      9.53%     32.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            9      0.00%     32.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          296      0.00%     32.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     62095560     11.19%     43.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     40626859      7.32%     51.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      9422743      1.70%     52.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      2029221      0.37%     53.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      1165748      0.21%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           11      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           21      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           20      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          142      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     53.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    203947763     36.76%     90.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     54478973      9.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    554738168                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          99954177                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.180183                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult           34      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             5      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     39825041     39.84%     39.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     11018337     11.02%     50.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     28350307     28.36%     79.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      9918477      9.92%     89.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     10841976     10.85%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    131922953                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1070583749                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    131074913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133168920                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        506573432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       554738168                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3704619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       343246                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11097312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    806673513                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.687686                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.239715                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    559128298     69.31%     69.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     99882163     12.38%     81.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     54670119      6.78%     88.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     26455965      3.28%     91.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     66536968      8.25%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    806673513                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.687684                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    522769385                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    945863522                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    372556713                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    377112954                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     10836436                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     10496312                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    154053461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     54858442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1350736134                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    166141544                       # number of misc regfile writes
system.switch_cpus_1.numCycles              806676453                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     507651118                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    696722407                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    124463781                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       30869372                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     98227973                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       204358                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2011274834                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    508019242                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    703356447                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        46514543                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     16328870                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       333022                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    221286728                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        6633938                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    542608762                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        18722                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          457                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       255523124                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    429271362                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1278993593                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1014184037                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      426352564                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     322385130                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12524341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11844625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25048826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11844625                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            9341696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3307174                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8555862                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2521341                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2521341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9341696                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35589110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35589110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    970893504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               970893504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11863037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11863037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11863037                       # Request fanout histogram
system.membus.reqLayer0.occupancy         41667388500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63171516000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1072553672000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9752731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7251636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20429409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2771753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2771753                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9752583                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37573008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37573309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1054003072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1054012864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15156709                       # Total snoops (count)
system.tol2bus.snoopTraffic                 211659136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27681194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.427894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494773                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15836569     57.21%     57.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11844625     42.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27681194                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16468880499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18786504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            222998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       661447                       # number of demand (read+write) hits
system.l2.demand_hits::total                   661447                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       661447                       # number of overall hits
system.l2.overall_hits::total                  661447                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          148                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     11862889                       # number of demand (read+write) misses
system.l2.demand_misses::total               11863037                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          148                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     11862889                       # number of overall misses
system.l2.overall_misses::total              11863037                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     10937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 899465245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     899476182000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     10937000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 899465245000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    899476182000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          148                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     12524336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12524484                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          148                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     12524336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12524484                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.947187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.947188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.947187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.947188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 73898.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 75821.770312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75821.746320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 73898.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 75821.770312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75821.746320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3307174                       # number of writebacks
system.l2.writebacks::total                   3307174                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     11862889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11863037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     11862889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11863037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 875739467000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 875750108000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 875739467000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 875750108000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.947187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.947187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947188                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 71898.648649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73821.770312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73821.746320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 71898.648649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73821.770312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73821.746320                       # average overall mshr miss latency
system.l2.replacements                       15156709                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3944462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3944462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3944462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3944462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      8550952                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       8550952                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       250412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                250412                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2521341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2521341                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 191033243000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  191033243000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2771753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2771753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.909656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 75766.523846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75766.523846                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2521341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2521341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 185990561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 185990561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.909656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73766.523846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73766.523846                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     10937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 73898.648649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73898.648649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 71898.648649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71898.648649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       411035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            411035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      9341548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9341548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 708432002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 708432002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9752583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9752583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.957854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 75836.681672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75836.681672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      9341548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9341548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 689748906000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 689748906000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.957854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.957854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 73836.681672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73836.681672                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    17959373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15173093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.183633                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1668.623708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7831.051389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   141.691021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.009624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  6742.624258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.101845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.477969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.008648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.411537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 415937909                       # Number of tag accesses
system.l2.tags.data_accesses                415937909                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    759224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          759234368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    211659136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       211659136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     11862889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11863037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3307174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3307174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        23484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1882352939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1882376423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        23484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            23484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      524768351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            524768351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      524768351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        23484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1882352939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2407144774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3307174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  11862779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003053452500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       203098                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       203098                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24265179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3110081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11863037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3307174                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11863037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3307174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            749346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            748182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            738937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            739353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            742379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            739970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            735323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            736934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            734243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            736471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           745019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           740282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           736697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           740045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           746658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           753088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            208225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            207496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            205476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            204040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            205821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            205222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            207218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            206544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            205924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           208484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           205550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           206838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           206495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           207462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           208492                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 257394095250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59314635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            479823976500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21697.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40447.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8366334                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2831306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11863037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3307174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3791155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3889275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2871971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1310504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 124860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 198095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 210295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 212941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 215287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 212760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 206480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 207972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 210634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3972421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.405499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.198665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.658194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2716259     68.38%     68.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       285330      7.18%     75.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       123279      3.10%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        96836      2.44%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        87377      2.20%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65750      1.66%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        66132      1.66%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       104270      2.62%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       427188     10.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3972421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       203098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.409384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.690478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       203097    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        203098                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       203098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.283484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.789534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        181273     89.25%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         21215     10.45%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           572      0.28%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        203098                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              759227328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               211657152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               759234368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            211659136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1882.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       524.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1882.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    524.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  403353361000                       # Total gap between requests
system.mem_ctrls.avgGap                      26588.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    759217856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    211657152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 23484.012616889908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1882335484.509301662445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 524763432.012561798096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     11862889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3307174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      5714000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 479818262500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9989545169250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38608.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40447.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3020568.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14179940040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7536797895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42358071420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8643218580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31838966640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171064996530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10827144960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       286449136065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        710.195854                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25384203750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13468260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 364485762750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14183210160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7538539800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         42343227360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8620067880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31838966640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     170891594550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10973167680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       286388774070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        710.046198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25797913500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13468260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 364072053000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000029487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     52505234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1127534722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000029487                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000001                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     52505234                       # number of overall hits
system.cpu.icache.overall_hits::total      1127534722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          205                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2259                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          205                       # number of overall misses
system.cpu.icache.overall_misses::total          2259                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     13810499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13810499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     13810499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13810499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     52505439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1127536981                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     52505439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1127536981                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 67368.287805                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6113.545374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 67368.287805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6113.545374                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1484                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.969697                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          148                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     11087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     11087999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11087999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74918.912162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74918.912162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74918.912162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74918.912162                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000029487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     52505234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1127534722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          205                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2259                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     13810499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13810499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     52505439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1127536981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 67368.287805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6113.545374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     11087999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11087999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74918.912162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74918.912162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1987.753676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1127536924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2202                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          512051.282470                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1947.220285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    40.533390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.475396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.485291                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2185                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.533447                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4510150126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4510150126                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    379296050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28779844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    149514097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        557589991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    379296228                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28779844                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    149514105                       # number of overall hits
system.cpu.dcache.overall_hits::total       557590177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27283644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1812847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     58564953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       87661444                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27283653                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1812847                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     58564954                       # number of overall misses
system.cpu.dcache.overall_misses::total      87661454                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 114831921000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 3215916063619                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3330747984619                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 114831921000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 3215916063619                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3330747984619                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30592691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    208079050                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    645251435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30592691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    208079059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    645251631                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.059258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.281455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.135856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.059258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.281455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.135856                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63343.415633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54911.954998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37995.586573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63343.415633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54911.954061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37995.582239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    260684576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5465496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.696417                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15783296                       # number of writebacks
system.cpu.dcache.writebacks::total          15783296                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     46040617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     46040617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     46040617                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     46040617                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1812847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     12524336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14337183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1812847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     12524336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14337183                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 113925497500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 915573987070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1029499484570                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 113925497500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 915573987070                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1029499484570                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.060190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.060190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62843.415633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73103.595038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71806.259610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62843.415633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73103.595038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71806.259610                       # average overall mshr miss latency
system.cpu.dcache.replacements               41616743                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    259305023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21294463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    112080442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       392679928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     17761869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1341747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     41570377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      60673993                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  85844543500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 2291174109000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2377018652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22636210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    153650819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    453353921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.059274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.270551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.133834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63979.679850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 55115.548002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39176.894992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     31817794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     31817794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1341747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9752583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11094330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  85173670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 720631710000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 805805380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.059274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.063472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63479.679850                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 73891.369087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72632.180582                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    119990983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7485381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37433655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      164910019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9521648                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       471100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     16994576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     26987324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  28987377500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 924741954619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 953729332119                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7956481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     54428231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    191897343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.059210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.312238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.140634                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 61531.261940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 54413.946816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35339.900026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     14222823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14222823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       471100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2771753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3242853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28751827500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 194942277070                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 223694104570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.059210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.050925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61031.261940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70331.763714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68980.649006                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           186                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.111111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051020                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.583348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           599211343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41620839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.396907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1931.225856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   624.648162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data  1539.709330                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.471491                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.152502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.375906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5203636527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5203636527                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1072553672000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 570065471500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
