Library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

Entity PC is
generic(N:positive :=32);
Port(	A,B,C,D : in std_logic_vector(N-1 downto 0);
	    COM : in std_logic_vector(1 downto 0);
	    S : out std_logic_vector(N-1 downto 0));
end entity;

architecture arch_PC of PC is
begin
S<= A when COM="00" else,
    B when COM="01" else,
    C when COM="10" else,
    D when COM="11";
end architecture;