

================================================================
== Vitis HLS Report for 'reset'
================================================================
* Date:           Fri May 30 21:17:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.407 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.408 us|  0.408 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label4  |        6|        6|         1|          -|          -|     6|        no|
        |- reset_label5  |        6|        6|         1|          -|          -|     6|        no|
        |- reset_label6  |       24|       24|         1|          -|          -|    24|        no|
        |- reset_label7  |       11|       11|         1|          -|          -|    11|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      88|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      67|    -|
|Register             |        -|     -|       20|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       20|     155|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln427_fu_514_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln436_fu_547_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln445_fu_580_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln451_fu_610_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln427_fu_508_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln436_fu_541_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln445_fu_574_p2  |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln451_fu_604_p2  |      icmp|   0|  0|  12|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  88|          30|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  31|          6|    1|          6|
    |i_2_fu_142  |   9|          2|    3|          6|
    |i_3_fu_146  |   9|          2|    5|         10|
    |i_4_fu_150  |   9|          2|    4|          8|
    |i_fu_138    |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  67|         14|   16|         36|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  5|   0|    5|          0|
    |i_2_fu_142  |  3|   0|    3|          0|
    |i_3_fu_146  |  5|   0|    5|          0|
    |i_4_fu_150  |  4|   0|    4|          0|
    |i_fu_138    |  3|   0|    3|          0|
    +------------+---+----+-----+-----------+
    |Total       | 20|   0|   20|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         reset|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         reset|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         reset|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         reset|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         reset|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         reset|  return value|
|dec_detl               |  out|   15|      ap_vld|      dec_detl|       pointer|
|dec_detl_ap_vld        |  out|    1|      ap_vld|      dec_detl|       pointer|
|detl                   |  out|   15|      ap_vld|          detl|       pointer|
|detl_ap_vld            |  out|    1|      ap_vld|          detl|       pointer|
|dec_deth               |  out|   15|      ap_vld|      dec_deth|       pointer|
|dec_deth_ap_vld        |  out|    1|      ap_vld|      dec_deth|       pointer|
|deth                   |  out|   15|      ap_vld|          deth|       pointer|
|deth_ap_vld            |  out|    1|      ap_vld|          deth|       pointer|
|rlt2                   |  out|   31|      ap_vld|          rlt2|       pointer|
|rlt2_ap_vld            |  out|    1|      ap_vld|          rlt2|       pointer|
|rlt1                   |  out|   31|      ap_vld|          rlt1|       pointer|
|rlt1_ap_vld            |  out|    1|      ap_vld|          rlt1|       pointer|
|plt2                   |  out|   32|      ap_vld|          plt2|       pointer|
|plt2_ap_vld            |  out|    1|      ap_vld|          plt2|       pointer|
|plt1                   |  out|   32|      ap_vld|          plt1|       pointer|
|plt1_ap_vld            |  out|    1|      ap_vld|          plt1|       pointer|
|al2                    |  out|   15|      ap_vld|           al2|       pointer|
|al2_ap_vld             |  out|    1|      ap_vld|           al2|       pointer|
|al1                    |  out|   16|      ap_vld|           al1|       pointer|
|al1_ap_vld             |  out|    1|      ap_vld|           al1|       pointer|
|nbl                    |  out|   15|      ap_vld|           nbl|       pointer|
|nbl_ap_vld             |  out|    1|      ap_vld|           nbl|       pointer|
|rh2                    |  out|   31|      ap_vld|           rh2|       pointer|
|rh2_ap_vld             |  out|    1|      ap_vld|           rh2|       pointer|
|rh1                    |  out|   31|      ap_vld|           rh1|       pointer|
|rh1_ap_vld             |  out|    1|      ap_vld|           rh1|       pointer|
|ph2                    |  out|   32|      ap_vld|           ph2|       pointer|
|ph2_ap_vld             |  out|    1|      ap_vld|           ph2|       pointer|
|ph1                    |  out|   32|      ap_vld|           ph1|       pointer|
|ph1_ap_vld             |  out|    1|      ap_vld|           ph1|       pointer|
|ah2                    |  out|   15|      ap_vld|           ah2|       pointer|
|ah2_ap_vld             |  out|    1|      ap_vld|           ah2|       pointer|
|ah1                    |  out|   16|      ap_vld|           ah1|       pointer|
|ah1_ap_vld             |  out|    1|      ap_vld|           ah1|       pointer|
|nbh                    |  out|   15|      ap_vld|           nbh|       pointer|
|nbh_ap_vld             |  out|    1|      ap_vld|           nbh|       pointer|
|dec_rlt2               |  out|   31|      ap_vld|      dec_rlt2|       pointer|
|dec_rlt2_ap_vld        |  out|    1|      ap_vld|      dec_rlt2|       pointer|
|dec_rlt1               |  out|   31|      ap_vld|      dec_rlt1|       pointer|
|dec_rlt1_ap_vld        |  out|    1|      ap_vld|      dec_rlt1|       pointer|
|dec_plt2               |  out|   32|      ap_vld|      dec_plt2|       pointer|
|dec_plt2_ap_vld        |  out|    1|      ap_vld|      dec_plt2|       pointer|
|dec_plt1               |  out|   32|      ap_vld|      dec_plt1|       pointer|
|dec_plt1_ap_vld        |  out|    1|      ap_vld|      dec_plt1|       pointer|
|dec_al2                |  out|   15|      ap_vld|       dec_al2|       pointer|
|dec_al2_ap_vld         |  out|    1|      ap_vld|       dec_al2|       pointer|
|dec_al1                |  out|   16|      ap_vld|       dec_al1|       pointer|
|dec_al1_ap_vld         |  out|    1|      ap_vld|       dec_al1|       pointer|
|dec_nbl                |  out|   15|      ap_vld|       dec_nbl|       pointer|
|dec_nbl_ap_vld         |  out|    1|      ap_vld|       dec_nbl|       pointer|
|dec_rh2                |  out|   31|      ap_vld|       dec_rh2|       pointer|
|dec_rh2_ap_vld         |  out|    1|      ap_vld|       dec_rh2|       pointer|
|dec_rh1                |  out|   31|      ap_vld|       dec_rh1|       pointer|
|dec_rh1_ap_vld         |  out|    1|      ap_vld|       dec_rh1|       pointer|
|dec_ph2                |  out|   32|      ap_vld|       dec_ph2|       pointer|
|dec_ph2_ap_vld         |  out|    1|      ap_vld|       dec_ph2|       pointer|
|dec_ph1                |  out|   32|      ap_vld|       dec_ph1|       pointer|
|dec_ph1_ap_vld         |  out|    1|      ap_vld|       dec_ph1|       pointer|
|dec_ah2                |  out|   15|      ap_vld|       dec_ah2|       pointer|
|dec_ah2_ap_vld         |  out|    1|      ap_vld|       dec_ah2|       pointer|
|dec_ah1                |  out|   16|      ap_vld|       dec_ah1|       pointer|
|dec_ah1_ap_vld         |  out|    1|      ap_vld|       dec_ah1|       pointer|
|dec_nbh                |  out|   15|      ap_vld|       dec_nbh|       pointer|
|dec_nbh_ap_vld         |  out|    1|      ap_vld|       dec_nbh|       pointer|
|delay_dltx_address0    |  out|    3|   ap_memory|    delay_dltx|         array|
|delay_dltx_ce0         |  out|    1|   ap_memory|    delay_dltx|         array|
|delay_dltx_we0         |  out|    1|   ap_memory|    delay_dltx|         array|
|delay_dltx_d0          |  out|   16|   ap_memory|    delay_dltx|         array|
|delay_dhx_address0     |  out|    3|   ap_memory|     delay_dhx|         array|
|delay_dhx_ce0          |  out|    1|   ap_memory|     delay_dhx|         array|
|delay_dhx_we0          |  out|    1|   ap_memory|     delay_dhx|         array|
|delay_dhx_d0           |  out|   16|   ap_memory|     delay_dhx|         array|
|dec_del_dltx_address0  |  out|    3|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_ce0       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_we0       |  out|    1|   ap_memory|  dec_del_dltx|         array|
|dec_del_dltx_d0        |  out|   16|   ap_memory|  dec_del_dltx|         array|
|dec_del_dhx_address0   |  out|    3|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_ce0        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_we0        |  out|    1|   ap_memory|   dec_del_dhx|         array|
|dec_del_dhx_d0         |  out|   16|   ap_memory|   dec_del_dhx|         array|
|delay_bpl_address0     |  out|    3|   ap_memory|     delay_bpl|         array|
|delay_bpl_ce0          |  out|    1|   ap_memory|     delay_bpl|         array|
|delay_bpl_we0          |  out|    1|   ap_memory|     delay_bpl|         array|
|delay_bpl_d0           |  out|   32|   ap_memory|     delay_bpl|         array|
|delay_bph_address0     |  out|    3|   ap_memory|     delay_bph|         array|
|delay_bph_ce0          |  out|    1|   ap_memory|     delay_bph|         array|
|delay_bph_we0          |  out|    1|   ap_memory|     delay_bph|         array|
|delay_bph_d0           |  out|   32|   ap_memory|     delay_bph|         array|
|dec_del_bpl_address0   |  out|    3|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_ce0        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_we0        |  out|    1|   ap_memory|   dec_del_bpl|         array|
|dec_del_bpl_d0         |  out|   32|   ap_memory|   dec_del_bpl|         array|
|dec_del_bph_address0   |  out|    3|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_ce0        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_we0        |  out|    1|   ap_memory|   dec_del_bph|         array|
|dec_del_bph_d0         |  out|   32|   ap_memory|   dec_del_bph|         array|
|tqmf_address0          |  out|    5|   ap_memory|          tqmf|         array|
|tqmf_ce0               |  out|    1|   ap_memory|          tqmf|         array|
|tqmf_we0               |  out|    1|   ap_memory|          tqmf|         array|
|tqmf_d0                |  out|   32|   ap_memory|          tqmf|         array|
|accumc_address0        |  out|    4|   ap_memory|        accumc|         array|
|accumc_ce0             |  out|    1|   ap_memory|        accumc|         array|
|accumc_we0             |  out|    1|   ap_memory|        accumc|         array|
|accumc_d0              |  out|   32|   ap_memory|        accumc|         array|
|accumd_address0        |  out|    4|   ap_memory|        accumd|         array|
|accumd_ce0             |  out|    1|   ap_memory|        accumd|         array|
|accumd_we0             |  out|    1|   ap_memory|        accumd|         array|
|accumd_d0              |  out|   32|   ap_memory|        accumd|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%store_ln419 = store i15 32, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:419]   --->   Operation 7 'store' 'store_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%store_ln419 = store i15 32, i15 %detl" [data/benchmarks/adpcm/adpcm.c:419]   --->   Operation 8 'store' 'store_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%store_ln420 = store i15 8, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:420]   --->   Operation 9 'store' 'store_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%store_ln420 = store i15 8, i15 %deth" [data/benchmarks/adpcm/adpcm.c:420]   --->   Operation 10 'store' 'store_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln421 = store i31 0, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 11 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln421 = store i31 0, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 12 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln421 = store i32 0, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 13 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln421 = store i32 0, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 14 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln421 = store i15 0, i15 %al2" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 15 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln421 = store i16 0, i16 %al1" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 16 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln421 = store i15 0, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:421]   --->   Operation 17 'store' 'store_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln422 = store i31 0, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 18 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln422 = store i31 0, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 19 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln422 = store i32 0, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 20 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln422 = store i32 0, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 21 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln422 = store i15 0, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 22 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln422 = store i16 0, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 23 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln422 = store i15 0, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:422]   --->   Operation 24 'store' 'store_ln422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln423 = store i31 0, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 25 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln423 = store i31 0, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 26 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln423 = store i32 0, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 27 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln423 = store i32 0, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 28 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln423 = store i15 0, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 29 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln423 = store i16 0, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 30 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln423 = store i15 0, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:423]   --->   Operation 31 'store' 'store_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln424 = store i31 0, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 32 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln424 = store i31 0, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 33 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 0, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 34 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln424 = store i32 0, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 35 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln424 = store i15 0, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 36 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln424 = store i16 0, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 37 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln424 = store i15 0, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:424]   --->   Operation 38 'store' 'store_ln424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 0, i3 %i" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 39 'store' 'store_ln417' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 40 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 41 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.57ns)   --->   "%icmp_ln427 = icmp_eq  i3 %i_5, i3 6" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 42 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln427 = add i3 %i_5, i3 1" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 43 'add' 'add_ln427' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %for.inc.split, void %for.inc18.preheader" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 44 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i3 %i_5" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 45 'zext' 'zext_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln428 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:428]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln428' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/adpcm/adpcm.c:433]   --->   Operation 47 'specloopname' 'specloopname_ln433' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:429]   --->   Operation 48 'getelementptr' 'delay_dltx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.68ns)   --->   "%store_ln429 = store i16 0, i3 %delay_dltx_addr" [data/benchmarks/adpcm/adpcm.c:429]   --->   Operation 49 'store' 'store_ln429' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%delay_dhx_addr = getelementptr i16 %delay_dhx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:430]   --->   Operation 50 'getelementptr' 'delay_dhx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.68ns)   --->   "%store_ln430 = store i16 0, i3 %delay_dhx_addr" [data/benchmarks/adpcm/adpcm.c:430]   --->   Operation 51 'store' 'store_ln430' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:431]   --->   Operation 52 'getelementptr' 'dec_del_dltx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.68ns)   --->   "%store_ln431 = store i16 0, i3 %dec_del_dltx_addr" [data/benchmarks/adpcm/adpcm.c:431]   --->   Operation 53 'store' 'store_ln431' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr = getelementptr i16 %dec_del_dhx, i64 0, i64 %zext_ln427" [data/benchmarks/adpcm/adpcm.c:432]   --->   Operation 54 'getelementptr' 'dec_del_dhx_addr' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.68ns)   --->   "%store_ln432 = store i16 0, i3 %dec_del_dhx_addr" [data/benchmarks/adpcm/adpcm.c:432]   --->   Operation 55 'store' 'store_ln432' <Predicate = (!icmp_ln427)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 %add_ln427, i3 %i" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 56 'store' 'store_ln417' <Predicate = (!icmp_ln427)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln427 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:427]   --->   Operation 57 'br' 'br_ln427' <Predicate = (!icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 58 'alloca' 'i_2' <Predicate = (icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 0, i3 %i_2" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 59 'store' 'store_ln417' <Predicate = (icmp_ln427)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 60 'br' 'br_ln436' <Predicate = (icmp_ln427)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i_2" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 61 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.57ns)   --->   "%icmp_ln436 = icmp_eq  i3 %i_6, i3 6" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 62 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.57ns)   --->   "%add_ln436 = add i3 %i_6, i3 1" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 63 'add' 'add_ln436' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %for.inc18.split, void %for.inc26.preheader" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 64 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i3 %i_6" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 65 'zext' 'zext_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln437 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:437]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln437' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln442 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/adpcm/adpcm.c:442]   --->   Operation 67 'specloopname' 'specloopname_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%delay_bpl_addr = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:438]   --->   Operation 68 'getelementptr' 'delay_bpl_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln438 = store i32 0, i3 %delay_bpl_addr" [data/benchmarks/adpcm/adpcm.c:438]   --->   Operation 69 'store' 'store_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%delay_bph_addr = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:439]   --->   Operation 70 'getelementptr' 'delay_bph_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln439 = store i32 0, i3 %delay_bph_addr" [data/benchmarks/adpcm/adpcm.c:439]   --->   Operation 71 'store' 'store_ln439' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:440]   --->   Operation 72 'getelementptr' 'dec_del_bpl_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln440 = store i32 0, i3 %dec_del_bpl_addr" [data/benchmarks/adpcm/adpcm.c:440]   --->   Operation 73 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%dec_del_bph_addr = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln436" [data/benchmarks/adpcm/adpcm.c:441]   --->   Operation 74 'getelementptr' 'dec_del_bph_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln441 = store i32 0, i3 %dec_del_bph_addr" [data/benchmarks/adpcm/adpcm.c:441]   --->   Operation 75 'store' 'store_ln441' <Predicate = (!icmp_ln436)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln417 = store i3 %add_ln436, i3 %i_2" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 76 'store' 'store_ln417' <Predicate = (!icmp_ln436)> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:436]   --->   Operation 77 'br' 'br_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 78 'alloca' 'i_3' <Predicate = (icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln417 = store i5 0, i5 %i_3" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 79 'store' 'store_ln417' <Predicate = (icmp_ln436)> <Delay = 0.38>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc26" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 80 'br' 'br_ln445' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%i_7 = load i5 %i_3" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 81 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln445 = icmp_eq  i5 %i_7, i5 24" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 82 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln445 = add i5 %i_7, i5 1" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 83 'add' 'add_ln445' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %icmp_ln445, void %for.inc26.split, void %for.inc36.preheader" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 84 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i5 %i_7" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 85 'zext' 'zext_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln446 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [data/benchmarks/adpcm/adpcm.c:446]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln446' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/adpcm/adpcm.c:448]   --->   Operation 87 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tqmf_addr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln445" [data/benchmarks/adpcm/adpcm.c:447]   --->   Operation 88 'getelementptr' 'tqmf_addr' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln447 = store i32 0, i5 %tqmf_addr" [data/benchmarks/adpcm/adpcm.c:447]   --->   Operation 89 'store' 'store_ln447' <Predicate = (!icmp_ln445)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln417 = store i5 %add_ln445, i5 %i_3" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 90 'store' 'store_ln417' <Predicate = (!icmp_ln445)> <Delay = 0.38>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc26" [data/benchmarks/adpcm/adpcm.c:445]   --->   Operation 91 'br' 'br_ln445' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 92 'alloca' 'i_4' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln417 = store i4 0, i4 %i_4" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 93 'store' 'store_ln417' <Predicate = (icmp_ln445)> <Delay = 0.38>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc36" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 94 'br' 'br_ln451' <Predicate = (icmp_ln445)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i_4" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 95 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln451 = icmp_eq  i4 %i_8, i4 11" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 96 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln451 = add i4 %i_8, i4 1" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 97 'add' 'add_ln451' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %for.inc36.split, void %for.end38" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 98 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln451 = zext i4 %i_8" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 99 'zext' 'zext_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln452 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [data/benchmarks/adpcm/adpcm.c:452]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln452' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln455 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/adpcm/adpcm.c:455]   --->   Operation 101 'specloopname' 'specloopname_ln455' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%accumc_addr = getelementptr i32 %accumc, i64 0, i64 %zext_ln451" [data/benchmarks/adpcm/adpcm.c:453]   --->   Operation 102 'getelementptr' 'accumc_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln453 = store i32 0, i4 %accumc_addr" [data/benchmarks/adpcm/adpcm.c:453]   --->   Operation 103 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%accumd_addr = getelementptr i32 %accumd, i64 0, i64 %zext_ln451" [data/benchmarks/adpcm/adpcm.c:454]   --->   Operation 104 'getelementptr' 'accumd_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.69ns)   --->   "%store_ln454 = store i32 0, i4 %accumd_addr" [data/benchmarks/adpcm/adpcm.c:454]   --->   Operation 105 'store' 'store_ln454' <Predicate = (!icmp_ln451)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 106 [1/1] (0.38ns)   --->   "%store_ln417 = store i4 %add_ln451, i4 %i_4" [data/benchmarks/adpcm/adpcm.c:417]   --->   Operation 106 'store' 'store_ln417' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln451 = br void %for.inc36" [data/benchmarks/adpcm/adpcm.c:451]   --->   Operation 107 'br' 'br_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln456 = ret" [data/benchmarks/adpcm/adpcm.c:456]   --->   Operation 108 'ret' 'ret_ln456' <Predicate = (icmp_ln451)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dec_detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dec_nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ delay_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tqmf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ accumc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 011000]
store_ln419             (store            ) [ 000000]
store_ln419             (store            ) [ 000000]
store_ln420             (store            ) [ 000000]
store_ln420             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln421             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln422             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln423             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln424             (store            ) [ 000000]
store_ln417             (store            ) [ 000000]
br_ln427                (br               ) [ 000000]
i_5                     (load             ) [ 000000]
icmp_ln427              (icmp             ) [ 001000]
add_ln427               (add              ) [ 000000]
br_ln427                (br               ) [ 000000]
zext_ln427              (zext             ) [ 000000]
speclooptripcount_ln428 (speclooptripcount) [ 000000]
specloopname_ln433      (specloopname     ) [ 000000]
delay_dltx_addr         (getelementptr    ) [ 000000]
store_ln429             (store            ) [ 000000]
delay_dhx_addr          (getelementptr    ) [ 000000]
store_ln430             (store            ) [ 000000]
dec_del_dltx_addr       (getelementptr    ) [ 000000]
store_ln431             (store            ) [ 000000]
dec_del_dhx_addr        (getelementptr    ) [ 000000]
store_ln432             (store            ) [ 000000]
store_ln417             (store            ) [ 000000]
br_ln427                (br               ) [ 000000]
i_2                     (alloca           ) [ 001100]
store_ln417             (store            ) [ 000000]
br_ln436                (br               ) [ 000000]
i_6                     (load             ) [ 000000]
icmp_ln436              (icmp             ) [ 000100]
add_ln436               (add              ) [ 000000]
br_ln436                (br               ) [ 000000]
zext_ln436              (zext             ) [ 000000]
speclooptripcount_ln437 (speclooptripcount) [ 000000]
specloopname_ln442      (specloopname     ) [ 000000]
delay_bpl_addr          (getelementptr    ) [ 000000]
store_ln438             (store            ) [ 000000]
delay_bph_addr          (getelementptr    ) [ 000000]
store_ln439             (store            ) [ 000000]
dec_del_bpl_addr        (getelementptr    ) [ 000000]
store_ln440             (store            ) [ 000000]
dec_del_bph_addr        (getelementptr    ) [ 000000]
store_ln441             (store            ) [ 000000]
store_ln417             (store            ) [ 000000]
br_ln436                (br               ) [ 000000]
i_3                     (alloca           ) [ 000110]
store_ln417             (store            ) [ 000000]
br_ln445                (br               ) [ 000000]
i_7                     (load             ) [ 000000]
icmp_ln445              (icmp             ) [ 000010]
add_ln445               (add              ) [ 000000]
br_ln445                (br               ) [ 000000]
zext_ln445              (zext             ) [ 000000]
speclooptripcount_ln446 (speclooptripcount) [ 000000]
specloopname_ln448      (specloopname     ) [ 000000]
tqmf_addr               (getelementptr    ) [ 000000]
store_ln447             (store            ) [ 000000]
store_ln417             (store            ) [ 000000]
br_ln445                (br               ) [ 000000]
i_4                     (alloca           ) [ 000011]
store_ln417             (store            ) [ 000000]
br_ln451                (br               ) [ 000000]
i_8                     (load             ) [ 000000]
icmp_ln451              (icmp             ) [ 000001]
add_ln451               (add              ) [ 000000]
br_ln451                (br               ) [ 000000]
zext_ln451              (zext             ) [ 000000]
speclooptripcount_ln452 (speclooptripcount) [ 000000]
specloopname_ln455      (specloopname     ) [ 000000]
accumc_addr             (getelementptr    ) [ 000000]
store_ln453             (store            ) [ 000000]
accumd_addr             (getelementptr    ) [ 000000]
store_ln454             (store            ) [ 000000]
store_ln417             (store            ) [ 000000]
br_ln451                (br               ) [ 000000]
ret_ln456               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dec_detl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="detl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_deth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="deth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rlt2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rlt1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="plt2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="plt1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="al2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="al1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="nbl">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rh2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rh1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ph2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ph1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ah2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ah1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="nbh">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbh"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dec_rlt2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dec_rlt1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dec_plt2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_plt1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dec_al2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dec_al1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dec_nbl">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_rh2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dec_rh1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dec_ph2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dec_ph1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dec_ah2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dec_ah1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dec_nbh">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="delay_dltx">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dltx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="delay_dhx">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dhx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="delay_bpl">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bpl"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="delay_bph">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bph"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dec_del_bph">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="tqmf">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tqmf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="accumc">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="accumd">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="delay_dltx_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_dltx_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln429_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln429/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="delay_dhx_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_dhx_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln430_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dec_del_dltx_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_dltx_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln431_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln431/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dec_del_dhx_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_dhx_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln432_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="delay_bpl_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_bpl_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln438_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln438/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="delay_bph_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_bph_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln439_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln439/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="dec_del_bpl_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_bpl_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln440_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dec_del_bph_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_bph_addr/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln441_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln441/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tqmf_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tqmf_addr/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln447_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln447/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="accumc_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accumc_addr/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln453_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln453/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="accumd_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accumd_addr/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln454_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln454/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln419_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="15" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln419/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln419_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="15" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln419/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln420_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln420/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln420_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln420/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln421_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="31" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln421_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="31" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln421_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln421_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln421_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="15" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln421_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln421_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="15" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln422_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="31" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln422_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="31" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln422_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln422_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln422_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="15" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln422_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln422_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="15" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln423_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="31" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln423_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="31" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln423_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln423_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln423_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="15" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln423_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln423_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="15" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln424_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="31" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln424_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="31" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln424_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln424_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln424_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="15" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln424_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln424_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="15" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln424/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln417_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_5_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="1"/>
<pin id="507" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln427_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln427/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln427_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln427/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln427_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln417_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="3" slack="1"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln417_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="i_6_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="1"/>
<pin id="540" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln436_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="3" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln436/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln436_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln436/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln436_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln417_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="1"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln417_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="i_7_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="1"/>
<pin id="573" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln445_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="5" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln445/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln445_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln445/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln445_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln417_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="1"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln417_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="i_8_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln451_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln451/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln451_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln451_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln451/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln417_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="0" index="1" bw="4" slack="1"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/5 "/>
</bind>
</comp>

<comp id="627" class="1005" name="i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="637" class="1005" name="i_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="i_3_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="i_4_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="86" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="86" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="114" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="114" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="98" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="114" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="114" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="98" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="114" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="114" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="94" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="114" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="94" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="114" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="94" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="114" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="94" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="82" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="114" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="94" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="114" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="88" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="90" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="90" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="92" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="94" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="94" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="96" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="98" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="92" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="22" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="24" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="94" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="94" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="96" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="98" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="96" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="34" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="92" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="92" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="94" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="94" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="96" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="98" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="96" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="48" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="92" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="94" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="94" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="96" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="100" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="505" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="104" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="505" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="532"><net_src comp="514" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="100" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="538" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="104" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="538" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="565"><net_src comp="547" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="118" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="578"><net_src comp="571" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="120" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="571" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="122" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="571" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="595"><net_src comp="580" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="128" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="130" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="601" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="132" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="601" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="626"><net_src comp="610" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="138" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="640"><net_src comp="142" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="650"><net_src comp="146" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="660"><net_src comp="150" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="622" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dec_detl | {1 }
	Port: detl | {1 }
	Port: dec_deth | {1 }
	Port: deth | {1 }
	Port: rlt2 | {1 }
	Port: rlt1 | {1 }
	Port: plt2 | {1 }
	Port: plt1 | {1 }
	Port: al2 | {1 }
	Port: al1 | {1 }
	Port: nbl | {1 }
	Port: rh2 | {1 }
	Port: rh1 | {1 }
	Port: ph2 | {1 }
	Port: ph1 | {1 }
	Port: ah2 | {1 }
	Port: ah1 | {1 }
	Port: nbh | {1 }
	Port: dec_rlt2 | {1 }
	Port: dec_rlt1 | {1 }
	Port: dec_plt2 | {1 }
	Port: dec_plt1 | {1 }
	Port: dec_al2 | {1 }
	Port: dec_al1 | {1 }
	Port: dec_nbl | {1 }
	Port: dec_rh2 | {1 }
	Port: dec_rh1 | {1 }
	Port: dec_ph2 | {1 }
	Port: dec_ph1 | {1 }
	Port: dec_ah2 | {1 }
	Port: dec_ah1 | {1 }
	Port: dec_nbh | {1 }
	Port: delay_dltx | {2 }
	Port: delay_dhx | {2 }
	Port: dec_del_dltx | {2 }
	Port: dec_del_dhx | {2 }
	Port: delay_bpl | {3 }
	Port: delay_bph | {3 }
	Port: dec_del_bpl | {3 }
	Port: dec_del_bph | {3 }
	Port: tqmf | {4 }
	Port: accumc | {5 }
	Port: accumd | {5 }
 - Input state : 
	Port: reset : dec_detl | {}
	Port: reset : detl | {}
	Port: reset : dec_deth | {}
	Port: reset : deth | {}
	Port: reset : rlt2 | {}
	Port: reset : rlt1 | {}
	Port: reset : plt2 | {}
	Port: reset : plt1 | {}
	Port: reset : al2 | {}
	Port: reset : al1 | {}
	Port: reset : nbl | {}
	Port: reset : rh2 | {}
	Port: reset : rh1 | {}
	Port: reset : ph2 | {}
	Port: reset : ph1 | {}
	Port: reset : ah2 | {}
	Port: reset : ah1 | {}
	Port: reset : nbh | {}
	Port: reset : dec_rlt2 | {}
	Port: reset : dec_rlt1 | {}
	Port: reset : dec_plt2 | {}
	Port: reset : dec_plt1 | {}
	Port: reset : dec_al2 | {}
	Port: reset : dec_al1 | {}
	Port: reset : dec_nbl | {}
	Port: reset : dec_rh2 | {}
	Port: reset : dec_rh1 | {}
	Port: reset : dec_ph2 | {}
	Port: reset : dec_ph1 | {}
	Port: reset : dec_ah2 | {}
	Port: reset : dec_ah1 | {}
	Port: reset : dec_nbh | {}
	Port: reset : delay_dltx | {}
	Port: reset : delay_dhx | {}
	Port: reset : dec_del_dltx | {}
	Port: reset : dec_del_dhx | {}
	Port: reset : delay_bpl | {}
	Port: reset : delay_bph | {}
	Port: reset : dec_del_bpl | {}
	Port: reset : dec_del_bph | {}
	Port: reset : tqmf | {}
	Port: reset : accumc | {}
	Port: reset : accumd | {}
  - Chain level:
	State 1
		store_ln417 : 1
	State 2
		icmp_ln427 : 1
		add_ln427 : 1
		br_ln427 : 2
		zext_ln427 : 1
		delay_dltx_addr : 2
		store_ln429 : 3
		delay_dhx_addr : 2
		store_ln430 : 3
		dec_del_dltx_addr : 2
		store_ln431 : 3
		dec_del_dhx_addr : 2
		store_ln432 : 3
		store_ln417 : 2
		store_ln417 : 1
	State 3
		icmp_ln436 : 1
		add_ln436 : 1
		br_ln436 : 2
		zext_ln436 : 1
		delay_bpl_addr : 2
		store_ln438 : 3
		delay_bph_addr : 2
		store_ln439 : 3
		dec_del_bpl_addr : 2
		store_ln440 : 3
		dec_del_bph_addr : 2
		store_ln441 : 3
		store_ln417 : 2
		store_ln417 : 1
	State 4
		icmp_ln445 : 1
		add_ln445 : 1
		br_ln445 : 2
		zext_ln445 : 1
		tqmf_addr : 2
		store_ln447 : 3
		store_ln417 : 2
		store_ln417 : 1
	State 5
		icmp_ln451 : 1
		add_ln451 : 1
		br_ln451 : 2
		zext_ln451 : 1
		accumc_addr : 2
		store_ln453 : 3
		accumd_addr : 2
		store_ln454 : 3
		store_ln417 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          | icmp_ln427_fu_508 |    0    |    10   |
|   icmp   | icmp_ln436_fu_541 |    0    |    10   |
|          | icmp_ln445_fu_574 |    0    |    12   |
|          | icmp_ln451_fu_604 |    0    |    12   |
|----------|-------------------|---------|---------|
|          |  add_ln427_fu_514 |    0    |    10   |
|    add   |  add_ln436_fu_547 |    0    |    10   |
|          |  add_ln445_fu_580 |    0    |    12   |
|          |  add_ln451_fu_610 |    0    |    12   |
|----------|-------------------|---------|---------|
|          | zext_ln427_fu_520 |    0    |    0    |
|   zext   | zext_ln436_fu_553 |    0    |    0    |
|          | zext_ln445_fu_586 |    0    |    0    |
|          | zext_ln451_fu_616 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    88   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_2_reg_637|    3   |
|i_3_reg_647|    5   |
|i_4_reg_657|    4   |
| i_reg_627 |    3   |
+-----------+--------+
|   Total   |   15   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   88   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   88   |
+-----------+--------+--------+
