/*
 * iaxxx-register-defs-mem-stat.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_MEM_STAT_H__
#define __IAXXX_REGISTER_DEFS_MEM_STAT_H__

/*** The base address for this set of registers ***/
#define IAXXX_MEM_STAT_REGS_ADDR (0x07800000)

/*** MEM_STAT_START_ADDRESS (0x07800000) ***/
/*
 * Starting address of the memory pool.
 */
#define IAXXX_MEM_STAT_START_ADDRESS_ADDR (0x07800000)
#define IAXXX_MEM_STAT_START_ADDRESS_MASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_START_ADDRESS_RMASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_START_ADDRESS_WMASK_VAL 0x00000000
#define IAXXX_MEM_STAT_START_ADDRESS_RESET_VAL 0x00000000

/*
 * Starting address of the memory pool.
 */
#define IAXXX_MEM_STAT_START_ADDRESS_START_ADDRESS_MASK 0xffffffff
#define IAXXX_MEM_STAT_START_ADDRESS_START_ADDRESS_RESET_VAL 0x0
#define IAXXX_MEM_STAT_START_ADDRESS_START_ADDRESS_POS 0
#define IAXXX_MEM_STAT_START_ADDRESS_START_ADDRESS_SIZE 32

/*** MEM_STAT_END_ADDRESS (0x07800004) ***/
/*
 * Ending address of the memory pool.
 */
#define IAXXX_MEM_STAT_END_ADDRESS_ADDR (0x07800004)
#define IAXXX_MEM_STAT_END_ADDRESS_MASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_END_ADDRESS_RMASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_END_ADDRESS_WMASK_VAL 0x00000000
#define IAXXX_MEM_STAT_END_ADDRESS_RESET_VAL 0x00000000

/*
 * Ending address of the memory pool.
 */
#define IAXXX_MEM_STAT_END_ADDRESS_END_ADDRESS_MASK 0xffffffff
#define IAXXX_MEM_STAT_END_ADDRESS_END_ADDRESS_RESET_VAL 0x0
#define IAXXX_MEM_STAT_END_ADDRESS_END_ADDRESS_POS 0
#define IAXXX_MEM_STAT_END_ADDRESS_END_ADDRESS_SIZE 32

/*** MEM_STAT_FREE_MEM (0x07800008) ***/
/*
 * Total free memory available in the pool.
 */
#define IAXXX_MEM_STAT_FREE_MEM_ADDR (0x07800008)
#define IAXXX_MEM_STAT_FREE_MEM_MASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_FREE_MEM_RMASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_FREE_MEM_WMASK_VAL 0x00000000
#define IAXXX_MEM_STAT_FREE_MEM_RESET_VAL 0x00000000

/*
 * FREE_MEM.
 */
#define IAXXX_MEM_STAT_FREE_MEM_FREE_MEM_MASK 0xffffffff
#define IAXXX_MEM_STAT_FREE_MEM_FREE_MEM_RESET_VAL 0x0
#define IAXXX_MEM_STAT_FREE_MEM_FREE_MEM_POS 0
#define IAXXX_MEM_STAT_FREE_MEM_FREE_MEM_SIZE 32

/*** MEM_STAT_FREE_CONT_MEM (0x0780000c) ***/
/*
 * Continuous free memory available in the pool.
 */
#define IAXXX_MEM_STAT_FREE_CONT_MEM_ADDR (0x0780000c)
#define IAXXX_MEM_STAT_FREE_CONT_MEM_MASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_FREE_CONT_MEM_RMASK_VAL 0xffffffff
#define IAXXX_MEM_STAT_FREE_CONT_MEM_WMASK_VAL 0x00000000
#define IAXXX_MEM_STAT_FREE_CONT_MEM_RESET_VAL 0x00000000

/*
 * Continuous free memory available in the pool.
 */
#define IAXXX_MEM_STAT_FREE_CONT_MEM_FREE_CONT_MEM_MASK 0xffffffff
#define IAXXX_MEM_STAT_FREE_CONT_MEM_FREE_CONT_MEM_RESET_VAL 0x0
#define IAXXX_MEM_STAT_FREE_CONT_MEM_FREE_CONT_MEM_POS 0
#define IAXXX_MEM_STAT_FREE_CONT_MEM_FREE_CONT_MEM_SIZE 32

/* Number of registers in the module */
#define IAXXX_MEM_STAT_REG_NUM 4

#endif /* __IAXXX_REGISTER_DEFS_MEM_STAT_H__ */
