
SAME70-LCD-EXT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009700  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409700  00409700  00019700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008a4  20400000  00409708  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000006d0  204008a4  00409fac  000208a4  2**2
                  ALLOC
  4 .stack        00002004  20400f74  0040a67c  000208a4  2**0
                  ALLOC
  5 .heap         00000200  20402f78  0040c680  000208a4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208a4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208d2  2**0
                  CONTENTS, READONLY
  8 .debug_info   000137fd  00000000  00000000  0002092b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002f5c  00000000  00000000  00034128  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008b9c  00000000  00000000  00037084  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e30  00000000  00000000  0003fc20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000e58  00000000  00000000  00040a50  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000086d6  00000000  00000000  000418a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000faf3  00000000  00000000  00049f7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008e4b8  00000000  00000000  00059a71  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000031f8  00000000  00000000  000e7f2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402f78 	.word	0x20402f78
  400004:	00401afd 	.word	0x00401afd
  400008:	00401af9 	.word	0x00401af9
  40000c:	00401af9 	.word	0x00401af9
  400010:	00401af9 	.word	0x00401af9
  400014:	00401af9 	.word	0x00401af9
  400018:	00401af9 	.word	0x00401af9
	...
  40002c:	00401af9 	.word	0x00401af9
  400030:	00401af9 	.word	0x00401af9
  400034:	00000000 	.word	0x00000000
  400038:	00401af9 	.word	0x00401af9
  40003c:	00401af9 	.word	0x00401af9
  400040:	00401af9 	.word	0x00401af9
  400044:	00401af9 	.word	0x00401af9
  400048:	00402091 	.word	0x00402091
  40004c:	00401af9 	.word	0x00401af9
  400050:	00401af9 	.word	0x00401af9
  400054:	00401af9 	.word	0x00401af9
  400058:	00401af9 	.word	0x00401af9
  40005c:	00401af9 	.word	0x00401af9
  400060:	00401af9 	.word	0x00401af9
  400064:	00000000 	.word	0x00000000
  400068:	004013c9 	.word	0x004013c9
  40006c:	004013dd 	.word	0x004013dd
  400070:	004013f1 	.word	0x004013f1
  400074:	00401af9 	.word	0x00401af9
  400078:	00401af9 	.word	0x00401af9
  40007c:	00401af9 	.word	0x00401af9
  400080:	00401405 	.word	0x00401405
  400084:	00401419 	.word	0x00401419
  400088:	00401af9 	.word	0x00401af9
  40008c:	00401af9 	.word	0x00401af9
  400090:	00401af9 	.word	0x00401af9
  400094:	00401af9 	.word	0x00401af9
  400098:	00401af9 	.word	0x00401af9
  40009c:	00401af9 	.word	0x00401af9
  4000a0:	00402069 	.word	0x00402069
  4000a4:	00401af9 	.word	0x00401af9
  4000a8:	00401af9 	.word	0x00401af9
  4000ac:	00401af9 	.word	0x00401af9
  4000b0:	00401af9 	.word	0x00401af9
  4000b4:	00400fed 	.word	0x00400fed
  4000b8:	00401af9 	.word	0x00401af9
  4000bc:	00401af9 	.word	0x00401af9
  4000c0:	00401af9 	.word	0x00401af9
  4000c4:	00401af9 	.word	0x00401af9
  4000c8:	00401af9 	.word	0x00401af9
  4000cc:	00401af9 	.word	0x00401af9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401af9 	.word	0x00401af9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401af9 	.word	0x00401af9
  4000e0:	00401001 	.word	0x00401001
  4000e4:	00401af9 	.word	0x00401af9
  4000e8:	00401af9 	.word	0x00401af9
  4000ec:	00401af9 	.word	0x00401af9
  4000f0:	00401af9 	.word	0x00401af9
  4000f4:	00401af9 	.word	0x00401af9
  4000f8:	00401af9 	.word	0x00401af9
  4000fc:	00401af9 	.word	0x00401af9
  400100:	00401af9 	.word	0x00401af9
  400104:	00401af9 	.word	0x00401af9
  400108:	00401af9 	.word	0x00401af9
  40010c:	00401af9 	.word	0x00401af9
  400110:	00401af9 	.word	0x00401af9
	...
  400120:	00401af9 	.word	0x00401af9
  400124:	00401af9 	.word	0x00401af9
  400128:	00401af9 	.word	0x00401af9
  40012c:	00401af9 	.word	0x00401af9
  400130:	00401af9 	.word	0x00401af9
  400134:	00000000 	.word	0x00000000
  400138:	00401af9 	.word	0x00401af9
  40013c:	00401af9 	.word	0x00401af9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008a4 	.word	0x204008a4
  40015c:	00000000 	.word	0x00000000
  400160:	00409708 	.word	0x00409708

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008a8 	.word	0x204008a8
  400190:	00409708 	.word	0x00409708
  400194:	00409708 	.word	0x00409708
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	00401ce9 	.word	0x00401ce9
  4001e8:	004014d1 	.word	0x004014d1
  4001ec:	00401525 	.word	0x00401525
  4001f0:	00401535 	.word	0x00401535
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	00401545 	.word	0x00401545
  400200:	0040142d 	.word	0x0040142d
  400204:	00401469 	.word	0x00401469
  400208:	00401bd9 	.word	0x00401bd9

0040020c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  40020c:	b510      	push	{r4, lr}
  40020e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400210:	4b10      	ldr	r3, [pc, #64]	; (400254 <spi_master_init+0x48>)
  400212:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400214:	2380      	movs	r3, #128	; 0x80
  400216:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400218:	6863      	ldr	r3, [r4, #4]
  40021a:	f043 0301 	orr.w	r3, r3, #1
  40021e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400220:	6863      	ldr	r3, [r4, #4]
  400222:	f043 0310 	orr.w	r3, r3, #16
  400226:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400228:	6863      	ldr	r3, [r4, #4]
  40022a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40022e:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400230:	2100      	movs	r1, #0
  400232:	4620      	mov	r0, r4
  400234:	4b08      	ldr	r3, [pc, #32]	; (400258 <spi_master_init+0x4c>)
  400236:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400238:	6863      	ldr	r3, [r4, #4]
  40023a:	f023 0302 	bic.w	r3, r3, #2
  40023e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400240:	6863      	ldr	r3, [r4, #4]
  400242:	f023 0304 	bic.w	r3, r3, #4
  400246:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400248:	2100      	movs	r1, #0
  40024a:	4620      	mov	r0, r4
  40024c:	4b03      	ldr	r3, [pc, #12]	; (40025c <spi_master_init+0x50>)
  40024e:	4798      	blx	r3
  400250:	bd10      	pop	{r4, pc}
  400252:	bf00      	nop
  400254:	00401771 	.word	0x00401771
  400258:	0040179d 	.word	0x0040179d
  40025c:	004017b5 	.word	0x004017b5

00400260 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400264:	4604      	mov	r4, r0
  400266:	460d      	mov	r5, r1
  400268:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  40026a:	4915      	ldr	r1, [pc, #84]	; (4002c0 <spi_master_setup_device+0x60>)
  40026c:	4618      	mov	r0, r3
  40026e:	4b15      	ldr	r3, [pc, #84]	; (4002c4 <spi_master_setup_device+0x64>)
  400270:	4798      	blx	r3
  400272:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400274:	2301      	movs	r3, #1
  400276:	461a      	mov	r2, r3
  400278:	6829      	ldr	r1, [r5, #0]
  40027a:	4620      	mov	r0, r4
  40027c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4002dc <spi_master_setup_device+0x7c>
  400280:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400282:	2200      	movs	r2, #0
  400284:	6829      	ldr	r1, [r5, #0]
  400286:	4620      	mov	r0, r4
  400288:	4b0f      	ldr	r3, [pc, #60]	; (4002c8 <spi_master_setup_device+0x68>)
  40028a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40028c:	b2fa      	uxtb	r2, r7
  40028e:	6829      	ldr	r1, [r5, #0]
  400290:	4620      	mov	r0, r4
  400292:	4b0e      	ldr	r3, [pc, #56]	; (4002cc <spi_master_setup_device+0x6c>)
  400294:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400296:	2208      	movs	r2, #8
  400298:	6829      	ldr	r1, [r5, #0]
  40029a:	4620      	mov	r0, r4
  40029c:	4b0c      	ldr	r3, [pc, #48]	; (4002d0 <spi_master_setup_device+0x70>)
  40029e:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4002a0:	0872      	lsrs	r2, r6, #1
  4002a2:	6829      	ldr	r1, [r5, #0]
  4002a4:	4620      	mov	r0, r4
  4002a6:	4b0b      	ldr	r3, [pc, #44]	; (4002d4 <spi_master_setup_device+0x74>)
  4002a8:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4002aa:	f086 0201 	eor.w	r2, r6, #1
  4002ae:	f002 0201 	and.w	r2, r2, #1
  4002b2:	6829      	ldr	r1, [r5, #0]
  4002b4:	4620      	mov	r0, r4
  4002b6:	4b08      	ldr	r3, [pc, #32]	; (4002d8 <spi_master_setup_device+0x78>)
  4002b8:	4798      	blx	r3
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002be:	bf00      	nop
  4002c0:	08f0d180 	.word	0x08f0d180
  4002c4:	00401899 	.word	0x00401899
  4002c8:	00401885 	.word	0x00401885
  4002cc:	004018b1 	.word	0x004018b1
  4002d0:	00401841 	.word	0x00401841
  4002d4:	00401801 	.word	0x00401801
  4002d8:	00401821 	.word	0x00401821
  4002dc:	004018dd 	.word	0x004018dd

004002e0 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4002e0:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4002e2:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4002e4:	f013 0f04 	tst.w	r3, #4
  4002e8:	d005      	beq.n	4002f6 <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4002ea:	6809      	ldr	r1, [r1, #0]
  4002ec:	290f      	cmp	r1, #15
  4002ee:	d80a      	bhi.n	400306 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4002f0:	4b05      	ldr	r3, [pc, #20]	; (400308 <spi_select_device+0x28>)
  4002f2:	4798      	blx	r3
  4002f4:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4002f6:	680b      	ldr	r3, [r1, #0]
  4002f8:	2b03      	cmp	r3, #3
  4002fa:	d804      	bhi.n	400306 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4002fc:	2101      	movs	r1, #1
  4002fe:	4099      	lsls	r1, r3
  400300:	43c9      	mvns	r1, r1
  400302:	4b01      	ldr	r3, [pc, #4]	; (400308 <spi_select_device+0x28>)
  400304:	4798      	blx	r3
  400306:	bd08      	pop	{r3, pc}
  400308:	0040179d 	.word	0x0040179d

0040030c <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  40030c:	b922      	cbnz	r2, 400318 <spi_write_packet+0xc>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  40030e:	2000      	movs	r0, #0
}
  400310:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400312:	3b01      	subs	r3, #1
  400314:	d105      	bne.n	400322 <spi_write_packet+0x16>
  400316:	e00f      	b.n	400338 <spi_write_packet+0x2c>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  400318:	b410      	push	{r4}
  40031a:	4614      	mov	r4, r2
  40031c:	3901      	subs	r1, #1
  40031e:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400322:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400324:	f012 0f02 	tst.w	r2, #2
  400328:	d0f3      	beq.n	400312 <spi_write_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40032a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40032e:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400330:	3c01      	subs	r4, #1
  400332:	d1f4      	bne.n	40031e <spi_write_packet+0x12>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400334:	2000      	movs	r0, #0
  400336:	e001      	b.n	40033c <spi_write_packet+0x30>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400338:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  40033c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400340:	4770      	bx	lr
  400342:	bf00      	nop

00400344 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400344:	b922      	cbnz	r2, 400350 <spi_read_packet+0xc>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400346:	2000      	movs	r0, #0
}
  400348:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  40034a:	3b01      	subs	r3, #1
  40034c:	d108      	bne.n	400360 <spi_read_packet+0x1c>
  40034e:	e01c      	b.n	40038a <spi_read_packet+0x46>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  400350:	b470      	push	{r4, r5, r6}
  400352:	4615      	mov	r5, r2
  400354:	3901      	subs	r1, #1
  400356:	26ff      	movs	r6, #255	; 0xff
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400358:	f240 2401 	movw	r4, #513	; 0x201
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  40035c:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400360:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400362:	f012 0f02 	tst.w	r2, #2
  400366:	d0f0      	beq.n	40034a <spi_read_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400368:	60c6      	str	r6, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  40036a:	f643 2399 	movw	r3, #15001	; 0x3a99
  40036e:	e001      	b.n	400374 <spi_read_packet+0x30>
			if (!timeout--) {
  400370:	3b01      	subs	r3, #1
  400372:	d00d      	beq.n	400390 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400374:	6902      	ldr	r2, [r0, #16]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400376:	ea34 0202 	bics.w	r2, r4, r2
  40037a:	d1f9      	bne.n	400370 <spi_read_packet+0x2c>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  40037c:	6883      	ldr	r3, [r0, #8]
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(p_spi, &val);

		data[i] = val;
  40037e:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400382:	3d01      	subs	r5, #1
  400384:	d1ea      	bne.n	40035c <spi_read_packet+0x18>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400386:	2000      	movs	r0, #0
  400388:	e004      	b.n	400394 <spi_read_packet+0x50>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  40038a:	f06f 0002 	mvn.w	r0, #2
  40038e:	e001      	b.n	400394 <spi_read_packet+0x50>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400390:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  400394:	bc70      	pop	{r4, r5, r6}
  400396:	4770      	bx	lr

00400398 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400398:	b990      	cbnz	r0, 4003c0 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40039a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40039e:	460c      	mov	r4, r1
  4003a0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003a2:	2a00      	cmp	r2, #0
  4003a4:	dd0f      	ble.n	4003c6 <_read+0x2e>
  4003a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4003a8:	4e08      	ldr	r6, [pc, #32]	; (4003cc <_read+0x34>)
  4003aa:	4d09      	ldr	r5, [pc, #36]	; (4003d0 <_read+0x38>)
  4003ac:	6830      	ldr	r0, [r6, #0]
  4003ae:	4621      	mov	r1, r4
  4003b0:	682b      	ldr	r3, [r5, #0]
  4003b2:	4798      	blx	r3
		ptr++;
  4003b4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003b6:	42a7      	cmp	r7, r4
  4003b8:	d1f8      	bne.n	4003ac <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4003ba:	4640      	mov	r0, r8
  4003bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4003c0:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4003c4:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003c6:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4003c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003cc:	20400d48 	.word	0x20400d48
  4003d0:	20400d40 	.word	0x20400d40

004003d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4003d4:	3801      	subs	r0, #1
  4003d6:	2802      	cmp	r0, #2
  4003d8:	d815      	bhi.n	400406 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4003da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003de:	460e      	mov	r6, r1
  4003e0:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003e2:	b19a      	cbz	r2, 40040c <_write+0x38>
  4003e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4003e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400420 <_write+0x4c>
  4003ea:	4f0c      	ldr	r7, [pc, #48]	; (40041c <_write+0x48>)
  4003ec:	f8d8 0000 	ldr.w	r0, [r8]
  4003f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4003f4:	683b      	ldr	r3, [r7, #0]
  4003f6:	4798      	blx	r3
  4003f8:	2800      	cmp	r0, #0
  4003fa:	db0a      	blt.n	400412 <_write+0x3e>
  4003fc:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003fe:	3c01      	subs	r4, #1
  400400:	d1f4      	bne.n	4003ec <_write+0x18>
  400402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400406:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40040a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40040c:	2000      	movs	r0, #0
  40040e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400412:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40041a:	bf00      	nop
  40041c:	20400d44 	.word	0x20400d44
  400420:	20400d48 	.word	0x20400d48

00400424 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400428:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40042c:	4b99      	ldr	r3, [pc, #612]	; (400694 <board_init+0x270>)
  40042e:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400430:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400434:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400438:	4b97      	ldr	r3, [pc, #604]	; (400698 <board_init+0x274>)
  40043a:	2200      	movs	r2, #0
  40043c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400440:	695a      	ldr	r2, [r3, #20]
  400442:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400446:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400448:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40044c:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400450:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400454:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400458:	f006 0707 	and.w	r7, r6, #7
  40045c:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40045e:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400462:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400466:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40046a:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40046e:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400470:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400472:	fa05 f107 	lsl.w	r1, r5, r7
  400476:	fa03 f200 	lsl.w	r2, r3, r0
  40047a:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  40047c:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400480:	3b01      	subs	r3, #1
  400482:	f1b3 3fff 	cmp.w	r3, #4294967295
  400486:	d1f6      	bne.n	400476 <board_init+0x52>
        } while(sets--);
  400488:	3d01      	subs	r5, #1
  40048a:	f1b5 3fff 	cmp.w	r5, #4294967295
  40048e:	d1ef      	bne.n	400470 <board_init+0x4c>
  400490:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400494:	4b80      	ldr	r3, [pc, #512]	; (400698 <board_init+0x274>)
  400496:	695a      	ldr	r2, [r3, #20]
  400498:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40049c:	615a      	str	r2, [r3, #20]
  40049e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004a2:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004a6:	4a7d      	ldr	r2, [pc, #500]	; (40069c <board_init+0x278>)
  4004a8:	497d      	ldr	r1, [pc, #500]	; (4006a0 <board_init+0x27c>)
  4004aa:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004ac:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4004b0:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004b2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004b6:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004ba:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004be:	f022 0201 	bic.w	r2, r2, #1
  4004c2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004c6:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004ca:	f022 0201 	bic.w	r2, r2, #1
  4004ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004d2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004d6:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004da:	200a      	movs	r0, #10
  4004dc:	4c71      	ldr	r4, [pc, #452]	; (4006a4 <board_init+0x280>)
  4004de:	47a0      	blx	r4
  4004e0:	200b      	movs	r0, #11
  4004e2:	47a0      	blx	r4
  4004e4:	200c      	movs	r0, #12
  4004e6:	47a0      	blx	r4
  4004e8:	2010      	movs	r0, #16
  4004ea:	47a0      	blx	r4
  4004ec:	2011      	movs	r0, #17
  4004ee:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004f0:	4e6d      	ldr	r6, [pc, #436]	; (4006a8 <board_init+0x284>)
  4004f2:	f44f 7880 	mov.w	r8, #256	; 0x100
  4004f6:	f8c6 8010 	str.w	r8, [r6, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004fa:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004fe:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400502:	4c6a      	ldr	r4, [pc, #424]	; (4006ac <board_init+0x288>)
  400504:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400508:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40050a:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40050e:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400510:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400514:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400516:	6225      	str	r5, [r4, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400518:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40051c:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40051e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400522:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400524:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400526:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40052a:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40052c:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400530:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400534:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400538:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  40053c:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40053e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400542:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400544:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400546:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40054a:	6f22      	ldr	r2, [r4, #112]	; 0x70
  40054c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400550:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400552:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400554:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400558:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40055a:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40055c:	4a54      	ldr	r2, [pc, #336]	; (4006b0 <board_init+0x28c>)
  40055e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400562:	f043 0310 	orr.w	r3, r3, #16
  400566:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40056a:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  40056e:	2310      	movs	r3, #16
  400570:	6613      	str	r3, [r2, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400572:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400576:	6553      	str	r3, [r2, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400578:	6253      	str	r3, [r2, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40057a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  40057e:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400580:	4319      	orrs	r1, r3
  400582:	6711      	str	r1, [r2, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400584:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400586:	4319      	orrs	r1, r3
  400588:	6751      	str	r1, [r2, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40058a:	6053      	str	r3, [r2, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40058c:	2208      	movs	r2, #8
  40058e:	6622      	str	r2, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400590:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400594:	6562      	str	r2, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400596:	6262      	str	r2, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400598:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40059c:	6f21      	ldr	r1, [r4, #112]	; 0x70
  40059e:	f021 0108 	bic.w	r1, r1, #8
  4005a2:	6721      	str	r1, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005a4:	6f61      	ldr	r1, [r4, #116]	; 0x74
  4005a6:	f021 0108 	bic.w	r1, r1, #8
  4005aa:	6761      	str	r1, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005ac:	6062      	str	r2, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4005ae:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4005b0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4005b4:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4005b6:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4005b8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4005bc:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4005be:	f022 0210 	bic.w	r2, r2, #16
  4005c2:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005c4:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4005c6:	f022 0210 	bic.w	r2, r2, #16
  4005ca:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005cc:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4005ce:	2300      	movs	r3, #0
  4005d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4005d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005d8:	4630      	mov	r0, r6
  4005da:	4f36      	ldr	r7, [pc, #216]	; (4006b4 <board_init+0x290>)
  4005dc:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  4005de:	2300      	movs	r3, #0
  4005e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4005e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005e8:	4630      	mov	r0, r6
  4005ea:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  4005ec:	2301      	movs	r3, #1
  4005ee:	22ff      	movs	r2, #255	; 0xff
  4005f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005f4:	4630      	mov	r0, r6
  4005f6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  4005f8:	2301      	movs	r3, #1
  4005fa:	223f      	movs	r2, #63	; 0x3f
  4005fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400600:	482d      	ldr	r0, [pc, #180]	; (4006b8 <board_init+0x294>)
  400602:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400604:	2301      	movs	r3, #1
  400606:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  40060a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40060e:	4620      	mov	r0, r4
  400610:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400612:	2301      	movs	r3, #1
  400614:	4642      	mov	r2, r8
  400616:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40061a:	4630      	mov	r0, r6
  40061c:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  40061e:	2301      	movs	r3, #1
  400620:	462a      	mov	r2, r5
  400622:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400626:	4630      	mov	r0, r6
  400628:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  40062a:	2301      	movs	r3, #1
  40062c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400630:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400634:	4821      	ldr	r0, [pc, #132]	; (4006bc <board_init+0x298>)
  400636:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400638:	2300      	movs	r3, #0
  40063a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40063e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400642:	4630      	mov	r0, r6
  400644:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400646:	f44f 7100 	mov.w	r1, #512	; 0x200
  40064a:	4630      	mov	r0, r6
  40064c:	4b1c      	ldr	r3, [pc, #112]	; (4006c0 <board_init+0x29c>)
  40064e:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400650:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400654:	2074      	movs	r0, #116	; 0x74
  400656:	4c1b      	ldr	r4, [pc, #108]	; (4006c4 <board_init+0x2a0>)
  400658:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  40065a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40065e:	2075      	movs	r0, #117	; 0x75
  400660:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400662:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400666:	2076      	movs	r0, #118	; 0x76
  400668:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  40066a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40066e:	207b      	movs	r0, #123	; 0x7b
  400670:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400672:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400676:	2018      	movs	r0, #24
  400678:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  40067a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40067e:	2006      	movs	r0, #6
  400680:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400682:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400686:	2053      	movs	r0, #83	; 0x53
  400688:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  40068a:	2053      	movs	r0, #83	; 0x53
  40068c:	4b0e      	ldr	r3, [pc, #56]	; (4006c8 <board_init+0x2a4>)
  40068e:	4798      	blx	r3
  400690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400694:	400e1850 	.word	0x400e1850
  400698:	e000ed00 	.word	0xe000ed00
  40069c:	400e0c00 	.word	0x400e0c00
  4006a0:	5a00080c 	.word	0x5a00080c
  4006a4:	00401555 	.word	0x00401555
  4006a8:	400e1200 	.word	0x400e1200
  4006ac:	400e0e00 	.word	0x400e0e00
  4006b0:	40088000 	.word	0x40088000
  4006b4:	00401171 	.word	0x00401171
  4006b8:	400e1600 	.word	0x400e1600
  4006bc:	400e1400 	.word	0x400e1400
  4006c0:	00401079 	.word	0x00401079
  4006c4:	00401245 	.word	0x00401245
  4006c8:	0040120d 	.word	0x0040120d

004006cc <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4006cc:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  4006ce:	6804      	ldr	r4, [r0, #0]
  4006d0:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006d4:	d302      	bcc.n	4006dc <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  4006d6:	f240 143f 	movw	r4, #319	; 0x13f
  4006da:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  4006dc:	6814      	ldr	r4, [r2, #0]
  4006de:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006e2:	d302      	bcc.n	4006ea <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  4006e4:	f240 143f 	movw	r4, #319	; 0x13f
  4006e8:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  4006ea:	680c      	ldr	r4, [r1, #0]
  4006ec:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4006f0:	d302      	bcc.n	4006f8 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  4006f2:	f240 14df 	movw	r4, #479	; 0x1df
  4006f6:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  4006f8:	681c      	ldr	r4, [r3, #0]
  4006fa:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4006fe:	d302      	bcc.n	400706 <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400700:	f240 14df 	movw	r4, #479	; 0x1df
  400704:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400706:	6804      	ldr	r4, [r0, #0]
  400708:	6815      	ldr	r5, [r2, #0]
  40070a:	42ac      	cmp	r4, r5
  40070c:	d901      	bls.n	400712 <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40070e:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400710:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400712:	680a      	ldr	r2, [r1, #0]
  400714:	6818      	ldr	r0, [r3, #0]
  400716:	4282      	cmp	r2, r0
  400718:	d901      	bls.n	40071e <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40071a:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  40071c:	601a      	str	r2, [r3, #0]
	}
}
  40071e:	bc30      	pop	{r4, r5}
  400720:	4770      	bx	lr
  400722:	bf00      	nop

00400724 <ili9488_write_ram_prepare>:
#ifdef ILI9488_SPIMODE
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9488_write_ram_prepare(void)
{
  400724:	b510      	push	{r4, lr}
  400726:	b082      	sub	sp, #8
	volatile uint32_t i;
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400728:	2006      	movs	r0, #6
  40072a:	4b0a      	ldr	r3, [pc, #40]	; (400754 <ili9488_write_ram_prepare+0x30>)
  40072c:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  40072e:	2300      	movs	r3, #0
  400730:	2203      	movs	r2, #3
  400732:	212c      	movs	r1, #44	; 0x2c
  400734:	4808      	ldr	r0, [pc, #32]	; (400758 <ili9488_write_ram_prepare+0x34>)
  400736:	4c09      	ldr	r4, [pc, #36]	; (40075c <ili9488_write_ram_prepare+0x38>)
  400738:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  40073a:	2300      	movs	r3, #0
  40073c:	9301      	str	r3, [sp, #4]
  40073e:	9b01      	ldr	r3, [sp, #4]
  400740:	2bfe      	cmp	r3, #254	; 0xfe
  400742:	d805      	bhi.n	400750 <ili9488_write_ram_prepare+0x2c>
  400744:	9b01      	ldr	r3, [sp, #4]
  400746:	3301      	adds	r3, #1
  400748:	9301      	str	r3, [sp, #4]
  40074a:	9b01      	ldr	r3, [sp, #4]
  40074c:	2bfe      	cmp	r3, #254	; 0xfe
  40074e:	d9f9      	bls.n	400744 <ili9488_write_ram_prepare+0x20>
}
  400750:	b002      	add	sp, #8
  400752:	bd10      	pop	{r4, pc}
  400754:	00401229 	.word	0x00401229
  400758:	40008000 	.word	0x40008000
  40075c:	004017c9 	.word	0x004017c9

00400760 <ili9488_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 * \param size the number of parameters.
 */
static void ili9488_write_register(uint8_t uc_reg, const ili9488_color_t *us_data, uint32_t size)
{
  400760:	b570      	push	{r4, r5, r6, lr}
  400762:	b082      	sub	sp, #8
  400764:	4605      	mov	r5, r0
  400766:	460e      	mov	r6, r1
  400768:	4614      	mov	r4, r2
	volatile uint32_t i;

	/* Transfer cmd */
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  40076a:	2006      	movs	r0, #6
  40076c:	4b14      	ldr	r3, [pc, #80]	; (4007c0 <ili9488_write_register+0x60>)
  40076e:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400770:	2300      	movs	r3, #0
  400772:	2203      	movs	r2, #3
  400774:	4629      	mov	r1, r5
  400776:	4813      	ldr	r0, [pc, #76]	; (4007c4 <ili9488_write_register+0x64>)
  400778:	4d13      	ldr	r5, [pc, #76]	; (4007c8 <ili9488_write_register+0x68>)
  40077a:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  40077c:	2300      	movs	r3, #0
  40077e:	9301      	str	r3, [sp, #4]
  400780:	9b01      	ldr	r3, [sp, #4]
  400782:	2bfe      	cmp	r3, #254	; 0xfe
  400784:	d805      	bhi.n	400792 <ili9488_write_register+0x32>
  400786:	9b01      	ldr	r3, [sp, #4]
  400788:	3301      	adds	r3, #1
  40078a:	9301      	str	r3, [sp, #4]
  40078c:	9b01      	ldr	r3, [sp, #4]
  40078e:	2bfe      	cmp	r3, #254	; 0xfe
  400790:	d9f9      	bls.n	400786 <ili9488_write_register+0x26>

	if(size > 0) {
  400792:	b194      	cbz	r4, 4007ba <ili9488_write_register+0x5a>
		/* Transfer data */
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400794:	2006      	movs	r0, #6
  400796:	4b0d      	ldr	r3, [pc, #52]	; (4007cc <ili9488_write_register+0x6c>)
  400798:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  40079a:	4622      	mov	r2, r4
  40079c:	4631      	mov	r1, r6
  40079e:	4809      	ldr	r0, [pc, #36]	; (4007c4 <ili9488_write_register+0x64>)
  4007a0:	4b0b      	ldr	r3, [pc, #44]	; (4007d0 <ili9488_write_register+0x70>)
  4007a2:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  4007a4:	2300      	movs	r3, #0
  4007a6:	9301      	str	r3, [sp, #4]
  4007a8:	9b01      	ldr	r3, [sp, #4]
  4007aa:	2b5e      	cmp	r3, #94	; 0x5e
  4007ac:	d805      	bhi.n	4007ba <ili9488_write_register+0x5a>
  4007ae:	9b01      	ldr	r3, [sp, #4]
  4007b0:	3301      	adds	r3, #1
  4007b2:	9301      	str	r3, [sp, #4]
  4007b4:	9b01      	ldr	r3, [sp, #4]
  4007b6:	2b5e      	cmp	r3, #94	; 0x5e
  4007b8:	d9f9      	bls.n	4007ae <ili9488_write_register+0x4e>
	}
}
  4007ba:	b002      	add	sp, #8
  4007bc:	bd70      	pop	{r4, r5, r6, pc}
  4007be:	bf00      	nop
  4007c0:	00401229 	.word	0x00401229
  4007c4:	40008000 	.word	0x40008000
  4007c8:	004017c9 	.word	0x004017c9
  4007cc:	0040120d 	.word	0x0040120d
  4007d0:	0040030d 	.word	0x0040030d

004007d4 <ili9488_write_ram_buffer>:
 *
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9488_write_ram_buffer(const ili9488_color_t *p_ul_buf, uint32_t ul_size)
{
  4007d4:	b530      	push	{r4, r5, lr}
  4007d6:	b083      	sub	sp, #12
  4007d8:	4604      	mov	r4, r0
  4007da:	460d      	mov	r5, r1
	volatile uint32_t i;
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  4007dc:	2006      	movs	r0, #6
  4007de:	4b0a      	ldr	r3, [pc, #40]	; (400808 <ili9488_write_ram_buffer+0x34>)
  4007e0:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  4007e2:	462a      	mov	r2, r5
  4007e4:	4621      	mov	r1, r4
  4007e6:	4809      	ldr	r0, [pc, #36]	; (40080c <ili9488_write_ram_buffer+0x38>)
  4007e8:	4b09      	ldr	r3, [pc, #36]	; (400810 <ili9488_write_ram_buffer+0x3c>)
  4007ea:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  4007ec:	2300      	movs	r3, #0
  4007ee:	9301      	str	r3, [sp, #4]
  4007f0:	9b01      	ldr	r3, [sp, #4]
  4007f2:	2bfe      	cmp	r3, #254	; 0xfe
  4007f4:	d805      	bhi.n	400802 <ili9488_write_ram_buffer+0x2e>
  4007f6:	9b01      	ldr	r3, [sp, #4]
  4007f8:	3301      	adds	r3, #1
  4007fa:	9301      	str	r3, [sp, #4]
  4007fc:	9b01      	ldr	r3, [sp, #4]
  4007fe:	2bfe      	cmp	r3, #254	; 0xfe
  400800:	d9f9      	bls.n	4007f6 <ili9488_write_ram_buffer+0x22>
}
  400802:	b003      	add	sp, #12
  400804:	bd30      	pop	{r4, r5, pc}
  400806:	bf00      	nop
  400808:	0040120d 	.word	0x0040120d
  40080c:	40008000 	.word	0x40008000
  400810:	0040030d 	.word	0x0040030d

00400814 <ili9488_delay>:
 */
void ili9488_delay(uint32_t ul_ms)
{
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400814:	4601      	mov	r1, r0
  400816:	b928      	cbnz	r0, 400824 <ili9488_delay+0x10>
  400818:	4770      	bx	lr
		for(i = 0; i < 100000; i++) {
  40081a:	3b01      	subs	r3, #1
  40081c:	d1fd      	bne.n	40081a <ili9488_delay+0x6>
 */
void ili9488_delay(uint32_t ul_ms)
{
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  40081e:	4291      	cmp	r1, r2
  400820:	d801      	bhi.n	400826 <ili9488_delay+0x12>
  400822:	4770      	bx	lr
  400824:	4a01      	ldr	r2, [pc, #4]	; (40082c <ili9488_delay+0x18>)

/**
 * \brief Delay function.
 */
void ili9488_delay(uint32_t ul_ms)
{
  400826:	4b02      	ldr	r3, [pc, #8]	; (400830 <ili9488_delay+0x1c>)
  400828:	e7f7      	b.n	40081a <ili9488_delay+0x6>
  40082a:	bf00      	nop
  40082c:	000186a1 	.word	0x000186a1
  400830:	000186a0 	.word	0x000186a0

00400834 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400834:	b500      	push	{lr}
  400836:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400838:	b118      	cbz	r0, 400842 <ili9488_set_display_direction+0xe>
		value = 0xE8;
  40083a:	23e8      	movs	r3, #232	; 0xe8
  40083c:	f88d 3007 	strb.w	r3, [sp, #7]
  400840:	e002      	b.n	400848 <ili9488_set_display_direction+0x14>
	} else {
		value = 0x48;
  400842:	2348      	movs	r3, #72	; 0x48
  400844:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400848:	2201      	movs	r2, #1
  40084a:	f10d 0107 	add.w	r1, sp, #7
  40084e:	2036      	movs	r0, #54	; 0x36
  400850:	4b02      	ldr	r3, [pc, #8]	; (40085c <ili9488_set_display_direction+0x28>)
  400852:	4798      	blx	r3
}
  400854:	b003      	add	sp, #12
  400856:	f85d fb04 	ldr.w	pc, [sp], #4
  40085a:	bf00      	nop
  40085c:	00400761 	.word	0x00400761

00400860 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400860:	b510      	push	{r4, lr}
  400862:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400864:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400868:	3a01      	subs	r2, #1
  40086a:	4402      	add	r2, r0
  40086c:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400870:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400874:	3b01      	subs	r3, #1
  400876:	4419      	add	r1, r3
  400878:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  40087c:	0a03      	lsrs	r3, r0, #8
  40087e:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400882:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400886:	f3c2 2307 	ubfx	r3, r2, #8, #8
  40088a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  40088e:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400892:	2204      	movs	r2, #4
  400894:	eb0d 0102 	add.w	r1, sp, r2
  400898:	202a      	movs	r0, #42	; 0x2a
  40089a:	4c10      	ldr	r4, [pc, #64]	; (4008dc <ili9488_set_window+0x7c>)
  40089c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40089e:	2200      	movs	r2, #0
  4008a0:	4611      	mov	r1, r2
  4008a2:	4610      	mov	r0, r2
  4008a4:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  4008a6:	f89d 300b 	ldrb.w	r3, [sp, #11]
  4008aa:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  4008ae:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4008b2:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  4008b6:	f89d 3009 	ldrb.w	r3, [sp, #9]
  4008ba:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  4008be:	f89d 3008 	ldrb.w	r3, [sp, #8]
  4008c2:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  4008c6:	2204      	movs	r2, #4
  4008c8:	eb0d 0102 	add.w	r1, sp, r2
  4008cc:	202b      	movs	r0, #43	; 0x2b
  4008ce:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4008d0:	2200      	movs	r2, #0
  4008d2:	4611      	mov	r1, r2
  4008d4:	4610      	mov	r0, r2
  4008d6:	47a0      	blx	r4
}
  4008d8:	b004      	add	sp, #16
  4008da:	bd10      	pop	{r4, pc}
  4008dc:	00400761 	.word	0x00400761

004008e0 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  4008e0:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  4008e2:	2200      	movs	r2, #0
  4008e4:	4611      	mov	r1, r2
  4008e6:	2029      	movs	r0, #41	; 0x29
  4008e8:	4b01      	ldr	r3, [pc, #4]	; (4008f0 <ili9488_display_on+0x10>)
  4008ea:	4798      	blx	r3
  4008ec:	bd08      	pop	{r3, pc}
  4008ee:	bf00      	nop
  4008f0:	00400761 	.word	0x00400761

004008f4 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  4008f4:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  4008f6:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  4008fa:	f3c0 2107 	ubfx	r1, r0, #8, #8
  4008fe:	4b06      	ldr	r3, [pc, #24]	; (400918 <ili9488_set_foreground_color+0x24>)
  400900:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400904:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400906:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400908:	7098      	strb	r0, [r3, #2]
  40090a:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  40090c:	4293      	cmp	r3, r2
  40090e:	d1f9      	bne.n	400904 <ili9488_set_foreground_color+0x10>
		g_ul_pixel_cache[i++] = ul_color>>16;
		g_ul_pixel_cache[i++] = ul_color>>8;
		g_ul_pixel_cache[i++] = ul_color&0xFF;
	}
#endif
}
  400910:	f85d 4b04 	ldr.w	r4, [sp], #4
  400914:	4770      	bx	lr
  400916:	bf00      	nop
  400918:	204008c0 	.word	0x204008c0

0040091c <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  40091c:	b510      	push	{r4, lr}
  40091e:	b084      	sub	sp, #16
  400920:	f8ad 0006 	strh.w	r0, [sp, #6]
  400924:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400928:	0a03      	lsrs	r3, r0, #8
  40092a:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  40092e:	b2c0      	uxtb	r0, r0
  400930:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400934:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400938:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  40093c:	2204      	movs	r2, #4
  40093e:	a903      	add	r1, sp, #12
  400940:	202a      	movs	r0, #42	; 0x2a
  400942:	4c0e      	ldr	r4, [pc, #56]	; (40097c <ili9488_set_cursor_position+0x60>)
  400944:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400946:	2200      	movs	r2, #0
  400948:	4611      	mov	r1, r2
  40094a:	4610      	mov	r0, r2
  40094c:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  40094e:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400952:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400956:	f89d 3004 	ldrb.w	r3, [sp, #4]
  40095a:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  40095e:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400962:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400966:	2204      	movs	r2, #4
  400968:	a903      	add	r1, sp, #12
  40096a:	202b      	movs	r0, #43	; 0x2b
  40096c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40096e:	2200      	movs	r2, #0
  400970:	4611      	mov	r1, r2
  400972:	4610      	mov	r0, r2
  400974:	47a0      	blx	r4
}
  400976:	b004      	add	sp, #16
  400978:	bd10      	pop	{r4, pc}
  40097a:	bf00      	nop
  40097c:	00400761 	.word	0x00400761

00400980 <ili9488_init>:
 * \param p_opt pointer to ILI9488 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9488_init(struct ili9488_opt_t *p_opt)
{
  400980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400984:	b087      	sub	sp, #28
  400986:	4681      	mov	r9, r0
			| SMC_MODE_DBW_16_BIT
			| SMC_MODE_EXNW_MODE_DISABLED
			| SMC_MODE_TDF_CYCLES(0xF));
#endif
#ifdef ILI9488_SPIMODE
	struct spi_device ILI9488_SPI_DEVICE = {
  400988:	2403      	movs	r4, #3
  40098a:	af06      	add	r7, sp, #24
  40098c:	f847 4d08 	str.w	r4, [r7, #-8]!
		// Board specific chip select configuration
		.id = BOARD_ILI9488_SPI_NPCS
	};

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9488_SPI);
  400990:	4e5c      	ldr	r6, [pc, #368]	; (400b04 <ili9488_init+0x184>)
  400992:	4630      	mov	r0, r6
  400994:	4b5c      	ldr	r3, [pc, #368]	; (400b08 <ili9488_init+0x188>)
  400996:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400998:	2500      	movs	r5, #0
  40099a:	9500      	str	r5, [sp, #0]
  40099c:	4b5b      	ldr	r3, [pc, #364]	; (400b0c <ili9488_init+0x18c>)
  40099e:	4622      	mov	r2, r4
  4009a0:	4639      	mov	r1, r7
  4009a2:	4630      	mov	r0, r6
  4009a4:	f8df 8194 	ldr.w	r8, [pc, #404]	; 400b3c <ili9488_init+0x1bc>
  4009a8:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  4009aa:	462a      	mov	r2, r5
  4009ac:	4621      	mov	r1, r4
  4009ae:	4630      	mov	r0, r6
  4009b0:	4b57      	ldr	r3, [pc, #348]	; (400b10 <ili9488_init+0x190>)
  4009b2:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  4009b4:	4639      	mov	r1, r7
  4009b6:	4630      	mov	r0, r6
  4009b8:	4b56      	ldr	r3, [pc, #344]	; (400b14 <ili9488_init+0x194>)
  4009ba:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009bc:	2001      	movs	r0, #1
  4009be:	6030      	str	r0, [r6, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4009c0:	6170      	str	r0, [r6, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9488_SPI);
	spi_enable_interrupt(BOARD_ILI9488_SPI, SPI_IER_RDRF);
#endif

	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  4009c2:	462a      	mov	r2, r5
  4009c4:	4629      	mov	r1, r5
  4009c6:	4f54      	ldr	r7, [pc, #336]	; (400b18 <ili9488_init+0x198>)
  4009c8:	47b8      	blx	r7
	ili9488_delay(200);
  4009ca:	20c8      	movs	r0, #200	; 0xc8
  4009cc:	4e53      	ldr	r6, [pc, #332]	; (400b1c <ili9488_init+0x19c>)
  4009ce:	47b0      	blx	r6

	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  4009d0:	462a      	mov	r2, r5
  4009d2:	4629      	mov	r1, r5
  4009d4:	2011      	movs	r0, #17
  4009d6:	47b8      	blx	r7
	ili9488_delay(200);
  4009d8:	20c8      	movs	r0, #200	; 0xc8
  4009da:	47b0      	blx	r6
{
	uint32_t i, chipid = 0;
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
  4009dc:	2381      	movs	r3, #129	; 0x81
  4009de:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  4009e2:	f88d 500b 	strb.w	r5, [sp, #11]
	for (i = 3; i > 0; i--) {
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4009e6:	f04f 0801 	mov.w	r8, #1
		reg++;
		for(j = 0; j < 0xFF; j++);
  4009ea:	462e      	mov	r6, r5
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
	param = 0x0;
	for (i = 3; i > 0; i--) {
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4009ec:	4642      	mov	r2, r8
  4009ee:	f10d 010a 	add.w	r1, sp, #10
  4009f2:	20fb      	movs	r0, #251	; 0xfb
  4009f4:	47b8      	blx	r7
		reg++;
  4009f6:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4009fa:	3301      	adds	r3, #1
  4009fc:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400a00:	9603      	str	r6, [sp, #12]
  400a02:	9b03      	ldr	r3, [sp, #12]
  400a04:	2bfe      	cmp	r3, #254	; 0xfe
  400a06:	d805      	bhi.n	400a14 <ili9488_init+0x94>
  400a08:	9b03      	ldr	r3, [sp, #12]
  400a0a:	3301      	adds	r3, #1
  400a0c:	9303      	str	r3, [sp, #12]
  400a0e:	9b03      	ldr	r3, [sp, #12]
  400a10:	2bfe      	cmp	r3, #254	; 0xfe
  400a12:	d9f9      	bls.n	400a08 <ili9488_init+0x88>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400a14:	4632      	mov	r2, r6
  400a16:	4631      	mov	r1, r6
  400a18:	20d3      	movs	r0, #211	; 0xd3
  400a1a:	47b8      	blx	r7
		{
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400a1c:	2006      	movs	r0, #6
  400a1e:	4b40      	ldr	r3, [pc, #256]	; (400b20 <ili9488_init+0x1a0>)
  400a20:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400a22:	4642      	mov	r2, r8
  400a24:	f10d 0109 	add.w	r1, sp, #9
  400a28:	4836      	ldr	r0, [pc, #216]	; (400b04 <ili9488_init+0x184>)
  400a2a:	4b3e      	ldr	r3, [pc, #248]	; (400b24 <ili9488_init+0x1a4>)
  400a2c:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400a2e:	9603      	str	r6, [sp, #12]
  400a30:	9b03      	ldr	r3, [sp, #12]
  400a32:	2bfe      	cmp	r3, #254	; 0xfe
  400a34:	d805      	bhi.n	400a42 <ili9488_init+0xc2>
  400a36:	9b03      	ldr	r3, [sp, #12]
  400a38:	3301      	adds	r3, #1
  400a3a:	9303      	str	r3, [sp, #12]
  400a3c:	9b03      	ldr	r3, [sp, #12]
  400a3e:	2bfe      	cmp	r3, #254	; 0xfe
  400a40:	d9f9      	bls.n	400a36 <ili9488_init+0xb6>
		}
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400a42:	3c01      	subs	r4, #1
  400a44:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400a48:	00e2      	lsls	r2, r4, #3
  400a4a:	4093      	lsls	r3, r2
  400a4c:	431d      	orrs	r5, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400a4e:	4642      	mov	r2, r8
  400a50:	f10d 010b 	add.w	r1, sp, #11
  400a54:	20fb      	movs	r0, #251	; 0xfb
  400a56:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400a58:	9603      	str	r6, [sp, #12]
  400a5a:	9a03      	ldr	r2, [sp, #12]
  400a5c:	f640 73fe 	movw	r3, #4094	; 0xffe
  400a60:	429a      	cmp	r2, r3
  400a62:	d806      	bhi.n	400a72 <ili9488_init+0xf2>
  400a64:	461a      	mov	r2, r3
  400a66:	9b03      	ldr	r3, [sp, #12]
  400a68:	3301      	adds	r3, #1
  400a6a:	9303      	str	r3, [sp, #12]
  400a6c:	9b03      	ldr	r3, [sp, #12]
  400a6e:	4293      	cmp	r3, r2
  400a70:	d9f9      	bls.n	400a66 <ili9488_init+0xe6>
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
	param = 0x0;
	for (i = 3; i > 0; i--) {
  400a72:	2c00      	cmp	r4, #0
  400a74:	d1ba      	bne.n	4009ec <ili9488_init+0x6c>
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
	ili9488_delay(200);

	/** read chipid */
	chipid = ili9488_read_chipid();
	if (chipid != ILI9488_DEVICE_CODE) {
  400a76:	f249 4388 	movw	r3, #38024	; 0x9488
  400a7a:	429d      	cmp	r5, r3
  400a7c:	d13e      	bne.n	400afc <ili9488_init+0x17c>
		return 1;
	}

	/** make it tRGB and reverse the column order */
	param = 0x48;
  400a7e:	ad06      	add	r5, sp, #24
  400a80:	2348      	movs	r3, #72	; 0x48
  400a82:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400a86:	2201      	movs	r2, #1
  400a88:	4629      	mov	r1, r5
  400a8a:	2036      	movs	r0, #54	; 0x36
  400a8c:	4e22      	ldr	r6, [pc, #136]	; (400b18 <ili9488_init+0x198>)
  400a8e:	47b0      	blx	r6
	ili9488_delay(100);
  400a90:	2064      	movs	r0, #100	; 0x64
  400a92:	4c22      	ldr	r4, [pc, #136]	; (400b1c <ili9488_init+0x19c>)
  400a94:	47a0      	blx	r4

	param = 0x04;
  400a96:	2304      	movs	r3, #4
  400a98:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400a9c:	2201      	movs	r2, #1
  400a9e:	4629      	mov	r1, r5
  400aa0:	20cf      	movs	r0, #207	; 0xcf
  400aa2:	47b0      	blx	r6
	ili9488_delay(100);
  400aa4:	2064      	movs	r0, #100	; 0x64
  400aa6:	47a0      	blx	r4
	ili9488_delay(100);
	ili9488_write_register(ILI9488_CMD_PARTIAL_MODE_ON, 0, 0);
	ili9488_delay(100);
#endif
#ifdef ILI9488_SPIMODE
	param = 0x06;
  400aa8:	2306      	movs	r3, #6
  400aaa:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400aae:	2201      	movs	r2, #1
  400ab0:	4629      	mov	r1, r5
  400ab2:	203a      	movs	r0, #58	; 0x3a
  400ab4:	47b0      	blx	r6
	ili9488_delay(100);
  400ab6:	2064      	movs	r0, #100	; 0x64
  400ab8:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  400aba:	2200      	movs	r2, #0
  400abc:	4611      	mov	r1, r2
  400abe:	2013      	movs	r0, #19
  400ac0:	47b0      	blx	r6
	ili9488_delay(100);
  400ac2:	2064      	movs	r0, #100	; 0x64
  400ac4:	47a0      	blx	r4
#endif

	ili9488_display_on();
  400ac6:	4b18      	ldr	r3, [pc, #96]	; (400b28 <ili9488_init+0x1a8>)
  400ac8:	4798      	blx	r3
	ili9488_delay(100);
  400aca:	2064      	movs	r0, #100	; 0x64
  400acc:	47a0      	blx	r4

	ili9488_set_display_direction(LANDSCAPE);
  400ace:	2000      	movs	r0, #0
  400ad0:	4b16      	ldr	r3, [pc, #88]	; (400b2c <ili9488_init+0x1ac>)
  400ad2:	4798      	blx	r3
	ili9488_delay(100);
  400ad4:	2064      	movs	r0, #100	; 0x64
  400ad6:	47a0      	blx	r4

	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400ad8:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  400adc:	f8b9 2000 	ldrh.w	r2, [r9]
  400ae0:	2100      	movs	r1, #0
  400ae2:	4608      	mov	r0, r1
  400ae4:	4c12      	ldr	r4, [pc, #72]	; (400b30 <ili9488_init+0x1b0>)
  400ae6:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  400ae8:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400aec:	4b11      	ldr	r3, [pc, #68]	; (400b34 <ili9488_init+0x1b4>)
  400aee:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  400af0:	2100      	movs	r1, #0
  400af2:	4608      	mov	r0, r1
  400af4:	4b10      	ldr	r3, [pc, #64]	; (400b38 <ili9488_init+0x1b8>)
  400af6:	4798      	blx	r3

	return 0;
  400af8:	2000      	movs	r0, #0
  400afa:	e000      	b.n	400afe <ili9488_init+0x17e>
	ili9488_delay(200);

	/** read chipid */
	chipid = ili9488_read_chipid();
	if (chipid != ILI9488_DEVICE_CODE) {
		return 1;
  400afc:	2001      	movs	r0, #1
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
	ili9488_set_foreground_color(p_opt->foreground_color);
	ili9488_set_cursor_position(0, 0);

	return 0;
}
  400afe:	b007      	add	sp, #28
  400b00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400b04:	40008000 	.word	0x40008000
  400b08:	0040020d 	.word	0x0040020d
  400b0c:	01312d00 	.word	0x01312d00
  400b10:	00401841 	.word	0x00401841
  400b14:	004002e1 	.word	0x004002e1
  400b18:	00400761 	.word	0x00400761
  400b1c:	00400815 	.word	0x00400815
  400b20:	0040120d 	.word	0x0040120d
  400b24:	00400345 	.word	0x00400345
  400b28:	004008e1 	.word	0x004008e1
  400b2c:	00400835 	.word	0x00400835
  400b30:	00400861 	.word	0x00400861
  400b34:	004008f5 	.word	0x004008f5
  400b38:	0040091d 	.word	0x0040091d
  400b3c:	00400261 	.word	0x00400261

00400b40 <ili9488_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
  400b40:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
  400b44:	d20f      	bcs.n	400b66 <ili9488_draw_pixel+0x26>
  400b46:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
  400b4a:	d20c      	bcs.n	400b66 <ili9488_draw_pixel+0x26>
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400b4c:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
		return 1;
	}

	/* Set cursor */
	ili9488_set_cursor_position(ul_x, ul_y);
  400b4e:	b289      	uxth	r1, r1
  400b50:	b280      	uxth	r0, r0
  400b52:	4b06      	ldr	r3, [pc, #24]	; (400b6c <ili9488_draw_pixel+0x2c>)
  400b54:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <ili9488_draw_pixel+0x30>)
  400b58:	4798      	blx	r3
	ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_COLOR_UNIT);
  400b5a:	2103      	movs	r1, #3
  400b5c:	4805      	ldr	r0, [pc, #20]	; (400b74 <ili9488_draw_pixel+0x34>)
  400b5e:	4b06      	ldr	r3, [pc, #24]	; (400b78 <ili9488_draw_pixel+0x38>)
  400b60:	4798      	blx	r3
	return 0;
  400b62:	2000      	movs	r0, #0
  400b64:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
		return 1;
  400b66:	2001      	movs	r0, #1
  400b68:	4770      	bx	lr
  400b6a:	bf00      	nop
  400b6c:	0040091d 	.word	0x0040091d
  400b70:	00400725 	.word	0x00400725
  400b74:	204008c0 	.word	0x204008c0
  400b78:	004007d5 	.word	0x004007d5

00400b7c <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b80:	b084      	sub	sp, #16
  400b82:	9003      	str	r0, [sp, #12]
  400b84:	9102      	str	r1, [sp, #8]
  400b86:	9201      	str	r2, [sp, #4]
  400b88:	aa04      	add	r2, sp, #16
  400b8a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400b8e:	4613      	mov	r3, r2
  400b90:	aa01      	add	r2, sp, #4
  400b92:	a902      	add	r1, sp, #8
  400b94:	a803      	add	r0, sp, #12
  400b96:	4c21      	ldr	r4, [pc, #132]	; (400c1c <ili9488_draw_filled_rectangle+0xa0>)
  400b98:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400b9a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400b9e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400ba2:	9b00      	ldr	r3, [sp, #0]
  400ba4:	3301      	adds	r3, #1
  400ba6:	1a5b      	subs	r3, r3, r1
  400ba8:	9a01      	ldr	r2, [sp, #4]
  400baa:	3201      	adds	r2, #1
  400bac:	1a12      	subs	r2, r2, r0
  400bae:	b29b      	uxth	r3, r3
  400bb0:	b292      	uxth	r2, r2
  400bb2:	4c1b      	ldr	r4, [pc, #108]	; (400c20 <ili9488_draw_filled_rectangle+0xa4>)
  400bb4:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400bb6:	4b1b      	ldr	r3, [pc, #108]	; (400c24 <ili9488_draw_filled_rectangle+0xa8>)
  400bb8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400bba:	9d03      	ldr	r5, [sp, #12]
  400bbc:	9b01      	ldr	r3, [sp, #4]
  400bbe:	1b59      	subs	r1, r3, r5
  400bc0:	9b00      	ldr	r3, [sp, #0]
  400bc2:	3301      	adds	r3, #1
  400bc4:	9d02      	ldr	r5, [sp, #8]
  400bc6:	1b5d      	subs	r5, r3, r5
  400bc8:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400bcc:	4c16      	ldr	r4, [pc, #88]	; (400c28 <ili9488_draw_filled_rectangle+0xac>)
  400bce:	fba4 3405 	umull	r3, r4, r4, r5
	while (blocks--) {
  400bd2:	0a24      	lsrs	r4, r4, #8
  400bd4:	d009      	beq.n	400bea <ili9488_draw_filled_rectangle+0x6e>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  400bd6:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400c30 <ili9488_draw_filled_rectangle+0xb4>
  400bda:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  400bde:	4e13      	ldr	r6, [pc, #76]	; (400c2c <ili9488_draw_filled_rectangle+0xb0>)
  400be0:	4639      	mov	r1, r7
  400be2:	4640      	mov	r0, r8
  400be4:	47b0      	blx	r6
	ili9488_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400be6:	3c01      	subs	r4, #1
  400be8:	d1fa      	bne.n	400be0 <ili9488_draw_filled_rectangle+0x64>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  400bea:	490f      	ldr	r1, [pc, #60]	; (400c28 <ili9488_draw_filled_rectangle+0xac>)
  400bec:	fba1 3105 	umull	r3, r1, r1, r5
  400bf0:	0a09      	lsrs	r1, r1, #8
  400bf2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400bf6:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  400bfa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  400bfe:	480c      	ldr	r0, [pc, #48]	; (400c30 <ili9488_draw_filled_rectangle+0xb4>)
  400c00:	4b0a      	ldr	r3, [pc, #40]	; (400c2c <ili9488_draw_filled_rectangle+0xb0>)
  400c02:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  400c04:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  400c08:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c0c:	2100      	movs	r1, #0
  400c0e:	4608      	mov	r0, r1
  400c10:	4c03      	ldr	r4, [pc, #12]	; (400c20 <ili9488_draw_filled_rectangle+0xa4>)
  400c12:	47a0      	blx	r4

}
  400c14:	b004      	add	sp, #16
  400c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c1a:	bf00      	nop
  400c1c:	004006cd 	.word	0x004006cd
  400c20:	00400861 	.word	0x00400861
  400c24:	00400725 	.word	0x00400725
  400c28:	cccccccd 	.word	0xcccccccd
  400c2c:	004007d5 	.word	0x004007d5
  400c30:	204008c0 	.word	0x204008c0

00400c34 <ili9488_draw_filled_circle>:
	signed int d;       /* Decision Variable */
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
  400c34:	2a00      	cmp	r2, #0
  400c36:	d049      	beq.n	400ccc <ili9488_draw_filled_circle+0x98>
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_filled_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  400c38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c3c:	4607      	mov	r7, r0
  400c3e:	4688      	mov	r8, r1
  400c40:	4615      	mov	r5, r2

	if (ul_r == 0) {
		return 1;
	}

	d = 3 - (ul_r << 1);
  400c42:	0056      	lsls	r6, r2, #1
  400c44:	f1c6 0603 	rsb	r6, r6, #3
	dwCurX = 0;
  400c48:	2400      	movs	r4, #0
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX, dwYmin);
  400c4a:	f8df a084 	ldr.w	sl, [pc, #132]	; 400cd0 <ili9488_draw_filled_circle+0x9c>
	d = 3 - (ul_r << 1);
	dwCurX = 0;
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
  400c4e:	42a7      	cmp	r7, r4
  400c50:	bf2c      	ite	cs
  400c52:	ebc4 0b07 	rsbcs	fp, r4, r7
  400c56:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
  400c5a:	45a8      	cmp	r8, r5
  400c5c:	bf2c      	ite	cs
  400c5e:	ebc5 0108 	rsbcs	r1, r5, r8
  400c62:	2100      	movcc	r1, #0
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX, dwYmin);
  400c64:	eb07 0904 	add.w	r9, r7, r4
  400c68:	460b      	mov	r3, r1
  400c6a:	464a      	mov	r2, r9
  400c6c:	4658      	mov	r0, fp
  400c6e:	47d0      	blx	sl
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurY, ul_x + dwCurX, ul_y + dwCurY);
  400c70:	eb08 0105 	add.w	r1, r8, r5
  400c74:	460b      	mov	r3, r1
  400c76:	464a      	mov	r2, r9
  400c78:	4658      	mov	r0, fp
  400c7a:	47d0      	blx	sl
		dwXmin = (dwCurY > ul_x) ? 0 : ul_x - dwCurY;
  400c7c:	42af      	cmp	r7, r5
  400c7e:	bf2c      	ite	cs
  400c80:	ebc5 0b07 	rsbcs	fp, r5, r7
  400c84:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
  400c88:	45a0      	cmp	r8, r4
  400c8a:	bf2c      	ite	cs
  400c8c:	ebc4 0108 	rsbcs	r1, r4, r8
  400c90:	2100      	movcc	r1, #0
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY, dwYmin);
  400c92:	eb07 0905 	add.w	r9, r7, r5
  400c96:	460b      	mov	r3, r1
  400c98:	464a      	mov	r2, r9
  400c9a:	4658      	mov	r0, fp
  400c9c:	47d0      	blx	sl
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurX, ul_x + dwCurY, ul_y + dwCurX);
  400c9e:	eb08 0104 	add.w	r1, r8, r4
  400ca2:	460b      	mov	r3, r1
  400ca4:	464a      	mov	r2, r9
  400ca6:	4658      	mov	r0, fp
  400ca8:	47d0      	blx	sl

		if (d < 0) {
  400caa:	2e00      	cmp	r6, #0
  400cac:	da03      	bge.n	400cb6 <ili9488_draw_filled_circle+0x82>
			d += (dwCurX << 2) + 6;
  400cae:	eb06 0684 	add.w	r6, r6, r4, lsl #2
  400cb2:	3606      	adds	r6, #6
  400cb4:	e004      	b.n	400cc0 <ili9488_draw_filled_circle+0x8c>
		} else {
			d += ((dwCurX - dwCurY) << 2) + 10;
  400cb6:	1b63      	subs	r3, r4, r5
  400cb8:	360a      	adds	r6, #10
  400cba:	eb06 0683 	add.w	r6, r6, r3, lsl #2
			dwCurY--;
  400cbe:	3d01      	subs	r5, #1
		}

		dwCurX++;
  400cc0:	3401      	adds	r4, #1

	d = 3 - (ul_r << 1);
	dwCurX = 0;
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
  400cc2:	42a5      	cmp	r5, r4
  400cc4:	d2c3      	bcs.n	400c4e <ili9488_draw_filled_circle+0x1a>
		}

		dwCurX++;
	}

	return 0;
  400cc6:	2000      	movs	r0, #0
  400cc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
		return 1;
  400ccc:	2001      	movs	r0, #1
  400cce:	4770      	bx	lr
  400cd0:	00400b7d 	.word	0x00400b7d

00400cd4 <ili9488_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400cd8:	b085      	sub	sp, #20
  400cda:	9003      	str	r0, [sp, #12]
  400cdc:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400cde:	7813      	ldrb	r3, [r2, #0]
  400ce0:	2b00      	cmp	r3, #0
  400ce2:	d045      	beq.n	400d70 <ili9488_draw_string+0x9c>
  400ce4:	468a      	mov	sl, r1
  400ce6:	9001      	str	r0, [sp, #4]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400ce8:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400d7c <ili9488_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400cec:	2b0a      	cmp	r3, #10
  400cee:	d104      	bne.n	400cfa <ili9488_draw_string+0x26>
			ul_y += gfont.height + 2;
  400cf0:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  400cf4:	9b03      	ldr	r3, [sp, #12]
  400cf6:	9301      	str	r3, [sp, #4]
  400cf8:	e034      	b.n	400d64 <ili9488_draw_string+0x90>
  400cfa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400cfe:	4e1e      	ldr	r6, [pc, #120]	; (400d78 <ili9488_draw_string+0xa4>)
  400d00:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400d04:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400d08:	9f01      	ldr	r7, [sp, #4]
  400d0a:	463b      	mov	r3, r7
  400d0c:	330a      	adds	r3, #10
  400d0e:	9300      	str	r3, [sp, #0]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400d10:	f10a 0907 	add.w	r9, sl, #7
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400d14:	2407      	movs	r4, #7
  400d16:	46b3      	mov	fp, r6
  400d18:	465d      	mov	r5, fp
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400d1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400d1e:	4123      	asrs	r3, r4
  400d20:	f013 0f01 	tst.w	r3, #1
  400d24:	d003      	beq.n	400d2e <ili9488_draw_string+0x5a>
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400d26:	ebc4 0109 	rsb	r1, r4, r9
  400d2a:	4638      	mov	r0, r7
  400d2c:	47c0      	blx	r8
  400d2e:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400d30:	f1b4 3fff 	cmp.w	r4, #4294967295
  400d34:	d1f0      	bne.n	400d18 <ili9488_draw_string+0x44>
  400d36:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400d38:	f10a 0b0f 	add.w	fp, sl, #15
				ili9488_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400d3c:	782b      	ldrb	r3, [r5, #0]
  400d3e:	4123      	asrs	r3, r4
  400d40:	f013 0f01 	tst.w	r3, #1
  400d44:	d003      	beq.n	400d4e <ili9488_draw_string+0x7a>
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400d46:	ebc4 010b 	rsb	r1, r4, fp
  400d4a:	4638      	mov	r0, r7
  400d4c:	47c0      	blx	r8
  400d4e:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400d50:	2c01      	cmp	r4, #1
  400d52:	d1f3      	bne.n	400d3c <ili9488_draw_string+0x68>
  400d54:	3602      	adds	r6, #2
  400d56:	3701      	adds	r7, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400d58:	9b00      	ldr	r3, [sp, #0]
  400d5a:	42bb      	cmp	r3, r7
  400d5c:	d1da      	bne.n	400d14 <ili9488_draw_string+0x40>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400d5e:	9b01      	ldr	r3, [sp, #4]
  400d60:	330c      	adds	r3, #12
  400d62:	9301      	str	r3, [sp, #4]
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400d64:	9a02      	ldr	r2, [sp, #8]
  400d66:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400d6a:	9202      	str	r2, [sp, #8]
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d1bd      	bne.n	400cec <ili9488_draw_string+0x18>
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400d70:	b005      	add	sp, #20
  400d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400d76:	bf00      	nop
  400d78:	00408cdc 	.word	0x00408cdc
  400d7c:	00400b41 	.word	0x00400b41

00400d80 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400d80:	b570      	push	{r4, r5, r6, lr}
  400d82:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400d84:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400d86:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400d88:	4013      	ands	r3, r2
  400d8a:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400d8c:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d8e:	4e1a      	ldr	r6, [pc, #104]	; (400df8 <afec_process_callback+0x78>)
  400d90:	4d1a      	ldr	r5, [pc, #104]	; (400dfc <afec_process_callback+0x7c>)
  400d92:	42a8      	cmp	r0, r5
  400d94:	bf14      	ite	ne
  400d96:	2000      	movne	r0, #0
  400d98:	2001      	moveq	r0, #1
  400d9a:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400d9c:	2c0b      	cmp	r4, #11
  400d9e:	d80a      	bhi.n	400db6 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400da0:	9a01      	ldr	r2, [sp, #4]
  400da2:	2301      	movs	r3, #1
  400da4:	40a3      	lsls	r3, r4
  400da6:	4213      	tst	r3, r2
  400da8:	d020      	beq.n	400dec <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400daa:	192b      	adds	r3, r5, r4
  400dac:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400db0:	b1e3      	cbz	r3, 400dec <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400db2:	4798      	blx	r3
  400db4:	e01a      	b.n	400dec <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400db6:	2c0e      	cmp	r4, #14
  400db8:	d80c      	bhi.n	400dd4 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400dba:	9a01      	ldr	r2, [sp, #4]
  400dbc:	f104 010c 	add.w	r1, r4, #12
  400dc0:	2301      	movs	r3, #1
  400dc2:	408b      	lsls	r3, r1
  400dc4:	4213      	tst	r3, r2
  400dc6:	d011      	beq.n	400dec <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400dc8:	192b      	adds	r3, r5, r4
  400dca:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400dce:	b16b      	cbz	r3, 400dec <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400dd0:	4798      	blx	r3
  400dd2:	e00b      	b.n	400dec <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400dd4:	9a01      	ldr	r2, [sp, #4]
  400dd6:	f104 010f 	add.w	r1, r4, #15
  400dda:	2301      	movs	r3, #1
  400ddc:	408b      	lsls	r3, r1
  400dde:	4213      	tst	r3, r2
  400de0:	d004      	beq.n	400dec <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400de2:	192b      	adds	r3, r5, r4
  400de4:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400de8:	b103      	cbz	r3, 400dec <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400dea:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400dec:	3401      	adds	r4, #1
  400dee:	2c10      	cmp	r4, #16
  400df0:	d1d4      	bne.n	400d9c <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400df2:	b002      	add	sp, #8
  400df4:	bd70      	pop	{r4, r5, r6, pc}
  400df6:	bf00      	nop
  400df8:	20400d4c 	.word	0x20400d4c
  400dfc:	40064000 	.word	0x40064000

00400e00 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400e00:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400e02:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400e04:	2301      	movs	r3, #1
  400e06:	408b      	lsls	r3, r1
  400e08:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400e0c:	7815      	ldrb	r5, [r2, #0]
  400e0e:	2d00      	cmp	r5, #0
  400e10:	bf08      	it	eq
  400e12:	2300      	moveq	r3, #0
  400e14:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400e16:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400e18:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400e1a:	004d      	lsls	r5, r1, #1
  400e1c:	2103      	movs	r1, #3
  400e1e:	40a9      	lsls	r1, r5
  400e20:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400e24:	7851      	ldrb	r1, [r2, #1]
  400e26:	40a9      	lsls	r1, r5
  400e28:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400e2a:	6541      	str	r1, [r0, #84]	; 0x54
}
  400e2c:	bc30      	pop	{r4, r5}
  400e2e:	4770      	bx	lr

00400e30 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400e30:	784a      	ldrb	r2, [r1, #1]
  400e32:	780b      	ldrb	r3, [r1, #0]
  400e34:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400e36:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400e38:	888a      	ldrh	r2, [r1, #4]
  400e3a:	884b      	ldrh	r3, [r1, #2]
  400e3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400e40:	6743      	str	r3, [r0, #116]	; 0x74
  400e42:	4770      	bx	lr

00400e44 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400e44:	2200      	movs	r2, #0
  400e46:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400e48:	4b08      	ldr	r3, [pc, #32]	; (400e6c <afec_get_config_defaults+0x28>)
  400e4a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400e4c:	4b08      	ldr	r3, [pc, #32]	; (400e70 <afec_get_config_defaults+0x2c>)
  400e4e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400e50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400e54:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400e56:	2302      	movs	r3, #2
  400e58:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400e5a:	2301      	movs	r3, #1
  400e5c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400e5e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400e60:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400e62:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400e64:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400e66:	7583      	strb	r3, [r0, #22]
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	11e1a300 	.word	0x11e1a300
  400e70:	005b8d80 	.word	0x005b8d80

00400e74 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400e74:	2300      	movs	r3, #0
  400e76:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400e78:	2301      	movs	r3, #1
  400e7a:	7043      	strb	r3, [r0, #1]
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop

00400e80 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400e80:	2300      	movs	r3, #0
  400e82:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400e84:	2320      	movs	r3, #32
  400e86:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400e88:	23ff      	movs	r3, #255	; 0xff
  400e8a:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400e8c:	f640 73ff 	movw	r3, #4095	; 0xfff
  400e90:	8083      	strh	r3, [r0, #4]
  400e92:	4770      	bx	lr

00400e94 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400e94:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400e96:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400e9a:	d150      	bne.n	400f3e <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400e9c:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400e9e:	2201      	movs	r2, #1
  400ea0:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ea2:	7cca      	ldrb	r2, [r1, #19]
  400ea4:	2a00      	cmp	r2, #0
  400ea6:	bf18      	it	ne
  400ea8:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400eac:	684a      	ldr	r2, [r1, #4]
  400eae:	688c      	ldr	r4, [r1, #8]
  400eb0:	fbb2 f2f4 	udiv	r2, r2, r4
  400eb4:	3a01      	subs	r2, #1
  400eb6:	0212      	lsls	r2, r2, #8
  400eb8:	b292      	uxth	r2, r2
  400eba:	68cc      	ldr	r4, [r1, #12]
  400ebc:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400ec0:	4322      	orrs	r2, r4
  400ec2:	7c0c      	ldrb	r4, [r1, #16]
  400ec4:	0624      	lsls	r4, r4, #24
  400ec6:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400eca:	4322      	orrs	r2, r4
  400ecc:	7c4c      	ldrb	r4, [r1, #17]
  400ece:	0724      	lsls	r4, r4, #28
  400ed0:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400ed4:	4322      	orrs	r2, r4
  400ed6:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400ed8:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400eda:	7d0b      	ldrb	r3, [r1, #20]
  400edc:	2b00      	cmp	r3, #0
  400ede:	bf14      	ite	ne
  400ee0:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400ee4:	2200      	moveq	r2, #0
  400ee6:	680b      	ldr	r3, [r1, #0]
  400ee8:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400eea:	7d4b      	ldrb	r3, [r1, #21]
  400eec:	2b00      	cmp	r3, #0
  400eee:	bf14      	ite	ne
  400ef0:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400ef4:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400ef6:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ef8:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400efa:	7d8b      	ldrb	r3, [r1, #22]
  400efc:	021b      	lsls	r3, r3, #8
  400efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400f02:	f043 030c 	orr.w	r3, r3, #12
  400f06:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400f0a:	4b10      	ldr	r3, [pc, #64]	; (400f4c <afec_init+0xb8>)
  400f0c:	4298      	cmp	r0, r3
  400f0e:	d109      	bne.n	400f24 <afec_init+0x90>
  400f10:	4b0f      	ldr	r3, [pc, #60]	; (400f50 <afec_init+0xbc>)
  400f12:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400f16:	2200      	movs	r2, #0
  400f18:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400f1c:	428b      	cmp	r3, r1
  400f1e:	d1fb      	bne.n	400f18 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400f20:	2000      	movs	r0, #0
  400f22:	e00f      	b.n	400f44 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400f24:	4b0b      	ldr	r3, [pc, #44]	; (400f54 <afec_init+0xc0>)
  400f26:	4298      	cmp	r0, r3
  400f28:	d10b      	bne.n	400f42 <afec_init+0xae>
  400f2a:	4b0b      	ldr	r3, [pc, #44]	; (400f58 <afec_init+0xc4>)
  400f2c:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400f30:	2200      	movs	r2, #0
  400f32:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400f36:	428b      	cmp	r3, r1
  400f38:	d1fb      	bne.n	400f32 <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400f3a:	2000      	movs	r0, #0
  400f3c:	e002      	b.n	400f44 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400f3e:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400f40:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400f42:	2000      	movs	r0, #0
}
  400f44:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f48:	4770      	bx	lr
  400f4a:	bf00      	nop
  400f4c:	4003c000 	.word	0x4003c000
  400f50:	20400d48 	.word	0x20400d48
  400f54:	40064000 	.word	0x40064000
  400f58:	20400d88 	.word	0x20400d88

00400f5c <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400f5c:	4b0c      	ldr	r3, [pc, #48]	; (400f90 <afec_enable_interrupt+0x34>)
  400f5e:	4299      	cmp	r1, r3
  400f60:	d101      	bne.n	400f66 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400f62:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400f64:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400f66:	290b      	cmp	r1, #11
  400f68:	d809      	bhi.n	400f7e <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400f6a:	d103      	bne.n	400f74 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400f6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400f70:	6243      	str	r3, [r0, #36]	; 0x24
  400f72:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400f74:	2301      	movs	r3, #1
  400f76:	fa03 f101 	lsl.w	r1, r3, r1
  400f7a:	6241      	str	r1, [r0, #36]	; 0x24
  400f7c:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400f7e:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400f80:	bf94      	ite	ls
  400f82:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400f84:	310f      	addhi	r1, #15
  400f86:	2301      	movs	r3, #1
  400f88:	fa03 f101 	lsl.w	r1, r3, r1
  400f8c:	6241      	str	r1, [r0, #36]	; 0x24
  400f8e:	4770      	bx	lr
  400f90:	47000fff 	.word	0x47000fff

00400f94 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400f94:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400f96:	4c11      	ldr	r4, [pc, #68]	; (400fdc <afec_set_callback+0x48>)
  400f98:	42a0      	cmp	r0, r4
  400f9a:	bf0c      	ite	eq
  400f9c:	2410      	moveq	r4, #16
  400f9e:	2400      	movne	r4, #0
  400fa0:	440c      	add	r4, r1
  400fa2:	4d0f      	ldr	r5, [pc, #60]	; (400fe0 <afec_set_callback+0x4c>)
  400fa4:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400fa8:	d00a      	beq.n	400fc0 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400faa:	4a0e      	ldr	r2, [pc, #56]	; (400fe4 <afec_set_callback+0x50>)
  400fac:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400fb0:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400fb4:	015b      	lsls	r3, r3, #5
  400fb6:	b2db      	uxtb	r3, r3
  400fb8:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400fbc:	6014      	str	r4, [r2, #0]
  400fbe:	e009      	b.n	400fd4 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400fc0:	4a08      	ldr	r2, [pc, #32]	; (400fe4 <afec_set_callback+0x50>)
  400fc2:	f44f 7480 	mov.w	r4, #256	; 0x100
  400fc6:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400fca:	015b      	lsls	r3, r3, #5
  400fcc:	b2db      	uxtb	r3, r3
  400fce:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400fd2:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400fd4:	4b04      	ldr	r3, [pc, #16]	; (400fe8 <afec_set_callback+0x54>)
  400fd6:	4798      	blx	r3
  400fd8:	bd38      	pop	{r3, r4, r5, pc}
  400fda:	bf00      	nop
  400fdc:	40064000 	.word	0x40064000
  400fe0:	20400d4c 	.word	0x20400d4c
  400fe4:	e000e100 	.word	0xe000e100
  400fe8:	00400f5d 	.word	0x00400f5d

00400fec <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400fec:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400fee:	4802      	ldr	r0, [pc, #8]	; (400ff8 <AFEC0_Handler+0xc>)
  400ff0:	4b02      	ldr	r3, [pc, #8]	; (400ffc <AFEC0_Handler+0x10>)
  400ff2:	4798      	blx	r3
  400ff4:	bd08      	pop	{r3, pc}
  400ff6:	bf00      	nop
  400ff8:	4003c000 	.word	0x4003c000
  400ffc:	00400d81 	.word	0x00400d81

00401000 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401000:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  401002:	4802      	ldr	r0, [pc, #8]	; (40100c <AFEC1_Handler+0xc>)
  401004:	4b02      	ldr	r3, [pc, #8]	; (401010 <AFEC1_Handler+0x10>)
  401006:	4798      	blx	r3
  401008:	bd08      	pop	{r3, pc}
  40100a:	bf00      	nop
  40100c:	40064000 	.word	0x40064000
  401010:	00400d81 	.word	0x00400d81

00401014 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401014:	b500      	push	{lr}
  401016:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  401018:	4b13      	ldr	r3, [pc, #76]	; (401068 <afec_enable+0x54>)
  40101a:	4298      	cmp	r0, r3
  40101c:	bf0c      	ite	eq
  40101e:	2028      	moveq	r0, #40	; 0x28
  401020:	201d      	movne	r0, #29
  401022:	4b12      	ldr	r3, [pc, #72]	; (40106c <afec_enable+0x58>)
  401024:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  401026:	4b12      	ldr	r3, [pc, #72]	; (401070 <afec_enable+0x5c>)
  401028:	789b      	ldrb	r3, [r3, #2]
  40102a:	2bff      	cmp	r3, #255	; 0xff
  40102c:	d100      	bne.n	401030 <afec_enable+0x1c>
  40102e:	e7fe      	b.n	40102e <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401030:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401034:	fab3 f383 	clz	r3, r3
  401038:	095b      	lsrs	r3, r3, #5
  40103a:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40103c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40103e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401042:	2200      	movs	r2, #0
  401044:	4b0b      	ldr	r3, [pc, #44]	; (401074 <afec_enable+0x60>)
  401046:	701a      	strb	r2, [r3, #0]
	return flags;
  401048:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  40104a:	4a09      	ldr	r2, [pc, #36]	; (401070 <afec_enable+0x5c>)
  40104c:	7893      	ldrb	r3, [r2, #2]
  40104e:	3301      	adds	r3, #1
  401050:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401052:	b129      	cbz	r1, 401060 <afec_enable+0x4c>
		cpu_irq_enable();
  401054:	2201      	movs	r2, #1
  401056:	4b07      	ldr	r3, [pc, #28]	; (401074 <afec_enable+0x60>)
  401058:	701a      	strb	r2, [r3, #0]
  40105a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40105e:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  401060:	b003      	add	sp, #12
  401062:	f85d fb04 	ldr.w	pc, [sp], #4
  401066:	bf00      	nop
  401068:	40064000 	.word	0x40064000
  40106c:	00401555 	.word	0x00401555
  401070:	20400d38 	.word	0x20400d38
  401074:	20400000 	.word	0x20400000

00401078 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401078:	6301      	str	r1, [r0, #48]	; 0x30
  40107a:	4770      	bx	lr

0040107c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40107c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40107e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401082:	d02f      	beq.n	4010e4 <pio_set_peripheral+0x68>
  401084:	d807      	bhi.n	401096 <pio_set_peripheral+0x1a>
  401086:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40108a:	d014      	beq.n	4010b6 <pio_set_peripheral+0x3a>
  40108c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401090:	d01e      	beq.n	4010d0 <pio_set_peripheral+0x54>
  401092:	b939      	cbnz	r1, 4010a4 <pio_set_peripheral+0x28>
  401094:	4770      	bx	lr
  401096:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40109a:	d037      	beq.n	40110c <pio_set_peripheral+0x90>
  40109c:	d804      	bhi.n	4010a8 <pio_set_peripheral+0x2c>
  40109e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4010a2:	d029      	beq.n	4010f8 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4010a4:	6042      	str	r2, [r0, #4]
  4010a6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4010a8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4010ac:	d02e      	beq.n	40110c <pio_set_peripheral+0x90>
  4010ae:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4010b2:	d02b      	beq.n	40110c <pio_set_peripheral+0x90>
  4010b4:	e7f6      	b.n	4010a4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4010b6:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010b8:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4010ba:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4010bc:	43d3      	mvns	r3, r2
  4010be:	4021      	ands	r1, r4
  4010c0:	4019      	ands	r1, r3
  4010c2:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010c4:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4010c6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4010c8:	4021      	ands	r1, r4
  4010ca:	400b      	ands	r3, r1
  4010cc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4010ce:	e01a      	b.n	401106 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010d0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4010d2:	4313      	orrs	r3, r2
  4010d4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010d6:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4010d8:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4010da:	400b      	ands	r3, r1
  4010dc:	ea23 0302 	bic.w	r3, r3, r2
  4010e0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4010e2:	e7df      	b.n	4010a4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010e4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4010e6:	6f03      	ldr	r3, [r0, #112]	; 0x70
  4010e8:	400b      	ands	r3, r1
  4010ea:	ea23 0302 	bic.w	r3, r3, r2
  4010ee:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010f0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4010f2:	4313      	orrs	r3, r2
  4010f4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4010f6:	e7d5      	b.n	4010a4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010f8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4010fa:	4313      	orrs	r3, r2
  4010fc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010fe:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401100:	4313      	orrs	r3, r2
  401102:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401104:	e7ce      	b.n	4010a4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401106:	6042      	str	r2, [r0, #4]
}
  401108:	f85d 4b04 	ldr.w	r4, [sp], #4
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop

00401110 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401110:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401112:	f012 0f01 	tst.w	r2, #1
  401116:	d001      	beq.n	40111c <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  401118:	6641      	str	r1, [r0, #100]	; 0x64
  40111a:	e000      	b.n	40111e <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40111c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40111e:	f012 0f0a 	tst.w	r2, #10
  401122:	d001      	beq.n	401128 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  401124:	6201      	str	r1, [r0, #32]
  401126:	e000      	b.n	40112a <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401128:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40112a:	f012 0f02 	tst.w	r2, #2
  40112e:	d002      	beq.n	401136 <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  401130:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401134:	e004      	b.n	401140 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401136:	f012 0f08 	tst.w	r2, #8
  40113a:	d001      	beq.n	401140 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40113c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401140:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401142:	6001      	str	r1, [r0, #0]
  401144:	4770      	bx	lr
  401146:	bf00      	nop

00401148 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401148:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40114a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40114c:	9c01      	ldr	r4, [sp, #4]
  40114e:	b10c      	cbz	r4, 401154 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401150:	6641      	str	r1, [r0, #100]	; 0x64
  401152:	e000      	b.n	401156 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401154:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401156:	b10b      	cbz	r3, 40115c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401158:	6501      	str	r1, [r0, #80]	; 0x50
  40115a:	e000      	b.n	40115e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40115c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40115e:	b10a      	cbz	r2, 401164 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401160:	6301      	str	r1, [r0, #48]	; 0x30
  401162:	e000      	b.n	401166 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401164:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401166:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401168:	6001      	str	r1, [r0, #0]
}
  40116a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40116e:	4770      	bx	lr

00401170 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401170:	b570      	push	{r4, r5, r6, lr}
  401172:	b082      	sub	sp, #8
  401174:	4605      	mov	r5, r0
  401176:	4616      	mov	r6, r2
  401178:	461c      	mov	r4, r3
	/* Configure pins */
	switch (ul_type) {
  40117a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40117e:	d014      	beq.n	4011aa <pio_configure+0x3a>
  401180:	d809      	bhi.n	401196 <pio_configure+0x26>
  401182:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401186:	d010      	beq.n	4011aa <pio_configure+0x3a>
  401188:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40118c:	d00d      	beq.n	4011aa <pio_configure+0x3a>
  40118e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401192:	d12d      	bne.n	4011f0 <pio_configure+0x80>
  401194:	e009      	b.n	4011aa <pio_configure+0x3a>
  401196:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40119a:	d019      	beq.n	4011d0 <pio_configure+0x60>
  40119c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4011a0:	d016      	beq.n	4011d0 <pio_configure+0x60>
  4011a2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4011a6:	d00d      	beq.n	4011c4 <pio_configure+0x54>
  4011a8:	e022      	b.n	4011f0 <pio_configure+0x80>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4011aa:	4632      	mov	r2, r6
  4011ac:	4628      	mov	r0, r5
  4011ae:	4b12      	ldr	r3, [pc, #72]	; (4011f8 <pio_configure+0x88>)
  4011b0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011b2:	f014 0f01 	tst.w	r4, #1
  4011b6:	d002      	beq.n	4011be <pio_configure+0x4e>
		p_pio->PIO_PUER = ul_mask;
  4011b8:	666e      	str	r6, [r5, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4011ba:	2001      	movs	r0, #1
  4011bc:	e019      	b.n	4011f2 <pio_configure+0x82>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011be:	662e      	str	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011c0:	2001      	movs	r0, #1
  4011c2:	e016      	b.n	4011f2 <pio_configure+0x82>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4011c4:	461a      	mov	r2, r3
  4011c6:	4631      	mov	r1, r6
  4011c8:	4b0c      	ldr	r3, [pc, #48]	; (4011fc <pio_configure+0x8c>)
  4011ca:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4011cc:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
  4011ce:	e010      	b.n	4011f2 <pio_configure+0x82>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4011d0:	f004 0301 	and.w	r3, r4, #1
  4011d4:	9300      	str	r3, [sp, #0]
  4011d6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4011da:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4011de:	bf14      	ite	ne
  4011e0:	2200      	movne	r2, #0
  4011e2:	2201      	moveq	r2, #1
  4011e4:	4631      	mov	r1, r6
  4011e6:	4628      	mov	r0, r5
  4011e8:	4c05      	ldr	r4, [pc, #20]	; (401200 <pio_configure+0x90>)
  4011ea:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4011ec:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
  4011ee:	e000      	b.n	4011f2 <pio_configure+0x82>

	default:
		return 0;
  4011f0:	2000      	movs	r0, #0
	}

	return 1;
}
  4011f2:	b002      	add	sp, #8
  4011f4:	bd70      	pop	{r4, r5, r6, pc}
  4011f6:	bf00      	nop
  4011f8:	0040107d 	.word	0x0040107d
  4011fc:	00401111 	.word	0x00401111
  401200:	00401149 	.word	0x00401149

00401204 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401204:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401206:	4770      	bx	lr

00401208 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401208:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40120a:	4770      	bx	lr

0040120c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40120c:	4b05      	ldr	r3, [pc, #20]	; (401224 <pio_set_pin_high+0x18>)
  40120e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401212:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401214:	f000 001f 	and.w	r0, r0, #31
  401218:	2201      	movs	r2, #1
  40121a:	fa02 f000 	lsl.w	r0, r2, r0
  40121e:	6318      	str	r0, [r3, #48]	; 0x30
  401220:	4770      	bx	lr
  401222:	bf00      	nop
  401224:	00200707 	.word	0x00200707

00401228 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401228:	4b05      	ldr	r3, [pc, #20]	; (401240 <pio_set_pin_low+0x18>)
  40122a:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40122e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401230:	f000 001f 	and.w	r0, r0, #31
  401234:	2201      	movs	r2, #1
  401236:	fa02 f000 	lsl.w	r0, r2, r0
  40123a:	6358      	str	r0, [r3, #52]	; 0x34
  40123c:	4770      	bx	lr
  40123e:	bf00      	nop
  401240:	00200707 	.word	0x00200707

00401244 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401244:	b570      	push	{r4, r5, r6, lr}
  401246:	b082      	sub	sp, #8
  401248:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40124a:	4c47      	ldr	r4, [pc, #284]	; (401368 <pio_configure_pin+0x124>)
  40124c:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  401250:	0264      	lsls	r4, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401252:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401256:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40125a:	d04d      	beq.n	4012f8 <pio_configure_pin+0xb4>
  40125c:	d809      	bhi.n	401272 <pio_configure_pin+0x2e>
  40125e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401262:	d023      	beq.n	4012ac <pio_configure_pin+0x68>
  401264:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401268:	d033      	beq.n	4012d2 <pio_configure_pin+0x8e>
  40126a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40126e:	d177      	bne.n	401360 <pio_configure_pin+0x11c>
  401270:	e009      	b.n	401286 <pio_configure_pin+0x42>
  401272:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401276:	d05d      	beq.n	401334 <pio_configure_pin+0xf0>
  401278:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40127c:	d05a      	beq.n	401334 <pio_configure_pin+0xf0>
  40127e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401282:	d04c      	beq.n	40131e <pio_configure_pin+0xda>
  401284:	e06c      	b.n	401360 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401286:	f000 001f 	and.w	r0, r0, #31
  40128a:	2601      	movs	r6, #1
  40128c:	4086      	lsls	r6, r0
  40128e:	4632      	mov	r2, r6
  401290:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401294:	4620      	mov	r0, r4
  401296:	4b35      	ldr	r3, [pc, #212]	; (40136c <pio_configure_pin+0x128>)
  401298:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40129a:	f015 0f01 	tst.w	r5, #1
  40129e:	d002      	beq.n	4012a6 <pio_configure_pin+0x62>
		p_pio->PIO_PUER = ul_mask;
  4012a0:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4012a2:	2001      	movs	r0, #1
  4012a4:	e05d      	b.n	401362 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012a6:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012a8:	2001      	movs	r0, #1
  4012aa:	e05a      	b.n	401362 <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4012ac:	f000 001f 	and.w	r0, r0, #31
  4012b0:	2601      	movs	r6, #1
  4012b2:	4086      	lsls	r6, r0
  4012b4:	4632      	mov	r2, r6
  4012b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012ba:	4620      	mov	r0, r4
  4012bc:	4b2b      	ldr	r3, [pc, #172]	; (40136c <pio_configure_pin+0x128>)
  4012be:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012c0:	f015 0f01 	tst.w	r5, #1
  4012c4:	d002      	beq.n	4012cc <pio_configure_pin+0x88>
		p_pio->PIO_PUER = ul_mask;
  4012c6:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4012c8:	2001      	movs	r0, #1
  4012ca:	e04a      	b.n	401362 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012cc:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012ce:	2001      	movs	r0, #1
  4012d0:	e047      	b.n	401362 <pio_configure_pin+0x11e>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4012d2:	f000 001f 	and.w	r0, r0, #31
  4012d6:	2601      	movs	r6, #1
  4012d8:	4086      	lsls	r6, r0
  4012da:	4632      	mov	r2, r6
  4012dc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012e0:	4620      	mov	r0, r4
  4012e2:	4b22      	ldr	r3, [pc, #136]	; (40136c <pio_configure_pin+0x128>)
  4012e4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012e6:	f015 0f01 	tst.w	r5, #1
  4012ea:	d002      	beq.n	4012f2 <pio_configure_pin+0xae>
		p_pio->PIO_PUER = ul_mask;
  4012ec:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4012ee:	2001      	movs	r0, #1
  4012f0:	e037      	b.n	401362 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012f2:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012f4:	2001      	movs	r0, #1
  4012f6:	e034      	b.n	401362 <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4012f8:	f000 001f 	and.w	r0, r0, #31
  4012fc:	2601      	movs	r6, #1
  4012fe:	4086      	lsls	r6, r0
  401300:	4632      	mov	r2, r6
  401302:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401306:	4620      	mov	r0, r4
  401308:	4b18      	ldr	r3, [pc, #96]	; (40136c <pio_configure_pin+0x128>)
  40130a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40130c:	f015 0f01 	tst.w	r5, #1
  401310:	d002      	beq.n	401318 <pio_configure_pin+0xd4>
		p_pio->PIO_PUER = ul_mask;
  401312:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  401314:	2001      	movs	r0, #1
  401316:	e024      	b.n	401362 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401318:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40131a:	2001      	movs	r0, #1
  40131c:	e021      	b.n	401362 <pio_configure_pin+0x11e>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40131e:	f000 011f 	and.w	r1, r0, #31
  401322:	2601      	movs	r6, #1
  401324:	462a      	mov	r2, r5
  401326:	fa06 f101 	lsl.w	r1, r6, r1
  40132a:	4620      	mov	r0, r4
  40132c:	4b10      	ldr	r3, [pc, #64]	; (401370 <pio_configure_pin+0x12c>)
  40132e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401330:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401332:	e016      	b.n	401362 <pio_configure_pin+0x11e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401334:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401338:	f000 011f 	and.w	r1, r0, #31
  40133c:	2601      	movs	r6, #1
  40133e:	ea05 0306 	and.w	r3, r5, r6
  401342:	9300      	str	r3, [sp, #0]
  401344:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401348:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40134c:	bf14      	ite	ne
  40134e:	2200      	movne	r2, #0
  401350:	2201      	moveq	r2, #1
  401352:	fa06 f101 	lsl.w	r1, r6, r1
  401356:	4620      	mov	r0, r4
  401358:	4c06      	ldr	r4, [pc, #24]	; (401374 <pio_configure_pin+0x130>)
  40135a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40135c:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40135e:	e000      	b.n	401362 <pio_configure_pin+0x11e>

	default:
		return 0;
  401360:	2000      	movs	r0, #0
	}

	return 1;
}
  401362:	b002      	add	sp, #8
  401364:	bd70      	pop	{r4, r5, r6, pc}
  401366:	bf00      	nop
  401368:	00200707 	.word	0x00200707
  40136c:	0040107d 	.word	0x0040107d
  401370:	00401111 	.word	0x00401111
  401374:	00401149 	.word	0x00401149

00401378 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40137c:	4604      	mov	r4, r0
  40137e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401380:	4b0e      	ldr	r3, [pc, #56]	; (4013bc <pio_handler_process+0x44>)
  401382:	4798      	blx	r3
  401384:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401386:	4620      	mov	r0, r4
  401388:	4b0d      	ldr	r3, [pc, #52]	; (4013c0 <pio_handler_process+0x48>)
  40138a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40138c:	4005      	ands	r5, r0
  40138e:	d013      	beq.n	4013b8 <pio_handler_process+0x40>
  401390:	4c0c      	ldr	r4, [pc, #48]	; (4013c4 <pio_handler_process+0x4c>)
  401392:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401396:	6823      	ldr	r3, [r4, #0]
  401398:	4543      	cmp	r3, r8
  40139a:	d108      	bne.n	4013ae <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40139c:	6861      	ldr	r1, [r4, #4]
  40139e:	4229      	tst	r1, r5
  4013a0:	d005      	beq.n	4013ae <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4013a2:	68e3      	ldr	r3, [r4, #12]
  4013a4:	4640      	mov	r0, r8
  4013a6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4013a8:	6863      	ldr	r3, [r4, #4]
  4013aa:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4013ae:	42b4      	cmp	r4, r6
  4013b0:	d002      	beq.n	4013b8 <pio_handler_process+0x40>
  4013b2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4013b4:	2d00      	cmp	r5, #0
  4013b6:	d1ee      	bne.n	401396 <pio_handler_process+0x1e>
  4013b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013bc:	00401205 	.word	0x00401205
  4013c0:	00401209 	.word	0x00401209
  4013c4:	20400c80 	.word	0x20400c80

004013c8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4013c8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4013ca:	210a      	movs	r1, #10
  4013cc:	4801      	ldr	r0, [pc, #4]	; (4013d4 <PIOA_Handler+0xc>)
  4013ce:	4b02      	ldr	r3, [pc, #8]	; (4013d8 <PIOA_Handler+0x10>)
  4013d0:	4798      	blx	r3
  4013d2:	bd08      	pop	{r3, pc}
  4013d4:	400e0e00 	.word	0x400e0e00
  4013d8:	00401379 	.word	0x00401379

004013dc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013dc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4013de:	210b      	movs	r1, #11
  4013e0:	4801      	ldr	r0, [pc, #4]	; (4013e8 <PIOB_Handler+0xc>)
  4013e2:	4b02      	ldr	r3, [pc, #8]	; (4013ec <PIOB_Handler+0x10>)
  4013e4:	4798      	blx	r3
  4013e6:	bd08      	pop	{r3, pc}
  4013e8:	400e1000 	.word	0x400e1000
  4013ec:	00401379 	.word	0x00401379

004013f0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4013f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4013f2:	210c      	movs	r1, #12
  4013f4:	4801      	ldr	r0, [pc, #4]	; (4013fc <PIOC_Handler+0xc>)
  4013f6:	4b02      	ldr	r3, [pc, #8]	; (401400 <PIOC_Handler+0x10>)
  4013f8:	4798      	blx	r3
  4013fa:	bd08      	pop	{r3, pc}
  4013fc:	400e1200 	.word	0x400e1200
  401400:	00401379 	.word	0x00401379

00401404 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401404:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401406:	2110      	movs	r1, #16
  401408:	4801      	ldr	r0, [pc, #4]	; (401410 <PIOD_Handler+0xc>)
  40140a:	4b02      	ldr	r3, [pc, #8]	; (401414 <PIOD_Handler+0x10>)
  40140c:	4798      	blx	r3
  40140e:	bd08      	pop	{r3, pc}
  401410:	400e1400 	.word	0x400e1400
  401414:	00401379 	.word	0x00401379

00401418 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401418:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40141a:	2111      	movs	r1, #17
  40141c:	4801      	ldr	r0, [pc, #4]	; (401424 <PIOE_Handler+0xc>)
  40141e:	4b02      	ldr	r3, [pc, #8]	; (401428 <PIOE_Handler+0x10>)
  401420:	4798      	blx	r3
  401422:	bd08      	pop	{r3, pc}
  401424:	400e1600 	.word	0x400e1600
  401428:	00401379 	.word	0x00401379

0040142c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  40142c:	2803      	cmp	r0, #3
  40142e:	d007      	beq.n	401440 <pmc_mck_set_division+0x14>
  401430:	2804      	cmp	r0, #4
  401432:	d008      	beq.n	401446 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401434:	2802      	cmp	r0, #2
  401436:	bf0c      	ite	eq
  401438:	f44f 7280 	moveq.w	r2, #256	; 0x100
  40143c:	2200      	movne	r2, #0
  40143e:	e004      	b.n	40144a <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401440:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  401444:	e001      	b.n	40144a <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401446:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40144a:	4906      	ldr	r1, [pc, #24]	; (401464 <pmc_mck_set_division+0x38>)
  40144c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40144e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401452:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  401454:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401456:	460a      	mov	r2, r1
  401458:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40145a:	f013 0f08 	tst.w	r3, #8
  40145e:	d0fb      	beq.n	401458 <pmc_mck_set_division+0x2c>
}
  401460:	4770      	bx	lr
  401462:	bf00      	nop
  401464:	400e0600 	.word	0x400e0600

00401468 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401468:	4a18      	ldr	r2, [pc, #96]	; (4014cc <pmc_switch_mck_to_pllack+0x64>)
  40146a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40146c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401470:	4318      	orrs	r0, r3
  401472:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401474:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401476:	f013 0f08 	tst.w	r3, #8
  40147a:	d003      	beq.n	401484 <pmc_switch_mck_to_pllack+0x1c>
  40147c:	e009      	b.n	401492 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40147e:	3b01      	subs	r3, #1
  401480:	d103      	bne.n	40148a <pmc_switch_mck_to_pllack+0x22>
  401482:	e01e      	b.n	4014c2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401488:	4910      	ldr	r1, [pc, #64]	; (4014cc <pmc_switch_mck_to_pllack+0x64>)
  40148a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40148c:	f012 0f08 	tst.w	r2, #8
  401490:	d0f5      	beq.n	40147e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401492:	4a0e      	ldr	r2, [pc, #56]	; (4014cc <pmc_switch_mck_to_pllack+0x64>)
  401494:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401496:	f023 0303 	bic.w	r3, r3, #3
  40149a:	f043 0302 	orr.w	r3, r3, #2
  40149e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014a0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4014a2:	f010 0008 	ands.w	r0, r0, #8
  4014a6:	d004      	beq.n	4014b2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4014a8:	2000      	movs	r0, #0
  4014aa:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014ac:	3b01      	subs	r3, #1
  4014ae:	d103      	bne.n	4014b8 <pmc_switch_mck_to_pllack+0x50>
  4014b0:	e009      	b.n	4014c6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014b6:	4905      	ldr	r1, [pc, #20]	; (4014cc <pmc_switch_mck_to_pllack+0x64>)
  4014b8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014ba:	f012 0f08 	tst.w	r2, #8
  4014be:	d0f5      	beq.n	4014ac <pmc_switch_mck_to_pllack+0x44>
  4014c0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4014c2:	2001      	movs	r0, #1
  4014c4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4014c6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4014c8:	4770      	bx	lr
  4014ca:	bf00      	nop
  4014cc:	400e0600 	.word	0x400e0600

004014d0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4014d0:	b138      	cbz	r0, 4014e2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4014d2:	490e      	ldr	r1, [pc, #56]	; (40150c <pmc_switch_mainck_to_xtal+0x3c>)
  4014d4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4014d6:	4a0e      	ldr	r2, [pc, #56]	; (401510 <pmc_switch_mainck_to_xtal+0x40>)
  4014d8:	401a      	ands	r2, r3
  4014da:	4b0e      	ldr	r3, [pc, #56]	; (401514 <pmc_switch_mainck_to_xtal+0x44>)
  4014dc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4014de:	620b      	str	r3, [r1, #32]
  4014e0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4014e2:	480a      	ldr	r0, [pc, #40]	; (40150c <pmc_switch_mainck_to_xtal+0x3c>)
  4014e4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4014e6:	0209      	lsls	r1, r1, #8
  4014e8:	b289      	uxth	r1, r1
  4014ea:	4a0b      	ldr	r2, [pc, #44]	; (401518 <pmc_switch_mainck_to_xtal+0x48>)
  4014ec:	401a      	ands	r2, r3
  4014ee:	4b0b      	ldr	r3, [pc, #44]	; (40151c <pmc_switch_mainck_to_xtal+0x4c>)
  4014f0:	4313      	orrs	r3, r2
  4014f2:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4014f4:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4014f6:	4602      	mov	r2, r0
  4014f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014fa:	f013 0f01 	tst.w	r3, #1
  4014fe:	d0fb      	beq.n	4014f8 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401500:	4a02      	ldr	r2, [pc, #8]	; (40150c <pmc_switch_mainck_to_xtal+0x3c>)
  401502:	6a11      	ldr	r1, [r2, #32]
  401504:	4b06      	ldr	r3, [pc, #24]	; (401520 <pmc_switch_mainck_to_xtal+0x50>)
  401506:	430b      	orrs	r3, r1
  401508:	6213      	str	r3, [r2, #32]
  40150a:	4770      	bx	lr
  40150c:	400e0600 	.word	0x400e0600
  401510:	fec8fffc 	.word	0xfec8fffc
  401514:	01370002 	.word	0x01370002
  401518:	ffc8fffc 	.word	0xffc8fffc
  40151c:	00370001 	.word	0x00370001
  401520:	01370000 	.word	0x01370000

00401524 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401524:	4b02      	ldr	r3, [pc, #8]	; (401530 <pmc_osc_is_ready_mainck+0xc>)
  401526:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401528:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40152c:	4770      	bx	lr
  40152e:	bf00      	nop
  401530:	400e0600 	.word	0x400e0600

00401534 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401534:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401538:	4b01      	ldr	r3, [pc, #4]	; (401540 <pmc_disable_pllack+0xc>)
  40153a:	629a      	str	r2, [r3, #40]	; 0x28
  40153c:	4770      	bx	lr
  40153e:	bf00      	nop
  401540:	400e0600 	.word	0x400e0600

00401544 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401544:	4b02      	ldr	r3, [pc, #8]	; (401550 <pmc_is_locked_pllack+0xc>)
  401546:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401548:	f000 0002 	and.w	r0, r0, #2
  40154c:	4770      	bx	lr
  40154e:	bf00      	nop
  401550:	400e0600 	.word	0x400e0600

00401554 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401554:	283f      	cmp	r0, #63	; 0x3f
  401556:	d81e      	bhi.n	401596 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401558:	281f      	cmp	r0, #31
  40155a:	d80c      	bhi.n	401576 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40155c:	4b11      	ldr	r3, [pc, #68]	; (4015a4 <pmc_enable_periph_clk+0x50>)
  40155e:	699a      	ldr	r2, [r3, #24]
  401560:	2301      	movs	r3, #1
  401562:	4083      	lsls	r3, r0
  401564:	4393      	bics	r3, r2
  401566:	d018      	beq.n	40159a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401568:	2301      	movs	r3, #1
  40156a:	fa03 f000 	lsl.w	r0, r3, r0
  40156e:	4b0d      	ldr	r3, [pc, #52]	; (4015a4 <pmc_enable_periph_clk+0x50>)
  401570:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401572:	2000      	movs	r0, #0
  401574:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401576:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401578:	4b0a      	ldr	r3, [pc, #40]	; (4015a4 <pmc_enable_periph_clk+0x50>)
  40157a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40157e:	2301      	movs	r3, #1
  401580:	4083      	lsls	r3, r0
  401582:	4393      	bics	r3, r2
  401584:	d00b      	beq.n	40159e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401586:	2301      	movs	r3, #1
  401588:	fa03 f000 	lsl.w	r0, r3, r0
  40158c:	4b05      	ldr	r3, [pc, #20]	; (4015a4 <pmc_enable_periph_clk+0x50>)
  40158e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  401592:	2000      	movs	r0, #0
  401594:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401596:	2001      	movs	r0, #1
  401598:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40159a:	2000      	movs	r0, #0
  40159c:	4770      	bx	lr
  40159e:	2000      	movs	r0, #0
}
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop
  4015a4:	400e0600 	.word	0x400e0600

004015a8 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4015a8:	b121      	cbz	r1, 4015b4 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4015aa:	6843      	ldr	r3, [r0, #4]
  4015ac:	f043 0301 	orr.w	r3, r3, #1
  4015b0:	6043      	str	r3, [r0, #4]
  4015b2:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4015b4:	6843      	ldr	r3, [r0, #4]
  4015b6:	f023 0301 	bic.w	r3, r3, #1
  4015ba:	6043      	str	r3, [r0, #4]
  4015bc:	4770      	bx	lr
  4015be:	bf00      	nop

004015c0 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4015c0:	6201      	str	r1, [r0, #32]
  4015c2:	4770      	bx	lr

004015c4 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4015c4:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4015c6:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4015c8:	6884      	ldr	r4, [r0, #8]
  4015ca:	42a5      	cmp	r5, r4
  4015cc:	d003      	beq.n	4015d6 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4015ce:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  4015d0:	6885      	ldr	r5, [r0, #8]
  4015d2:	42a5      	cmp	r5, r4
  4015d4:	d1fb      	bne.n	4015ce <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  4015d6:	b161      	cbz	r1, 4015f2 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4015d8:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4015dc:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4015e0:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4015e4:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4015e8:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4015ec:	bf18      	it	ne
  4015ee:	300c      	addne	r0, #12
  4015f0:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4015f2:	b142      	cbz	r2, 401606 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4015f4:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4015f8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4015fc:	f3c4 2003 	ubfx	r0, r4, #8, #4
  401600:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401604:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  401606:	b143      	cbz	r3, 40161a <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401608:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40160c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401610:	f004 040f 	and.w	r4, r4, #15
  401614:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  401618:	601c      	str	r4, [r3, #0]
	}
}
  40161a:	bc30      	pop	{r4, r5}
  40161c:	4770      	bx	lr
  40161e:	bf00      	nop

00401620 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  401620:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  401622:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  401624:	f014 0f01 	tst.w	r4, #1
  401628:	d005      	beq.n	401636 <rtc_set_time+0x16>
  40162a:	290c      	cmp	r1, #12
  40162c:	d903      	bls.n	401636 <rtc_set_time+0x16>
			ul_hour -= 12;
  40162e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  401630:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  401634:	e000      	b.n	401638 <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  401636:	2600      	movs	r6, #0
  401638:	4c1c      	ldr	r4, [pc, #112]	; (4016ac <rtc_set_time+0x8c>)
  40163a:	fba4 5703 	umull	r5, r7, r4, r3
  40163e:	08ff      	lsrs	r7, r7, #3
  401640:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  401644:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  401648:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  40164c:	fba4 7502 	umull	r7, r5, r4, r2
  401650:	08ed      	lsrs	r5, r5, #3
  401652:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  401656:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40165a:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  40165e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  401662:	4332      	orrs	r2, r6
  401664:	fba4 4301 	umull	r4, r3, r4, r1
  401668:	08db      	lsrs	r3, r3, #3
  40166a:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40166e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401672:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  401676:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40167a:	6803      	ldr	r3, [r0, #0]
  40167c:	f043 0301 	orr.w	r3, r3, #1
  401680:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  401682:	6983      	ldr	r3, [r0, #24]
  401684:	f013 0f01 	tst.w	r3, #1
  401688:	d0fb      	beq.n	401682 <rtc_set_time+0x62>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40168a:	2301      	movs	r3, #1
  40168c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40168e:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  401690:	6803      	ldr	r3, [r0, #0]
  401692:	f023 0301 	bic.w	r3, r3, #1
  401696:	6003      	str	r3, [r0, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  401698:	69c3      	ldr	r3, [r0, #28]
  40169a:	f043 0304 	orr.w	r3, r3, #4
  40169e:	61c3      	str	r3, [r0, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4016a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4016a2:	f000 0001 	and.w	r0, r0, #1
  4016a6:	bcf0      	pop	{r4, r5, r6, r7}
  4016a8:	4770      	bx	lr
  4016aa:	bf00      	nop
  4016ac:	cccccccd 	.word	0xcccccccd

004016b0 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4016b0:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4016b2:	4e2a      	ldr	r6, [pc, #168]	; (40175c <rtc_set_date+0xac>)
  4016b4:	fba6 4e03 	umull	r4, lr, r6, r3
  4016b8:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  4016bc:	9c05      	ldr	r4, [sp, #20]
  4016be:	0564      	lsls	r4, r4, #21
  4016c0:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  4016c4:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  4016c8:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  4016cc:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  4016d0:	fba6 4302 	umull	r4, r3, r6, r2
  4016d4:	08db      	lsrs	r3, r3, #3
  4016d6:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  4016da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4016de:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  4016e2:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  4016e6:	4b1e      	ldr	r3, [pc, #120]	; (401760 <rtc_set_date+0xb0>)
  4016e8:	fba3 2301 	umull	r2, r3, r3, r1
  4016ec:	099b      	lsrs	r3, r3, #6
  4016ee:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  4016f2:	4c1c      	ldr	r4, [pc, #112]	; (401764 <rtc_set_date+0xb4>)
  4016f4:	fba4 3401 	umull	r3, r4, r4, r1
  4016f8:	0963      	lsrs	r3, r4, #5
  4016fa:	fba6 5403 	umull	r5, r4, r6, r3
  4016fe:	08e4      	lsrs	r4, r4, #3
  401700:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401704:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  401708:	4313      	orrs	r3, r2
  40170a:	fba6 2401 	umull	r2, r4, r6, r1
  40170e:	08e4      	lsrs	r4, r4, #3
  401710:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  401714:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  401718:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40171c:	fba6 2604 	umull	r2, r6, r6, r4
  401720:	08f6      	lsrs	r6, r6, #3
  401722:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401726:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  40172a:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40172e:	6803      	ldr	r3, [r0, #0]
  401730:	f043 0302 	orr.w	r3, r3, #2
  401734:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  401736:	6983      	ldr	r3, [r0, #24]
  401738:	f013 0f01 	tst.w	r3, #1
  40173c:	d0fb      	beq.n	401736 <rtc_set_date+0x86>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40173e:	2301      	movs	r3, #1
  401740:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  401742:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  401744:	6803      	ldr	r3, [r0, #0]
  401746:	f023 0302 	bic.w	r3, r3, #2
  40174a:	6003      	str	r3, [r0, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  40174c:	69c3      	ldr	r3, [r0, #28]
  40174e:	f043 0304 	orr.w	r3, r3, #4
  401752:	61c3      	str	r3, [r0, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  401754:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  401756:	f000 0002 	and.w	r0, r0, #2
  40175a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40175c:	cccccccd 	.word	0xcccccccd
  401760:	10624dd3 	.word	0x10624dd3
  401764:	51eb851f 	.word	0x51eb851f

00401768 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  401768:	6980      	ldr	r0, [r0, #24]
}
  40176a:	4770      	bx	lr

0040176c <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  40176c:	61c1      	str	r1, [r0, #28]
  40176e:	4770      	bx	lr

00401770 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401770:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  401772:	4b07      	ldr	r3, [pc, #28]	; (401790 <spi_enable_clock+0x20>)
  401774:	4298      	cmp	r0, r3
  401776:	d103      	bne.n	401780 <spi_enable_clock+0x10>
  401778:	2015      	movs	r0, #21
  40177a:	4b06      	ldr	r3, [pc, #24]	; (401794 <spi_enable_clock+0x24>)
  40177c:	4798      	blx	r3
  40177e:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401780:	4b05      	ldr	r3, [pc, #20]	; (401798 <spi_enable_clock+0x28>)
  401782:	4298      	cmp	r0, r3
  401784:	d102      	bne.n	40178c <spi_enable_clock+0x1c>
  401786:	202a      	movs	r0, #42	; 0x2a
  401788:	4b02      	ldr	r3, [pc, #8]	; (401794 <spi_enable_clock+0x24>)
  40178a:	4798      	blx	r3
  40178c:	bd08      	pop	{r3, pc}
  40178e:	bf00      	nop
  401790:	40008000 	.word	0x40008000
  401794:	00401555 	.word	0x00401555
  401798:	40058000 	.word	0x40058000

0040179c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40179c:	6843      	ldr	r3, [r0, #4]
  40179e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4017a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4017a4:	6843      	ldr	r3, [r0, #4]
  4017a6:	0409      	lsls	r1, r1, #16
  4017a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4017ac:	430b      	orrs	r3, r1
  4017ae:	6043      	str	r3, [r0, #4]
  4017b0:	4770      	bx	lr
  4017b2:	bf00      	nop

004017b4 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4017b4:	6843      	ldr	r3, [r0, #4]
  4017b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4017ba:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4017bc:	6843      	ldr	r3, [r0, #4]
  4017be:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4017c2:	6041      	str	r1, [r0, #4]
  4017c4:	4770      	bx	lr
  4017c6:	bf00      	nop

004017c8 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4017c8:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4017ca:	f643 2499 	movw	r4, #15001	; 0x3a99
  4017ce:	e001      	b.n	4017d4 <spi_write+0xc>
		if (!timeout--) {
  4017d0:	3c01      	subs	r4, #1
  4017d2:	d011      	beq.n	4017f8 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4017d4:	6905      	ldr	r5, [r0, #16]
  4017d6:	f015 0f02 	tst.w	r5, #2
  4017da:	d0f9      	beq.n	4017d0 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4017dc:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4017de:	f014 0f02 	tst.w	r4, #2
  4017e2:	d006      	beq.n	4017f2 <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4017e4:	0412      	lsls	r2, r2, #16
  4017e6:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4017ea:	4311      	orrs	r1, r2
		if (uc_last) {
  4017ec:	b10b      	cbz	r3, 4017f2 <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  4017ee:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4017f2:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4017f4:	2000      	movs	r0, #0
  4017f6:	e000      	b.n	4017fa <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  4017f8:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  4017fa:	bc30      	pop	{r4, r5}
  4017fc:	4770      	bx	lr
  4017fe:	bf00      	nop

00401800 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401800:	b132      	cbz	r2, 401810 <spi_set_clock_polarity+0x10>
  401802:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401806:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401808:	f043 0301 	orr.w	r3, r3, #1
  40180c:	6303      	str	r3, [r0, #48]	; 0x30
  40180e:	4770      	bx	lr
  401810:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401814:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401816:	f023 0301 	bic.w	r3, r3, #1
  40181a:	6303      	str	r3, [r0, #48]	; 0x30
  40181c:	4770      	bx	lr
  40181e:	bf00      	nop

00401820 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401820:	b132      	cbz	r2, 401830 <spi_set_clock_phase+0x10>
  401822:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401826:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401828:	f043 0302 	orr.w	r3, r3, #2
  40182c:	6303      	str	r3, [r0, #48]	; 0x30
  40182e:	4770      	bx	lr
  401830:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401834:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401836:	f023 0302 	bic.w	r3, r3, #2
  40183a:	6303      	str	r3, [r0, #48]	; 0x30
  40183c:	4770      	bx	lr
  40183e:	bf00      	nop

00401840 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401840:	2a04      	cmp	r2, #4
  401842:	d10a      	bne.n	40185a <spi_configure_cs_behavior+0x1a>
  401844:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401848:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40184a:	f023 0308 	bic.w	r3, r3, #8
  40184e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401850:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401852:	f043 0304 	orr.w	r3, r3, #4
  401856:	6303      	str	r3, [r0, #48]	; 0x30
  401858:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40185a:	b952      	cbnz	r2, 401872 <spi_configure_cs_behavior+0x32>
  40185c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401860:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401862:	f023 0308 	bic.w	r3, r3, #8
  401866:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401868:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40186a:	f023 0304 	bic.w	r3, r3, #4
  40186e:	6303      	str	r3, [r0, #48]	; 0x30
  401870:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401872:	2a08      	cmp	r2, #8
  401874:	d105      	bne.n	401882 <spi_configure_cs_behavior+0x42>
  401876:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40187a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40187c:	f043 0308 	orr.w	r3, r3, #8
  401880:	6303      	str	r3, [r0, #48]	; 0x30
  401882:	4770      	bx	lr

00401884 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401884:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401888:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40188a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40188e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401890:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401892:	431a      	orrs	r2, r3
  401894:	630a      	str	r2, [r1, #48]	; 0x30
  401896:	4770      	bx	lr

00401898 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401898:	1e43      	subs	r3, r0, #1
  40189a:	4419      	add	r1, r3
  40189c:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4018a0:	1e43      	subs	r3, r0, #1
  4018a2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4018a4:	bf94      	ite	ls
  4018a6:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4018a8:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  4018ac:	4770      	bx	lr
  4018ae:	bf00      	nop

004018b0 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4018b0:	b16a      	cbz	r2, 4018ce <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4018b2:	b410      	push	{r4}
  4018b4:	4614      	mov	r4, r2
  4018b6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4018ba:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4018bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4018c0:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4018c2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4018c4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4018c8:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4018ca:	2000      	movs	r0, #0
  4018cc:	e002      	b.n	4018d4 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  4018ce:	f04f 30ff 	mov.w	r0, #4294967295
  4018d2:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  4018d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018d8:	4770      	bx	lr
  4018da:	bf00      	nop

004018dc <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4018dc:	b410      	push	{r4}
  4018de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4018e2:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4018e4:	b280      	uxth	r0, r0
  4018e6:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4018e8:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4018ea:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4018ee:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4018f2:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4018f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018f8:	4770      	bx	lr
  4018fa:	bf00      	nop

004018fc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4018fc:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4018fe:	0189      	lsls	r1, r1, #6
  401900:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401902:	2402      	movs	r4, #2
  401904:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401906:	f04f 31ff 	mov.w	r1, #4294967295
  40190a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40190c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40190e:	605a      	str	r2, [r3, #4]
}
  401910:	f85d 4b04 	ldr.w	r4, [sp], #4
  401914:	4770      	bx	lr
  401916:	bf00      	nop

00401918 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401918:	0189      	lsls	r1, r1, #6
  40191a:	2305      	movs	r3, #5
  40191c:	5043      	str	r3, [r0, r1]
  40191e:	4770      	bx	lr

00401920 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401920:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401924:	61ca      	str	r2, [r1, #28]
  401926:	4770      	bx	lr

00401928 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401928:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40192c:	624a      	str	r2, [r1, #36]	; 0x24
  40192e:	4770      	bx	lr

00401930 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401930:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  401934:	6a08      	ldr	r0, [r1, #32]
}
  401936:	4770      	bx	lr

00401938 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401938:	b4f0      	push	{r4, r5, r6, r7}
  40193a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40193c:	2402      	movs	r4, #2
  40193e:	9401      	str	r4, [sp, #4]
  401940:	2408      	movs	r4, #8
  401942:	9402      	str	r4, [sp, #8]
  401944:	2420      	movs	r4, #32
  401946:	9403      	str	r4, [sp, #12]
  401948:	2480      	movs	r4, #128	; 0x80
  40194a:	9404      	str	r4, [sp, #16]
  40194c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40194e:	0be4      	lsrs	r4, r4, #15
  401950:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  401952:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  401956:	d81c      	bhi.n	401992 <tc_find_mck_divisor+0x5a>
  401958:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40195a:	42a0      	cmp	r0, r4
  40195c:	d21f      	bcs.n	40199e <tc_find_mck_divisor+0x66>
  40195e:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  401960:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  401962:	f856 4f04 	ldr.w	r4, [r6, #4]!
  401966:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40196a:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  40196c:	4284      	cmp	r4, r0
  40196e:	d312      	bcc.n	401996 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  401970:	4287      	cmp	r7, r0
  401972:	d915      	bls.n	4019a0 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  401974:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401976:	2d05      	cmp	r5, #5
  401978:	d1f3      	bne.n	401962 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40197a:	2000      	movs	r0, #0
  40197c:	e013      	b.n	4019a6 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  40197e:	a906      	add	r1, sp, #24
  401980:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  401984:	f851 1c14 	ldr.w	r1, [r1, #-20]
  401988:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  40198a:	b133      	cbz	r3, 40199a <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  40198c:	601d      	str	r5, [r3, #0]
	}

	return 1;
  40198e:	2001      	movs	r0, #1
  401990:	e009      	b.n	4019a6 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  401992:	2000      	movs	r0, #0
  401994:	e007      	b.n	4019a6 <tc_find_mck_divisor+0x6e>
  401996:	2000      	movs	r0, #0
  401998:	e005      	b.n	4019a6 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  40199a:	2001      	movs	r0, #1
  40199c:	e003      	b.n	4019a6 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40199e:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  4019a0:	2a00      	cmp	r2, #0
  4019a2:	d1ec      	bne.n	40197e <tc_find_mck_divisor+0x46>
  4019a4:	e7f1      	b.n	40198a <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4019a6:	b006      	add	sp, #24
  4019a8:	bcf0      	pop	{r4, r5, r6, r7}
  4019aa:	4770      	bx	lr

004019ac <uart_is_tx_empty>:
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  4019ac:	6940      	ldr	r0, [r0, #20]
}
  4019ae:	f3c0 2040 	ubfx	r0, r0, #9, #1
  4019b2:	4770      	bx	lr

004019b4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4019b4:	6943      	ldr	r3, [r0, #20]
  4019b6:	f013 0f02 	tst.w	r3, #2
  4019ba:	d002      	beq.n	4019c2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4019bc:	61c1      	str	r1, [r0, #28]
	return 0;
  4019be:	2000      	movs	r0, #0
  4019c0:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4019c2:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4019c4:	4770      	bx	lr
  4019c6:	bf00      	nop

004019c8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4019c8:	6943      	ldr	r3, [r0, #20]
  4019ca:	f013 0f01 	tst.w	r3, #1
  4019ce:	d003      	beq.n	4019d8 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4019d0:	6983      	ldr	r3, [r0, #24]
  4019d2:	700b      	strb	r3, [r1, #0]
	return 0;
  4019d4:	2000      	movs	r0, #0
  4019d6:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4019d8:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4019da:	4770      	bx	lr

004019dc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4019dc:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4019de:	010c      	lsls	r4, r1, #4
  4019e0:	4294      	cmp	r4, r2
  4019e2:	d90f      	bls.n	401a04 <usart_set_async_baudrate+0x28>
  4019e4:	e01a      	b.n	401a1c <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4019e6:	6841      	ldr	r1, [r0, #4]
  4019e8:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4019ec:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4019ee:	0412      	lsls	r2, r2, #16
  4019f0:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4019f4:	431a      	orrs	r2, r3
  4019f6:	6202      	str	r2, [r0, #32]

	return 0;
  4019f8:	2000      	movs	r0, #0
  4019fa:	e01c      	b.n	401a36 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  4019fc:	2001      	movs	r0, #1
  4019fe:	e01a      	b.n	401a36 <usart_set_async_baudrate+0x5a>
  401a00:	2001      	movs	r0, #1
  401a02:	e018      	b.n	401a36 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401a04:	0863      	lsrs	r3, r4, #1
  401a06:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401a0a:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  401a0e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401a10:	1e5c      	subs	r4, r3, #1
  401a12:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401a16:	428c      	cmp	r4, r1
  401a18:	d9e9      	bls.n	4019ee <usart_set_async_baudrate+0x12>
  401a1a:	e7ef      	b.n	4019fc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401a1c:	00c9      	lsls	r1, r1, #3
  401a1e:	084b      	lsrs	r3, r1, #1
  401a20:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401a24:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401a28:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401a2a:	1e5c      	subs	r4, r3, #1
  401a2c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401a30:	428c      	cmp	r4, r1
  401a32:	d8e5      	bhi.n	401a00 <usart_set_async_baudrate+0x24>
  401a34:	e7d7      	b.n	4019e6 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  401a36:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a3a:	4770      	bx	lr

00401a3c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401a3c:	4b08      	ldr	r3, [pc, #32]	; (401a60 <usart_reset+0x24>)
  401a3e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401a42:	2300      	movs	r3, #0
  401a44:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401a46:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401a48:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401a4a:	2388      	movs	r3, #136	; 0x88
  401a4c:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401a4e:	2324      	movs	r3, #36	; 0x24
  401a50:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  401a52:	f44f 7380 	mov.w	r3, #256	; 0x100
  401a56:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  401a58:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401a5c:	6003      	str	r3, [r0, #0]
  401a5e:	4770      	bx	lr
  401a60:	55534100 	.word	0x55534100

00401a64 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401a64:	b570      	push	{r4, r5, r6, lr}
  401a66:	4605      	mov	r5, r0
  401a68:	460c      	mov	r4, r1
  401a6a:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401a6c:	4b0f      	ldr	r3, [pc, #60]	; (401aac <usart_init_rs232+0x48>)
  401a6e:	4798      	blx	r3

	ul_reg_val = 0;
  401a70:	2200      	movs	r2, #0
  401a72:	4b0f      	ldr	r3, [pc, #60]	; (401ab0 <usart_init_rs232+0x4c>)
  401a74:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401a76:	b19c      	cbz	r4, 401aa0 <usart_init_rs232+0x3c>
  401a78:	4632      	mov	r2, r6
  401a7a:	6821      	ldr	r1, [r4, #0]
  401a7c:	4628      	mov	r0, r5
  401a7e:	4b0d      	ldr	r3, [pc, #52]	; (401ab4 <usart_init_rs232+0x50>)
  401a80:	4798      	blx	r3
  401a82:	4602      	mov	r2, r0
  401a84:	b970      	cbnz	r0, 401aa4 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401a86:	6861      	ldr	r1, [r4, #4]
  401a88:	68a3      	ldr	r3, [r4, #8]
  401a8a:	4319      	orrs	r1, r3
  401a8c:	6923      	ldr	r3, [r4, #16]
  401a8e:	4319      	orrs	r1, r3
  401a90:	68e3      	ldr	r3, [r4, #12]
  401a92:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401a94:	4906      	ldr	r1, [pc, #24]	; (401ab0 <usart_init_rs232+0x4c>)
  401a96:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  401a98:	6869      	ldr	r1, [r5, #4]
  401a9a:	430b      	orrs	r3, r1
  401a9c:	606b      	str	r3, [r5, #4]

	return 0;
  401a9e:	e002      	b.n	401aa6 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401aa0:	2201      	movs	r2, #1
  401aa2:	e000      	b.n	401aa6 <usart_init_rs232+0x42>
  401aa4:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  401aa6:	4610      	mov	r0, r2
  401aa8:	bd70      	pop	{r4, r5, r6, pc}
  401aaa:	bf00      	nop
  401aac:	00401a3d 	.word	0x00401a3d
  401ab0:	20400cf0 	.word	0x20400cf0
  401ab4:	004019dd 	.word	0x004019dd

00401ab8 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  401ab8:	2340      	movs	r3, #64	; 0x40
  401aba:	6003      	str	r3, [r0, #0]
  401abc:	4770      	bx	lr
  401abe:	bf00      	nop

00401ac0 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401ac0:	2310      	movs	r3, #16
  401ac2:	6003      	str	r3, [r0, #0]
  401ac4:	4770      	bx	lr
  401ac6:	bf00      	nop

00401ac8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401ac8:	6943      	ldr	r3, [r0, #20]
  401aca:	f013 0f02 	tst.w	r3, #2
  401ace:	d004      	beq.n	401ada <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401ad0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401ad4:	61c1      	str	r1, [r0, #28]
	return 0;
  401ad6:	2000      	movs	r0, #0
  401ad8:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401ada:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401adc:	4770      	bx	lr
  401ade:	bf00      	nop

00401ae0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401ae0:	6943      	ldr	r3, [r0, #20]
  401ae2:	f013 0f01 	tst.w	r3, #1
  401ae6:	d005      	beq.n	401af4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401ae8:	6983      	ldr	r3, [r0, #24]
  401aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401aee:	600b      	str	r3, [r1, #0]

	return 0;
  401af0:	2000      	movs	r0, #0
  401af2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401af4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401af6:	4770      	bx	lr

00401af8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401af8:	e7fe      	b.n	401af8 <Dummy_Handler>
  401afa:	bf00      	nop

00401afc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401afc:	b500      	push	{lr}
  401afe:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  401b00:	4b27      	ldr	r3, [pc, #156]	; (401ba0 <Reset_Handler+0xa4>)
  401b02:	4a28      	ldr	r2, [pc, #160]	; (401ba4 <Reset_Handler+0xa8>)
  401b04:	429a      	cmp	r2, r3
  401b06:	d003      	beq.n	401b10 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  401b08:	4b27      	ldr	r3, [pc, #156]	; (401ba8 <Reset_Handler+0xac>)
  401b0a:	4a25      	ldr	r2, [pc, #148]	; (401ba0 <Reset_Handler+0xa4>)
  401b0c:	429a      	cmp	r2, r3
  401b0e:	d304      	bcc.n	401b1a <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b10:	4b26      	ldr	r3, [pc, #152]	; (401bac <Reset_Handler+0xb0>)
  401b12:	4a27      	ldr	r2, [pc, #156]	; (401bb0 <Reset_Handler+0xb4>)
  401b14:	429a      	cmp	r2, r3
  401b16:	d30f      	bcc.n	401b38 <Reset_Handler+0x3c>
  401b18:	e01a      	b.n	401b50 <Reset_Handler+0x54>
  401b1a:	4921      	ldr	r1, [pc, #132]	; (401ba0 <Reset_Handler+0xa4>)
  401b1c:	4b25      	ldr	r3, [pc, #148]	; (401bb4 <Reset_Handler+0xb8>)
  401b1e:	1a5b      	subs	r3, r3, r1
  401b20:	f023 0303 	bic.w	r3, r3, #3
  401b24:	3304      	adds	r3, #4
  401b26:	4a1f      	ldr	r2, [pc, #124]	; (401ba4 <Reset_Handler+0xa8>)
  401b28:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  401b2a:	f852 0b04 	ldr.w	r0, [r2], #4
  401b2e:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401b32:	429a      	cmp	r2, r3
  401b34:	d1f9      	bne.n	401b2a <Reset_Handler+0x2e>
  401b36:	e7eb      	b.n	401b10 <Reset_Handler+0x14>
  401b38:	4b1f      	ldr	r3, [pc, #124]	; (401bb8 <Reset_Handler+0xbc>)
  401b3a:	4a20      	ldr	r2, [pc, #128]	; (401bbc <Reset_Handler+0xc0>)
  401b3c:	1ad2      	subs	r2, r2, r3
  401b3e:	f022 0203 	bic.w	r2, r2, #3
  401b42:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b44:	3b04      	subs	r3, #4
                *pDest++ = 0;
  401b46:	2100      	movs	r1, #0
  401b48:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b4c:	4293      	cmp	r3, r2
  401b4e:	d1fb      	bne.n	401b48 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401b50:	4a1b      	ldr	r2, [pc, #108]	; (401bc0 <Reset_Handler+0xc4>)
  401b52:	4b1c      	ldr	r3, [pc, #112]	; (401bc4 <Reset_Handler+0xc8>)
  401b54:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b58:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401b5a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401b5e:	fab3 f383 	clz	r3, r3
  401b62:	095b      	lsrs	r3, r3, #5
  401b64:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401b66:	b672      	cpsid	i
  401b68:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401b6c:	2200      	movs	r2, #0
  401b6e:	4b16      	ldr	r3, [pc, #88]	; (401bc8 <Reset_Handler+0xcc>)
  401b70:	701a      	strb	r2, [r3, #0]
	return flags;
  401b72:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401b74:	4a15      	ldr	r2, [pc, #84]	; (401bcc <Reset_Handler+0xd0>)
  401b76:	6813      	ldr	r3, [r2, #0]
  401b78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b7c:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401b7e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401b82:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401b86:	b129      	cbz	r1, 401b94 <Reset_Handler+0x98>
		cpu_irq_enable();
  401b88:	2201      	movs	r2, #1
  401b8a:	4b0f      	ldr	r3, [pc, #60]	; (401bc8 <Reset_Handler+0xcc>)
  401b8c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401b8e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401b92:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401b94:	4b0e      	ldr	r3, [pc, #56]	; (401bd0 <Reset_Handler+0xd4>)
  401b96:	4798      	blx	r3

        /* Branch to main function */
        main();
  401b98:	4b0e      	ldr	r3, [pc, #56]	; (401bd4 <Reset_Handler+0xd8>)
  401b9a:	4798      	blx	r3
  401b9c:	e7fe      	b.n	401b9c <Reset_Handler+0xa0>
  401b9e:	bf00      	nop
  401ba0:	20400000 	.word	0x20400000
  401ba4:	00409708 	.word	0x00409708
  401ba8:	204008a4 	.word	0x204008a4
  401bac:	20400f74 	.word	0x20400f74
  401bb0:	204008a4 	.word	0x204008a4
  401bb4:	204008a3 	.word	0x204008a3
  401bb8:	204008a8 	.word	0x204008a8
  401bbc:	20400f77 	.word	0x20400f77
  401bc0:	e000ed00 	.word	0xe000ed00
  401bc4:	00400000 	.word	0x00400000
  401bc8:	20400000 	.word	0x20400000
  401bcc:	e000ed88 	.word	0xe000ed88
  401bd0:	00402999 	.word	0x00402999
  401bd4:	00402115 	.word	0x00402115

00401bd8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401bd8:	4b3c      	ldr	r3, [pc, #240]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401bdc:	f003 0303 	and.w	r3, r3, #3
  401be0:	2b01      	cmp	r3, #1
  401be2:	d00f      	beq.n	401c04 <SystemCoreClockUpdate+0x2c>
  401be4:	b113      	cbz	r3, 401bec <SystemCoreClockUpdate+0x14>
  401be6:	2b02      	cmp	r3, #2
  401be8:	d029      	beq.n	401c3e <SystemCoreClockUpdate+0x66>
  401bea:	e057      	b.n	401c9c <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401bec:	4b38      	ldr	r3, [pc, #224]	; (401cd0 <SystemCoreClockUpdate+0xf8>)
  401bee:	695b      	ldr	r3, [r3, #20]
  401bf0:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401bf4:	bf14      	ite	ne
  401bf6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401bfa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401bfe:	4b35      	ldr	r3, [pc, #212]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c00:	601a      	str	r2, [r3, #0]
  401c02:	e04b      	b.n	401c9c <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c04:	4b31      	ldr	r3, [pc, #196]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c06:	6a1b      	ldr	r3, [r3, #32]
  401c08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c0c:	d003      	beq.n	401c16 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c0e:	4a32      	ldr	r2, [pc, #200]	; (401cd8 <SystemCoreClockUpdate+0x100>)
  401c10:	4b30      	ldr	r3, [pc, #192]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c12:	601a      	str	r2, [r3, #0]
  401c14:	e042      	b.n	401c9c <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c16:	4a31      	ldr	r2, [pc, #196]	; (401cdc <SystemCoreClockUpdate+0x104>)
  401c18:	4b2e      	ldr	r3, [pc, #184]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c1a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c1c:	4b2b      	ldr	r3, [pc, #172]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c1e:	6a1b      	ldr	r3, [r3, #32]
  401c20:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c24:	2b10      	cmp	r3, #16
  401c26:	d002      	beq.n	401c2e <SystemCoreClockUpdate+0x56>
  401c28:	2b20      	cmp	r3, #32
  401c2a:	d004      	beq.n	401c36 <SystemCoreClockUpdate+0x5e>
  401c2c:	e036      	b.n	401c9c <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401c2e:	4a2c      	ldr	r2, [pc, #176]	; (401ce0 <SystemCoreClockUpdate+0x108>)
  401c30:	4b28      	ldr	r3, [pc, #160]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c32:	601a      	str	r2, [r3, #0]
          break;
  401c34:	e032      	b.n	401c9c <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401c36:	4a28      	ldr	r2, [pc, #160]	; (401cd8 <SystemCoreClockUpdate+0x100>)
  401c38:	4b26      	ldr	r3, [pc, #152]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c3a:	601a      	str	r2, [r3, #0]
          break;
  401c3c:	e02e      	b.n	401c9c <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c3e:	4b23      	ldr	r3, [pc, #140]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c40:	6a1b      	ldr	r3, [r3, #32]
  401c42:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c46:	d003      	beq.n	401c50 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401c48:	4a23      	ldr	r2, [pc, #140]	; (401cd8 <SystemCoreClockUpdate+0x100>)
  401c4a:	4b22      	ldr	r3, [pc, #136]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c4c:	601a      	str	r2, [r3, #0]
  401c4e:	e012      	b.n	401c76 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c50:	4a22      	ldr	r2, [pc, #136]	; (401cdc <SystemCoreClockUpdate+0x104>)
  401c52:	4b20      	ldr	r3, [pc, #128]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c54:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c56:	4b1d      	ldr	r3, [pc, #116]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c58:	6a1b      	ldr	r3, [r3, #32]
  401c5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c5e:	2b10      	cmp	r3, #16
  401c60:	d002      	beq.n	401c68 <SystemCoreClockUpdate+0x90>
  401c62:	2b20      	cmp	r3, #32
  401c64:	d004      	beq.n	401c70 <SystemCoreClockUpdate+0x98>
  401c66:	e006      	b.n	401c76 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401c68:	4a1d      	ldr	r2, [pc, #116]	; (401ce0 <SystemCoreClockUpdate+0x108>)
  401c6a:	4b1a      	ldr	r3, [pc, #104]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c6c:	601a      	str	r2, [r3, #0]
          break;
  401c6e:	e002      	b.n	401c76 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401c70:	4a19      	ldr	r2, [pc, #100]	; (401cd8 <SystemCoreClockUpdate+0x100>)
  401c72:	4b18      	ldr	r3, [pc, #96]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c74:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401c76:	4b15      	ldr	r3, [pc, #84]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c7a:	f003 0303 	and.w	r3, r3, #3
  401c7e:	2b02      	cmp	r3, #2
  401c80:	d10c      	bne.n	401c9c <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401c82:	4a12      	ldr	r2, [pc, #72]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c84:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401c86:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401c88:	4812      	ldr	r0, [pc, #72]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401c8a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401c8e:	6803      	ldr	r3, [r0, #0]
  401c90:	fb01 3303 	mla	r3, r1, r3, r3
  401c94:	b2d2      	uxtb	r2, r2
  401c96:	fbb3 f3f2 	udiv	r3, r3, r2
  401c9a:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401c9c:	4b0b      	ldr	r3, [pc, #44]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ca0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ca4:	2b70      	cmp	r3, #112	; 0x70
  401ca6:	d107      	bne.n	401cb8 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  401ca8:	4a0a      	ldr	r2, [pc, #40]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401caa:	6813      	ldr	r3, [r2, #0]
  401cac:	490d      	ldr	r1, [pc, #52]	; (401ce4 <SystemCoreClockUpdate+0x10c>)
  401cae:	fba1 1303 	umull	r1, r3, r1, r3
  401cb2:	085b      	lsrs	r3, r3, #1
  401cb4:	6013      	str	r3, [r2, #0]
  401cb6:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401cb8:	4b04      	ldr	r3, [pc, #16]	; (401ccc <SystemCoreClockUpdate+0xf4>)
  401cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cbc:	4905      	ldr	r1, [pc, #20]	; (401cd4 <SystemCoreClockUpdate+0xfc>)
  401cbe:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401cc2:	680b      	ldr	r3, [r1, #0]
  401cc4:	40d3      	lsrs	r3, r2
  401cc6:	600b      	str	r3, [r1, #0]
  401cc8:	4770      	bx	lr
  401cca:	bf00      	nop
  401ccc:	400e0600 	.word	0x400e0600
  401cd0:	400e1810 	.word	0x400e1810
  401cd4:	20400004 	.word	0x20400004
  401cd8:	00b71b00 	.word	0x00b71b00
  401cdc:	003d0900 	.word	0x003d0900
  401ce0:	007a1200 	.word	0x007a1200
  401ce4:	aaaaaaab 	.word	0xaaaaaaab

00401ce8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401ce8:	4b12      	ldr	r3, [pc, #72]	; (401d34 <system_init_flash+0x4c>)
  401cea:	4298      	cmp	r0, r3
  401cec:	d804      	bhi.n	401cf8 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401cee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401cf2:	4b11      	ldr	r3, [pc, #68]	; (401d38 <system_init_flash+0x50>)
  401cf4:	601a      	str	r2, [r3, #0]
  401cf6:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401cf8:	4b10      	ldr	r3, [pc, #64]	; (401d3c <system_init_flash+0x54>)
  401cfa:	4298      	cmp	r0, r3
  401cfc:	d803      	bhi.n	401d06 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401cfe:	4a10      	ldr	r2, [pc, #64]	; (401d40 <system_init_flash+0x58>)
  401d00:	4b0d      	ldr	r3, [pc, #52]	; (401d38 <system_init_flash+0x50>)
  401d02:	601a      	str	r2, [r3, #0]
  401d04:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d06:	4b0f      	ldr	r3, [pc, #60]	; (401d44 <system_init_flash+0x5c>)
  401d08:	4298      	cmp	r0, r3
  401d0a:	d803      	bhi.n	401d14 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d0c:	4a0e      	ldr	r2, [pc, #56]	; (401d48 <system_init_flash+0x60>)
  401d0e:	4b0a      	ldr	r3, [pc, #40]	; (401d38 <system_init_flash+0x50>)
  401d10:	601a      	str	r2, [r3, #0]
  401d12:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d14:	4b0d      	ldr	r3, [pc, #52]	; (401d4c <system_init_flash+0x64>)
  401d16:	4298      	cmp	r0, r3
  401d18:	d803      	bhi.n	401d22 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d1a:	4a0d      	ldr	r2, [pc, #52]	; (401d50 <system_init_flash+0x68>)
  401d1c:	4b06      	ldr	r3, [pc, #24]	; (401d38 <system_init_flash+0x50>)
  401d1e:	601a      	str	r2, [r3, #0]
  401d20:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401d22:	4b0c      	ldr	r3, [pc, #48]	; (401d54 <system_init_flash+0x6c>)
  401d24:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d26:	bf94      	ite	ls
  401d28:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401d2c:	4a0a      	ldrhi	r2, [pc, #40]	; (401d58 <system_init_flash+0x70>)
  401d2e:	4b02      	ldr	r3, [pc, #8]	; (401d38 <system_init_flash+0x50>)
  401d30:	601a      	str	r2, [r3, #0]
  401d32:	4770      	bx	lr
  401d34:	01312cff 	.word	0x01312cff
  401d38:	400e0c00 	.word	0x400e0c00
  401d3c:	026259ff 	.word	0x026259ff
  401d40:	04000100 	.word	0x04000100
  401d44:	039386ff 	.word	0x039386ff
  401d48:	04000200 	.word	0x04000200
  401d4c:	04c4b3ff 	.word	0x04c4b3ff
  401d50:	04000300 	.word	0x04000300
  401d54:	05f5e0ff 	.word	0x05f5e0ff
  401d58:	04000500 	.word	0x04000500

00401d5c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401d5c:	4b09      	ldr	r3, [pc, #36]	; (401d84 <_sbrk+0x28>)
  401d5e:	681b      	ldr	r3, [r3, #0]
  401d60:	b913      	cbnz	r3, 401d68 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401d62:	4a09      	ldr	r2, [pc, #36]	; (401d88 <_sbrk+0x2c>)
  401d64:	4b07      	ldr	r3, [pc, #28]	; (401d84 <_sbrk+0x28>)
  401d66:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401d68:	4b06      	ldr	r3, [pc, #24]	; (401d84 <_sbrk+0x28>)
  401d6a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401d6c:	181a      	adds	r2, r3, r0
  401d6e:	4907      	ldr	r1, [pc, #28]	; (401d8c <_sbrk+0x30>)
  401d70:	4291      	cmp	r1, r2
  401d72:	db04      	blt.n	401d7e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401d74:	4610      	mov	r0, r2
  401d76:	4a03      	ldr	r2, [pc, #12]	; (401d84 <_sbrk+0x28>)
  401d78:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401d7a:	4618      	mov	r0, r3
  401d7c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401d7e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401d82:	4770      	bx	lr
  401d84:	20400cf4 	.word	0x20400cf4
  401d88:	20403178 	.word	0x20403178
  401d8c:	2045fffc 	.word	0x2045fffc

00401d90 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401d90:	f04f 30ff 	mov.w	r0, #4294967295
  401d94:	4770      	bx	lr
  401d96:	bf00      	nop

00401d98 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401d98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401d9c:	604b      	str	r3, [r1, #4]

	return 0;
}
  401d9e:	2000      	movs	r0, #0
  401da0:	4770      	bx	lr
  401da2:	bf00      	nop

00401da4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401da4:	2001      	movs	r0, #1
  401da6:	4770      	bx	lr

00401da8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401da8:	2000      	movs	r0, #0
  401daa:	4770      	bx	lr

00401dac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  401dac:	4b04      	ldr	r3, [pc, #16]	; (401dc0 <AFEC_Temp_callback+0x14>)
  401dae:	220b      	movs	r2, #11
  401db0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  401db2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void) //Toda vez que o ADC tiver um valor novo essa funo  chamada
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);//salva o novo valor da converSo de temp
  401db4:	4b03      	ldr	r3, [pc, #12]	; (401dc4 <AFEC_Temp_callback+0x18>)
  401db6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  401db8:	2201      	movs	r2, #1
  401dba:	4b03      	ldr	r3, [pc, #12]	; (401dc8 <AFEC_Temp_callback+0x1c>)
  401dbc:	701a      	strb	r2, [r3, #0]
  401dbe:	4770      	bx	lr
  401dc0:	4003c000 	.word	0x4003c000
  401dc4:	20400cfc 	.word	0x20400cfc
  401dc8:	20400cf8 	.word	0x20400cf8

00401dcc <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401dcc:	b570      	push	{r4, r5, r6, lr}
  401dce:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401dd0:	4b2a      	ldr	r3, [pc, #168]	; (401e7c <usart_serial_putchar+0xb0>)
  401dd2:	4298      	cmp	r0, r3
  401dd4:	d108      	bne.n	401de8 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dd6:	461e      	mov	r6, r3
  401dd8:	4d29      	ldr	r5, [pc, #164]	; (401e80 <usart_serial_putchar+0xb4>)
  401dda:	4621      	mov	r1, r4
  401ddc:	4630      	mov	r0, r6
  401dde:	47a8      	blx	r5
  401de0:	2800      	cmp	r0, #0
  401de2:	d1fa      	bne.n	401dda <usart_serial_putchar+0xe>
		return 1;
  401de4:	2001      	movs	r0, #1
  401de6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401de8:	4b26      	ldr	r3, [pc, #152]	; (401e84 <usart_serial_putchar+0xb8>)
  401dea:	4298      	cmp	r0, r3
  401dec:	d108      	bne.n	401e00 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dee:	461e      	mov	r6, r3
  401df0:	4d23      	ldr	r5, [pc, #140]	; (401e80 <usart_serial_putchar+0xb4>)
  401df2:	4621      	mov	r1, r4
  401df4:	4630      	mov	r0, r6
  401df6:	47a8      	blx	r5
  401df8:	2800      	cmp	r0, #0
  401dfa:	d1fa      	bne.n	401df2 <usart_serial_putchar+0x26>
		return 1;
  401dfc:	2001      	movs	r0, #1
  401dfe:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401e00:	4b21      	ldr	r3, [pc, #132]	; (401e88 <usart_serial_putchar+0xbc>)
  401e02:	4298      	cmp	r0, r3
  401e04:	d108      	bne.n	401e18 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e06:	461e      	mov	r6, r3
  401e08:	4d1d      	ldr	r5, [pc, #116]	; (401e80 <usart_serial_putchar+0xb4>)
  401e0a:	4621      	mov	r1, r4
  401e0c:	4630      	mov	r0, r6
  401e0e:	47a8      	blx	r5
  401e10:	2800      	cmp	r0, #0
  401e12:	d1fa      	bne.n	401e0a <usart_serial_putchar+0x3e>
		return 1;
  401e14:	2001      	movs	r0, #1
  401e16:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401e18:	4b1c      	ldr	r3, [pc, #112]	; (401e8c <usart_serial_putchar+0xc0>)
  401e1a:	4298      	cmp	r0, r3
  401e1c:	d108      	bne.n	401e30 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e1e:	461e      	mov	r6, r3
  401e20:	4d17      	ldr	r5, [pc, #92]	; (401e80 <usart_serial_putchar+0xb4>)
  401e22:	4621      	mov	r1, r4
  401e24:	4630      	mov	r0, r6
  401e26:	47a8      	blx	r5
  401e28:	2800      	cmp	r0, #0
  401e2a:	d1fa      	bne.n	401e22 <usart_serial_putchar+0x56>
		return 1;
  401e2c:	2001      	movs	r0, #1
  401e2e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e30:	4b17      	ldr	r3, [pc, #92]	; (401e90 <usart_serial_putchar+0xc4>)
  401e32:	4298      	cmp	r0, r3
  401e34:	d108      	bne.n	401e48 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  401e36:	461e      	mov	r6, r3
  401e38:	4d16      	ldr	r5, [pc, #88]	; (401e94 <usart_serial_putchar+0xc8>)
  401e3a:	4621      	mov	r1, r4
  401e3c:	4630      	mov	r0, r6
  401e3e:	47a8      	blx	r5
  401e40:	2800      	cmp	r0, #0
  401e42:	d1fa      	bne.n	401e3a <usart_serial_putchar+0x6e>
		return 1;
  401e44:	2001      	movs	r0, #1
  401e46:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e48:	4b13      	ldr	r3, [pc, #76]	; (401e98 <usart_serial_putchar+0xcc>)
  401e4a:	4298      	cmp	r0, r3
  401e4c:	d108      	bne.n	401e60 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  401e4e:	461e      	mov	r6, r3
  401e50:	4d10      	ldr	r5, [pc, #64]	; (401e94 <usart_serial_putchar+0xc8>)
  401e52:	4621      	mov	r1, r4
  401e54:	4630      	mov	r0, r6
  401e56:	47a8      	blx	r5
  401e58:	2800      	cmp	r0, #0
  401e5a:	d1fa      	bne.n	401e52 <usart_serial_putchar+0x86>
		return 1;
  401e5c:	2001      	movs	r0, #1
  401e5e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e60:	4b0e      	ldr	r3, [pc, #56]	; (401e9c <usart_serial_putchar+0xd0>)
  401e62:	4298      	cmp	r0, r3
  401e64:	d108      	bne.n	401e78 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  401e66:	461e      	mov	r6, r3
  401e68:	4d0a      	ldr	r5, [pc, #40]	; (401e94 <usart_serial_putchar+0xc8>)
  401e6a:	4621      	mov	r1, r4
  401e6c:	4630      	mov	r0, r6
  401e6e:	47a8      	blx	r5
  401e70:	2800      	cmp	r0, #0
  401e72:	d1fa      	bne.n	401e6a <usart_serial_putchar+0x9e>
		return 1;
  401e74:	2001      	movs	r0, #1
  401e76:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401e78:	2000      	movs	r0, #0
}
  401e7a:	bd70      	pop	{r4, r5, r6, pc}
  401e7c:	400e0800 	.word	0x400e0800
  401e80:	004019b5 	.word	0x004019b5
  401e84:	400e0a00 	.word	0x400e0a00
  401e88:	400e1a00 	.word	0x400e1a00
  401e8c:	400e1c00 	.word	0x400e1c00
  401e90:	40024000 	.word	0x40024000
  401e94:	00401ac9 	.word	0x00401ac9
  401e98:	40028000 	.word	0x40028000
  401e9c:	4002c000 	.word	0x4002c000

00401ea0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ea2:	b083      	sub	sp, #12
  401ea4:	4605      	mov	r5, r0
  401ea6:	460c      	mov	r4, r1
	uint32_t val = 0;
  401ea8:	2300      	movs	r3, #0
  401eaa:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401eac:	4b29      	ldr	r3, [pc, #164]	; (401f54 <usart_serial_getchar+0xb4>)
  401eae:	4298      	cmp	r0, r3
  401eb0:	d107      	bne.n	401ec2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401eb2:	461f      	mov	r7, r3
  401eb4:	4e28      	ldr	r6, [pc, #160]	; (401f58 <usart_serial_getchar+0xb8>)
  401eb6:	4621      	mov	r1, r4
  401eb8:	4638      	mov	r0, r7
  401eba:	47b0      	blx	r6
  401ebc:	2800      	cmp	r0, #0
  401ebe:	d1fa      	bne.n	401eb6 <usart_serial_getchar+0x16>
  401ec0:	e015      	b.n	401eee <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401ec2:	4b26      	ldr	r3, [pc, #152]	; (401f5c <usart_serial_getchar+0xbc>)
  401ec4:	4298      	cmp	r0, r3
  401ec6:	d107      	bne.n	401ed8 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401ec8:	461f      	mov	r7, r3
  401eca:	4e23      	ldr	r6, [pc, #140]	; (401f58 <usart_serial_getchar+0xb8>)
  401ecc:	4621      	mov	r1, r4
  401ece:	4638      	mov	r0, r7
  401ed0:	47b0      	blx	r6
  401ed2:	2800      	cmp	r0, #0
  401ed4:	d1fa      	bne.n	401ecc <usart_serial_getchar+0x2c>
  401ed6:	e015      	b.n	401f04 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ed8:	4b21      	ldr	r3, [pc, #132]	; (401f60 <usart_serial_getchar+0xc0>)
  401eda:	4298      	cmp	r0, r3
  401edc:	d107      	bne.n	401eee <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  401ede:	461f      	mov	r7, r3
  401ee0:	4e1d      	ldr	r6, [pc, #116]	; (401f58 <usart_serial_getchar+0xb8>)
  401ee2:	4621      	mov	r1, r4
  401ee4:	4638      	mov	r0, r7
  401ee6:	47b0      	blx	r6
  401ee8:	2800      	cmp	r0, #0
  401eea:	d1fa      	bne.n	401ee2 <usart_serial_getchar+0x42>
  401eec:	e017      	b.n	401f1e <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401eee:	4b1d      	ldr	r3, [pc, #116]	; (401f64 <usart_serial_getchar+0xc4>)
  401ef0:	429d      	cmp	r5, r3
  401ef2:	d107      	bne.n	401f04 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  401ef4:	461f      	mov	r7, r3
  401ef6:	4e18      	ldr	r6, [pc, #96]	; (401f58 <usart_serial_getchar+0xb8>)
  401ef8:	4621      	mov	r1, r4
  401efa:	4638      	mov	r0, r7
  401efc:	47b0      	blx	r6
  401efe:	2800      	cmp	r0, #0
  401f00:	d1fa      	bne.n	401ef8 <usart_serial_getchar+0x58>
  401f02:	e019      	b.n	401f38 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401f04:	4b18      	ldr	r3, [pc, #96]	; (401f68 <usart_serial_getchar+0xc8>)
  401f06:	429d      	cmp	r5, r3
  401f08:	d109      	bne.n	401f1e <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  401f0a:	461e      	mov	r6, r3
  401f0c:	4d17      	ldr	r5, [pc, #92]	; (401f6c <usart_serial_getchar+0xcc>)
  401f0e:	a901      	add	r1, sp, #4
  401f10:	4630      	mov	r0, r6
  401f12:	47a8      	blx	r5
  401f14:	2800      	cmp	r0, #0
  401f16:	d1fa      	bne.n	401f0e <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  401f18:	9b01      	ldr	r3, [sp, #4]
  401f1a:	7023      	strb	r3, [r4, #0]
  401f1c:	e018      	b.n	401f50 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401f1e:	4b14      	ldr	r3, [pc, #80]	; (401f70 <usart_serial_getchar+0xd0>)
  401f20:	429d      	cmp	r5, r3
  401f22:	d109      	bne.n	401f38 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  401f24:	461e      	mov	r6, r3
  401f26:	4d11      	ldr	r5, [pc, #68]	; (401f6c <usart_serial_getchar+0xcc>)
  401f28:	a901      	add	r1, sp, #4
  401f2a:	4630      	mov	r0, r6
  401f2c:	47a8      	blx	r5
  401f2e:	2800      	cmp	r0, #0
  401f30:	d1fa      	bne.n	401f28 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  401f32:	9b01      	ldr	r3, [sp, #4]
  401f34:	7023      	strb	r3, [r4, #0]
  401f36:	e00b      	b.n	401f50 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f38:	4b0e      	ldr	r3, [pc, #56]	; (401f74 <usart_serial_getchar+0xd4>)
  401f3a:	429d      	cmp	r5, r3
  401f3c:	d108      	bne.n	401f50 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  401f3e:	461e      	mov	r6, r3
  401f40:	4d0a      	ldr	r5, [pc, #40]	; (401f6c <usart_serial_getchar+0xcc>)
  401f42:	a901      	add	r1, sp, #4
  401f44:	4630      	mov	r0, r6
  401f46:	47a8      	blx	r5
  401f48:	2800      	cmp	r0, #0
  401f4a:	d1fa      	bne.n	401f42 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  401f4c:	9b01      	ldr	r3, [sp, #4]
  401f4e:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f50:	b003      	add	sp, #12
  401f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401f54:	400e0800 	.word	0x400e0800
  401f58:	004019c9 	.word	0x004019c9
  401f5c:	400e0a00 	.word	0x400e0a00
  401f60:	400e1a00 	.word	0x400e1a00
  401f64:	400e1c00 	.word	0x400e1c00
  401f68:	40024000 	.word	0x40024000
  401f6c:	00401ae1 	.word	0x00401ae1
  401f70:	40028000 	.word	0x40028000
  401f74:	4002c000 	.word	0x4002c000

00401f78 <TC1_init>:
}
void TC1_init(int freq_TC){
  401f78:	b570      	push	{r4, r5, r6, lr}
  401f7a:	b084      	sub	sp, #16
  401f7c:	4606      	mov	r6, r0
	    uint32_t ul_sysclk = sysclk_get_cpu_hz();
	    
	    uint32_t channel = 1;
	    
	    /* Configura o PMC */
	    pmc_enable_periph_clk(ID_TC1);
  401f7e:	2018      	movs	r0, #24
  401f80:	4b14      	ldr	r3, [pc, #80]	; (401fd4 <TC1_init+0x5c>)
  401f82:	4798      	blx	r3
	    
	    //int freq_TC=4;//4Hz (4 vezes pos segundo led pisca)
	    
	    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	    tc_find_mck_divisor(freq_TC, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401f84:	4c14      	ldr	r4, [pc, #80]	; (401fd8 <TC1_init+0x60>)
  401f86:	9400      	str	r4, [sp, #0]
  401f88:	ab02      	add	r3, sp, #8
  401f8a:	aa03      	add	r2, sp, #12
  401f8c:	4621      	mov	r1, r4
  401f8e:	4630      	mov	r0, r6
  401f90:	4d12      	ldr	r5, [pc, #72]	; (401fdc <TC1_init+0x64>)
  401f92:	47a8      	blx	r5
	    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  401f94:	4d12      	ldr	r5, [pc, #72]	; (401fe0 <TC1_init+0x68>)
  401f96:	9a02      	ldr	r2, [sp, #8]
  401f98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401f9c:	2101      	movs	r1, #1
  401f9e:	4628      	mov	r0, r5
  401fa0:	4b10      	ldr	r3, [pc, #64]	; (401fe4 <TC1_init+0x6c>)
  401fa2:	4798      	blx	r3
	    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / freq_TC);
  401fa4:	9a03      	ldr	r2, [sp, #12]
  401fa6:	fbb4 f2f2 	udiv	r2, r4, r2
  401faa:	fbb2 f2f6 	udiv	r2, r2, r6
  401fae:	2101      	movs	r1, #1
  401fb0:	4628      	mov	r0, r5
  401fb2:	4b0d      	ldr	r3, [pc, #52]	; (401fe8 <TC1_init+0x70>)
  401fb4:	4798      	blx	r3
  401fb6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401fba:	4b0c      	ldr	r3, [pc, #48]	; (401fec <TC1_init+0x74>)
  401fbc:	601a      	str	r2, [r3, #0]

	    /* Configura e ativa interrupco no TC canal 0 */
	    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
	    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  401fbe:	2210      	movs	r2, #16
  401fc0:	2101      	movs	r1, #1
  401fc2:	4628      	mov	r0, r5
  401fc4:	4b0a      	ldr	r3, [pc, #40]	; (401ff0 <TC1_init+0x78>)
  401fc6:	4798      	blx	r3

	    /* Inicializa o canal 0 do TC */
	    tc_start(TC0, channel);
  401fc8:	2101      	movs	r1, #1
  401fca:	4628      	mov	r0, r5
  401fcc:	4b09      	ldr	r3, [pc, #36]	; (401ff4 <TC1_init+0x7c>)
  401fce:	4798      	blx	r3
}
  401fd0:	b004      	add	sp, #16
  401fd2:	bd70      	pop	{r4, r5, r6, pc}
  401fd4:	00401555 	.word	0x00401555
  401fd8:	11e1a300 	.word	0x11e1a300
  401fdc:	00401939 	.word	0x00401939
  401fe0:	4000c000 	.word	0x4000c000
  401fe4:	004018fd 	.word	0x004018fd
  401fe8:	00401921 	.word	0x00401921
  401fec:	e000e100 	.word	0xe000e100
  401ff0:	00401929 	.word	0x00401929
  401ff4:	00401919 	.word	0x00401919

00401ff8 <RTC_init>:
void RTC_init(){
  401ff8:	b530      	push	{r4, r5, lr}
  401ffa:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401ffc:	2002      	movs	r0, #2
  401ffe:	4b13      	ldr	r3, [pc, #76]	; (40204c <RTC_init+0x54>)
  402000:	4798      	blx	r3
	
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  402002:	4c13      	ldr	r4, [pc, #76]	; (402050 <RTC_init+0x58>)
  402004:	2100      	movs	r1, #0
  402006:	4620      	mov	r0, r4
  402008:	4b12      	ldr	r3, [pc, #72]	; (402054 <RTC_init+0x5c>)
  40200a:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  40200c:	230d      	movs	r3, #13
  40200e:	9300      	str	r3, [sp, #0]
  402010:	2314      	movs	r3, #20
  402012:	2209      	movs	r2, #9
  402014:	f240 71e1 	movw	r1, #2017	; 0x7e1
  402018:	4620      	mov	r0, r4
  40201a:	4d0f      	ldr	r5, [pc, #60]	; (402058 <RTC_init+0x60>)
  40201c:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40201e:	2300      	movs	r3, #0
  402020:	2205      	movs	r2, #5
  402022:	2109      	movs	r1, #9
  402024:	4620      	mov	r0, r4
  402026:	4d0d      	ldr	r5, [pc, #52]	; (40205c <RTC_init+0x64>)
  402028:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40202a:	4b0d      	ldr	r3, [pc, #52]	; (402060 <RTC_init+0x68>)
  40202c:	2204      	movs	r2, #4
  40202e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402032:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402036:	2100      	movs	r1, #0
  402038:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40203c:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 0);
	NVIC_EnableIRQ(RTC_IRQn);
	
	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  40203e:	2102      	movs	r1, #2
  402040:	4620      	mov	r0, r4
  402042:	4b08      	ldr	r3, [pc, #32]	; (402064 <RTC_init+0x6c>)
  402044:	4798      	blx	r3
	
}
  402046:	b003      	add	sp, #12
  402048:	bd30      	pop	{r4, r5, pc}
  40204a:	bf00      	nop
  40204c:	00401555 	.word	0x00401555
  402050:	400e1860 	.word	0x400e1860
  402054:	004015a9 	.word	0x004015a9
  402058:	004016b1 	.word	0x004016b1
  40205c:	00401621 	.word	0x00401621
  402060:	e000e100 	.word	0xe000e100
  402064:	004015c1 	.word	0x004015c1

00402068 <TC1_Handler>:
void TC1_Handler(void){
  402068:	b500      	push	{lr}
  40206a:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;
	
    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  40206c:	2101      	movs	r1, #1
  40206e:	4805      	ldr	r0, [pc, #20]	; (402084 <TC1_Handler+0x1c>)
  402070:	4b05      	ldr	r3, [pc, #20]	; (402088 <TC1_Handler+0x20>)
  402072:	4798      	blx	r3
  402074:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  402076:	9b01      	ldr	r3, [sp, #4]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  402078:	2202      	movs	r2, #2
  40207a:	4b04      	ldr	r3, [pc, #16]	; (40208c <TC1_Handler+0x24>)
  40207c:	601a      	str	r2, [r3, #0]

	afec_start_software_conversion(AFEC0);
}
  40207e:	b003      	add	sp, #12
  402080:	f85d fb04 	ldr.w	pc, [sp], #4
  402084:	4000c000 	.word	0x4000c000
  402088:	00401931 	.word	0x00401931
  40208c:	4003c000 	.word	0x4003c000

00402090 <RTC_Handler>:

void RTC_Handler(void)
{
  402090:	b508      	push	{r3, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  402092:	480b      	ldr	r0, [pc, #44]	; (4020c0 <RTC_Handler+0x30>)
  402094:	4b0b      	ldr	r3, [pc, #44]	; (4020c4 <RTC_Handler+0x34>)
  402096:	4798      	blx	r3

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  402098:	f010 0f04 	tst.w	r0, #4
  40209c:	d004      	beq.n	4020a8 <RTC_Handler+0x18>
		
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40209e:	2104      	movs	r1, #4
  4020a0:	4807      	ldr	r0, [pc, #28]	; (4020c0 <RTC_Handler+0x30>)
  4020a2:	4b09      	ldr	r3, [pc, #36]	; (4020c8 <RTC_Handler+0x38>)
  4020a4:	4798      	blx	r3
  4020a6:	bd08      	pop	{r3, pc}

		} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4020a8:	f010 0f02 	tst.w	r0, #2
  4020ac:	d006      	beq.n	4020bc <RTC_Handler+0x2c>
			flag_led0 = 0;
  4020ae:	2200      	movs	r2, #0
  4020b0:	4b06      	ldr	r3, [pc, #24]	; (4020cc <RTC_Handler+0x3c>)
  4020b2:	701a      	strb	r2, [r3, #0]
			
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4020b4:	2102      	movs	r1, #2
  4020b6:	4802      	ldr	r0, [pc, #8]	; (4020c0 <RTC_Handler+0x30>)
  4020b8:	4b03      	ldr	r3, [pc, #12]	; (4020c8 <RTC_Handler+0x38>)
  4020ba:	4798      	blx	r3
  4020bc:	bd08      	pop	{r3, pc}
  4020be:	bf00      	nop
  4020c0:	400e1860 	.word	0x400e1860
  4020c4:	00401769 	.word	0x00401769
  4020c8:	0040176d 	.word	0x0040176d
  4020cc:	20400d00 	.word	0x20400d00

004020d0 <usart_puts>:
 * \return Program return value.
 */
/**
 *  Envia para o UART uma string
 */
uint32_t usart_puts(uint8_t *pstring){
  4020d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4020d4:	f100 38ff 	add.w	r8, r0, #4294967295
  uint32_t i = 0 ;
  4020d8:	f04f 0900 	mov.w	r9, #0
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
  4020dc:	4f0a      	ldr	r7, [pc, #40]	; (402108 <usart_puts+0x38>)
  4020de:	4c0b      	ldr	r4, [pc, #44]	; (40210c <usart_puts+0x3c>)

  while(*(pstring + i)){
    usart_serial_putchar(USART_COM, *(pstring+i++));
    while(!uart_is_tx_empty(USART_COM)){};
  4020e0:	4e0b      	ldr	r6, [pc, #44]	; (402110 <usart_puts+0x40>)
 *  Envia para o UART uma string
 */
uint32_t usart_puts(uint8_t *pstring){
  uint32_t i = 0 ;

  while(*(pstring + i)){
  4020e2:	e00a      	b.n	4020fa <usart_puts+0x2a>
    usart_serial_putchar(USART_COM, *(pstring+i++));
  4020e4:	f109 0901 	add.w	r9, r9, #1
  4020e8:	4629      	mov	r1, r5
  4020ea:	4620      	mov	r0, r4
  4020ec:	47b8      	blx	r7
  4020ee:	2800      	cmp	r0, #0
  4020f0:	d1fa      	bne.n	4020e8 <usart_puts+0x18>
    while(!uart_is_tx_empty(USART_COM)){};
  4020f2:	4620      	mov	r0, r4
  4020f4:	47b0      	blx	r6
  4020f6:	2800      	cmp	r0, #0
  4020f8:	d0fb      	beq.n	4020f2 <usart_puts+0x22>
 *  Envia para o UART uma string
 */
uint32_t usart_puts(uint8_t *pstring){
  uint32_t i = 0 ;

  while(*(pstring + i)){
  4020fa:	f818 5f01 	ldrb.w	r5, [r8, #1]!
  4020fe:	2d00      	cmp	r5, #0
  402100:	d1f0      	bne.n	4020e4 <usart_puts+0x14>
    usart_serial_putchar(USART_COM, *(pstring+i++));
    while(!uart_is_tx_empty(USART_COM)){};
  }
  return(i);
}
  402102:	4648      	mov	r0, r9
  402104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402108:	00401ac9 	.word	0x00401ac9
  40210c:	40028000 	.word	0x40028000
  402110:	004019ad 	.word	0x004019ad

00402114 <main>:
  *(pstring+i+1)= 0x00;
  return(i);

}
int main(void)
{
  402114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402118:	b095      	sub	sp, #84	; 0x54
	uint32_t rtc;
	uint32_t hour;
	uint32_t minute;
	uint32_t second;
	/* Initialize the board. */
	sysclk_init();
  40211a:	4baa      	ldr	r3, [pc, #680]	; (4023c4 <main+0x2b0>)
  40211c:	4798      	blx	r3
	board_init();
  40211e:	4baa      	ldr	r3, [pc, #680]	; (4023c8 <main+0x2b4>)
  402120:	4798      	blx	r3
  402122:	200a      	movs	r0, #10
  402124:	4da9      	ldr	r5, [pc, #676]	; (4023cc <main+0x2b8>)
  402126:	47a8      	blx	r5
  402128:	200b      	movs	r0, #11
  40212a:	47a8      	blx	r5
  40212c:	200c      	movs	r0, #12
  40212e:	47a8      	blx	r5
  402130:	2010      	movs	r0, #16
  402132:	47a8      	blx	r5
  402134:	2011      	movs	r0, #17
  402136:	47a8      	blx	r5
	ioport_init();
	/** Configura timer 0 */
	TC1_init(1);
  402138:	2001      	movs	r0, #1
  40213a:	4fa5      	ldr	r7, [pc, #660]	; (4023d0 <main+0x2bc>)
  40213c:	47b8      	blx	r7
	/** Configura RTC */
	RTC_init();
  40213e:	4ba5      	ldr	r3, [pc, #660]	; (4023d4 <main+0x2c0>)
  402140:	4798      	blx	r3
  402142:	200e      	movs	r0, #14
  402144:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402146:	f8df 8334 	ldr.w	r8, [pc, #820]	; 40247c <main+0x368>
  40214a:	4ba3      	ldr	r3, [pc, #652]	; (4023d8 <main+0x2c4>)
  40214c:	f8c3 8000 	str.w	r8, [r3]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402150:	4aa2      	ldr	r2, [pc, #648]	; (4023dc <main+0x2c8>)
  402152:	4ba3      	ldr	r3, [pc, #652]	; (4023e0 <main+0x2cc>)
  402154:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402156:	4aa3      	ldr	r2, [pc, #652]	; (4023e4 <main+0x2d0>)
  402158:	4ba3      	ldr	r3, [pc, #652]	; (4023e8 <main+0x2d4>)
  40215a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40215c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402160:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  402162:	23c0      	movs	r3, #192	; 0xc0
  402164:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  402166:	f44f 6600 	mov.w	r6, #2048	; 0x800
  40216a:	9604      	str	r6, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  40216c:	2400      	movs	r4, #0
  40216e:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402170:	9406      	str	r4, [sp, #24]
  402172:	200e      	movs	r0, #14
  402174:	47a8      	blx	r5
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402176:	4a9d      	ldr	r2, [pc, #628]	; (4023ec <main+0x2d8>)
  402178:	a902      	add	r1, sp, #8
  40217a:	4640      	mov	r0, r8
  40217c:	4b9c      	ldr	r3, [pc, #624]	; (4023f0 <main+0x2dc>)
  40217e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402180:	4640      	mov	r0, r8
  402182:	4b9c      	ldr	r3, [pc, #624]	; (4023f4 <main+0x2e0>)
  402184:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402186:	4640      	mov	r0, r8
  402188:	4b9b      	ldr	r3, [pc, #620]	; (4023f8 <main+0x2e4>)
  40218a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40218c:	f8df 82f0 	ldr.w	r8, [pc, #752]	; 402480 <main+0x36c>
  402190:	f8d8 3000 	ldr.w	r3, [r8]
  402194:	4621      	mov	r1, r4
  402196:	6898      	ldr	r0, [r3, #8]
  402198:	4d98      	ldr	r5, [pc, #608]	; (4023fc <main+0x2e8>)
  40219a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40219c:	f8d8 3000 	ldr.w	r3, [r8]
  4021a0:	4621      	mov	r1, r4
  4021a2:	6858      	ldr	r0, [r3, #4]
  4021a4:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  4021a6:	4896      	ldr	r0, [pc, #600]	; (402400 <main+0x2ec>)
  4021a8:	4b96      	ldr	r3, [pc, #600]	; (402404 <main+0x2f0>)
  4021aa:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4021ac:	4b96      	ldr	r3, [pc, #600]	; (402408 <main+0x2f4>)
  4021ae:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4021b0:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4021b4:	665e      	str	r6, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4021b6:	f8c3 6090 	str.w	r6, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4021ba:	655e      	str	r6, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4021bc:	625e      	str	r6, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4021be:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4021c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4021c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4021c8:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4021ca:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4021cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4021d0:	675a      	str	r2, [r3, #116]	; 0x74
	/* Set direction and pullup on the given button IOPORT */
	ioport_set_pin_dir(GPIO_PUSH_BUTTON_1, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_PUSH_BUTTON_1, IOPORT_MODE_PULLUP);

	/* Initialize display parameter */
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  4021d2:	488e      	ldr	r0, [pc, #568]	; (40240c <main+0x2f8>)
  4021d4:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4021d8:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  4021da:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4021de:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_BLACK);//cor do quadrado
  4021e0:	6084      	str	r4, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_BLACK);//cor do quadrado
  4021e2:	60c4      	str	r4, [r0, #12]
	//formatar int usando sprintf
	/* Initialize LCD */
	ili9488_init(&g_ili9488_display_opt);
  4021e4:	4b8a      	ldr	r3, [pc, #552]	; (402410 <main+0x2fc>)
  4021e6:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  4021e8:	f240 13df 	movw	r3, #479	; 0x1df
  4021ec:	f240 123f 	movw	r2, #319	; 0x13f
  4021f0:	4621      	mov	r1, r4
  4021f2:	4620      	mov	r0, r4
  4021f4:	4d87      	ldr	r5, [pc, #540]	; (402414 <main+0x300>)
  4021f6:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLUEVIOLET));//cor do plano de fundo
  4021f8:	4887      	ldr	r0, [pc, #540]	; (402418 <main+0x304>)
  4021fa:	f8df 8278 	ldr.w	r8, [pc, #632]	; 402474 <main+0x360>
  4021fe:	47c0      	blx	r8
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, 120-1);//retangulo de cima do texto
  402200:	2377      	movs	r3, #119	; 0x77
  402202:	f240 123f 	movw	r2, #319	; 0x13f
  402206:	4621      	mov	r1, r4
  402208:	4620      	mov	r0, r4
  40220a:	47a8      	blx	r5
	ili9488_draw_filled_rectangle(0, 360, ILI9488_LCD_WIDTH-1, 480-1);//retangulo de baixo do texto
  40220c:	f240 13df 	movw	r3, #479	; 0x1df
  402210:	f240 123f 	movw	r2, #319	; 0x13f
  402214:	f44f 71b4 	mov.w	r1, #360	; 0x168
  402218:	4620      	mov	r0, r4
  40221a:	47a8      	blx	r5
	//ili9488_draw_pixmap(100, 120, 100, 100, logoImage);//imagem(x,y da posicao x, y do tamanho)

	/* Escreve na tela */
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLUE));//bacground da caixa de escrita
  40221c:	20fc      	movs	r0, #252	; 0xfc
  40221e:	47c0      	blx	r8
	ili9488_draw_filled_rectangle(0, 300, ILI9488_LCD_WIDTH-1, 315);//retangulo para escrever
  402220:	f240 133b 	movw	r3, #315	; 0x13b
  402224:	f240 123f 	movw	r2, #319	; 0x13f
  402228:	f44f 7196 	mov.w	r1, #300	; 0x12c
  40222c:	4620      	mov	r0, r4
  40222e:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));// cor da letra
  402230:	487a      	ldr	r0, [pc, #488]	; (40241c <main+0x308>)
  402232:	47c0      	blx	r8
	ili9488_draw_string(15, 150, (uint8_t *)"TEMPERATURE:");// o que est escrito e sua posicao
  402234:	4a7a      	ldr	r2, [pc, #488]	; (402420 <main+0x30c>)
  402236:	2196      	movs	r1, #150	; 0x96
  402238:	200f      	movs	r0, #15
  40223a:	4d7a      	ldr	r5, [pc, #488]	; (402424 <main+0x310>)
  40223c:	47a8      	blx	r5
	ili9488_draw_string(80, 300, (uint8_t *)"CLOCK:");// o que est escrito e sua posicao
  40223e:	4a7a      	ldr	r2, [pc, #488]	; (402428 <main+0x314>)
  402240:	f44f 7196 	mov.w	r1, #300	; 0x12c
  402244:	2050      	movs	r0, #80	; 0x50
  402246:	47a8      	blx	r5
	ili9488_draw_string(15, 100, (uint8_t *)"BUNIAC PROVA FINAL");// o que est escrito e sua posicao
  402248:	4a78      	ldr	r2, [pc, #480]	; (40242c <main+0x318>)
  40224a:	2164      	movs	r1, #100	; 0x64
  40224c:	200f      	movs	r0, #15
  40224e:	47a8      	blx	r5
  /************************************* 
   * Ativa e configura AFEC (lendo temperatura da placa)
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  402250:	4d77      	ldr	r5, [pc, #476]	; (402430 <main+0x31c>)
  402252:	4628      	mov	r0, r5
  402254:	4b77      	ldr	r3, [pc, #476]	; (402434 <main+0x320>)
  402256:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  402258:	a80b      	add	r0, sp, #44	; 0x2c
  40225a:	4b77      	ldr	r3, [pc, #476]	; (402438 <main+0x324>)
  40225c:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  40225e:	a90b      	add	r1, sp, #44	; 0x2c
  402260:	4628      	mov	r0, r5
  402262:	4b76      	ldr	r3, [pc, #472]	; (40243c <main+0x328>)
  402264:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  402266:	686b      	ldr	r3, [r5, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  402268:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  40226c:	606b      	str	r3, [r5, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  40226e:	2301      	movs	r3, #1
  402270:	4a73      	ldr	r2, [pc, #460]	; (402440 <main+0x32c>)
  402272:	210b      	movs	r1, #11
  402274:	4628      	mov	r0, r5
  402276:	f8df 820c 	ldr.w	r8, [pc, #524]	; 402484 <main+0x370>
  40227a:	47c0      	blx	r8
   
  /*** Configuracao especfica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  40227c:	a80a      	add	r0, sp, #40	; 0x28
  40227e:	4b71      	ldr	r3, [pc, #452]	; (402444 <main+0x330>)
  402280:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402282:	f88d 4029 	strb.w	r4, [sp, #41]	; 0x29
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  402286:	aa0a      	add	r2, sp, #40	; 0x28
  402288:	210b      	movs	r1, #11
  40228a:	4628      	mov	r0, r5
  40228c:	4b6e      	ldr	r3, [pc, #440]	; (402448 <main+0x334>)
  40228e:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  402290:	230b      	movs	r3, #11
  402292:	666b      	str	r3, [r5, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402294:	f44f 7300 	mov.w	r3, #512	; 0x200
  402298:	66eb      	str	r3, [r5, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  40229a:	a808      	add	r0, sp, #32
  40229c:	4b6b      	ldr	r3, [pc, #428]	; (40244c <main+0x338>)
  40229e:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4022a0:	a908      	add	r1, sp, #32
  4022a2:	4628      	mov	r0, r5
  4022a4:	4b6a      	ldr	r3, [pc, #424]	; (402450 <main+0x33c>)
  4022a6:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4022a8:	616e      	str	r6, [r5, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4022aa:	2302      	movs	r3, #2
  4022ac:	602b      	str	r3, [r5, #0]
  /* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  

  afec_start_software_conversion(AFEC0);
	TC1_init(1);
  4022ae:	2001      	movs	r0, #1
  4022b0:	47b8      	blx	r7
	while (1) {
		if(is_conversion_done == true) {
  4022b2:	4f68      	ldr	r7, [pc, #416]	; (402454 <main+0x340>)
			is_conversion_done = false;
			int temp = (int)convert_adc_to_temp(g_ul_value);
  4022b4:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 402488 <main+0x374>

  /*
   * According to datasheet, The output voltage VT = 0.72V at 27C
   * and the temperature slope dVT/dT = 2.33 mV/C
   */
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  4022b8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 40248c <main+0x378>
  4022bc:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 402490 <main+0x37c>
  

  afec_start_software_conversion(AFEC0);
	TC1_init(1);
	while (1) {
		if(is_conversion_done == true) {
  4022c0:	783b      	ldrb	r3, [r7, #0]
  4022c2:	f013 0fff 	tst.w	r3, #255	; 0xff
  4022c6:	d0fb      	beq.n	4022c0 <main+0x1ac>
			is_conversion_done = false;
  4022c8:	f04f 0300 	mov.w	r3, #0
  4022cc:	703b      	strb	r3, [r7, #0]
			int temp = (int)convert_adc_to_temp(g_ul_value);
  4022ce:	f8d8 2000 	ldr.w	r2, [r8]

  /*
   * According to datasheet, The output voltage VT = 0.72V at 27C
   * and the temperature slope dVT/dT = 2.33 mV/C
   */
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  4022d2:	f640 46e4 	movw	r6, #3300	; 0xce4
  4022d6:	fb06 f202 	mul.w	r2, r6, r2
  4022da:	fba9 1302 	umull	r1, r3, r9, r2
  4022de:	1ad2      	subs	r2, r2, r3
  4022e0:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4022e4:	0adb      	lsrs	r3, r3, #11
  4022e6:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
  4022ea:	2564      	movs	r5, #100	; 0x64
  4022ec:	fb05 f303 	mul.w	r3, r5, r3
  4022f0:	fb8b 2403 	smull	r2, r4, fp, r3
  4022f4:	441c      	add	r4, r3
  4022f6:	17db      	asrs	r3, r3, #31
  4022f8:	ebc3 14e4 	rsb	r4, r3, r4, asr #7
  4022fc:	341b      	adds	r4, #27
	TC1_init(1);
	while (1) {
		if(is_conversion_done == true) {
			is_conversion_done = false;
			int temp = (int)convert_adc_to_temp(g_ul_value);
			rtc_get_time(RTC,&hour,&minute,&second);
  4022fe:	ab11      	add	r3, sp, #68	; 0x44
  402300:	aa12      	add	r2, sp, #72	; 0x48
  402302:	a913      	add	r1, sp, #76	; 0x4c
  402304:	4854      	ldr	r0, [pc, #336]	; (402458 <main+0x344>)
  402306:	f8df a18c 	ldr.w	sl, [pc, #396]	; 402494 <main+0x380>
  40230a:	47d0      	blx	sl
			//printf("TEMPERATURA : %d  \r\n", (int)convert_adc_to_temp(g_ul_value) );
			//printf("Horrio : %d  \r",hour,minute,second);
			sprintf(bufferTX1, " TEMPERATURA: %d \n",temp);
  40230c:	4622      	mov	r2, r4
  40230e:	4953      	ldr	r1, [pc, #332]	; (40245c <main+0x348>)
  402310:	4853      	ldr	r0, [pc, #332]	; (402460 <main+0x34c>)
  402312:	f8df a184 	ldr.w	sl, [pc, #388]	; 402498 <main+0x384>
  402316:	47d0      	blx	sl
			printf("Horrio :");
  402318:	4852      	ldr	r0, [pc, #328]	; (402464 <main+0x350>)
  40231a:	4b3a      	ldr	r3, [pc, #232]	; (402404 <main+0x2f0>)
  40231c:	4798      	blx	r3
			sprintf(bufferTX, " %d : %d : %d \n",hour,minute,second);
  40231e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402320:	9300      	str	r3, [sp, #0]
  402322:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402324:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402326:	4950      	ldr	r1, [pc, #320]	; (402468 <main+0x354>)
  402328:	4850      	ldr	r0, [pc, #320]	; (40246c <main+0x358>)
  40232a:	47d0      	blx	sl
			usart_puts(bufferTX);
  40232c:	484f      	ldr	r0, [pc, #316]	; (40246c <main+0x358>)
  40232e:	f8df a16c 	ldr.w	sl, [pc, #364]	; 40249c <main+0x388>
  402332:	47d0      	blx	sl
			usart_puts(bufferTX1);
  402334:	484a      	ldr	r0, [pc, #296]	; (402460 <main+0x34c>)
  402336:	47d0      	blx	sl
			unsigned int tensao = convert_adc_to_temp(g_ul_value);   // example value
  402338:	f8d8 3000 	ldr.w	r3, [r8]
			unsigned char buffer[7];      // buffer to put string

			//int pb= sprintf(buffer," %d", tensao);
			itoa(tensao, buffer, 10);   // make the string
  40233c:	fb06 f603 	mul.w	r6, r6, r3
  402340:	fba9 2306 	umull	r2, r3, r9, r6
  402344:	1af6      	subs	r6, r6, r3
  402346:	eb03 0356 	add.w	r3, r3, r6, lsr #1
  40234a:	0adb      	lsrs	r3, r3, #11
  40234c:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
  402350:	fb05 f503 	mul.w	r5, r5, r3
  402354:	fb8b 3005 	smull	r3, r0, fp, r5
  402358:	4428      	add	r0, r5
  40235a:	17ed      	asrs	r5, r5, #31
  40235c:	ebc5 10e0 	rsb	r0, r5, r0, asr #7
  402360:	220a      	movs	r2, #10
  402362:	a902      	add	r1, sp, #8
  402364:	301b      	adds	r0, #27
  402366:	4b42      	ldr	r3, [pc, #264]	; (402470 <main+0x35c>)
  402368:	4798      	blx	r3
			//lcd_puts(buffer);             // show the string
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  40236a:	2000      	movs	r0, #0
  40236c:	4d41      	ldr	r5, [pc, #260]	; (402474 <main+0x360>)
  40236e:	47a8      	blx	r5
			ili9488_draw_filled_rectangle(140, 210,(uint8_t *)buffer, 250);
  402370:	23fa      	movs	r3, #250	; 0xfa
  402372:	aa02      	add	r2, sp, #8
  402374:	21d2      	movs	r1, #210	; 0xd2
  402376:	208c      	movs	r0, #140	; 0x8c
  402378:	4e26      	ldr	r6, [pc, #152]	; (402414 <main+0x300>)
  40237a:	47b0      	blx	r6
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLUE));//bacground da caixa de escrita
  40237c:	20fc      	movs	r0, #252	; 0xfc
  40237e:	47a8      	blx	r5
			ili9488_draw_filled_rectangle(180, 300, ILI9488_LCD_WIDTH-1, 315);//retangulo para escrever
  402380:	f240 133b 	movw	r3, #315	; 0x13b
  402384:	f240 123f 	movw	r2, #319	; 0x13f
  402388:	f44f 7196 	mov.w	r1, #300	; 0x12c
  40238c:	20b4      	movs	r0, #180	; 0xb4
  40238e:	47b0      	blx	r6
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));// cor da letra
  402390:	4822      	ldr	r0, [pc, #136]	; (40241c <main+0x308>)
  402392:	47a8      	blx	r5
			ili9488_draw_string(140, 210, (uint8_t *)buffer);// o que est escrito e sua posicao
  402394:	aa02      	add	r2, sp, #8
  402396:	21d2      	movs	r1, #210	; 0xd2
  402398:	208c      	movs	r0, #140	; 0x8c
  40239a:	4d22      	ldr	r5, [pc, #136]	; (402424 <main+0x310>)
  40239c:	47a8      	blx	r5
			ili9488_draw_string(150, 300, (uint8_t *)bufferTX);
  40239e:	4a33      	ldr	r2, [pc, #204]	; (40246c <main+0x358>)
  4023a0:	f44f 7196 	mov.w	r1, #300	; 0x12c
  4023a4:	2096      	movs	r0, #150	; 0x96
  4023a6:	47a8      	blx	r5
			if(temp <35){
  4023a8:	2c22      	cmp	r4, #34	; 0x22
  4023aa:	dc79      	bgt.n	4024a0 <main+0x38c>
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));//bacground da caixa de escrita
  4023ac:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  4023b0:	4b30      	ldr	r3, [pc, #192]	; (402474 <main+0x360>)
  4023b2:	4798      	blx	r3
				ili9488_draw_filled_circle(300,150,8);
  4023b4:	2208      	movs	r2, #8
  4023b6:	2196      	movs	r1, #150	; 0x96
  4023b8:	f44f 7096 	mov.w	r0, #300	; 0x12c
  4023bc:	4b2e      	ldr	r3, [pc, #184]	; (402478 <main+0x364>)
  4023be:	4798      	blx	r3
  4023c0:	e77e      	b.n	4022c0 <main+0x1ac>
  4023c2:	bf00      	nop
  4023c4:	0040019d 	.word	0x0040019d
  4023c8:	00400425 	.word	0x00400425
  4023cc:	00401555 	.word	0x00401555
  4023d0:	00401f79 	.word	0x00401f79
  4023d4:	00401ff9 	.word	0x00401ff9
  4023d8:	20400d48 	.word	0x20400d48
  4023dc:	00401dcd 	.word	0x00401dcd
  4023e0:	20400d44 	.word	0x20400d44
  4023e4:	00401ea1 	.word	0x00401ea1
  4023e8:	20400d40 	.word	0x20400d40
  4023ec:	08f0d180 	.word	0x08f0d180
  4023f0:	00401a65 	.word	0x00401a65
  4023f4:	00401ab9 	.word	0x00401ab9
  4023f8:	00401ac1 	.word	0x00401ac1
  4023fc:	00402c15 	.word	0x00402c15
  402400:	0040945c 	.word	0x0040945c
  402404:	004029e9 	.word	0x004029e9
  402408:	400e0e00 	.word	0x400e0e00
  40240c:	20400e98 	.word	0x20400e98
  402410:	00400981 	.word	0x00400981
  402414:	00400b7d 	.word	0x00400b7d
  402418:	008828e0 	.word	0x008828e0
  40241c:	00fcfcfc 	.word	0x00fcfcfc
  402420:	004094b0 	.word	0x004094b0
  402424:	00400cd5 	.word	0x00400cd5
  402428:	004094c0 	.word	0x004094c0
  40242c:	004094c8 	.word	0x004094c8
  402430:	4003c000 	.word	0x4003c000
  402434:	00401015 	.word	0x00401015
  402438:	00400e45 	.word	0x00400e45
  40243c:	00400e95 	.word	0x00400e95
  402440:	00401dad 	.word	0x00401dad
  402444:	00400e75 	.word	0x00400e75
  402448:	00400e01 	.word	0x00400e01
  40244c:	00400e81 	.word	0x00400e81
  402450:	00400e31 	.word	0x00400e31
  402454:	20400cf8 	.word	0x20400cf8
  402458:	400e1860 	.word	0x400e1860
  40245c:	004094dc 	.word	0x004094dc
  402460:	20400dcc 	.word	0x20400dcc
  402464:	004094f0 	.word	0x004094f0
  402468:	004094fc 	.word	0x004094fc
  40246c:	20400f0c 	.word	0x20400f0c
  402470:	00402a41 	.word	0x00402a41
  402474:	004008f5 	.word	0x004008f5
  402478:	00400c35 	.word	0x00400c35
  40247c:	40028000 	.word	0x40028000
  402480:	20400430 	.word	0x20400430
  402484:	00400f95 	.word	0x00400f95
  402488:	20400cfc 	.word	0x20400cfc
  40248c:	00100101 	.word	0x00100101
  402490:	8ca29c05 	.word	0x8ca29c05
  402494:	004015c5 	.word	0x004015c5
  402498:	00402d75 	.word	0x00402d75
  40249c:	004020d1 	.word	0x004020d1
			}
			else if(temp < 36){
  4024a0:	2c23      	cmp	r4, #35	; 0x23
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_YELLOW));//bacground da caixa de escrita
  4024a2:	bfd4      	ite	le
  4024a4:	4805      	ldrle	r0, [pc, #20]	; (4024bc <main+0x3a8>)
				ili9488_draw_filled_circle(300,150,8);

				
			}
			else{
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_RED));//bacground da caixa de escrita
  4024a6:	f44f 007c 	movgt.w	r0, #16515072	; 0xfc0000
  4024aa:	4b05      	ldr	r3, [pc, #20]	; (4024c0 <main+0x3ac>)
  4024ac:	4798      	blx	r3
				ili9488_draw_filled_circle(300,150,8);
  4024ae:	2208      	movs	r2, #8
  4024b0:	2196      	movs	r1, #150	; 0x96
  4024b2:	f44f 7096 	mov.w	r0, #300	; 0x12c
  4024b6:	4b03      	ldr	r3, [pc, #12]	; (4024c4 <main+0x3b0>)
  4024b8:	4798      	blx	r3
  4024ba:	e701      	b.n	4022c0 <main+0x1ac>
  4024bc:	00fcfc00 	.word	0x00fcfc00
  4024c0:	004008f5 	.word	0x004008f5
  4024c4:	00400c35 	.word	0x00400c35

004024c8 <__aeabi_drsub>:
  4024c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4024cc:	e002      	b.n	4024d4 <__adddf3>
  4024ce:	bf00      	nop

004024d0 <__aeabi_dsub>:
  4024d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004024d4 <__adddf3>:
  4024d4:	b530      	push	{r4, r5, lr}
  4024d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4024da:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4024de:	ea94 0f05 	teq	r4, r5
  4024e2:	bf08      	it	eq
  4024e4:	ea90 0f02 	teqeq	r0, r2
  4024e8:	bf1f      	itttt	ne
  4024ea:	ea54 0c00 	orrsne.w	ip, r4, r0
  4024ee:	ea55 0c02 	orrsne.w	ip, r5, r2
  4024f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4024f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4024fa:	f000 80e2 	beq.w	4026c2 <__adddf3+0x1ee>
  4024fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402502:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402506:	bfb8      	it	lt
  402508:	426d      	neglt	r5, r5
  40250a:	dd0c      	ble.n	402526 <__adddf3+0x52>
  40250c:	442c      	add	r4, r5
  40250e:	ea80 0202 	eor.w	r2, r0, r2
  402512:	ea81 0303 	eor.w	r3, r1, r3
  402516:	ea82 0000 	eor.w	r0, r2, r0
  40251a:	ea83 0101 	eor.w	r1, r3, r1
  40251e:	ea80 0202 	eor.w	r2, r0, r2
  402522:	ea81 0303 	eor.w	r3, r1, r3
  402526:	2d36      	cmp	r5, #54	; 0x36
  402528:	bf88      	it	hi
  40252a:	bd30      	pophi	{r4, r5, pc}
  40252c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402530:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402534:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402538:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40253c:	d002      	beq.n	402544 <__adddf3+0x70>
  40253e:	4240      	negs	r0, r0
  402540:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402544:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402548:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40254c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402550:	d002      	beq.n	402558 <__adddf3+0x84>
  402552:	4252      	negs	r2, r2
  402554:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402558:	ea94 0f05 	teq	r4, r5
  40255c:	f000 80a7 	beq.w	4026ae <__adddf3+0x1da>
  402560:	f1a4 0401 	sub.w	r4, r4, #1
  402564:	f1d5 0e20 	rsbs	lr, r5, #32
  402568:	db0d      	blt.n	402586 <__adddf3+0xb2>
  40256a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40256e:	fa22 f205 	lsr.w	r2, r2, r5
  402572:	1880      	adds	r0, r0, r2
  402574:	f141 0100 	adc.w	r1, r1, #0
  402578:	fa03 f20e 	lsl.w	r2, r3, lr
  40257c:	1880      	adds	r0, r0, r2
  40257e:	fa43 f305 	asr.w	r3, r3, r5
  402582:	4159      	adcs	r1, r3
  402584:	e00e      	b.n	4025a4 <__adddf3+0xd0>
  402586:	f1a5 0520 	sub.w	r5, r5, #32
  40258a:	f10e 0e20 	add.w	lr, lr, #32
  40258e:	2a01      	cmp	r2, #1
  402590:	fa03 fc0e 	lsl.w	ip, r3, lr
  402594:	bf28      	it	cs
  402596:	f04c 0c02 	orrcs.w	ip, ip, #2
  40259a:	fa43 f305 	asr.w	r3, r3, r5
  40259e:	18c0      	adds	r0, r0, r3
  4025a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4025a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4025a8:	d507      	bpl.n	4025ba <__adddf3+0xe6>
  4025aa:	f04f 0e00 	mov.w	lr, #0
  4025ae:	f1dc 0c00 	rsbs	ip, ip, #0
  4025b2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4025b6:	eb6e 0101 	sbc.w	r1, lr, r1
  4025ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4025be:	d31b      	bcc.n	4025f8 <__adddf3+0x124>
  4025c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4025c4:	d30c      	bcc.n	4025e0 <__adddf3+0x10c>
  4025c6:	0849      	lsrs	r1, r1, #1
  4025c8:	ea5f 0030 	movs.w	r0, r0, rrx
  4025cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4025d0:	f104 0401 	add.w	r4, r4, #1
  4025d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4025d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4025dc:	f080 809a 	bcs.w	402714 <__adddf3+0x240>
  4025e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4025e4:	bf08      	it	eq
  4025e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4025ea:	f150 0000 	adcs.w	r0, r0, #0
  4025ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025f2:	ea41 0105 	orr.w	r1, r1, r5
  4025f6:	bd30      	pop	{r4, r5, pc}
  4025f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4025fc:	4140      	adcs	r0, r0
  4025fe:	eb41 0101 	adc.w	r1, r1, r1
  402602:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402606:	f1a4 0401 	sub.w	r4, r4, #1
  40260a:	d1e9      	bne.n	4025e0 <__adddf3+0x10c>
  40260c:	f091 0f00 	teq	r1, #0
  402610:	bf04      	itt	eq
  402612:	4601      	moveq	r1, r0
  402614:	2000      	moveq	r0, #0
  402616:	fab1 f381 	clz	r3, r1
  40261a:	bf08      	it	eq
  40261c:	3320      	addeq	r3, #32
  40261e:	f1a3 030b 	sub.w	r3, r3, #11
  402622:	f1b3 0220 	subs.w	r2, r3, #32
  402626:	da0c      	bge.n	402642 <__adddf3+0x16e>
  402628:	320c      	adds	r2, #12
  40262a:	dd08      	ble.n	40263e <__adddf3+0x16a>
  40262c:	f102 0c14 	add.w	ip, r2, #20
  402630:	f1c2 020c 	rsb	r2, r2, #12
  402634:	fa01 f00c 	lsl.w	r0, r1, ip
  402638:	fa21 f102 	lsr.w	r1, r1, r2
  40263c:	e00c      	b.n	402658 <__adddf3+0x184>
  40263e:	f102 0214 	add.w	r2, r2, #20
  402642:	bfd8      	it	le
  402644:	f1c2 0c20 	rsble	ip, r2, #32
  402648:	fa01 f102 	lsl.w	r1, r1, r2
  40264c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402650:	bfdc      	itt	le
  402652:	ea41 010c 	orrle.w	r1, r1, ip
  402656:	4090      	lslle	r0, r2
  402658:	1ae4      	subs	r4, r4, r3
  40265a:	bfa2      	ittt	ge
  40265c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402660:	4329      	orrge	r1, r5
  402662:	bd30      	popge	{r4, r5, pc}
  402664:	ea6f 0404 	mvn.w	r4, r4
  402668:	3c1f      	subs	r4, #31
  40266a:	da1c      	bge.n	4026a6 <__adddf3+0x1d2>
  40266c:	340c      	adds	r4, #12
  40266e:	dc0e      	bgt.n	40268e <__adddf3+0x1ba>
  402670:	f104 0414 	add.w	r4, r4, #20
  402674:	f1c4 0220 	rsb	r2, r4, #32
  402678:	fa20 f004 	lsr.w	r0, r0, r4
  40267c:	fa01 f302 	lsl.w	r3, r1, r2
  402680:	ea40 0003 	orr.w	r0, r0, r3
  402684:	fa21 f304 	lsr.w	r3, r1, r4
  402688:	ea45 0103 	orr.w	r1, r5, r3
  40268c:	bd30      	pop	{r4, r5, pc}
  40268e:	f1c4 040c 	rsb	r4, r4, #12
  402692:	f1c4 0220 	rsb	r2, r4, #32
  402696:	fa20 f002 	lsr.w	r0, r0, r2
  40269a:	fa01 f304 	lsl.w	r3, r1, r4
  40269e:	ea40 0003 	orr.w	r0, r0, r3
  4026a2:	4629      	mov	r1, r5
  4026a4:	bd30      	pop	{r4, r5, pc}
  4026a6:	fa21 f004 	lsr.w	r0, r1, r4
  4026aa:	4629      	mov	r1, r5
  4026ac:	bd30      	pop	{r4, r5, pc}
  4026ae:	f094 0f00 	teq	r4, #0
  4026b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4026b6:	bf06      	itte	eq
  4026b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4026bc:	3401      	addeq	r4, #1
  4026be:	3d01      	subne	r5, #1
  4026c0:	e74e      	b.n	402560 <__adddf3+0x8c>
  4026c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4026c6:	bf18      	it	ne
  4026c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4026cc:	d029      	beq.n	402722 <__adddf3+0x24e>
  4026ce:	ea94 0f05 	teq	r4, r5
  4026d2:	bf08      	it	eq
  4026d4:	ea90 0f02 	teqeq	r0, r2
  4026d8:	d005      	beq.n	4026e6 <__adddf3+0x212>
  4026da:	ea54 0c00 	orrs.w	ip, r4, r0
  4026de:	bf04      	itt	eq
  4026e0:	4619      	moveq	r1, r3
  4026e2:	4610      	moveq	r0, r2
  4026e4:	bd30      	pop	{r4, r5, pc}
  4026e6:	ea91 0f03 	teq	r1, r3
  4026ea:	bf1e      	ittt	ne
  4026ec:	2100      	movne	r1, #0
  4026ee:	2000      	movne	r0, #0
  4026f0:	bd30      	popne	{r4, r5, pc}
  4026f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4026f6:	d105      	bne.n	402704 <__adddf3+0x230>
  4026f8:	0040      	lsls	r0, r0, #1
  4026fa:	4149      	adcs	r1, r1
  4026fc:	bf28      	it	cs
  4026fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402702:	bd30      	pop	{r4, r5, pc}
  402704:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402708:	bf3c      	itt	cc
  40270a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40270e:	bd30      	popcc	{r4, r5, pc}
  402710:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402714:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40271c:	f04f 0000 	mov.w	r0, #0
  402720:	bd30      	pop	{r4, r5, pc}
  402722:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402726:	bf1a      	itte	ne
  402728:	4619      	movne	r1, r3
  40272a:	4610      	movne	r0, r2
  40272c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402730:	bf1c      	itt	ne
  402732:	460b      	movne	r3, r1
  402734:	4602      	movne	r2, r0
  402736:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40273a:	bf06      	itte	eq
  40273c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402740:	ea91 0f03 	teqeq	r1, r3
  402744:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402748:	bd30      	pop	{r4, r5, pc}
  40274a:	bf00      	nop

0040274c <__aeabi_ui2d>:
  40274c:	f090 0f00 	teq	r0, #0
  402750:	bf04      	itt	eq
  402752:	2100      	moveq	r1, #0
  402754:	4770      	bxeq	lr
  402756:	b530      	push	{r4, r5, lr}
  402758:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40275c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402760:	f04f 0500 	mov.w	r5, #0
  402764:	f04f 0100 	mov.w	r1, #0
  402768:	e750      	b.n	40260c <__adddf3+0x138>
  40276a:	bf00      	nop

0040276c <__aeabi_i2d>:
  40276c:	f090 0f00 	teq	r0, #0
  402770:	bf04      	itt	eq
  402772:	2100      	moveq	r1, #0
  402774:	4770      	bxeq	lr
  402776:	b530      	push	{r4, r5, lr}
  402778:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40277c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402780:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402784:	bf48      	it	mi
  402786:	4240      	negmi	r0, r0
  402788:	f04f 0100 	mov.w	r1, #0
  40278c:	e73e      	b.n	40260c <__adddf3+0x138>
  40278e:	bf00      	nop

00402790 <__aeabi_f2d>:
  402790:	0042      	lsls	r2, r0, #1
  402792:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402796:	ea4f 0131 	mov.w	r1, r1, rrx
  40279a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40279e:	bf1f      	itttt	ne
  4027a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4027a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4027a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4027ac:	4770      	bxne	lr
  4027ae:	f092 0f00 	teq	r2, #0
  4027b2:	bf14      	ite	ne
  4027b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4027b8:	4770      	bxeq	lr
  4027ba:	b530      	push	{r4, r5, lr}
  4027bc:	f44f 7460 	mov.w	r4, #896	; 0x380
  4027c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4027c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4027c8:	e720      	b.n	40260c <__adddf3+0x138>
  4027ca:	bf00      	nop

004027cc <__aeabi_ul2d>:
  4027cc:	ea50 0201 	orrs.w	r2, r0, r1
  4027d0:	bf08      	it	eq
  4027d2:	4770      	bxeq	lr
  4027d4:	b530      	push	{r4, r5, lr}
  4027d6:	f04f 0500 	mov.w	r5, #0
  4027da:	e00a      	b.n	4027f2 <__aeabi_l2d+0x16>

004027dc <__aeabi_l2d>:
  4027dc:	ea50 0201 	orrs.w	r2, r0, r1
  4027e0:	bf08      	it	eq
  4027e2:	4770      	bxeq	lr
  4027e4:	b530      	push	{r4, r5, lr}
  4027e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4027ea:	d502      	bpl.n	4027f2 <__aeabi_l2d+0x16>
  4027ec:	4240      	negs	r0, r0
  4027ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4027f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4027f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4027fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4027fe:	f43f aedc 	beq.w	4025ba <__adddf3+0xe6>
  402802:	f04f 0203 	mov.w	r2, #3
  402806:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40280a:	bf18      	it	ne
  40280c:	3203      	addne	r2, #3
  40280e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402812:	bf18      	it	ne
  402814:	3203      	addne	r2, #3
  402816:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40281a:	f1c2 0320 	rsb	r3, r2, #32
  40281e:	fa00 fc03 	lsl.w	ip, r0, r3
  402822:	fa20 f002 	lsr.w	r0, r0, r2
  402826:	fa01 fe03 	lsl.w	lr, r1, r3
  40282a:	ea40 000e 	orr.w	r0, r0, lr
  40282e:	fa21 f102 	lsr.w	r1, r1, r2
  402832:	4414      	add	r4, r2
  402834:	e6c1      	b.n	4025ba <__adddf3+0xe6>
  402836:	bf00      	nop

00402838 <__gedf2>:
  402838:	f04f 3cff 	mov.w	ip, #4294967295
  40283c:	e006      	b.n	40284c <__cmpdf2+0x4>
  40283e:	bf00      	nop

00402840 <__ledf2>:
  402840:	f04f 0c01 	mov.w	ip, #1
  402844:	e002      	b.n	40284c <__cmpdf2+0x4>
  402846:	bf00      	nop

00402848 <__cmpdf2>:
  402848:	f04f 0c01 	mov.w	ip, #1
  40284c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402850:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402854:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40285c:	bf18      	it	ne
  40285e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402862:	d01b      	beq.n	40289c <__cmpdf2+0x54>
  402864:	b001      	add	sp, #4
  402866:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40286a:	bf0c      	ite	eq
  40286c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402870:	ea91 0f03 	teqne	r1, r3
  402874:	bf02      	ittt	eq
  402876:	ea90 0f02 	teqeq	r0, r2
  40287a:	2000      	moveq	r0, #0
  40287c:	4770      	bxeq	lr
  40287e:	f110 0f00 	cmn.w	r0, #0
  402882:	ea91 0f03 	teq	r1, r3
  402886:	bf58      	it	pl
  402888:	4299      	cmppl	r1, r3
  40288a:	bf08      	it	eq
  40288c:	4290      	cmpeq	r0, r2
  40288e:	bf2c      	ite	cs
  402890:	17d8      	asrcs	r0, r3, #31
  402892:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402896:	f040 0001 	orr.w	r0, r0, #1
  40289a:	4770      	bx	lr
  40289c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4028a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4028a4:	d102      	bne.n	4028ac <__cmpdf2+0x64>
  4028a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4028aa:	d107      	bne.n	4028bc <__cmpdf2+0x74>
  4028ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4028b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4028b4:	d1d6      	bne.n	402864 <__cmpdf2+0x1c>
  4028b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4028ba:	d0d3      	beq.n	402864 <__cmpdf2+0x1c>
  4028bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4028c0:	4770      	bx	lr
  4028c2:	bf00      	nop

004028c4 <__aeabi_cdrcmple>:
  4028c4:	4684      	mov	ip, r0
  4028c6:	4610      	mov	r0, r2
  4028c8:	4662      	mov	r2, ip
  4028ca:	468c      	mov	ip, r1
  4028cc:	4619      	mov	r1, r3
  4028ce:	4663      	mov	r3, ip
  4028d0:	e000      	b.n	4028d4 <__aeabi_cdcmpeq>
  4028d2:	bf00      	nop

004028d4 <__aeabi_cdcmpeq>:
  4028d4:	b501      	push	{r0, lr}
  4028d6:	f7ff ffb7 	bl	402848 <__cmpdf2>
  4028da:	2800      	cmp	r0, #0
  4028dc:	bf48      	it	mi
  4028de:	f110 0f00 	cmnmi.w	r0, #0
  4028e2:	bd01      	pop	{r0, pc}

004028e4 <__aeabi_dcmpeq>:
  4028e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4028e8:	f7ff fff4 	bl	4028d4 <__aeabi_cdcmpeq>
  4028ec:	bf0c      	ite	eq
  4028ee:	2001      	moveq	r0, #1
  4028f0:	2000      	movne	r0, #0
  4028f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4028f6:	bf00      	nop

004028f8 <__aeabi_dcmplt>:
  4028f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4028fc:	f7ff ffea 	bl	4028d4 <__aeabi_cdcmpeq>
  402900:	bf34      	ite	cc
  402902:	2001      	movcc	r0, #1
  402904:	2000      	movcs	r0, #0
  402906:	f85d fb08 	ldr.w	pc, [sp], #8
  40290a:	bf00      	nop

0040290c <__aeabi_dcmple>:
  40290c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402910:	f7ff ffe0 	bl	4028d4 <__aeabi_cdcmpeq>
  402914:	bf94      	ite	ls
  402916:	2001      	movls	r0, #1
  402918:	2000      	movhi	r0, #0
  40291a:	f85d fb08 	ldr.w	pc, [sp], #8
  40291e:	bf00      	nop

00402920 <__aeabi_dcmpge>:
  402920:	f84d ed08 	str.w	lr, [sp, #-8]!
  402924:	f7ff ffce 	bl	4028c4 <__aeabi_cdrcmple>
  402928:	bf94      	ite	ls
  40292a:	2001      	movls	r0, #1
  40292c:	2000      	movhi	r0, #0
  40292e:	f85d fb08 	ldr.w	pc, [sp], #8
  402932:	bf00      	nop

00402934 <__aeabi_dcmpgt>:
  402934:	f84d ed08 	str.w	lr, [sp, #-8]!
  402938:	f7ff ffc4 	bl	4028c4 <__aeabi_cdrcmple>
  40293c:	bf34      	ite	cc
  40293e:	2001      	movcc	r0, #1
  402940:	2000      	movcs	r0, #0
  402942:	f85d fb08 	ldr.w	pc, [sp], #8
  402946:	bf00      	nop

00402948 <__aeabi_d2iz>:
  402948:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40294c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402950:	d215      	bcs.n	40297e <__aeabi_d2iz+0x36>
  402952:	d511      	bpl.n	402978 <__aeabi_d2iz+0x30>
  402954:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402958:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40295c:	d912      	bls.n	402984 <__aeabi_d2iz+0x3c>
  40295e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402966:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40296a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40296e:	fa23 f002 	lsr.w	r0, r3, r2
  402972:	bf18      	it	ne
  402974:	4240      	negne	r0, r0
  402976:	4770      	bx	lr
  402978:	f04f 0000 	mov.w	r0, #0
  40297c:	4770      	bx	lr
  40297e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402982:	d105      	bne.n	402990 <__aeabi_d2iz+0x48>
  402984:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402988:	bf08      	it	eq
  40298a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40298e:	4770      	bx	lr
  402990:	f04f 0000 	mov.w	r0, #0
  402994:	4770      	bx	lr
  402996:	bf00      	nop

00402998 <__libc_init_array>:
  402998:	b570      	push	{r4, r5, r6, lr}
  40299a:	4e0f      	ldr	r6, [pc, #60]	; (4029d8 <__libc_init_array+0x40>)
  40299c:	4d0f      	ldr	r5, [pc, #60]	; (4029dc <__libc_init_array+0x44>)
  40299e:	1b76      	subs	r6, r6, r5
  4029a0:	10b6      	asrs	r6, r6, #2
  4029a2:	bf18      	it	ne
  4029a4:	2400      	movne	r4, #0
  4029a6:	d005      	beq.n	4029b4 <__libc_init_array+0x1c>
  4029a8:	3401      	adds	r4, #1
  4029aa:	f855 3b04 	ldr.w	r3, [r5], #4
  4029ae:	4798      	blx	r3
  4029b0:	42a6      	cmp	r6, r4
  4029b2:	d1f9      	bne.n	4029a8 <__libc_init_array+0x10>
  4029b4:	4e0a      	ldr	r6, [pc, #40]	; (4029e0 <__libc_init_array+0x48>)
  4029b6:	4d0b      	ldr	r5, [pc, #44]	; (4029e4 <__libc_init_array+0x4c>)
  4029b8:	1b76      	subs	r6, r6, r5
  4029ba:	f006 fe8f 	bl	4096dc <_init>
  4029be:	10b6      	asrs	r6, r6, #2
  4029c0:	bf18      	it	ne
  4029c2:	2400      	movne	r4, #0
  4029c4:	d006      	beq.n	4029d4 <__libc_init_array+0x3c>
  4029c6:	3401      	adds	r4, #1
  4029c8:	f855 3b04 	ldr.w	r3, [r5], #4
  4029cc:	4798      	blx	r3
  4029ce:	42a6      	cmp	r6, r4
  4029d0:	d1f9      	bne.n	4029c6 <__libc_init_array+0x2e>
  4029d2:	bd70      	pop	{r4, r5, r6, pc}
  4029d4:	bd70      	pop	{r4, r5, r6, pc}
  4029d6:	bf00      	nop
  4029d8:	004096e8 	.word	0x004096e8
  4029dc:	004096e8 	.word	0x004096e8
  4029e0:	004096f0 	.word	0x004096f0
  4029e4:	004096e8 	.word	0x004096e8

004029e8 <iprintf>:
  4029e8:	b40f      	push	{r0, r1, r2, r3}
  4029ea:	b500      	push	{lr}
  4029ec:	4907      	ldr	r1, [pc, #28]	; (402a0c <iprintf+0x24>)
  4029ee:	b083      	sub	sp, #12
  4029f0:	ab04      	add	r3, sp, #16
  4029f2:	6808      	ldr	r0, [r1, #0]
  4029f4:	f853 2b04 	ldr.w	r2, [r3], #4
  4029f8:	6881      	ldr	r1, [r0, #8]
  4029fa:	9301      	str	r3, [sp, #4]
  4029fc:	f001 fdaa 	bl	404554 <_vfiprintf_r>
  402a00:	b003      	add	sp, #12
  402a02:	f85d eb04 	ldr.w	lr, [sp], #4
  402a06:	b004      	add	sp, #16
  402a08:	4770      	bx	lr
  402a0a:	bf00      	nop
  402a0c:	20400430 	.word	0x20400430

00402a10 <__itoa>:
  402a10:	1e93      	subs	r3, r2, #2
  402a12:	2b22      	cmp	r3, #34	; 0x22
  402a14:	d810      	bhi.n	402a38 <__itoa+0x28>
  402a16:	2a0a      	cmp	r2, #10
  402a18:	b510      	push	{r4, lr}
  402a1a:	d006      	beq.n	402a2a <__itoa+0x1a>
  402a1c:	2300      	movs	r3, #0
  402a1e:	460c      	mov	r4, r1
  402a20:	4419      	add	r1, r3
  402a22:	f001 fd1b 	bl	40445c <__utoa>
  402a26:	4620      	mov	r0, r4
  402a28:	bd10      	pop	{r4, pc}
  402a2a:	2800      	cmp	r0, #0
  402a2c:	daf6      	bge.n	402a1c <__itoa+0xc>
  402a2e:	232d      	movs	r3, #45	; 0x2d
  402a30:	700b      	strb	r3, [r1, #0]
  402a32:	4240      	negs	r0, r0
  402a34:	2301      	movs	r3, #1
  402a36:	e7f2      	b.n	402a1e <__itoa+0xe>
  402a38:	2000      	movs	r0, #0
  402a3a:	7008      	strb	r0, [r1, #0]
  402a3c:	4770      	bx	lr
  402a3e:	bf00      	nop

00402a40 <itoa>:
  402a40:	f7ff bfe6 	b.w	402a10 <__itoa>

00402a44 <memcpy>:
  402a44:	4684      	mov	ip, r0
  402a46:	ea41 0300 	orr.w	r3, r1, r0
  402a4a:	f013 0303 	ands.w	r3, r3, #3
  402a4e:	d16d      	bne.n	402b2c <memcpy+0xe8>
  402a50:	3a40      	subs	r2, #64	; 0x40
  402a52:	d341      	bcc.n	402ad8 <memcpy+0x94>
  402a54:	f851 3b04 	ldr.w	r3, [r1], #4
  402a58:	f840 3b04 	str.w	r3, [r0], #4
  402a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a60:	f840 3b04 	str.w	r3, [r0], #4
  402a64:	f851 3b04 	ldr.w	r3, [r1], #4
  402a68:	f840 3b04 	str.w	r3, [r0], #4
  402a6c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a70:	f840 3b04 	str.w	r3, [r0], #4
  402a74:	f851 3b04 	ldr.w	r3, [r1], #4
  402a78:	f840 3b04 	str.w	r3, [r0], #4
  402a7c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a80:	f840 3b04 	str.w	r3, [r0], #4
  402a84:	f851 3b04 	ldr.w	r3, [r1], #4
  402a88:	f840 3b04 	str.w	r3, [r0], #4
  402a8c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a90:	f840 3b04 	str.w	r3, [r0], #4
  402a94:	f851 3b04 	ldr.w	r3, [r1], #4
  402a98:	f840 3b04 	str.w	r3, [r0], #4
  402a9c:	f851 3b04 	ldr.w	r3, [r1], #4
  402aa0:	f840 3b04 	str.w	r3, [r0], #4
  402aa4:	f851 3b04 	ldr.w	r3, [r1], #4
  402aa8:	f840 3b04 	str.w	r3, [r0], #4
  402aac:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab0:	f840 3b04 	str.w	r3, [r0], #4
  402ab4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab8:	f840 3b04 	str.w	r3, [r0], #4
  402abc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac0:	f840 3b04 	str.w	r3, [r0], #4
  402ac4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac8:	f840 3b04 	str.w	r3, [r0], #4
  402acc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ad0:	f840 3b04 	str.w	r3, [r0], #4
  402ad4:	3a40      	subs	r2, #64	; 0x40
  402ad6:	d2bd      	bcs.n	402a54 <memcpy+0x10>
  402ad8:	3230      	adds	r2, #48	; 0x30
  402ada:	d311      	bcc.n	402b00 <memcpy+0xbc>
  402adc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ae0:	f840 3b04 	str.w	r3, [r0], #4
  402ae4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ae8:	f840 3b04 	str.w	r3, [r0], #4
  402aec:	f851 3b04 	ldr.w	r3, [r1], #4
  402af0:	f840 3b04 	str.w	r3, [r0], #4
  402af4:	f851 3b04 	ldr.w	r3, [r1], #4
  402af8:	f840 3b04 	str.w	r3, [r0], #4
  402afc:	3a10      	subs	r2, #16
  402afe:	d2ed      	bcs.n	402adc <memcpy+0x98>
  402b00:	320c      	adds	r2, #12
  402b02:	d305      	bcc.n	402b10 <memcpy+0xcc>
  402b04:	f851 3b04 	ldr.w	r3, [r1], #4
  402b08:	f840 3b04 	str.w	r3, [r0], #4
  402b0c:	3a04      	subs	r2, #4
  402b0e:	d2f9      	bcs.n	402b04 <memcpy+0xc0>
  402b10:	3204      	adds	r2, #4
  402b12:	d008      	beq.n	402b26 <memcpy+0xe2>
  402b14:	07d2      	lsls	r2, r2, #31
  402b16:	bf1c      	itt	ne
  402b18:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b1c:	f800 3b01 	strbne.w	r3, [r0], #1
  402b20:	d301      	bcc.n	402b26 <memcpy+0xe2>
  402b22:	880b      	ldrh	r3, [r1, #0]
  402b24:	8003      	strh	r3, [r0, #0]
  402b26:	4660      	mov	r0, ip
  402b28:	4770      	bx	lr
  402b2a:	bf00      	nop
  402b2c:	2a08      	cmp	r2, #8
  402b2e:	d313      	bcc.n	402b58 <memcpy+0x114>
  402b30:	078b      	lsls	r3, r1, #30
  402b32:	d08d      	beq.n	402a50 <memcpy+0xc>
  402b34:	f010 0303 	ands.w	r3, r0, #3
  402b38:	d08a      	beq.n	402a50 <memcpy+0xc>
  402b3a:	f1c3 0304 	rsb	r3, r3, #4
  402b3e:	1ad2      	subs	r2, r2, r3
  402b40:	07db      	lsls	r3, r3, #31
  402b42:	bf1c      	itt	ne
  402b44:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b48:	f800 3b01 	strbne.w	r3, [r0], #1
  402b4c:	d380      	bcc.n	402a50 <memcpy+0xc>
  402b4e:	f831 3b02 	ldrh.w	r3, [r1], #2
  402b52:	f820 3b02 	strh.w	r3, [r0], #2
  402b56:	e77b      	b.n	402a50 <memcpy+0xc>
  402b58:	3a04      	subs	r2, #4
  402b5a:	d3d9      	bcc.n	402b10 <memcpy+0xcc>
  402b5c:	3a01      	subs	r2, #1
  402b5e:	f811 3b01 	ldrb.w	r3, [r1], #1
  402b62:	f800 3b01 	strb.w	r3, [r0], #1
  402b66:	d2f9      	bcs.n	402b5c <memcpy+0x118>
  402b68:	780b      	ldrb	r3, [r1, #0]
  402b6a:	7003      	strb	r3, [r0, #0]
  402b6c:	784b      	ldrb	r3, [r1, #1]
  402b6e:	7043      	strb	r3, [r0, #1]
  402b70:	788b      	ldrb	r3, [r1, #2]
  402b72:	7083      	strb	r3, [r0, #2]
  402b74:	4660      	mov	r0, ip
  402b76:	4770      	bx	lr

00402b78 <memset>:
  402b78:	b470      	push	{r4, r5, r6}
  402b7a:	0784      	lsls	r4, r0, #30
  402b7c:	d046      	beq.n	402c0c <memset+0x94>
  402b7e:	1e54      	subs	r4, r2, #1
  402b80:	2a00      	cmp	r2, #0
  402b82:	d041      	beq.n	402c08 <memset+0x90>
  402b84:	b2cd      	uxtb	r5, r1
  402b86:	4603      	mov	r3, r0
  402b88:	e002      	b.n	402b90 <memset+0x18>
  402b8a:	1e62      	subs	r2, r4, #1
  402b8c:	b3e4      	cbz	r4, 402c08 <memset+0x90>
  402b8e:	4614      	mov	r4, r2
  402b90:	f803 5b01 	strb.w	r5, [r3], #1
  402b94:	079a      	lsls	r2, r3, #30
  402b96:	d1f8      	bne.n	402b8a <memset+0x12>
  402b98:	2c03      	cmp	r4, #3
  402b9a:	d92e      	bls.n	402bfa <memset+0x82>
  402b9c:	b2cd      	uxtb	r5, r1
  402b9e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402ba2:	2c0f      	cmp	r4, #15
  402ba4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402ba8:	d919      	bls.n	402bde <memset+0x66>
  402baa:	f103 0210 	add.w	r2, r3, #16
  402bae:	4626      	mov	r6, r4
  402bb0:	3e10      	subs	r6, #16
  402bb2:	2e0f      	cmp	r6, #15
  402bb4:	f842 5c10 	str.w	r5, [r2, #-16]
  402bb8:	f842 5c0c 	str.w	r5, [r2, #-12]
  402bbc:	f842 5c08 	str.w	r5, [r2, #-8]
  402bc0:	f842 5c04 	str.w	r5, [r2, #-4]
  402bc4:	f102 0210 	add.w	r2, r2, #16
  402bc8:	d8f2      	bhi.n	402bb0 <memset+0x38>
  402bca:	f1a4 0210 	sub.w	r2, r4, #16
  402bce:	f022 020f 	bic.w	r2, r2, #15
  402bd2:	f004 040f 	and.w	r4, r4, #15
  402bd6:	3210      	adds	r2, #16
  402bd8:	2c03      	cmp	r4, #3
  402bda:	4413      	add	r3, r2
  402bdc:	d90d      	bls.n	402bfa <memset+0x82>
  402bde:	461e      	mov	r6, r3
  402be0:	4622      	mov	r2, r4
  402be2:	3a04      	subs	r2, #4
  402be4:	2a03      	cmp	r2, #3
  402be6:	f846 5b04 	str.w	r5, [r6], #4
  402bea:	d8fa      	bhi.n	402be2 <memset+0x6a>
  402bec:	1f22      	subs	r2, r4, #4
  402bee:	f022 0203 	bic.w	r2, r2, #3
  402bf2:	3204      	adds	r2, #4
  402bf4:	4413      	add	r3, r2
  402bf6:	f004 0403 	and.w	r4, r4, #3
  402bfa:	b12c      	cbz	r4, 402c08 <memset+0x90>
  402bfc:	b2c9      	uxtb	r1, r1
  402bfe:	441c      	add	r4, r3
  402c00:	f803 1b01 	strb.w	r1, [r3], #1
  402c04:	42a3      	cmp	r3, r4
  402c06:	d1fb      	bne.n	402c00 <memset+0x88>
  402c08:	bc70      	pop	{r4, r5, r6}
  402c0a:	4770      	bx	lr
  402c0c:	4614      	mov	r4, r2
  402c0e:	4603      	mov	r3, r0
  402c10:	e7c2      	b.n	402b98 <memset+0x20>
  402c12:	bf00      	nop

00402c14 <setbuf>:
  402c14:	2900      	cmp	r1, #0
  402c16:	bf0c      	ite	eq
  402c18:	2202      	moveq	r2, #2
  402c1a:	2200      	movne	r2, #0
  402c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402c20:	f000 b800 	b.w	402c24 <setvbuf>

00402c24 <setvbuf>:
  402c24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402c28:	4c51      	ldr	r4, [pc, #324]	; (402d70 <setvbuf+0x14c>)
  402c2a:	6825      	ldr	r5, [r4, #0]
  402c2c:	b083      	sub	sp, #12
  402c2e:	4604      	mov	r4, r0
  402c30:	460f      	mov	r7, r1
  402c32:	4690      	mov	r8, r2
  402c34:	461e      	mov	r6, r3
  402c36:	b115      	cbz	r5, 402c3e <setvbuf+0x1a>
  402c38:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402c3a:	2b00      	cmp	r3, #0
  402c3c:	d079      	beq.n	402d32 <setvbuf+0x10e>
  402c3e:	f1b8 0f02 	cmp.w	r8, #2
  402c42:	d004      	beq.n	402c4e <setvbuf+0x2a>
  402c44:	f1b8 0f01 	cmp.w	r8, #1
  402c48:	d87f      	bhi.n	402d4a <setvbuf+0x126>
  402c4a:	2e00      	cmp	r6, #0
  402c4c:	db7d      	blt.n	402d4a <setvbuf+0x126>
  402c4e:	4621      	mov	r1, r4
  402c50:	4628      	mov	r0, r5
  402c52:	f003 fc8d 	bl	406570 <_fflush_r>
  402c56:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402c58:	b141      	cbz	r1, 402c6c <setvbuf+0x48>
  402c5a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402c5e:	4299      	cmp	r1, r3
  402c60:	d002      	beq.n	402c68 <setvbuf+0x44>
  402c62:	4628      	mov	r0, r5
  402c64:	f003 fde2 	bl	40682c <_free_r>
  402c68:	2300      	movs	r3, #0
  402c6a:	6323      	str	r3, [r4, #48]	; 0x30
  402c6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c70:	2200      	movs	r2, #0
  402c72:	61a2      	str	r2, [r4, #24]
  402c74:	6062      	str	r2, [r4, #4]
  402c76:	061a      	lsls	r2, r3, #24
  402c78:	d454      	bmi.n	402d24 <setvbuf+0x100>
  402c7a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402c7e:	f023 0303 	bic.w	r3, r3, #3
  402c82:	f1b8 0f02 	cmp.w	r8, #2
  402c86:	81a3      	strh	r3, [r4, #12]
  402c88:	d039      	beq.n	402cfe <setvbuf+0xda>
  402c8a:	ab01      	add	r3, sp, #4
  402c8c:	466a      	mov	r2, sp
  402c8e:	4621      	mov	r1, r4
  402c90:	4628      	mov	r0, r5
  402c92:	f004 f86d 	bl	406d70 <__swhatbuf_r>
  402c96:	89a3      	ldrh	r3, [r4, #12]
  402c98:	4318      	orrs	r0, r3
  402c9a:	81a0      	strh	r0, [r4, #12]
  402c9c:	b326      	cbz	r6, 402ce8 <setvbuf+0xc4>
  402c9e:	b327      	cbz	r7, 402cea <setvbuf+0xc6>
  402ca0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402ca2:	2b00      	cmp	r3, #0
  402ca4:	d04d      	beq.n	402d42 <setvbuf+0x11e>
  402ca6:	9b00      	ldr	r3, [sp, #0]
  402ca8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402cac:	6027      	str	r7, [r4, #0]
  402cae:	429e      	cmp	r6, r3
  402cb0:	bf1c      	itt	ne
  402cb2:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  402cb6:	81a0      	strhne	r0, [r4, #12]
  402cb8:	f1b8 0f01 	cmp.w	r8, #1
  402cbc:	bf08      	it	eq
  402cbe:	f040 0001 	orreq.w	r0, r0, #1
  402cc2:	b283      	uxth	r3, r0
  402cc4:	bf08      	it	eq
  402cc6:	81a0      	strheq	r0, [r4, #12]
  402cc8:	f003 0008 	and.w	r0, r3, #8
  402ccc:	b280      	uxth	r0, r0
  402cce:	6127      	str	r7, [r4, #16]
  402cd0:	6166      	str	r6, [r4, #20]
  402cd2:	b318      	cbz	r0, 402d1c <setvbuf+0xf8>
  402cd4:	f013 0001 	ands.w	r0, r3, #1
  402cd8:	d02f      	beq.n	402d3a <setvbuf+0x116>
  402cda:	2000      	movs	r0, #0
  402cdc:	4276      	negs	r6, r6
  402cde:	61a6      	str	r6, [r4, #24]
  402ce0:	60a0      	str	r0, [r4, #8]
  402ce2:	b003      	add	sp, #12
  402ce4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402ce8:	9e00      	ldr	r6, [sp, #0]
  402cea:	4630      	mov	r0, r6
  402cec:	f004 f8b4 	bl	406e58 <malloc>
  402cf0:	4607      	mov	r7, r0
  402cf2:	b368      	cbz	r0, 402d50 <setvbuf+0x12c>
  402cf4:	89a3      	ldrh	r3, [r4, #12]
  402cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402cfa:	81a3      	strh	r3, [r4, #12]
  402cfc:	e7d0      	b.n	402ca0 <setvbuf+0x7c>
  402cfe:	2000      	movs	r0, #0
  402d00:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402d04:	f043 0302 	orr.w	r3, r3, #2
  402d08:	2500      	movs	r5, #0
  402d0a:	2101      	movs	r1, #1
  402d0c:	81a3      	strh	r3, [r4, #12]
  402d0e:	60a5      	str	r5, [r4, #8]
  402d10:	6022      	str	r2, [r4, #0]
  402d12:	6122      	str	r2, [r4, #16]
  402d14:	6161      	str	r1, [r4, #20]
  402d16:	b003      	add	sp, #12
  402d18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d1c:	60a0      	str	r0, [r4, #8]
  402d1e:	b003      	add	sp, #12
  402d20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d24:	6921      	ldr	r1, [r4, #16]
  402d26:	4628      	mov	r0, r5
  402d28:	f003 fd80 	bl	40682c <_free_r>
  402d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d30:	e7a3      	b.n	402c7a <setvbuf+0x56>
  402d32:	4628      	mov	r0, r5
  402d34:	f003 fcb0 	bl	406698 <__sinit>
  402d38:	e781      	b.n	402c3e <setvbuf+0x1a>
  402d3a:	60a6      	str	r6, [r4, #8]
  402d3c:	b003      	add	sp, #12
  402d3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402d42:	4628      	mov	r0, r5
  402d44:	f003 fca8 	bl	406698 <__sinit>
  402d48:	e7ad      	b.n	402ca6 <setvbuf+0x82>
  402d4a:	f04f 30ff 	mov.w	r0, #4294967295
  402d4e:	e7e2      	b.n	402d16 <setvbuf+0xf2>
  402d50:	f8dd 9000 	ldr.w	r9, [sp]
  402d54:	45b1      	cmp	r9, r6
  402d56:	d006      	beq.n	402d66 <setvbuf+0x142>
  402d58:	4648      	mov	r0, r9
  402d5a:	f004 f87d 	bl	406e58 <malloc>
  402d5e:	4607      	mov	r7, r0
  402d60:	b108      	cbz	r0, 402d66 <setvbuf+0x142>
  402d62:	464e      	mov	r6, r9
  402d64:	e7c6      	b.n	402cf4 <setvbuf+0xd0>
  402d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d6a:	f04f 30ff 	mov.w	r0, #4294967295
  402d6e:	e7c7      	b.n	402d00 <setvbuf+0xdc>
  402d70:	20400430 	.word	0x20400430

00402d74 <sprintf>:
  402d74:	b40e      	push	{r1, r2, r3}
  402d76:	b5f0      	push	{r4, r5, r6, r7, lr}
  402d78:	b09c      	sub	sp, #112	; 0x70
  402d7a:	ab21      	add	r3, sp, #132	; 0x84
  402d7c:	490f      	ldr	r1, [pc, #60]	; (402dbc <sprintf+0x48>)
  402d7e:	f853 2b04 	ldr.w	r2, [r3], #4
  402d82:	9301      	str	r3, [sp, #4]
  402d84:	4605      	mov	r5, r0
  402d86:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402d8a:	6808      	ldr	r0, [r1, #0]
  402d8c:	9502      	str	r5, [sp, #8]
  402d8e:	f44f 7702 	mov.w	r7, #520	; 0x208
  402d92:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402d96:	a902      	add	r1, sp, #8
  402d98:	9506      	str	r5, [sp, #24]
  402d9a:	f8ad 7014 	strh.w	r7, [sp, #20]
  402d9e:	9404      	str	r4, [sp, #16]
  402da0:	9407      	str	r4, [sp, #28]
  402da2:	f8ad 6016 	strh.w	r6, [sp, #22]
  402da6:	f000 f80b 	bl	402dc0 <_svfprintf_r>
  402daa:	9b02      	ldr	r3, [sp, #8]
  402dac:	2200      	movs	r2, #0
  402dae:	701a      	strb	r2, [r3, #0]
  402db0:	b01c      	add	sp, #112	; 0x70
  402db2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402db6:	b003      	add	sp, #12
  402db8:	4770      	bx	lr
  402dba:	bf00      	nop
  402dbc:	20400430 	.word	0x20400430

00402dc0 <_svfprintf_r>:
  402dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402dc4:	b0c1      	sub	sp, #260	; 0x104
  402dc6:	460c      	mov	r4, r1
  402dc8:	9109      	str	r1, [sp, #36]	; 0x24
  402dca:	4615      	mov	r5, r2
  402dcc:	930e      	str	r3, [sp, #56]	; 0x38
  402dce:	900a      	str	r0, [sp, #40]	; 0x28
  402dd0:	f003 ffca 	bl	406d68 <_localeconv_r>
  402dd4:	6803      	ldr	r3, [r0, #0]
  402dd6:	9317      	str	r3, [sp, #92]	; 0x5c
  402dd8:	4618      	mov	r0, r3
  402dda:	f005 f911 	bl	408000 <strlen>
  402dde:	89a3      	ldrh	r3, [r4, #12]
  402de0:	9016      	str	r0, [sp, #88]	; 0x58
  402de2:	061e      	lsls	r6, r3, #24
  402de4:	d503      	bpl.n	402dee <_svfprintf_r+0x2e>
  402de6:	6923      	ldr	r3, [r4, #16]
  402de8:	2b00      	cmp	r3, #0
  402dea:	f001 8119 	beq.w	404020 <_svfprintf_r+0x1260>
  402dee:	2300      	movs	r3, #0
  402df0:	461a      	mov	r2, r3
  402df2:	9312      	str	r3, [sp, #72]	; 0x48
  402df4:	9325      	str	r3, [sp, #148]	; 0x94
  402df6:	9324      	str	r3, [sp, #144]	; 0x90
  402df8:	9319      	str	r3, [sp, #100]	; 0x64
  402dfa:	930b      	str	r3, [sp, #44]	; 0x2c
  402dfc:	f8df a464 	ldr.w	sl, [pc, #1124]	; 403264 <_svfprintf_r+0x4a4>
  402e00:	9214      	str	r2, [sp, #80]	; 0x50
  402e02:	ab30      	add	r3, sp, #192	; 0xc0
  402e04:	9323      	str	r3, [sp, #140]	; 0x8c
  402e06:	4699      	mov	r9, r3
  402e08:	9215      	str	r2, [sp, #84]	; 0x54
  402e0a:	46a8      	mov	r8, r5
  402e0c:	f898 3000 	ldrb.w	r3, [r8]
  402e10:	4644      	mov	r4, r8
  402e12:	b1eb      	cbz	r3, 402e50 <_svfprintf_r+0x90>
  402e14:	2b25      	cmp	r3, #37	; 0x25
  402e16:	d102      	bne.n	402e1e <_svfprintf_r+0x5e>
  402e18:	e01a      	b.n	402e50 <_svfprintf_r+0x90>
  402e1a:	2b25      	cmp	r3, #37	; 0x25
  402e1c:	d003      	beq.n	402e26 <_svfprintf_r+0x66>
  402e1e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402e22:	2b00      	cmp	r3, #0
  402e24:	d1f9      	bne.n	402e1a <_svfprintf_r+0x5a>
  402e26:	ebc8 0504 	rsb	r5, r8, r4
  402e2a:	b18d      	cbz	r5, 402e50 <_svfprintf_r+0x90>
  402e2c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e2e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402e30:	f8c9 8000 	str.w	r8, [r9]
  402e34:	3301      	adds	r3, #1
  402e36:	442a      	add	r2, r5
  402e38:	2b07      	cmp	r3, #7
  402e3a:	f8c9 5004 	str.w	r5, [r9, #4]
  402e3e:	9225      	str	r2, [sp, #148]	; 0x94
  402e40:	9324      	str	r3, [sp, #144]	; 0x90
  402e42:	f300 80a6 	bgt.w	402f92 <_svfprintf_r+0x1d2>
  402e46:	f109 0908 	add.w	r9, r9, #8
  402e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402e4c:	442b      	add	r3, r5
  402e4e:	930b      	str	r3, [sp, #44]	; 0x2c
  402e50:	7823      	ldrb	r3, [r4, #0]
  402e52:	2b00      	cmp	r3, #0
  402e54:	f000 80a6 	beq.w	402fa4 <_svfprintf_r+0x1e4>
  402e58:	2300      	movs	r3, #0
  402e5a:	461a      	mov	r2, r3
  402e5c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402e60:	4619      	mov	r1, r3
  402e62:	930c      	str	r3, [sp, #48]	; 0x30
  402e64:	9307      	str	r3, [sp, #28]
  402e66:	f04f 3bff 	mov.w	fp, #4294967295
  402e6a:	7863      	ldrb	r3, [r4, #1]
  402e6c:	f104 0801 	add.w	r8, r4, #1
  402e70:	465d      	mov	r5, fp
  402e72:	f108 0801 	add.w	r8, r8, #1
  402e76:	f1a3 0020 	sub.w	r0, r3, #32
  402e7a:	2858      	cmp	r0, #88	; 0x58
  402e7c:	f200 8425 	bhi.w	4036ca <_svfprintf_r+0x90a>
  402e80:	e8df f010 	tbh	[pc, r0, lsl #1]
  402e84:	04230388 	.word	0x04230388
  402e88:	03900423 	.word	0x03900423
  402e8c:	04230423 	.word	0x04230423
  402e90:	04230423 	.word	0x04230423
  402e94:	04230423 	.word	0x04230423
  402e98:	03a50397 	.word	0x03a50397
  402e9c:	005d0423 	.word	0x005d0423
  402ea0:	042300e2 	.word	0x042300e2
  402ea4:	010500fe 	.word	0x010500fe
  402ea8:	01050105 	.word	0x01050105
  402eac:	01050105 	.word	0x01050105
  402eb0:	01050105 	.word	0x01050105
  402eb4:	01050105 	.word	0x01050105
  402eb8:	04230423 	.word	0x04230423
  402ebc:	04230423 	.word	0x04230423
  402ec0:	04230423 	.word	0x04230423
  402ec4:	04230423 	.word	0x04230423
  402ec8:	04230423 	.word	0x04230423
  402ecc:	02810115 	.word	0x02810115
  402ed0:	02810423 	.word	0x02810423
  402ed4:	04230423 	.word	0x04230423
  402ed8:	04230423 	.word	0x04230423
  402edc:	042302c6 	.word	0x042302c6
  402ee0:	02cd0423 	.word	0x02cd0423
  402ee4:	04230423 	.word	0x04230423
  402ee8:	04230423 	.word	0x04230423
  402eec:	02f70423 	.word	0x02f70423
  402ef0:	04230423 	.word	0x04230423
  402ef4:	04230325 	.word	0x04230325
  402ef8:	04230423 	.word	0x04230423
  402efc:	04230423 	.word	0x04230423
  402f00:	04230423 	.word	0x04230423
  402f04:	04230423 	.word	0x04230423
  402f08:	03660423 	.word	0x03660423
  402f0c:	02810379 	.word	0x02810379
  402f10:	02810281 	.word	0x02810281
  402f14:	03790381 	.word	0x03790381
  402f18:	04230423 	.word	0x04230423
  402f1c:	042303d1 	.word	0x042303d1
  402f20:	00a303db 	.word	0x00a303db
  402f24:	03ee0064 	.word	0x03ee0064
  402f28:	03f50423 	.word	0x03f50423
  402f2c:	03aa0423 	.word	0x03aa0423
  402f30:	04230423 	.word	0x04230423
  402f34:	03bc      	.short	0x03bc
  402f36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f38:	930e      	str	r3, [sp, #56]	; 0x38
  402f3a:	4240      	negs	r0, r0
  402f3c:	900c      	str	r0, [sp, #48]	; 0x30
  402f3e:	9b07      	ldr	r3, [sp, #28]
  402f40:	f043 0304 	orr.w	r3, r3, #4
  402f44:	9307      	str	r3, [sp, #28]
  402f46:	f898 3000 	ldrb.w	r3, [r8]
  402f4a:	e792      	b.n	402e72 <_svfprintf_r+0xb2>
  402f4c:	980e      	ldr	r0, [sp, #56]	; 0x38
  402f4e:	46ab      	mov	fp, r5
  402f50:	2100      	movs	r1, #0
  402f52:	6804      	ldr	r4, [r0, #0]
  402f54:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402f58:	1d07      	adds	r7, r0, #4
  402f5a:	9807      	ldr	r0, [sp, #28]
  402f5c:	2330      	movs	r3, #48	; 0x30
  402f5e:	2278      	movs	r2, #120	; 0x78
  402f60:	458b      	cmp	fp, r1
  402f62:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402f66:	f04f 0500 	mov.w	r5, #0
  402f6a:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  402f6e:	f040 0302 	orr.w	r3, r0, #2
  402f72:	f2c0 83c7 	blt.w	403704 <_svfprintf_r+0x944>
  402f76:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  402f7a:	f043 0302 	orr.w	r3, r3, #2
  402f7e:	9307      	str	r3, [sp, #28]
  402f80:	ea54 0305 	orrs.w	r3, r4, r5
  402f84:	970e      	str	r7, [sp, #56]	; 0x38
  402f86:	f000 8393 	beq.w	4036b0 <_svfprintf_r+0x8f0>
  402f8a:	460f      	mov	r7, r1
  402f8c:	9211      	str	r2, [sp, #68]	; 0x44
  402f8e:	48b3      	ldr	r0, [pc, #716]	; (40325c <_svfprintf_r+0x49c>)
  402f90:	e2ce      	b.n	403530 <_svfprintf_r+0x770>
  402f92:	aa23      	add	r2, sp, #140	; 0x8c
  402f94:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f96:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f98:	f005 f8a0 	bl	4080dc <__ssprint_r>
  402f9c:	b948      	cbnz	r0, 402fb2 <_svfprintf_r+0x1f2>
  402f9e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402fa2:	e752      	b.n	402e4a <_svfprintf_r+0x8a>
  402fa4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402fa6:	b123      	cbz	r3, 402fb2 <_svfprintf_r+0x1f2>
  402fa8:	980a      	ldr	r0, [sp, #40]	; 0x28
  402faa:	9909      	ldr	r1, [sp, #36]	; 0x24
  402fac:	aa23      	add	r2, sp, #140	; 0x8c
  402fae:	f005 f895 	bl	4080dc <__ssprint_r>
  402fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402fb4:	899b      	ldrh	r3, [r3, #12]
  402fb6:	f013 0f40 	tst.w	r3, #64	; 0x40
  402fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402fbc:	bf18      	it	ne
  402fbe:	f04f 33ff 	movne.w	r3, #4294967295
  402fc2:	4618      	mov	r0, r3
  402fc4:	b041      	add	sp, #260	; 0x104
  402fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fca:	9311      	str	r3, [sp, #68]	; 0x44
  402fcc:	46ab      	mov	fp, r5
  402fce:	2a00      	cmp	r2, #0
  402fd0:	f041 8223 	bne.w	40441a <_svfprintf_r+0x165a>
  402fd4:	9a07      	ldr	r2, [sp, #28]
  402fd6:	f012 0320 	ands.w	r3, r2, #32
  402fda:	f000 822e 	beq.w	40343a <_svfprintf_r+0x67a>
  402fde:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402fe0:	3707      	adds	r7, #7
  402fe2:	f027 0307 	bic.w	r3, r7, #7
  402fe6:	2700      	movs	r7, #0
  402fe8:	f103 0108 	add.w	r1, r3, #8
  402fec:	45bb      	cmp	fp, r7
  402fee:	910e      	str	r1, [sp, #56]	; 0x38
  402ff0:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ff4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402ff8:	f2c0 8752 	blt.w	403ea0 <_svfprintf_r+0x10e0>
  402ffc:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  403000:	9307      	str	r3, [sp, #28]
  403002:	ea54 0305 	orrs.w	r3, r4, r5
  403006:	f000 8375 	beq.w	4036f4 <_svfprintf_r+0x934>
  40300a:	ae30      	add	r6, sp, #192	; 0xc0
  40300c:	08e2      	lsrs	r2, r4, #3
  40300e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403012:	08e9      	lsrs	r1, r5, #3
  403014:	f004 0307 	and.w	r3, r4, #7
  403018:	460d      	mov	r5, r1
  40301a:	4614      	mov	r4, r2
  40301c:	3330      	adds	r3, #48	; 0x30
  40301e:	ea54 0205 	orrs.w	r2, r4, r5
  403022:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403026:	d1f1      	bne.n	40300c <_svfprintf_r+0x24c>
  403028:	9a07      	ldr	r2, [sp, #28]
  40302a:	07d1      	lsls	r1, r2, #31
  40302c:	f140 8084 	bpl.w	403138 <_svfprintf_r+0x378>
  403030:	2b30      	cmp	r3, #48	; 0x30
  403032:	f000 8081 	beq.w	403138 <_svfprintf_r+0x378>
  403036:	2230      	movs	r2, #48	; 0x30
  403038:	1e73      	subs	r3, r6, #1
  40303a:	f806 2c01 	strb.w	r2, [r6, #-1]
  40303e:	aa30      	add	r2, sp, #192	; 0xc0
  403040:	1ad2      	subs	r2, r2, r3
  403042:	920d      	str	r2, [sp, #52]	; 0x34
  403044:	461e      	mov	r6, r3
  403046:	e07a      	b.n	40313e <_svfprintf_r+0x37e>
  403048:	f898 3000 	ldrb.w	r3, [r8]
  40304c:	2b2a      	cmp	r3, #42	; 0x2a
  40304e:	f108 0401 	add.w	r4, r8, #1
  403052:	f001 81b1 	beq.w	4043b8 <_svfprintf_r+0x15f8>
  403056:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40305a:	2809      	cmp	r0, #9
  40305c:	bf98      	it	ls
  40305e:	2500      	movls	r5, #0
  403060:	f201 8164 	bhi.w	40432c <_svfprintf_r+0x156c>
  403064:	f814 3b01 	ldrb.w	r3, [r4], #1
  403068:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40306c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  403070:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403074:	2809      	cmp	r0, #9
  403076:	d9f5      	bls.n	403064 <_svfprintf_r+0x2a4>
  403078:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40307c:	46a0      	mov	r8, r4
  40307e:	e6fa      	b.n	402e76 <_svfprintf_r+0xb6>
  403080:	9b07      	ldr	r3, [sp, #28]
  403082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403086:	9307      	str	r3, [sp, #28]
  403088:	f898 3000 	ldrb.w	r3, [r8]
  40308c:	e6f1      	b.n	402e72 <_svfprintf_r+0xb2>
  40308e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403092:	2300      	movs	r3, #0
  403094:	461c      	mov	r4, r3
  403096:	f818 3b01 	ldrb.w	r3, [r8], #1
  40309a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40309e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4030a2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4030a6:	2809      	cmp	r0, #9
  4030a8:	d9f5      	bls.n	403096 <_svfprintf_r+0x2d6>
  4030aa:	940c      	str	r4, [sp, #48]	; 0x30
  4030ac:	e6e3      	b.n	402e76 <_svfprintf_r+0xb6>
  4030ae:	9311      	str	r3, [sp, #68]	; 0x44
  4030b0:	46ab      	mov	fp, r5
  4030b2:	2a00      	cmp	r2, #0
  4030b4:	f041 81c9 	bne.w	40444a <_svfprintf_r+0x168a>
  4030b8:	9b07      	ldr	r3, [sp, #28]
  4030ba:	f043 0310 	orr.w	r3, r3, #16
  4030be:	9307      	str	r3, [sp, #28]
  4030c0:	9b07      	ldr	r3, [sp, #28]
  4030c2:	0698      	lsls	r0, r3, #26
  4030c4:	f140 8530 	bpl.w	403b28 <_svfprintf_r+0xd68>
  4030c8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4030ca:	3707      	adds	r7, #7
  4030cc:	f027 0707 	bic.w	r7, r7, #7
  4030d0:	e9d7 2300 	ldrd	r2, r3, [r7]
  4030d4:	f107 0108 	add.w	r1, r7, #8
  4030d8:	910e      	str	r1, [sp, #56]	; 0x38
  4030da:	4614      	mov	r4, r2
  4030dc:	461d      	mov	r5, r3
  4030de:	2a00      	cmp	r2, #0
  4030e0:	f173 0300 	sbcs.w	r3, r3, #0
  4030e4:	f2c0 855b 	blt.w	403b9e <_svfprintf_r+0xdde>
  4030e8:	f1bb 0f00 	cmp.w	fp, #0
  4030ec:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4030f0:	f2c0 8538 	blt.w	403b64 <_svfprintf_r+0xda4>
  4030f4:	9b07      	ldr	r3, [sp, #28]
  4030f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4030fa:	9307      	str	r3, [sp, #28]
  4030fc:	ea54 0305 	orrs.w	r3, r4, r5
  403100:	f000 81db 	beq.w	4034ba <_svfprintf_r+0x6fa>
  403104:	2d00      	cmp	r5, #0
  403106:	bf08      	it	eq
  403108:	2c0a      	cmpeq	r4, #10
  40310a:	f0c0 81db 	bcc.w	4034c4 <_svfprintf_r+0x704>
  40310e:	ae30      	add	r6, sp, #192	; 0xc0
  403110:	4620      	mov	r0, r4
  403112:	4629      	mov	r1, r5
  403114:	220a      	movs	r2, #10
  403116:	2300      	movs	r3, #0
  403118:	f005 fc54 	bl	4089c4 <__aeabi_uldivmod>
  40311c:	3230      	adds	r2, #48	; 0x30
  40311e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403122:	4620      	mov	r0, r4
  403124:	4629      	mov	r1, r5
  403126:	2300      	movs	r3, #0
  403128:	220a      	movs	r2, #10
  40312a:	f005 fc4b 	bl	4089c4 <__aeabi_uldivmod>
  40312e:	4604      	mov	r4, r0
  403130:	460d      	mov	r5, r1
  403132:	ea54 0305 	orrs.w	r3, r4, r5
  403136:	d1eb      	bne.n	403110 <_svfprintf_r+0x350>
  403138:	ab30      	add	r3, sp, #192	; 0xc0
  40313a:	1b9b      	subs	r3, r3, r6
  40313c:	930d      	str	r3, [sp, #52]	; 0x34
  40313e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403140:	455b      	cmp	r3, fp
  403142:	bfb8      	it	lt
  403144:	465b      	movlt	r3, fp
  403146:	9308      	str	r3, [sp, #32]
  403148:	2300      	movs	r3, #0
  40314a:	9313      	str	r3, [sp, #76]	; 0x4c
  40314c:	b117      	cbz	r7, 403154 <_svfprintf_r+0x394>
  40314e:	9b08      	ldr	r3, [sp, #32]
  403150:	3301      	adds	r3, #1
  403152:	9308      	str	r3, [sp, #32]
  403154:	9b07      	ldr	r3, [sp, #28]
  403156:	f013 0302 	ands.w	r3, r3, #2
  40315a:	930f      	str	r3, [sp, #60]	; 0x3c
  40315c:	d002      	beq.n	403164 <_svfprintf_r+0x3a4>
  40315e:	9b08      	ldr	r3, [sp, #32]
  403160:	3302      	adds	r3, #2
  403162:	9308      	str	r3, [sp, #32]
  403164:	9b07      	ldr	r3, [sp, #28]
  403166:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40316a:	9310      	str	r3, [sp, #64]	; 0x40
  40316c:	f040 82d7 	bne.w	40371e <_svfprintf_r+0x95e>
  403170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403172:	9a08      	ldr	r2, [sp, #32]
  403174:	1a9d      	subs	r5, r3, r2
  403176:	2d00      	cmp	r5, #0
  403178:	f340 82d1 	ble.w	40371e <_svfprintf_r+0x95e>
  40317c:	2d10      	cmp	r5, #16
  40317e:	9925      	ldr	r1, [sp, #148]	; 0x94
  403180:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403182:	4f37      	ldr	r7, [pc, #220]	; (403260 <_svfprintf_r+0x4a0>)
  403184:	dd27      	ble.n	4031d6 <_svfprintf_r+0x416>
  403186:	9618      	str	r6, [sp, #96]	; 0x60
  403188:	4648      	mov	r0, r9
  40318a:	2410      	movs	r4, #16
  40318c:	46b9      	mov	r9, r7
  40318e:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403190:	462f      	mov	r7, r5
  403192:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403194:	e004      	b.n	4031a0 <_svfprintf_r+0x3e0>
  403196:	3f10      	subs	r7, #16
  403198:	2f10      	cmp	r7, #16
  40319a:	f100 0008 	add.w	r0, r0, #8
  40319e:	dd16      	ble.n	4031ce <_svfprintf_r+0x40e>
  4031a0:	3201      	adds	r2, #1
  4031a2:	4b2f      	ldr	r3, [pc, #188]	; (403260 <_svfprintf_r+0x4a0>)
  4031a4:	9224      	str	r2, [sp, #144]	; 0x90
  4031a6:	3110      	adds	r1, #16
  4031a8:	2a07      	cmp	r2, #7
  4031aa:	9125      	str	r1, [sp, #148]	; 0x94
  4031ac:	e880 0018 	stmia.w	r0, {r3, r4}
  4031b0:	ddf1      	ble.n	403196 <_svfprintf_r+0x3d6>
  4031b2:	aa23      	add	r2, sp, #140	; 0x8c
  4031b4:	4631      	mov	r1, r6
  4031b6:	4628      	mov	r0, r5
  4031b8:	f004 ff90 	bl	4080dc <__ssprint_r>
  4031bc:	2800      	cmp	r0, #0
  4031be:	f47f aef8 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  4031c2:	3f10      	subs	r7, #16
  4031c4:	2f10      	cmp	r7, #16
  4031c6:	9925      	ldr	r1, [sp, #148]	; 0x94
  4031c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4031ca:	a830      	add	r0, sp, #192	; 0xc0
  4031cc:	dce8      	bgt.n	4031a0 <_svfprintf_r+0x3e0>
  4031ce:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4031d0:	463d      	mov	r5, r7
  4031d2:	464f      	mov	r7, r9
  4031d4:	4681      	mov	r9, r0
  4031d6:	3201      	adds	r2, #1
  4031d8:	186c      	adds	r4, r5, r1
  4031da:	2a07      	cmp	r2, #7
  4031dc:	9425      	str	r4, [sp, #148]	; 0x94
  4031de:	9224      	str	r2, [sp, #144]	; 0x90
  4031e0:	f8c9 7000 	str.w	r7, [r9]
  4031e4:	f8c9 5004 	str.w	r5, [r9, #4]
  4031e8:	f300 8428 	bgt.w	403a3c <_svfprintf_r+0xc7c>
  4031ec:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4031f0:	f109 0908 	add.w	r9, r9, #8
  4031f4:	b177      	cbz	r7, 403214 <_svfprintf_r+0x454>
  4031f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031f8:	3301      	adds	r3, #1
  4031fa:	3401      	adds	r4, #1
  4031fc:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  403200:	2201      	movs	r2, #1
  403202:	2b07      	cmp	r3, #7
  403204:	9425      	str	r4, [sp, #148]	; 0x94
  403206:	9324      	str	r3, [sp, #144]	; 0x90
  403208:	e889 0006 	stmia.w	r9, {r1, r2}
  40320c:	f300 83a0 	bgt.w	403950 <_svfprintf_r+0xb90>
  403210:	f109 0908 	add.w	r9, r9, #8
  403214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403216:	b16b      	cbz	r3, 403234 <_svfprintf_r+0x474>
  403218:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40321a:	3301      	adds	r3, #1
  40321c:	3402      	adds	r4, #2
  40321e:	a91c      	add	r1, sp, #112	; 0x70
  403220:	2202      	movs	r2, #2
  403222:	2b07      	cmp	r3, #7
  403224:	9425      	str	r4, [sp, #148]	; 0x94
  403226:	9324      	str	r3, [sp, #144]	; 0x90
  403228:	e889 0006 	stmia.w	r9, {r1, r2}
  40322c:	f300 839c 	bgt.w	403968 <_svfprintf_r+0xba8>
  403230:	f109 0908 	add.w	r9, r9, #8
  403234:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403236:	2b80      	cmp	r3, #128	; 0x80
  403238:	f000 82d5 	beq.w	4037e6 <_svfprintf_r+0xa26>
  40323c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40323e:	ebc3 070b 	rsb	r7, r3, fp
  403242:	2f00      	cmp	r7, #0
  403244:	dd39      	ble.n	4032ba <_svfprintf_r+0x4fa>
  403246:	4a07      	ldr	r2, [pc, #28]	; (403264 <_svfprintf_r+0x4a4>)
  403248:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40324a:	920f      	str	r2, [sp, #60]	; 0x3c
  40324c:	2f10      	cmp	r7, #16
  40324e:	dd28      	ble.n	4032a2 <_svfprintf_r+0x4e2>
  403250:	4622      	mov	r2, r4
  403252:	f04f 0b10 	mov.w	fp, #16
  403256:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403258:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40325a:	e00a      	b.n	403272 <_svfprintf_r+0x4b2>
  40325c:	00409548 	.word	0x00409548
  403260:	00409568 	.word	0x00409568
  403264:	00409514 	.word	0x00409514
  403268:	3f10      	subs	r7, #16
  40326a:	2f10      	cmp	r7, #16
  40326c:	f109 0908 	add.w	r9, r9, #8
  403270:	dd16      	ble.n	4032a0 <_svfprintf_r+0x4e0>
  403272:	3301      	adds	r3, #1
  403274:	3210      	adds	r2, #16
  403276:	2b07      	cmp	r3, #7
  403278:	9225      	str	r2, [sp, #148]	; 0x94
  40327a:	9324      	str	r3, [sp, #144]	; 0x90
  40327c:	e889 0c00 	stmia.w	r9, {sl, fp}
  403280:	ddf2      	ble.n	403268 <_svfprintf_r+0x4a8>
  403282:	aa23      	add	r2, sp, #140	; 0x8c
  403284:	4621      	mov	r1, r4
  403286:	4628      	mov	r0, r5
  403288:	f004 ff28 	bl	4080dc <__ssprint_r>
  40328c:	2800      	cmp	r0, #0
  40328e:	f47f ae90 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403292:	3f10      	subs	r7, #16
  403294:	2f10      	cmp	r7, #16
  403296:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403298:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40329a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40329e:	dce8      	bgt.n	403272 <_svfprintf_r+0x4b2>
  4032a0:	4614      	mov	r4, r2
  4032a2:	3301      	adds	r3, #1
  4032a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032a6:	9324      	str	r3, [sp, #144]	; 0x90
  4032a8:	443c      	add	r4, r7
  4032aa:	2b07      	cmp	r3, #7
  4032ac:	9425      	str	r4, [sp, #148]	; 0x94
  4032ae:	e889 0084 	stmia.w	r9, {r2, r7}
  4032b2:	f300 8341 	bgt.w	403938 <_svfprintf_r+0xb78>
  4032b6:	f109 0908 	add.w	r9, r9, #8
  4032ba:	9b07      	ldr	r3, [sp, #28]
  4032bc:	05da      	lsls	r2, r3, #23
  4032be:	f100 8230 	bmi.w	403722 <_svfprintf_r+0x962>
  4032c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032c4:	990d      	ldr	r1, [sp, #52]	; 0x34
  4032c6:	f8c9 6000 	str.w	r6, [r9]
  4032ca:	3301      	adds	r3, #1
  4032cc:	440c      	add	r4, r1
  4032ce:	2b07      	cmp	r3, #7
  4032d0:	9425      	str	r4, [sp, #148]	; 0x94
  4032d2:	f8c9 1004 	str.w	r1, [r9, #4]
  4032d6:	9324      	str	r3, [sp, #144]	; 0x90
  4032d8:	f300 8318 	bgt.w	40390c <_svfprintf_r+0xb4c>
  4032dc:	f109 0908 	add.w	r9, r9, #8
  4032e0:	9b07      	ldr	r3, [sp, #28]
  4032e2:	0759      	lsls	r1, r3, #29
  4032e4:	d53f      	bpl.n	403366 <_svfprintf_r+0x5a6>
  4032e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4032e8:	9a08      	ldr	r2, [sp, #32]
  4032ea:	1a9d      	subs	r5, r3, r2
  4032ec:	2d00      	cmp	r5, #0
  4032ee:	dd3a      	ble.n	403366 <_svfprintf_r+0x5a6>
  4032f0:	2d10      	cmp	r5, #16
  4032f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032f4:	4fbc      	ldr	r7, [pc, #752]	; (4035e8 <_svfprintf_r+0x828>)
  4032f6:	dd23      	ble.n	403340 <_svfprintf_r+0x580>
  4032f8:	4622      	mov	r2, r4
  4032fa:	2610      	movs	r6, #16
  4032fc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403300:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403302:	e004      	b.n	40330e <_svfprintf_r+0x54e>
  403304:	3d10      	subs	r5, #16
  403306:	2d10      	cmp	r5, #16
  403308:	f109 0908 	add.w	r9, r9, #8
  40330c:	dd17      	ble.n	40333e <_svfprintf_r+0x57e>
  40330e:	3301      	adds	r3, #1
  403310:	49b5      	ldr	r1, [pc, #724]	; (4035e8 <_svfprintf_r+0x828>)
  403312:	9324      	str	r3, [sp, #144]	; 0x90
  403314:	3210      	adds	r2, #16
  403316:	2b07      	cmp	r3, #7
  403318:	9225      	str	r2, [sp, #148]	; 0x94
  40331a:	e889 0042 	stmia.w	r9, {r1, r6}
  40331e:	ddf1      	ble.n	403304 <_svfprintf_r+0x544>
  403320:	aa23      	add	r2, sp, #140	; 0x8c
  403322:	4621      	mov	r1, r4
  403324:	4658      	mov	r0, fp
  403326:	f004 fed9 	bl	4080dc <__ssprint_r>
  40332a:	2800      	cmp	r0, #0
  40332c:	f47f ae41 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403330:	3d10      	subs	r5, #16
  403332:	2d10      	cmp	r5, #16
  403334:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403336:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403338:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40333c:	dce7      	bgt.n	40330e <_svfprintf_r+0x54e>
  40333e:	4614      	mov	r4, r2
  403340:	3301      	adds	r3, #1
  403342:	442c      	add	r4, r5
  403344:	2b07      	cmp	r3, #7
  403346:	9425      	str	r4, [sp, #148]	; 0x94
  403348:	9324      	str	r3, [sp, #144]	; 0x90
  40334a:	f8c9 7000 	str.w	r7, [r9]
  40334e:	f8c9 5004 	str.w	r5, [r9, #4]
  403352:	dd08      	ble.n	403366 <_svfprintf_r+0x5a6>
  403354:	aa23      	add	r2, sp, #140	; 0x8c
  403356:	9909      	ldr	r1, [sp, #36]	; 0x24
  403358:	980a      	ldr	r0, [sp, #40]	; 0x28
  40335a:	f004 febf 	bl	4080dc <__ssprint_r>
  40335e:	2800      	cmp	r0, #0
  403360:	f47f ae27 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403364:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403366:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403368:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40336a:	9908      	ldr	r1, [sp, #32]
  40336c:	428a      	cmp	r2, r1
  40336e:	bfac      	ite	ge
  403370:	189b      	addge	r3, r3, r2
  403372:	185b      	addlt	r3, r3, r1
  403374:	930b      	str	r3, [sp, #44]	; 0x2c
  403376:	2c00      	cmp	r4, #0
  403378:	f040 82d4 	bne.w	403924 <_svfprintf_r+0xb64>
  40337c:	2300      	movs	r3, #0
  40337e:	9324      	str	r3, [sp, #144]	; 0x90
  403380:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403384:	e542      	b.n	402e0c <_svfprintf_r+0x4c>
  403386:	9311      	str	r3, [sp, #68]	; 0x44
  403388:	46ab      	mov	fp, r5
  40338a:	2a00      	cmp	r2, #0
  40338c:	f041 8059 	bne.w	404442 <_svfprintf_r+0x1682>
  403390:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403392:	3707      	adds	r7, #7
  403394:	f027 0307 	bic.w	r3, r7, #7
  403398:	f103 0208 	add.w	r2, r3, #8
  40339c:	920e      	str	r2, [sp, #56]	; 0x38
  40339e:	681a      	ldr	r2, [r3, #0]
  4033a0:	9214      	str	r2, [sp, #80]	; 0x50
  4033a2:	685b      	ldr	r3, [r3, #4]
  4033a4:	9315      	str	r3, [sp, #84]	; 0x54
  4033a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4033a8:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4033aa:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4033ae:	4628      	mov	r0, r5
  4033b0:	4621      	mov	r1, r4
  4033b2:	f04f 32ff 	mov.w	r2, #4294967295
  4033b6:	4b8d      	ldr	r3, [pc, #564]	; (4035ec <_svfprintf_r+0x82c>)
  4033b8:	f005 faee 	bl	408998 <__aeabi_dcmpun>
  4033bc:	2800      	cmp	r0, #0
  4033be:	f040 84c1 	bne.w	403d44 <_svfprintf_r+0xf84>
  4033c2:	4628      	mov	r0, r5
  4033c4:	4621      	mov	r1, r4
  4033c6:	f04f 32ff 	mov.w	r2, #4294967295
  4033ca:	4b88      	ldr	r3, [pc, #544]	; (4035ec <_svfprintf_r+0x82c>)
  4033cc:	f7ff fa9e 	bl	40290c <__aeabi_dcmple>
  4033d0:	2800      	cmp	r0, #0
  4033d2:	f040 84b7 	bne.w	403d44 <_svfprintf_r+0xf84>
  4033d6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4033d8:	9915      	ldr	r1, [sp, #84]	; 0x54
  4033da:	2200      	movs	r2, #0
  4033dc:	2300      	movs	r3, #0
  4033de:	f7ff fa8b 	bl	4028f8 <__aeabi_dcmplt>
  4033e2:	2800      	cmp	r0, #0
  4033e4:	f040 874b 	bne.w	40427e <_svfprintf_r+0x14be>
  4033e8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4033ec:	4e80      	ldr	r6, [pc, #512]	; (4035f0 <_svfprintf_r+0x830>)
  4033ee:	4b81      	ldr	r3, [pc, #516]	; (4035f4 <_svfprintf_r+0x834>)
  4033f0:	9907      	ldr	r1, [sp, #28]
  4033f2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  4033f6:	9107      	str	r1, [sp, #28]
  4033f8:	9911      	ldr	r1, [sp, #68]	; 0x44
  4033fa:	2203      	movs	r2, #3
  4033fc:	f04f 0b00 	mov.w	fp, #0
  403400:	9208      	str	r2, [sp, #32]
  403402:	2947      	cmp	r1, #71	; 0x47
  403404:	bfd8      	it	le
  403406:	461e      	movle	r6, r3
  403408:	920d      	str	r2, [sp, #52]	; 0x34
  40340a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40340e:	e69d      	b.n	40314c <_svfprintf_r+0x38c>
  403410:	9b07      	ldr	r3, [sp, #28]
  403412:	f043 0308 	orr.w	r3, r3, #8
  403416:	9307      	str	r3, [sp, #28]
  403418:	f898 3000 	ldrb.w	r3, [r8]
  40341c:	e529      	b.n	402e72 <_svfprintf_r+0xb2>
  40341e:	9311      	str	r3, [sp, #68]	; 0x44
  403420:	46ab      	mov	fp, r5
  403422:	2a00      	cmp	r2, #0
  403424:	f041 8009 	bne.w	40443a <_svfprintf_r+0x167a>
  403428:	9b07      	ldr	r3, [sp, #28]
  40342a:	f043 0310 	orr.w	r3, r3, #16
  40342e:	9307      	str	r3, [sp, #28]
  403430:	9a07      	ldr	r2, [sp, #28]
  403432:	f012 0320 	ands.w	r3, r2, #32
  403436:	f47f add2 	bne.w	402fde <_svfprintf_r+0x21e>
  40343a:	9907      	ldr	r1, [sp, #28]
  40343c:	f011 0210 	ands.w	r2, r1, #16
  403440:	f000 8507 	beq.w	403e52 <_svfprintf_r+0x1092>
  403444:	980e      	ldr	r0, [sp, #56]	; 0x38
  403446:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40344a:	f1bb 0f00 	cmp.w	fp, #0
  40344e:	6804      	ldr	r4, [r0, #0]
  403450:	f100 0704 	add.w	r7, r0, #4
  403454:	f04f 0500 	mov.w	r5, #0
  403458:	f2c0 8521 	blt.w	403e9e <_svfprintf_r+0x10de>
  40345c:	460a      	mov	r2, r1
  40345e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403462:	9207      	str	r2, [sp, #28]
  403464:	ea54 0205 	orrs.w	r2, r4, r5
  403468:	970e      	str	r7, [sp, #56]	; 0x38
  40346a:	f000 8143 	beq.w	4036f4 <_svfprintf_r+0x934>
  40346e:	461f      	mov	r7, r3
  403470:	e5cb      	b.n	40300a <_svfprintf_r+0x24a>
  403472:	9311      	str	r3, [sp, #68]	; 0x44
  403474:	46ab      	mov	fp, r5
  403476:	2a00      	cmp	r2, #0
  403478:	f040 87d7 	bne.w	40442a <_svfprintf_r+0x166a>
  40347c:	9b07      	ldr	r3, [sp, #28]
  40347e:	f043 0310 	orr.w	r3, r3, #16
  403482:	9307      	str	r3, [sp, #28]
  403484:	9a07      	ldr	r2, [sp, #28]
  403486:	f012 0320 	ands.w	r3, r2, #32
  40348a:	f000 8332 	beq.w	403af2 <_svfprintf_r+0xd32>
  40348e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403490:	3707      	adds	r7, #7
  403492:	f027 0307 	bic.w	r3, r7, #7
  403496:	2700      	movs	r7, #0
  403498:	f103 0108 	add.w	r1, r3, #8
  40349c:	45bb      	cmp	fp, r7
  40349e:	910e      	str	r1, [sp, #56]	; 0x38
  4034a0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4034a4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4034a8:	f2c0 835c 	blt.w	403b64 <_svfprintf_r+0xda4>
  4034ac:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4034b0:	9307      	str	r3, [sp, #28]
  4034b2:	ea54 0305 	orrs.w	r3, r4, r5
  4034b6:	f47f ae25 	bne.w	403104 <_svfprintf_r+0x344>
  4034ba:	f1bb 0f00 	cmp.w	fp, #0
  4034be:	f000 80fe 	beq.w	4036be <_svfprintf_r+0x8fe>
  4034c2:	2400      	movs	r4, #0
  4034c4:	ae40      	add	r6, sp, #256	; 0x100
  4034c6:	3430      	adds	r4, #48	; 0x30
  4034c8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4034cc:	e634      	b.n	403138 <_svfprintf_r+0x378>
  4034ce:	9311      	str	r3, [sp, #68]	; 0x44
  4034d0:	46ab      	mov	fp, r5
  4034d2:	2a00      	cmp	r2, #0
  4034d4:	f040 87a5 	bne.w	404422 <_svfprintf_r+0x1662>
  4034d8:	9b07      	ldr	r3, [sp, #28]
  4034da:	4847      	ldr	r0, [pc, #284]	; (4035f8 <_svfprintf_r+0x838>)
  4034dc:	069d      	lsls	r5, r3, #26
  4034de:	f140 8097 	bpl.w	403610 <_svfprintf_r+0x850>
  4034e2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4034e4:	3707      	adds	r7, #7
  4034e6:	f027 0307 	bic.w	r3, r7, #7
  4034ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4034ee:	f103 0208 	add.w	r2, r3, #8
  4034f2:	920e      	str	r2, [sp, #56]	; 0x38
  4034f4:	9a07      	ldr	r2, [sp, #28]
  4034f6:	f012 0701 	ands.w	r7, r2, #1
  4034fa:	f000 8241 	beq.w	403980 <_svfprintf_r+0xbc0>
  4034fe:	ea54 0305 	orrs.w	r3, r4, r5
  403502:	f000 84f5 	beq.w	403ef0 <_svfprintf_r+0x1130>
  403506:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40350a:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40350e:	2700      	movs	r7, #0
  403510:	9a07      	ldr	r2, [sp, #28]
  403512:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403516:	2330      	movs	r3, #48	; 0x30
  403518:	45bb      	cmp	fp, r7
  40351a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40351e:	f042 0302 	orr.w	r3, r2, #2
  403522:	f2c0 86a9 	blt.w	404278 <_svfprintf_r+0x14b8>
  403526:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40352a:	f043 0302 	orr.w	r3, r3, #2
  40352e:	9307      	str	r3, [sp, #28]
  403530:	ae30      	add	r6, sp, #192	; 0xc0
  403532:	0923      	lsrs	r3, r4, #4
  403534:	f004 010f 	and.w	r1, r4, #15
  403538:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40353c:	092a      	lsrs	r2, r5, #4
  40353e:	461c      	mov	r4, r3
  403540:	4615      	mov	r5, r2
  403542:	5c43      	ldrb	r3, [r0, r1]
  403544:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403548:	ea54 0305 	orrs.w	r3, r4, r5
  40354c:	d1f1      	bne.n	403532 <_svfprintf_r+0x772>
  40354e:	e5f3      	b.n	403138 <_svfprintf_r+0x378>
  403550:	990e      	ldr	r1, [sp, #56]	; 0x38
  403552:	9311      	str	r3, [sp, #68]	; 0x44
  403554:	680a      	ldr	r2, [r1, #0]
  403556:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40355a:	2300      	movs	r3, #0
  40355c:	460a      	mov	r2, r1
  40355e:	461f      	mov	r7, r3
  403560:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403564:	3204      	adds	r2, #4
  403566:	2301      	movs	r3, #1
  403568:	9308      	str	r3, [sp, #32]
  40356a:	46bb      	mov	fp, r7
  40356c:	9713      	str	r7, [sp, #76]	; 0x4c
  40356e:	920e      	str	r2, [sp, #56]	; 0x38
  403570:	930d      	str	r3, [sp, #52]	; 0x34
  403572:	ae26      	add	r6, sp, #152	; 0x98
  403574:	e5ee      	b.n	403154 <_svfprintf_r+0x394>
  403576:	9311      	str	r3, [sp, #68]	; 0x44
  403578:	46ab      	mov	fp, r5
  40357a:	2a00      	cmp	r2, #0
  40357c:	f43f ada0 	beq.w	4030c0 <_svfprintf_r+0x300>
  403580:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403584:	e59c      	b.n	4030c0 <_svfprintf_r+0x300>
  403586:	9b07      	ldr	r3, [sp, #28]
  403588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40358c:	9307      	str	r3, [sp, #28]
  40358e:	f898 3000 	ldrb.w	r3, [r8]
  403592:	e46e      	b.n	402e72 <_svfprintf_r+0xb2>
  403594:	f898 3000 	ldrb.w	r3, [r8]
  403598:	2900      	cmp	r1, #0
  40359a:	f47f ac6a 	bne.w	402e72 <_svfprintf_r+0xb2>
  40359e:	2201      	movs	r2, #1
  4035a0:	2120      	movs	r1, #32
  4035a2:	e466      	b.n	402e72 <_svfprintf_r+0xb2>
  4035a4:	9b07      	ldr	r3, [sp, #28]
  4035a6:	f043 0301 	orr.w	r3, r3, #1
  4035aa:	9307      	str	r3, [sp, #28]
  4035ac:	f898 3000 	ldrb.w	r3, [r8]
  4035b0:	e45f      	b.n	402e72 <_svfprintf_r+0xb2>
  4035b2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4035b4:	6823      	ldr	r3, [r4, #0]
  4035b6:	930c      	str	r3, [sp, #48]	; 0x30
  4035b8:	4618      	mov	r0, r3
  4035ba:	2800      	cmp	r0, #0
  4035bc:	4623      	mov	r3, r4
  4035be:	f103 0304 	add.w	r3, r3, #4
  4035c2:	f6ff acb8 	blt.w	402f36 <_svfprintf_r+0x176>
  4035c6:	930e      	str	r3, [sp, #56]	; 0x38
  4035c8:	f898 3000 	ldrb.w	r3, [r8]
  4035cc:	e451      	b.n	402e72 <_svfprintf_r+0xb2>
  4035ce:	f898 3000 	ldrb.w	r3, [r8]
  4035d2:	2201      	movs	r2, #1
  4035d4:	212b      	movs	r1, #43	; 0x2b
  4035d6:	e44c      	b.n	402e72 <_svfprintf_r+0xb2>
  4035d8:	9311      	str	r3, [sp, #68]	; 0x44
  4035da:	46ab      	mov	fp, r5
  4035dc:	2a00      	cmp	r2, #0
  4035de:	f43f af51 	beq.w	403484 <_svfprintf_r+0x6c4>
  4035e2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035e6:	e74d      	b.n	403484 <_svfprintf_r+0x6c4>
  4035e8:	00409568 	.word	0x00409568
  4035ec:	7fefffff 	.word	0x7fefffff
  4035f0:	00409528 	.word	0x00409528
  4035f4:	00409524 	.word	0x00409524
  4035f8:	00409534 	.word	0x00409534
  4035fc:	9311      	str	r3, [sp, #68]	; 0x44
  4035fe:	46ab      	mov	fp, r5
  403600:	2a00      	cmp	r2, #0
  403602:	f040 8703 	bne.w	40440c <_svfprintf_r+0x164c>
  403606:	9b07      	ldr	r3, [sp, #28]
  403608:	4899      	ldr	r0, [pc, #612]	; (403870 <_svfprintf_r+0xab0>)
  40360a:	069d      	lsls	r5, r3, #26
  40360c:	f53f af69 	bmi.w	4034e2 <_svfprintf_r+0x722>
  403610:	9b07      	ldr	r3, [sp, #28]
  403612:	06dc      	lsls	r4, r3, #27
  403614:	f140 845e 	bpl.w	403ed4 <_svfprintf_r+0x1114>
  403618:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40361a:	4613      	mov	r3, r2
  40361c:	3304      	adds	r3, #4
  40361e:	6814      	ldr	r4, [r2, #0]
  403620:	930e      	str	r3, [sp, #56]	; 0x38
  403622:	2500      	movs	r5, #0
  403624:	e766      	b.n	4034f4 <_svfprintf_r+0x734>
  403626:	f898 3000 	ldrb.w	r3, [r8]
  40362a:	2b6c      	cmp	r3, #108	; 0x6c
  40362c:	f000 84e1 	beq.w	403ff2 <_svfprintf_r+0x1232>
  403630:	9807      	ldr	r0, [sp, #28]
  403632:	f040 0010 	orr.w	r0, r0, #16
  403636:	9007      	str	r0, [sp, #28]
  403638:	e41b      	b.n	402e72 <_svfprintf_r+0xb2>
  40363a:	2a00      	cmp	r2, #0
  40363c:	f040 86db 	bne.w	4043f6 <_svfprintf_r+0x1636>
  403640:	9b07      	ldr	r3, [sp, #28]
  403642:	069b      	lsls	r3, r3, #26
  403644:	f140 842f 	bpl.w	403ea6 <_svfprintf_r+0x10e6>
  403648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40364a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40364c:	6813      	ldr	r3, [r2, #0]
  40364e:	17cd      	asrs	r5, r1, #31
  403650:	4608      	mov	r0, r1
  403652:	3204      	adds	r2, #4
  403654:	4629      	mov	r1, r5
  403656:	920e      	str	r2, [sp, #56]	; 0x38
  403658:	e9c3 0100 	strd	r0, r1, [r3]
  40365c:	f7ff bbd6 	b.w	402e0c <_svfprintf_r+0x4c>
  403660:	9b07      	ldr	r3, [sp, #28]
  403662:	f043 0320 	orr.w	r3, r3, #32
  403666:	9307      	str	r3, [sp, #28]
  403668:	f898 3000 	ldrb.w	r3, [r8]
  40366c:	e401      	b.n	402e72 <_svfprintf_r+0xb2>
  40366e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403670:	9311      	str	r3, [sp, #68]	; 0x44
  403672:	6816      	ldr	r6, [r2, #0]
  403674:	2400      	movs	r4, #0
  403676:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40367a:	1d17      	adds	r7, r2, #4
  40367c:	2e00      	cmp	r6, #0
  40367e:	f000 85bd 	beq.w	4041fc <_svfprintf_r+0x143c>
  403682:	2d00      	cmp	r5, #0
  403684:	f2c0 850f 	blt.w	4040a6 <_svfprintf_r+0x12e6>
  403688:	462a      	mov	r2, r5
  40368a:	4621      	mov	r1, r4
  40368c:	4630      	mov	r0, r6
  40368e:	f003 fea7 	bl	4073e0 <memchr>
  403692:	2800      	cmp	r0, #0
  403694:	f000 8604 	beq.w	4042a0 <_svfprintf_r+0x14e0>
  403698:	1b83      	subs	r3, r0, r6
  40369a:	930d      	str	r3, [sp, #52]	; 0x34
  40369c:	46a3      	mov	fp, r4
  40369e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036a2:	970e      	str	r7, [sp, #56]	; 0x38
  4036a4:	9308      	str	r3, [sp, #32]
  4036a6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4036aa:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4036ae:	e54d      	b.n	40314c <_svfprintf_r+0x38c>
  4036b0:	486f      	ldr	r0, [pc, #444]	; (403870 <_svfprintf_r+0xab0>)
  4036b2:	9211      	str	r2, [sp, #68]	; 0x44
  4036b4:	f1bb 0f00 	cmp.w	fp, #0
  4036b8:	f040 8173 	bne.w	4039a2 <_svfprintf_r+0xbe2>
  4036bc:	465f      	mov	r7, fp
  4036be:	f04f 0b00 	mov.w	fp, #0
  4036c2:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4036c6:	ae30      	add	r6, sp, #192	; 0xc0
  4036c8:	e539      	b.n	40313e <_svfprintf_r+0x37e>
  4036ca:	9311      	str	r3, [sp, #68]	; 0x44
  4036cc:	2a00      	cmp	r2, #0
  4036ce:	f040 86b0 	bne.w	404432 <_svfprintf_r+0x1672>
  4036d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036d4:	2a00      	cmp	r2, #0
  4036d6:	f43f ac65 	beq.w	402fa4 <_svfprintf_r+0x1e4>
  4036da:	2300      	movs	r3, #0
  4036dc:	2101      	movs	r1, #1
  4036de:	461f      	mov	r7, r3
  4036e0:	9108      	str	r1, [sp, #32]
  4036e2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4036e6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4036ea:	469b      	mov	fp, r3
  4036ec:	9313      	str	r3, [sp, #76]	; 0x4c
  4036ee:	910d      	str	r1, [sp, #52]	; 0x34
  4036f0:	ae26      	add	r6, sp, #152	; 0x98
  4036f2:	e52f      	b.n	403154 <_svfprintf_r+0x394>
  4036f4:	f1bb 0f00 	cmp.w	fp, #0
  4036f8:	f000 85dd 	beq.w	4042b6 <_svfprintf_r+0x14f6>
  4036fc:	2700      	movs	r7, #0
  4036fe:	2400      	movs	r4, #0
  403700:	2500      	movs	r5, #0
  403702:	e482      	b.n	40300a <_svfprintf_r+0x24a>
  403704:	485a      	ldr	r0, [pc, #360]	; (403870 <_svfprintf_r+0xab0>)
  403706:	9307      	str	r3, [sp, #28]
  403708:	9211      	str	r2, [sp, #68]	; 0x44
  40370a:	ea54 0305 	orrs.w	r3, r4, r5
  40370e:	970e      	str	r7, [sp, #56]	; 0x38
  403710:	f04f 0700 	mov.w	r7, #0
  403714:	f47f af0c 	bne.w	403530 <_svfprintf_r+0x770>
  403718:	2400      	movs	r4, #0
  40371a:	2500      	movs	r5, #0
  40371c:	e708      	b.n	403530 <_svfprintf_r+0x770>
  40371e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403720:	e568      	b.n	4031f4 <_svfprintf_r+0x434>
  403722:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403724:	2b65      	cmp	r3, #101	; 0x65
  403726:	f340 80a9 	ble.w	40387c <_svfprintf_r+0xabc>
  40372a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40372c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40372e:	2200      	movs	r2, #0
  403730:	2300      	movs	r3, #0
  403732:	f7ff f8d7 	bl	4028e4 <__aeabi_dcmpeq>
  403736:	2800      	cmp	r0, #0
  403738:	f000 8135 	beq.w	4039a6 <_svfprintf_r+0xbe6>
  40373c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40373e:	4a4d      	ldr	r2, [pc, #308]	; (403874 <_svfprintf_r+0xab4>)
  403740:	f8c9 2000 	str.w	r2, [r9]
  403744:	3301      	adds	r3, #1
  403746:	3401      	adds	r4, #1
  403748:	2201      	movs	r2, #1
  40374a:	2b07      	cmp	r3, #7
  40374c:	9425      	str	r4, [sp, #148]	; 0x94
  40374e:	9324      	str	r3, [sp, #144]	; 0x90
  403750:	f8c9 2004 	str.w	r2, [r9, #4]
  403754:	f300 83e6 	bgt.w	403f24 <_svfprintf_r+0x1164>
  403758:	f109 0908 	add.w	r9, r9, #8
  40375c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40375e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403760:	4293      	cmp	r3, r2
  403762:	db03      	blt.n	40376c <_svfprintf_r+0x9ac>
  403764:	9b07      	ldr	r3, [sp, #28]
  403766:	07db      	lsls	r3, r3, #31
  403768:	f57f adba 	bpl.w	4032e0 <_svfprintf_r+0x520>
  40376c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40376e:	9916      	ldr	r1, [sp, #88]	; 0x58
  403770:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  403772:	f8c9 2000 	str.w	r2, [r9]
  403776:	3301      	adds	r3, #1
  403778:	440c      	add	r4, r1
  40377a:	2b07      	cmp	r3, #7
  40377c:	9425      	str	r4, [sp, #148]	; 0x94
  40377e:	f8c9 1004 	str.w	r1, [r9, #4]
  403782:	9324      	str	r3, [sp, #144]	; 0x90
  403784:	f300 843f 	bgt.w	404006 <_svfprintf_r+0x1246>
  403788:	f109 0908 	add.w	r9, r9, #8
  40378c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40378e:	1e5d      	subs	r5, r3, #1
  403790:	2d00      	cmp	r5, #0
  403792:	f77f ada5 	ble.w	4032e0 <_svfprintf_r+0x520>
  403796:	4a38      	ldr	r2, [pc, #224]	; (403878 <_svfprintf_r+0xab8>)
  403798:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40379a:	920f      	str	r2, [sp, #60]	; 0x3c
  40379c:	2d10      	cmp	r5, #16
  40379e:	f340 81e6 	ble.w	403b6e <_svfprintf_r+0xdae>
  4037a2:	2610      	movs	r6, #16
  4037a4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4037a6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4037aa:	e005      	b.n	4037b8 <_svfprintf_r+0x9f8>
  4037ac:	f109 0908 	add.w	r9, r9, #8
  4037b0:	3d10      	subs	r5, #16
  4037b2:	2d10      	cmp	r5, #16
  4037b4:	f340 81db 	ble.w	403b6e <_svfprintf_r+0xdae>
  4037b8:	3301      	adds	r3, #1
  4037ba:	3410      	adds	r4, #16
  4037bc:	2b07      	cmp	r3, #7
  4037be:	9425      	str	r4, [sp, #148]	; 0x94
  4037c0:	9324      	str	r3, [sp, #144]	; 0x90
  4037c2:	f8c9 a000 	str.w	sl, [r9]
  4037c6:	f8c9 6004 	str.w	r6, [r9, #4]
  4037ca:	ddef      	ble.n	4037ac <_svfprintf_r+0x9ec>
  4037cc:	aa23      	add	r2, sp, #140	; 0x8c
  4037ce:	4659      	mov	r1, fp
  4037d0:	4638      	mov	r0, r7
  4037d2:	f004 fc83 	bl	4080dc <__ssprint_r>
  4037d6:	2800      	cmp	r0, #0
  4037d8:	f47f abeb 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  4037dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4037de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037e0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4037e4:	e7e4      	b.n	4037b0 <_svfprintf_r+0x9f0>
  4037e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4037e8:	9a08      	ldr	r2, [sp, #32]
  4037ea:	1a9f      	subs	r7, r3, r2
  4037ec:	2f00      	cmp	r7, #0
  4037ee:	f77f ad25 	ble.w	40323c <_svfprintf_r+0x47c>
  4037f2:	4a21      	ldr	r2, [pc, #132]	; (403878 <_svfprintf_r+0xab8>)
  4037f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4037f8:	2f10      	cmp	r7, #16
  4037fa:	dd2b      	ble.n	403854 <_svfprintf_r+0xa94>
  4037fc:	464a      	mov	r2, r9
  4037fe:	4621      	mov	r1, r4
  403800:	46b9      	mov	r9, r7
  403802:	2510      	movs	r5, #16
  403804:	4637      	mov	r7, r6
  403806:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403808:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40380a:	e006      	b.n	40381a <_svfprintf_r+0xa5a>
  40380c:	f1a9 0910 	sub.w	r9, r9, #16
  403810:	f1b9 0f10 	cmp.w	r9, #16
  403814:	f102 0208 	add.w	r2, r2, #8
  403818:	dd18      	ble.n	40384c <_svfprintf_r+0xa8c>
  40381a:	3301      	adds	r3, #1
  40381c:	3110      	adds	r1, #16
  40381e:	2b07      	cmp	r3, #7
  403820:	9125      	str	r1, [sp, #148]	; 0x94
  403822:	9324      	str	r3, [sp, #144]	; 0x90
  403824:	f8c2 a000 	str.w	sl, [r2]
  403828:	6055      	str	r5, [r2, #4]
  40382a:	ddef      	ble.n	40380c <_svfprintf_r+0xa4c>
  40382c:	aa23      	add	r2, sp, #140	; 0x8c
  40382e:	4631      	mov	r1, r6
  403830:	4620      	mov	r0, r4
  403832:	f004 fc53 	bl	4080dc <__ssprint_r>
  403836:	2800      	cmp	r0, #0
  403838:	f47f abbb 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  40383c:	f1a9 0910 	sub.w	r9, r9, #16
  403840:	f1b9 0f10 	cmp.w	r9, #16
  403844:	9925      	ldr	r1, [sp, #148]	; 0x94
  403846:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403848:	aa30      	add	r2, sp, #192	; 0xc0
  40384a:	dce6      	bgt.n	40381a <_svfprintf_r+0xa5a>
  40384c:	463e      	mov	r6, r7
  40384e:	460c      	mov	r4, r1
  403850:	464f      	mov	r7, r9
  403852:	4691      	mov	r9, r2
  403854:	3301      	adds	r3, #1
  403856:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403858:	9324      	str	r3, [sp, #144]	; 0x90
  40385a:	443c      	add	r4, r7
  40385c:	2b07      	cmp	r3, #7
  40385e:	9425      	str	r4, [sp, #148]	; 0x94
  403860:	e889 0084 	stmia.w	r9, {r2, r7}
  403864:	f300 8245 	bgt.w	403cf2 <_svfprintf_r+0xf32>
  403868:	f109 0908 	add.w	r9, r9, #8
  40386c:	e4e6      	b.n	40323c <_svfprintf_r+0x47c>
  40386e:	bf00      	nop
  403870:	00409548 	.word	0x00409548
  403874:	00409564 	.word	0x00409564
  403878:	00409514 	.word	0x00409514
  40387c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40387e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403880:	2b01      	cmp	r3, #1
  403882:	f340 8208 	ble.w	403c96 <_svfprintf_r+0xed6>
  403886:	3501      	adds	r5, #1
  403888:	3401      	adds	r4, #1
  40388a:	2301      	movs	r3, #1
  40388c:	2d07      	cmp	r5, #7
  40388e:	9425      	str	r4, [sp, #148]	; 0x94
  403890:	9524      	str	r5, [sp, #144]	; 0x90
  403892:	f8c9 6000 	str.w	r6, [r9]
  403896:	f8c9 3004 	str.w	r3, [r9, #4]
  40389a:	f300 820d 	bgt.w	403cb8 <_svfprintf_r+0xef8>
  40389e:	f109 0908 	add.w	r9, r9, #8
  4038a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4038a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4038a6:	f8c9 3000 	str.w	r3, [r9]
  4038aa:	3501      	adds	r5, #1
  4038ac:	4414      	add	r4, r2
  4038ae:	2d07      	cmp	r5, #7
  4038b0:	9425      	str	r4, [sp, #148]	; 0x94
  4038b2:	9524      	str	r5, [sp, #144]	; 0x90
  4038b4:	f8c9 2004 	str.w	r2, [r9, #4]
  4038b8:	f300 820e 	bgt.w	403cd8 <_svfprintf_r+0xf18>
  4038bc:	f109 0908 	add.w	r9, r9, #8
  4038c0:	2300      	movs	r3, #0
  4038c2:	9814      	ldr	r0, [sp, #80]	; 0x50
  4038c4:	9915      	ldr	r1, [sp, #84]	; 0x54
  4038c6:	2200      	movs	r2, #0
  4038c8:	f7ff f80c 	bl	4028e4 <__aeabi_dcmpeq>
  4038cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038ce:	2800      	cmp	r0, #0
  4038d0:	f040 80c3 	bne.w	403a5a <_svfprintf_r+0xc9a>
  4038d4:	3b01      	subs	r3, #1
  4038d6:	3501      	adds	r5, #1
  4038d8:	3601      	adds	r6, #1
  4038da:	441c      	add	r4, r3
  4038dc:	2d07      	cmp	r5, #7
  4038de:	9524      	str	r5, [sp, #144]	; 0x90
  4038e0:	9425      	str	r4, [sp, #148]	; 0x94
  4038e2:	f8c9 6000 	str.w	r6, [r9]
  4038e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4038ea:	f300 80f5 	bgt.w	403ad8 <_svfprintf_r+0xd18>
  4038ee:	f109 0908 	add.w	r9, r9, #8
  4038f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4038f4:	f8c9 2004 	str.w	r2, [r9, #4]
  4038f8:	3501      	adds	r5, #1
  4038fa:	4414      	add	r4, r2
  4038fc:	ab1f      	add	r3, sp, #124	; 0x7c
  4038fe:	2d07      	cmp	r5, #7
  403900:	9425      	str	r4, [sp, #148]	; 0x94
  403902:	9524      	str	r5, [sp, #144]	; 0x90
  403904:	f8c9 3000 	str.w	r3, [r9]
  403908:	f77f ace8 	ble.w	4032dc <_svfprintf_r+0x51c>
  40390c:	aa23      	add	r2, sp, #140	; 0x8c
  40390e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403910:	980a      	ldr	r0, [sp, #40]	; 0x28
  403912:	f004 fbe3 	bl	4080dc <__ssprint_r>
  403916:	2800      	cmp	r0, #0
  403918:	f47f ab4b 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  40391c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40391e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403922:	e4dd      	b.n	4032e0 <_svfprintf_r+0x520>
  403924:	aa23      	add	r2, sp, #140	; 0x8c
  403926:	9909      	ldr	r1, [sp, #36]	; 0x24
  403928:	980a      	ldr	r0, [sp, #40]	; 0x28
  40392a:	f004 fbd7 	bl	4080dc <__ssprint_r>
  40392e:	2800      	cmp	r0, #0
  403930:	f43f ad24 	beq.w	40337c <_svfprintf_r+0x5bc>
  403934:	f7ff bb3d 	b.w	402fb2 <_svfprintf_r+0x1f2>
  403938:	aa23      	add	r2, sp, #140	; 0x8c
  40393a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40393c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40393e:	f004 fbcd 	bl	4080dc <__ssprint_r>
  403942:	2800      	cmp	r0, #0
  403944:	f47f ab35 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403948:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40394a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40394e:	e4b4      	b.n	4032ba <_svfprintf_r+0x4fa>
  403950:	aa23      	add	r2, sp, #140	; 0x8c
  403952:	9909      	ldr	r1, [sp, #36]	; 0x24
  403954:	980a      	ldr	r0, [sp, #40]	; 0x28
  403956:	f004 fbc1 	bl	4080dc <__ssprint_r>
  40395a:	2800      	cmp	r0, #0
  40395c:	f47f ab29 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403960:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403962:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403966:	e455      	b.n	403214 <_svfprintf_r+0x454>
  403968:	aa23      	add	r2, sp, #140	; 0x8c
  40396a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40396c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40396e:	f004 fbb5 	bl	4080dc <__ssprint_r>
  403972:	2800      	cmp	r0, #0
  403974:	f47f ab1d 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403978:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40397a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40397e:	e459      	b.n	403234 <_svfprintf_r+0x474>
  403980:	f1bb 0f00 	cmp.w	fp, #0
  403984:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403988:	f2c0 82d8 	blt.w	403f3c <_svfprintf_r+0x117c>
  40398c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  403990:	9307      	str	r3, [sp, #28]
  403992:	ea54 0305 	orrs.w	r3, r4, r5
  403996:	f47f adcb 	bne.w	403530 <_svfprintf_r+0x770>
  40399a:	f1bb 0f00 	cmp.w	fp, #0
  40399e:	f43f ae8d 	beq.w	4036bc <_svfprintf_r+0x8fc>
  4039a2:	2700      	movs	r7, #0
  4039a4:	e6b8      	b.n	403718 <_svfprintf_r+0x958>
  4039a6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4039a8:	2d00      	cmp	r5, #0
  4039aa:	f340 82ca 	ble.w	403f42 <_svfprintf_r+0x1182>
  4039ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4039b2:	4293      	cmp	r3, r2
  4039b4:	bfa8      	it	ge
  4039b6:	4613      	movge	r3, r2
  4039b8:	2b00      	cmp	r3, #0
  4039ba:	461d      	mov	r5, r3
  4039bc:	dd0d      	ble.n	4039da <_svfprintf_r+0xc1a>
  4039be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039c0:	f8c9 6000 	str.w	r6, [r9]
  4039c4:	3301      	adds	r3, #1
  4039c6:	442c      	add	r4, r5
  4039c8:	2b07      	cmp	r3, #7
  4039ca:	9425      	str	r4, [sp, #148]	; 0x94
  4039cc:	f8c9 5004 	str.w	r5, [r9, #4]
  4039d0:	9324      	str	r3, [sp, #144]	; 0x90
  4039d2:	f300 839c 	bgt.w	40410e <_svfprintf_r+0x134e>
  4039d6:	f109 0908 	add.w	r9, r9, #8
  4039da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039dc:	2d00      	cmp	r5, #0
  4039de:	bfa8      	it	ge
  4039e0:	1b5b      	subge	r3, r3, r5
  4039e2:	2b00      	cmp	r3, #0
  4039e4:	461d      	mov	r5, r3
  4039e6:	f340 80f6 	ble.w	403bd6 <_svfprintf_r+0xe16>
  4039ea:	4aba      	ldr	r2, [pc, #744]	; (403cd4 <_svfprintf_r+0xf14>)
  4039ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4039f0:	2d10      	cmp	r5, #16
  4039f2:	f340 828a 	ble.w	403f0a <_svfprintf_r+0x114a>
  4039f6:	4622      	mov	r2, r4
  4039f8:	2710      	movs	r7, #16
  4039fa:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4039fe:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403a00:	e005      	b.n	403a0e <_svfprintf_r+0xc4e>
  403a02:	f109 0908 	add.w	r9, r9, #8
  403a06:	3d10      	subs	r5, #16
  403a08:	2d10      	cmp	r5, #16
  403a0a:	f340 827d 	ble.w	403f08 <_svfprintf_r+0x1148>
  403a0e:	3301      	adds	r3, #1
  403a10:	3210      	adds	r2, #16
  403a12:	2b07      	cmp	r3, #7
  403a14:	9225      	str	r2, [sp, #148]	; 0x94
  403a16:	9324      	str	r3, [sp, #144]	; 0x90
  403a18:	f8c9 a000 	str.w	sl, [r9]
  403a1c:	f8c9 7004 	str.w	r7, [r9, #4]
  403a20:	ddef      	ble.n	403a02 <_svfprintf_r+0xc42>
  403a22:	aa23      	add	r2, sp, #140	; 0x8c
  403a24:	4621      	mov	r1, r4
  403a26:	4658      	mov	r0, fp
  403a28:	f004 fb58 	bl	4080dc <__ssprint_r>
  403a2c:	2800      	cmp	r0, #0
  403a2e:	f47f aac0 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403a32:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a36:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403a3a:	e7e4      	b.n	403a06 <_svfprintf_r+0xc46>
  403a3c:	aa23      	add	r2, sp, #140	; 0x8c
  403a3e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403a40:	980a      	ldr	r0, [sp, #40]	; 0x28
  403a42:	f004 fb4b 	bl	4080dc <__ssprint_r>
  403a46:	2800      	cmp	r0, #0
  403a48:	f47f aab3 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403a4c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403a50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403a56:	f7ff bbcd 	b.w	4031f4 <_svfprintf_r+0x434>
  403a5a:	1e5e      	subs	r6, r3, #1
  403a5c:	2e00      	cmp	r6, #0
  403a5e:	f77f af48 	ble.w	4038f2 <_svfprintf_r+0xb32>
  403a62:	4b9c      	ldr	r3, [pc, #624]	; (403cd4 <_svfprintf_r+0xf14>)
  403a64:	930f      	str	r3, [sp, #60]	; 0x3c
  403a66:	2e10      	cmp	r6, #16
  403a68:	dd2c      	ble.n	403ac4 <_svfprintf_r+0xd04>
  403a6a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  403a6e:	2710      	movs	r7, #16
  403a70:	46b0      	mov	r8, r6
  403a72:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403a76:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403a78:	e006      	b.n	403a88 <_svfprintf_r+0xcc8>
  403a7a:	f1a8 0810 	sub.w	r8, r8, #16
  403a7e:	f1b8 0f10 	cmp.w	r8, #16
  403a82:	f109 0908 	add.w	r9, r9, #8
  403a86:	dd1a      	ble.n	403abe <_svfprintf_r+0xcfe>
  403a88:	3501      	adds	r5, #1
  403a8a:	3410      	adds	r4, #16
  403a8c:	2d07      	cmp	r5, #7
  403a8e:	9425      	str	r4, [sp, #148]	; 0x94
  403a90:	9524      	str	r5, [sp, #144]	; 0x90
  403a92:	f8c9 a000 	str.w	sl, [r9]
  403a96:	f8c9 7004 	str.w	r7, [r9, #4]
  403a9a:	ddee      	ble.n	403a7a <_svfprintf_r+0xcba>
  403a9c:	aa23      	add	r2, sp, #140	; 0x8c
  403a9e:	4631      	mov	r1, r6
  403aa0:	4658      	mov	r0, fp
  403aa2:	f004 fb1b 	bl	4080dc <__ssprint_r>
  403aa6:	2800      	cmp	r0, #0
  403aa8:	f47f aa83 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403aac:	f1a8 0810 	sub.w	r8, r8, #16
  403ab0:	f1b8 0f10 	cmp.w	r8, #16
  403ab4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ab6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403ab8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403abc:	dce4      	bgt.n	403a88 <_svfprintf_r+0xcc8>
  403abe:	4646      	mov	r6, r8
  403ac0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  403ac4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403ac6:	3501      	adds	r5, #1
  403ac8:	4434      	add	r4, r6
  403aca:	2d07      	cmp	r5, #7
  403acc:	9425      	str	r4, [sp, #148]	; 0x94
  403ace:	9524      	str	r5, [sp, #144]	; 0x90
  403ad0:	e889 0048 	stmia.w	r9, {r3, r6}
  403ad4:	f77f af0b 	ble.w	4038ee <_svfprintf_r+0xb2e>
  403ad8:	aa23      	add	r2, sp, #140	; 0x8c
  403ada:	9909      	ldr	r1, [sp, #36]	; 0x24
  403adc:	980a      	ldr	r0, [sp, #40]	; 0x28
  403ade:	f004 fafd 	bl	4080dc <__ssprint_r>
  403ae2:	2800      	cmp	r0, #0
  403ae4:	f47f aa65 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403ae8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403aea:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403aec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403af0:	e6ff      	b.n	4038f2 <_svfprintf_r+0xb32>
  403af2:	9907      	ldr	r1, [sp, #28]
  403af4:	f011 0210 	ands.w	r2, r1, #16
  403af8:	f000 8108 	beq.w	403d0c <_svfprintf_r+0xf4c>
  403afc:	980e      	ldr	r0, [sp, #56]	; 0x38
  403afe:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403b02:	f1bb 0f00 	cmp.w	fp, #0
  403b06:	6804      	ldr	r4, [r0, #0]
  403b08:	f100 0704 	add.w	r7, r0, #4
  403b0c:	f04f 0500 	mov.w	r5, #0
  403b10:	db26      	blt.n	403b60 <_svfprintf_r+0xda0>
  403b12:	460a      	mov	r2, r1
  403b14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403b18:	9207      	str	r2, [sp, #28]
  403b1a:	ea54 0205 	orrs.w	r2, r4, r5
  403b1e:	970e      	str	r7, [sp, #56]	; 0x38
  403b20:	461f      	mov	r7, r3
  403b22:	f47f aaef 	bne.w	403104 <_svfprintf_r+0x344>
  403b26:	e4c8      	b.n	4034ba <_svfprintf_r+0x6fa>
  403b28:	9b07      	ldr	r3, [sp, #28]
  403b2a:	06d9      	lsls	r1, r3, #27
  403b2c:	d42a      	bmi.n	403b84 <_svfprintf_r+0xdc4>
  403b2e:	9b07      	ldr	r3, [sp, #28]
  403b30:	065a      	lsls	r2, r3, #25
  403b32:	d527      	bpl.n	403b84 <_svfprintf_r+0xdc4>
  403b34:	990e      	ldr	r1, [sp, #56]	; 0x38
  403b36:	f9b1 4000 	ldrsh.w	r4, [r1]
  403b3a:	3104      	adds	r1, #4
  403b3c:	17e5      	asrs	r5, r4, #31
  403b3e:	4622      	mov	r2, r4
  403b40:	462b      	mov	r3, r5
  403b42:	910e      	str	r1, [sp, #56]	; 0x38
  403b44:	f7ff bacb 	b.w	4030de <_svfprintf_r+0x31e>
  403b48:	990e      	ldr	r1, [sp, #56]	; 0x38
  403b4a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403b4e:	f1bb 0f00 	cmp.w	fp, #0
  403b52:	680c      	ldr	r4, [r1, #0]
  403b54:	f101 0704 	add.w	r7, r1, #4
  403b58:	f04f 0500 	mov.w	r5, #0
  403b5c:	f280 8247 	bge.w	403fee <_svfprintf_r+0x122e>
  403b60:	970e      	str	r7, [sp, #56]	; 0x38
  403b62:	461f      	mov	r7, r3
  403b64:	ea54 0305 	orrs.w	r3, r4, r5
  403b68:	f47f aacc 	bne.w	403104 <_svfprintf_r+0x344>
  403b6c:	e4aa      	b.n	4034c4 <_svfprintf_r+0x704>
  403b6e:	3301      	adds	r3, #1
  403b70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b72:	9324      	str	r3, [sp, #144]	; 0x90
  403b74:	442c      	add	r4, r5
  403b76:	2b07      	cmp	r3, #7
  403b78:	9425      	str	r4, [sp, #148]	; 0x94
  403b7a:	e889 0024 	stmia.w	r9, {r2, r5}
  403b7e:	f77f abad 	ble.w	4032dc <_svfprintf_r+0x51c>
  403b82:	e6c3      	b.n	40390c <_svfprintf_r+0xb4c>
  403b84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403b86:	6814      	ldr	r4, [r2, #0]
  403b88:	4613      	mov	r3, r2
  403b8a:	3304      	adds	r3, #4
  403b8c:	17e5      	asrs	r5, r4, #31
  403b8e:	4622      	mov	r2, r4
  403b90:	930e      	str	r3, [sp, #56]	; 0x38
  403b92:	2a00      	cmp	r2, #0
  403b94:	462b      	mov	r3, r5
  403b96:	f173 0300 	sbcs.w	r3, r3, #0
  403b9a:	f6bf aaa5 	bge.w	4030e8 <_svfprintf_r+0x328>
  403b9e:	4264      	negs	r4, r4
  403ba0:	f04f 072d 	mov.w	r7, #45	; 0x2d
  403ba4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403ba8:	f1bb 0f00 	cmp.w	fp, #0
  403bac:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403bb0:	f6ff aaa8 	blt.w	403104 <_svfprintf_r+0x344>
  403bb4:	9b07      	ldr	r3, [sp, #28]
  403bb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403bba:	9307      	str	r3, [sp, #28]
  403bbc:	f7ff baa2 	b.w	403104 <_svfprintf_r+0x344>
  403bc0:	aa23      	add	r2, sp, #140	; 0x8c
  403bc2:	9909      	ldr	r1, [sp, #36]	; 0x24
  403bc4:	980a      	ldr	r0, [sp, #40]	; 0x28
  403bc6:	f004 fa89 	bl	4080dc <__ssprint_r>
  403bca:	2800      	cmp	r0, #0
  403bcc:	f47f a9f1 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403bd0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403bd2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403bd6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403bd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403bda:	4432      	add	r2, r6
  403bdc:	4617      	mov	r7, r2
  403bde:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403be0:	4293      	cmp	r3, r2
  403be2:	db47      	blt.n	403c74 <_svfprintf_r+0xeb4>
  403be4:	9a07      	ldr	r2, [sp, #28]
  403be6:	07d5      	lsls	r5, r2, #31
  403be8:	d444      	bmi.n	403c74 <_svfprintf_r+0xeb4>
  403bea:	9912      	ldr	r1, [sp, #72]	; 0x48
  403bec:	440e      	add	r6, r1
  403bee:	1bf5      	subs	r5, r6, r7
  403bf0:	1acb      	subs	r3, r1, r3
  403bf2:	429d      	cmp	r5, r3
  403bf4:	bfa8      	it	ge
  403bf6:	461d      	movge	r5, r3
  403bf8:	2d00      	cmp	r5, #0
  403bfa:	462e      	mov	r6, r5
  403bfc:	dd0d      	ble.n	403c1a <_svfprintf_r+0xe5a>
  403bfe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c00:	f8c9 7000 	str.w	r7, [r9]
  403c04:	3201      	adds	r2, #1
  403c06:	442c      	add	r4, r5
  403c08:	2a07      	cmp	r2, #7
  403c0a:	9425      	str	r4, [sp, #148]	; 0x94
  403c0c:	f8c9 5004 	str.w	r5, [r9, #4]
  403c10:	9224      	str	r2, [sp, #144]	; 0x90
  403c12:	f300 830b 	bgt.w	40422c <_svfprintf_r+0x146c>
  403c16:	f109 0908 	add.w	r9, r9, #8
  403c1a:	2e00      	cmp	r6, #0
  403c1c:	bfac      	ite	ge
  403c1e:	1b9d      	subge	r5, r3, r6
  403c20:	461d      	movlt	r5, r3
  403c22:	2d00      	cmp	r5, #0
  403c24:	f77f ab5c 	ble.w	4032e0 <_svfprintf_r+0x520>
  403c28:	4a2a      	ldr	r2, [pc, #168]	; (403cd4 <_svfprintf_r+0xf14>)
  403c2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c2c:	920f      	str	r2, [sp, #60]	; 0x3c
  403c2e:	2d10      	cmp	r5, #16
  403c30:	dd9d      	ble.n	403b6e <_svfprintf_r+0xdae>
  403c32:	2610      	movs	r6, #16
  403c34:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403c36:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  403c3a:	e004      	b.n	403c46 <_svfprintf_r+0xe86>
  403c3c:	f109 0908 	add.w	r9, r9, #8
  403c40:	3d10      	subs	r5, #16
  403c42:	2d10      	cmp	r5, #16
  403c44:	dd93      	ble.n	403b6e <_svfprintf_r+0xdae>
  403c46:	3301      	adds	r3, #1
  403c48:	3410      	adds	r4, #16
  403c4a:	2b07      	cmp	r3, #7
  403c4c:	9425      	str	r4, [sp, #148]	; 0x94
  403c4e:	9324      	str	r3, [sp, #144]	; 0x90
  403c50:	f8c9 a000 	str.w	sl, [r9]
  403c54:	f8c9 6004 	str.w	r6, [r9, #4]
  403c58:	ddf0      	ble.n	403c3c <_svfprintf_r+0xe7c>
  403c5a:	aa23      	add	r2, sp, #140	; 0x8c
  403c5c:	4659      	mov	r1, fp
  403c5e:	4638      	mov	r0, r7
  403c60:	f004 fa3c 	bl	4080dc <__ssprint_r>
  403c64:	2800      	cmp	r0, #0
  403c66:	f47f a9a4 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403c6a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403c6c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c6e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403c72:	e7e5      	b.n	403c40 <_svfprintf_r+0xe80>
  403c74:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c76:	9816      	ldr	r0, [sp, #88]	; 0x58
  403c78:	9917      	ldr	r1, [sp, #92]	; 0x5c
  403c7a:	f8c9 1000 	str.w	r1, [r9]
  403c7e:	3201      	adds	r2, #1
  403c80:	4404      	add	r4, r0
  403c82:	2a07      	cmp	r2, #7
  403c84:	9425      	str	r4, [sp, #148]	; 0x94
  403c86:	f8c9 0004 	str.w	r0, [r9, #4]
  403c8a:	9224      	str	r2, [sp, #144]	; 0x90
  403c8c:	f300 82a9 	bgt.w	4041e2 <_svfprintf_r+0x1422>
  403c90:	f109 0908 	add.w	r9, r9, #8
  403c94:	e7a9      	b.n	403bea <_svfprintf_r+0xe2a>
  403c96:	9b07      	ldr	r3, [sp, #28]
  403c98:	07d8      	lsls	r0, r3, #31
  403c9a:	f53f adf4 	bmi.w	403886 <_svfprintf_r+0xac6>
  403c9e:	3501      	adds	r5, #1
  403ca0:	3401      	adds	r4, #1
  403ca2:	2301      	movs	r3, #1
  403ca4:	2d07      	cmp	r5, #7
  403ca6:	9425      	str	r4, [sp, #148]	; 0x94
  403ca8:	9524      	str	r5, [sp, #144]	; 0x90
  403caa:	f8c9 6000 	str.w	r6, [r9]
  403cae:	f8c9 3004 	str.w	r3, [r9, #4]
  403cb2:	f77f ae1c 	ble.w	4038ee <_svfprintf_r+0xb2e>
  403cb6:	e70f      	b.n	403ad8 <_svfprintf_r+0xd18>
  403cb8:	aa23      	add	r2, sp, #140	; 0x8c
  403cba:	9909      	ldr	r1, [sp, #36]	; 0x24
  403cbc:	980a      	ldr	r0, [sp, #40]	; 0x28
  403cbe:	f004 fa0d 	bl	4080dc <__ssprint_r>
  403cc2:	2800      	cmp	r0, #0
  403cc4:	f47f a975 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403cc8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403cca:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403ccc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403cd0:	e5e7      	b.n	4038a2 <_svfprintf_r+0xae2>
  403cd2:	bf00      	nop
  403cd4:	00409514 	.word	0x00409514
  403cd8:	aa23      	add	r2, sp, #140	; 0x8c
  403cda:	9909      	ldr	r1, [sp, #36]	; 0x24
  403cdc:	980a      	ldr	r0, [sp, #40]	; 0x28
  403cde:	f004 f9fd 	bl	4080dc <__ssprint_r>
  403ce2:	2800      	cmp	r0, #0
  403ce4:	f47f a965 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403ce8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403cea:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403cec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403cf0:	e5e6      	b.n	4038c0 <_svfprintf_r+0xb00>
  403cf2:	aa23      	add	r2, sp, #140	; 0x8c
  403cf4:	9909      	ldr	r1, [sp, #36]	; 0x24
  403cf6:	980a      	ldr	r0, [sp, #40]	; 0x28
  403cf8:	f004 f9f0 	bl	4080dc <__ssprint_r>
  403cfc:	2800      	cmp	r0, #0
  403cfe:	f47f a958 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403d02:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403d04:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403d08:	f7ff ba98 	b.w	40323c <_svfprintf_r+0x47c>
  403d0c:	9907      	ldr	r1, [sp, #28]
  403d0e:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  403d12:	f43f af19 	beq.w	403b48 <_svfprintf_r+0xd88>
  403d16:	980e      	ldr	r0, [sp, #56]	; 0x38
  403d18:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403d1c:	f1bb 0f00 	cmp.w	fp, #0
  403d20:	8804      	ldrh	r4, [r0, #0]
  403d22:	f100 0704 	add.w	r7, r0, #4
  403d26:	f04f 0500 	mov.w	r5, #0
  403d2a:	f2c0 81b9 	blt.w	4040a0 <_svfprintf_r+0x12e0>
  403d2e:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  403d32:	9307      	str	r3, [sp, #28]
  403d34:	ea54 0305 	orrs.w	r3, r4, r5
  403d38:	970e      	str	r7, [sp, #56]	; 0x38
  403d3a:	4617      	mov	r7, r2
  403d3c:	f47f a9e2 	bne.w	403104 <_svfprintf_r+0x344>
  403d40:	f7ff bbbb 	b.w	4034ba <_svfprintf_r+0x6fa>
  403d44:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403d46:	4622      	mov	r2, r4
  403d48:	4620      	mov	r0, r4
  403d4a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403d4c:	4623      	mov	r3, r4
  403d4e:	4621      	mov	r1, r4
  403d50:	f004 fe22 	bl	408998 <__aeabi_dcmpun>
  403d54:	2800      	cmp	r0, #0
  403d56:	f040 8317 	bne.w	404388 <_svfprintf_r+0x15c8>
  403d5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d5c:	f1bb 3fff 	cmp.w	fp, #4294967295
  403d60:	f023 0320 	bic.w	r3, r3, #32
  403d64:	930d      	str	r3, [sp, #52]	; 0x34
  403d66:	f000 8270 	beq.w	40424a <_svfprintf_r+0x148a>
  403d6a:	2b47      	cmp	r3, #71	; 0x47
  403d6c:	f000 8192 	beq.w	404094 <_svfprintf_r+0x12d4>
  403d70:	9b07      	ldr	r3, [sp, #28]
  403d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  403d76:	9310      	str	r3, [sp, #64]	; 0x40
  403d78:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403d7a:	1e1f      	subs	r7, r3, #0
  403d7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403d7e:	9308      	str	r3, [sp, #32]
  403d80:	bfbb      	ittet	lt
  403d82:	463b      	movlt	r3, r7
  403d84:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403d88:	2300      	movge	r3, #0
  403d8a:	232d      	movlt	r3, #45	; 0x2d
  403d8c:	930f      	str	r3, [sp, #60]	; 0x3c
  403d8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d90:	2b66      	cmp	r3, #102	; 0x66
  403d92:	f000 825d 	beq.w	404250 <_svfprintf_r+0x1490>
  403d96:	2b46      	cmp	r3, #70	; 0x46
  403d98:	f000 8151 	beq.w	40403e <_svfprintf_r+0x127e>
  403d9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d9e:	9a08      	ldr	r2, [sp, #32]
  403da0:	2b45      	cmp	r3, #69	; 0x45
  403da2:	a821      	add	r0, sp, #132	; 0x84
  403da4:	a91e      	add	r1, sp, #120	; 0x78
  403da6:	bf0c      	ite	eq
  403da8:	f10b 0501 	addeq.w	r5, fp, #1
  403dac:	465d      	movne	r5, fp
  403dae:	9004      	str	r0, [sp, #16]
  403db0:	9103      	str	r1, [sp, #12]
  403db2:	a81d      	add	r0, sp, #116	; 0x74
  403db4:	2102      	movs	r1, #2
  403db6:	463b      	mov	r3, r7
  403db8:	9002      	str	r0, [sp, #8]
  403dba:	9501      	str	r5, [sp, #4]
  403dbc:	9100      	str	r1, [sp, #0]
  403dbe:	980a      	ldr	r0, [sp, #40]	; 0x28
  403dc0:	f001 fc06 	bl	4055d0 <_dtoa_r>
  403dc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403dc6:	2b67      	cmp	r3, #103	; 0x67
  403dc8:	4606      	mov	r6, r0
  403dca:	f040 8290 	bne.w	4042ee <_svfprintf_r+0x152e>
  403dce:	9b07      	ldr	r3, [sp, #28]
  403dd0:	07da      	lsls	r2, r3, #31
  403dd2:	f140 82af 	bpl.w	404334 <_svfprintf_r+0x1574>
  403dd6:	1974      	adds	r4, r6, r5
  403dd8:	9808      	ldr	r0, [sp, #32]
  403dda:	4639      	mov	r1, r7
  403ddc:	2200      	movs	r2, #0
  403dde:	2300      	movs	r3, #0
  403de0:	f7fe fd80 	bl	4028e4 <__aeabi_dcmpeq>
  403de4:	2800      	cmp	r0, #0
  403de6:	f040 8190 	bne.w	40410a <_svfprintf_r+0x134a>
  403dea:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403dec:	429c      	cmp	r4, r3
  403dee:	d906      	bls.n	403dfe <_svfprintf_r+0x103e>
  403df0:	2130      	movs	r1, #48	; 0x30
  403df2:	1c5a      	adds	r2, r3, #1
  403df4:	9221      	str	r2, [sp, #132]	; 0x84
  403df6:	7019      	strb	r1, [r3, #0]
  403df8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403dfa:	429c      	cmp	r4, r3
  403dfc:	d8f9      	bhi.n	403df2 <_svfprintf_r+0x1032>
  403dfe:	1b9b      	subs	r3, r3, r6
  403e00:	9312      	str	r3, [sp, #72]	; 0x48
  403e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e04:	2b47      	cmp	r3, #71	; 0x47
  403e06:	f000 8179 	beq.w	4040fc <_svfprintf_r+0x133c>
  403e0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e0c:	2b65      	cmp	r3, #101	; 0x65
  403e0e:	f340 827d 	ble.w	40430c <_svfprintf_r+0x154c>
  403e12:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e14:	2b66      	cmp	r3, #102	; 0x66
  403e16:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403e18:	9313      	str	r3, [sp, #76]	; 0x4c
  403e1a:	f000 825b 	beq.w	4042d4 <_svfprintf_r+0x1514>
  403e1e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403e20:	9912      	ldr	r1, [sp, #72]	; 0x48
  403e22:	428a      	cmp	r2, r1
  403e24:	f2c0 8230 	blt.w	404288 <_svfprintf_r+0x14c8>
  403e28:	9b07      	ldr	r3, [sp, #28]
  403e2a:	07d9      	lsls	r1, r3, #31
  403e2c:	f100 8284 	bmi.w	404338 <_svfprintf_r+0x1578>
  403e30:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403e34:	920d      	str	r2, [sp, #52]	; 0x34
  403e36:	2267      	movs	r2, #103	; 0x67
  403e38:	9211      	str	r2, [sp, #68]	; 0x44
  403e3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e3c:	2a00      	cmp	r2, #0
  403e3e:	f040 8153 	bne.w	4040e8 <_svfprintf_r+0x1328>
  403e42:	9308      	str	r3, [sp, #32]
  403e44:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e46:	9307      	str	r3, [sp, #28]
  403e48:	4693      	mov	fp, r2
  403e4a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403e4e:	f7ff b97d 	b.w	40314c <_svfprintf_r+0x38c>
  403e52:	9907      	ldr	r1, [sp, #28]
  403e54:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  403e58:	d015      	beq.n	403e86 <_svfprintf_r+0x10c6>
  403e5a:	980e      	ldr	r0, [sp, #56]	; 0x38
  403e5c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403e60:	f1bb 0f00 	cmp.w	fp, #0
  403e64:	8804      	ldrh	r4, [r0, #0]
  403e66:	f100 0704 	add.w	r7, r0, #4
  403e6a:	f04f 0500 	mov.w	r5, #0
  403e6e:	db16      	blt.n	403e9e <_svfprintf_r+0x10de>
  403e70:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  403e74:	9307      	str	r3, [sp, #28]
  403e76:	ea54 0305 	orrs.w	r3, r4, r5
  403e7a:	970e      	str	r7, [sp, #56]	; 0x38
  403e7c:	f43f ac3a 	beq.w	4036f4 <_svfprintf_r+0x934>
  403e80:	4617      	mov	r7, r2
  403e82:	f7ff b8c2 	b.w	40300a <_svfprintf_r+0x24a>
  403e86:	990e      	ldr	r1, [sp, #56]	; 0x38
  403e88:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403e8c:	f1bb 0f00 	cmp.w	fp, #0
  403e90:	680c      	ldr	r4, [r1, #0]
  403e92:	f101 0704 	add.w	r7, r1, #4
  403e96:	f04f 0500 	mov.w	r5, #0
  403e9a:	f280 80a5 	bge.w	403fe8 <_svfprintf_r+0x1228>
  403e9e:	970e      	str	r7, [sp, #56]	; 0x38
  403ea0:	2700      	movs	r7, #0
  403ea2:	f7ff b8b2 	b.w	40300a <_svfprintf_r+0x24a>
  403ea6:	9b07      	ldr	r3, [sp, #28]
  403ea8:	06df      	lsls	r7, r3, #27
  403eaa:	d40b      	bmi.n	403ec4 <_svfprintf_r+0x1104>
  403eac:	9b07      	ldr	r3, [sp, #28]
  403eae:	065e      	lsls	r6, r3, #25
  403eb0:	d508      	bpl.n	403ec4 <_svfprintf_r+0x1104>
  403eb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403eb4:	6813      	ldr	r3, [r2, #0]
  403eb6:	3204      	adds	r2, #4
  403eb8:	920e      	str	r2, [sp, #56]	; 0x38
  403eba:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  403ebe:	801a      	strh	r2, [r3, #0]
  403ec0:	f7fe bfa4 	b.w	402e0c <_svfprintf_r+0x4c>
  403ec4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ec6:	6813      	ldr	r3, [r2, #0]
  403ec8:	3204      	adds	r2, #4
  403eca:	920e      	str	r2, [sp, #56]	; 0x38
  403ecc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ece:	601a      	str	r2, [r3, #0]
  403ed0:	f7fe bf9c 	b.w	402e0c <_svfprintf_r+0x4c>
  403ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ed6:	9b07      	ldr	r3, [sp, #28]
  403ed8:	f013 0f40 	tst.w	r3, #64	; 0x40
  403edc:	4613      	mov	r3, r2
  403ede:	f103 0304 	add.w	r3, r3, #4
  403ee2:	bf0c      	ite	eq
  403ee4:	6814      	ldreq	r4, [r2, #0]
  403ee6:	8814      	ldrhne	r4, [r2, #0]
  403ee8:	930e      	str	r3, [sp, #56]	; 0x38
  403eea:	2500      	movs	r5, #0
  403eec:	f7ff bb02 	b.w	4034f4 <_svfprintf_r+0x734>
  403ef0:	2700      	movs	r7, #0
  403ef2:	45bb      	cmp	fp, r7
  403ef4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403ef8:	f6ff ac0e 	blt.w	403718 <_svfprintf_r+0x958>
  403efc:	9b07      	ldr	r3, [sp, #28]
  403efe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403f02:	9307      	str	r3, [sp, #28]
  403f04:	f7ff bbd6 	b.w	4036b4 <_svfprintf_r+0x8f4>
  403f08:	4614      	mov	r4, r2
  403f0a:	3301      	adds	r3, #1
  403f0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f0e:	9324      	str	r3, [sp, #144]	; 0x90
  403f10:	442c      	add	r4, r5
  403f12:	2b07      	cmp	r3, #7
  403f14:	9425      	str	r4, [sp, #148]	; 0x94
  403f16:	e889 0024 	stmia.w	r9, {r2, r5}
  403f1a:	f73f ae51 	bgt.w	403bc0 <_svfprintf_r+0xe00>
  403f1e:	f109 0908 	add.w	r9, r9, #8
  403f22:	e658      	b.n	403bd6 <_svfprintf_r+0xe16>
  403f24:	aa23      	add	r2, sp, #140	; 0x8c
  403f26:	9909      	ldr	r1, [sp, #36]	; 0x24
  403f28:	980a      	ldr	r0, [sp, #40]	; 0x28
  403f2a:	f004 f8d7 	bl	4080dc <__ssprint_r>
  403f2e:	2800      	cmp	r0, #0
  403f30:	f47f a83f 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403f34:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f36:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403f3a:	e40f      	b.n	40375c <_svfprintf_r+0x99c>
  403f3c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403f3e:	f7ff bbe4 	b.w	40370a <_svfprintf_r+0x94a>
  403f42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f44:	4ab5      	ldr	r2, [pc, #724]	; (40421c <_svfprintf_r+0x145c>)
  403f46:	f8c9 2000 	str.w	r2, [r9]
  403f4a:	3301      	adds	r3, #1
  403f4c:	3401      	adds	r4, #1
  403f4e:	2201      	movs	r2, #1
  403f50:	2b07      	cmp	r3, #7
  403f52:	9425      	str	r4, [sp, #148]	; 0x94
  403f54:	9324      	str	r3, [sp, #144]	; 0x90
  403f56:	f8c9 2004 	str.w	r2, [r9, #4]
  403f5a:	f300 808e 	bgt.w	40407a <_svfprintf_r+0x12ba>
  403f5e:	f109 0908 	add.w	r9, r9, #8
  403f62:	b92d      	cbnz	r5, 403f70 <_svfprintf_r+0x11b0>
  403f64:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f66:	b91b      	cbnz	r3, 403f70 <_svfprintf_r+0x11b0>
  403f68:	9b07      	ldr	r3, [sp, #28]
  403f6a:	07df      	lsls	r7, r3, #31
  403f6c:	f57f a9b8 	bpl.w	4032e0 <_svfprintf_r+0x520>
  403f70:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f72:	9916      	ldr	r1, [sp, #88]	; 0x58
  403f74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  403f76:	f8c9 2000 	str.w	r2, [r9]
  403f7a:	3301      	adds	r3, #1
  403f7c:	440c      	add	r4, r1
  403f7e:	2b07      	cmp	r3, #7
  403f80:	9425      	str	r4, [sp, #148]	; 0x94
  403f82:	f8c9 1004 	str.w	r1, [r9, #4]
  403f86:	9324      	str	r3, [sp, #144]	; 0x90
  403f88:	f300 81c2 	bgt.w	404310 <_svfprintf_r+0x1550>
  403f8c:	f109 0908 	add.w	r9, r9, #8
  403f90:	426d      	negs	r5, r5
  403f92:	2d00      	cmp	r5, #0
  403f94:	f340 809b 	ble.w	4040ce <_svfprintf_r+0x130e>
  403f98:	4aa1      	ldr	r2, [pc, #644]	; (404220 <_svfprintf_r+0x1460>)
  403f9a:	920f      	str	r2, [sp, #60]	; 0x3c
  403f9c:	2d10      	cmp	r5, #16
  403f9e:	f340 80c3 	ble.w	404128 <_svfprintf_r+0x1368>
  403fa2:	4622      	mov	r2, r4
  403fa4:	2710      	movs	r7, #16
  403fa6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403faa:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403fac:	e005      	b.n	403fba <_svfprintf_r+0x11fa>
  403fae:	f109 0908 	add.w	r9, r9, #8
  403fb2:	3d10      	subs	r5, #16
  403fb4:	2d10      	cmp	r5, #16
  403fb6:	f340 80b6 	ble.w	404126 <_svfprintf_r+0x1366>
  403fba:	3301      	adds	r3, #1
  403fbc:	3210      	adds	r2, #16
  403fbe:	2b07      	cmp	r3, #7
  403fc0:	9225      	str	r2, [sp, #148]	; 0x94
  403fc2:	9324      	str	r3, [sp, #144]	; 0x90
  403fc4:	f8c9 a000 	str.w	sl, [r9]
  403fc8:	f8c9 7004 	str.w	r7, [r9, #4]
  403fcc:	ddef      	ble.n	403fae <_svfprintf_r+0x11ee>
  403fce:	aa23      	add	r2, sp, #140	; 0x8c
  403fd0:	4621      	mov	r1, r4
  403fd2:	4658      	mov	r0, fp
  403fd4:	f004 f882 	bl	4080dc <__ssprint_r>
  403fd8:	2800      	cmp	r0, #0
  403fda:	f47e afea 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  403fde:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403fe0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fe2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403fe6:	e7e4      	b.n	403fb2 <_svfprintf_r+0x11f2>
  403fe8:	9a07      	ldr	r2, [sp, #28]
  403fea:	f7ff ba38 	b.w	40345e <_svfprintf_r+0x69e>
  403fee:	9a07      	ldr	r2, [sp, #28]
  403ff0:	e590      	b.n	403b14 <_svfprintf_r+0xd54>
  403ff2:	9b07      	ldr	r3, [sp, #28]
  403ff4:	f043 0320 	orr.w	r3, r3, #32
  403ff8:	9307      	str	r3, [sp, #28]
  403ffa:	f108 0801 	add.w	r8, r8, #1
  403ffe:	f898 3000 	ldrb.w	r3, [r8]
  404002:	f7fe bf36 	b.w	402e72 <_svfprintf_r+0xb2>
  404006:	aa23      	add	r2, sp, #140	; 0x8c
  404008:	9909      	ldr	r1, [sp, #36]	; 0x24
  40400a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40400c:	f004 f866 	bl	4080dc <__ssprint_r>
  404010:	2800      	cmp	r0, #0
  404012:	f47e afce 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  404016:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404018:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40401c:	f7ff bbb6 	b.w	40378c <_svfprintf_r+0x9cc>
  404020:	2140      	movs	r1, #64	; 0x40
  404022:	980a      	ldr	r0, [sp, #40]	; 0x28
  404024:	f002 ff20 	bl	406e68 <_malloc_r>
  404028:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40402a:	6010      	str	r0, [r2, #0]
  40402c:	6110      	str	r0, [r2, #16]
  40402e:	2800      	cmp	r0, #0
  404030:	f000 81e5 	beq.w	4043fe <_svfprintf_r+0x163e>
  404034:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404036:	2340      	movs	r3, #64	; 0x40
  404038:	6153      	str	r3, [r2, #20]
  40403a:	f7fe bed8 	b.w	402dee <_svfprintf_r+0x2e>
  40403e:	a821      	add	r0, sp, #132	; 0x84
  404040:	a91e      	add	r1, sp, #120	; 0x78
  404042:	9004      	str	r0, [sp, #16]
  404044:	9103      	str	r1, [sp, #12]
  404046:	a81d      	add	r0, sp, #116	; 0x74
  404048:	2103      	movs	r1, #3
  40404a:	9002      	str	r0, [sp, #8]
  40404c:	9a08      	ldr	r2, [sp, #32]
  40404e:	f8cd b004 	str.w	fp, [sp, #4]
  404052:	463b      	mov	r3, r7
  404054:	9100      	str	r1, [sp, #0]
  404056:	980a      	ldr	r0, [sp, #40]	; 0x28
  404058:	f001 faba 	bl	4055d0 <_dtoa_r>
  40405c:	465d      	mov	r5, fp
  40405e:	4606      	mov	r6, r0
  404060:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404062:	2b46      	cmp	r3, #70	; 0x46
  404064:	eb06 0405 	add.w	r4, r6, r5
  404068:	f47f aeb6 	bne.w	403dd8 <_svfprintf_r+0x1018>
  40406c:	7833      	ldrb	r3, [r6, #0]
  40406e:	2b30      	cmp	r3, #48	; 0x30
  404070:	f000 817c 	beq.w	40436c <_svfprintf_r+0x15ac>
  404074:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404076:	442c      	add	r4, r5
  404078:	e6ae      	b.n	403dd8 <_svfprintf_r+0x1018>
  40407a:	aa23      	add	r2, sp, #140	; 0x8c
  40407c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40407e:	980a      	ldr	r0, [sp, #40]	; 0x28
  404080:	f004 f82c 	bl	4080dc <__ssprint_r>
  404084:	2800      	cmp	r0, #0
  404086:	f47e af94 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  40408a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40408c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40408e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404092:	e766      	b.n	403f62 <_svfprintf_r+0x11a2>
  404094:	f1bb 0f00 	cmp.w	fp, #0
  404098:	bf08      	it	eq
  40409a:	f04f 0b01 	moveq.w	fp, #1
  40409e:	e667      	b.n	403d70 <_svfprintf_r+0xfb0>
  4040a0:	970e      	str	r7, [sp, #56]	; 0x38
  4040a2:	4617      	mov	r7, r2
  4040a4:	e55e      	b.n	403b64 <_svfprintf_r+0xda4>
  4040a6:	4630      	mov	r0, r6
  4040a8:	f003 ffaa 	bl	408000 <strlen>
  4040ac:	46a3      	mov	fp, r4
  4040ae:	4603      	mov	r3, r0
  4040b0:	900d      	str	r0, [sp, #52]	; 0x34
  4040b2:	f7ff baf4 	b.w	40369e <_svfprintf_r+0x8de>
  4040b6:	aa23      	add	r2, sp, #140	; 0x8c
  4040b8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4040ba:	980a      	ldr	r0, [sp, #40]	; 0x28
  4040bc:	f004 f80e 	bl	4080dc <__ssprint_r>
  4040c0:	2800      	cmp	r0, #0
  4040c2:	f47e af76 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  4040c6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4040c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040ca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4040ce:	9912      	ldr	r1, [sp, #72]	; 0x48
  4040d0:	f8c9 6000 	str.w	r6, [r9]
  4040d4:	3301      	adds	r3, #1
  4040d6:	440c      	add	r4, r1
  4040d8:	2b07      	cmp	r3, #7
  4040da:	9425      	str	r4, [sp, #148]	; 0x94
  4040dc:	9324      	str	r3, [sp, #144]	; 0x90
  4040de:	f8c9 1004 	str.w	r1, [r9, #4]
  4040e2:	f77f a8fb 	ble.w	4032dc <_svfprintf_r+0x51c>
  4040e6:	e411      	b.n	40390c <_svfprintf_r+0xb4c>
  4040e8:	272d      	movs	r7, #45	; 0x2d
  4040ea:	9308      	str	r3, [sp, #32]
  4040ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4040ee:	9307      	str	r3, [sp, #28]
  4040f0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4040f4:	f04f 0b00 	mov.w	fp, #0
  4040f8:	f7ff b829 	b.w	40314e <_svfprintf_r+0x38e>
  4040fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4040fe:	1cdd      	adds	r5, r3, #3
  404100:	db1e      	blt.n	404140 <_svfprintf_r+0x1380>
  404102:	459b      	cmp	fp, r3
  404104:	db1c      	blt.n	404140 <_svfprintf_r+0x1380>
  404106:	9313      	str	r3, [sp, #76]	; 0x4c
  404108:	e689      	b.n	403e1e <_svfprintf_r+0x105e>
  40410a:	4623      	mov	r3, r4
  40410c:	e677      	b.n	403dfe <_svfprintf_r+0x103e>
  40410e:	aa23      	add	r2, sp, #140	; 0x8c
  404110:	9909      	ldr	r1, [sp, #36]	; 0x24
  404112:	980a      	ldr	r0, [sp, #40]	; 0x28
  404114:	f003 ffe2 	bl	4080dc <__ssprint_r>
  404118:	2800      	cmp	r0, #0
  40411a:	f47e af4a 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  40411e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404120:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404124:	e459      	b.n	4039da <_svfprintf_r+0xc1a>
  404126:	4614      	mov	r4, r2
  404128:	3301      	adds	r3, #1
  40412a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40412c:	9324      	str	r3, [sp, #144]	; 0x90
  40412e:	442c      	add	r4, r5
  404130:	2b07      	cmp	r3, #7
  404132:	9425      	str	r4, [sp, #148]	; 0x94
  404134:	e889 0024 	stmia.w	r9, {r2, r5}
  404138:	dcbd      	bgt.n	4040b6 <_svfprintf_r+0x12f6>
  40413a:	f109 0908 	add.w	r9, r9, #8
  40413e:	e7c6      	b.n	4040ce <_svfprintf_r+0x130e>
  404140:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404142:	3a02      	subs	r2, #2
  404144:	9211      	str	r2, [sp, #68]	; 0x44
  404146:	3b01      	subs	r3, #1
  404148:	2b00      	cmp	r3, #0
  40414a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40414e:	931d      	str	r3, [sp, #116]	; 0x74
  404150:	bfb8      	it	lt
  404152:	425b      	neglt	r3, r3
  404154:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  404158:	bfb4      	ite	lt
  40415a:	222d      	movlt	r2, #45	; 0x2d
  40415c:	222b      	movge	r2, #43	; 0x2b
  40415e:	2b09      	cmp	r3, #9
  404160:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  404164:	f340 80f1 	ble.w	40434a <_svfprintf_r+0x158a>
  404168:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  40416c:	4604      	mov	r4, r0
  40416e:	4a2d      	ldr	r2, [pc, #180]	; (404224 <_svfprintf_r+0x1464>)
  404170:	fb82 2103 	smull	r2, r1, r2, r3
  404174:	17da      	asrs	r2, r3, #31
  404176:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40417a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40417e:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  404182:	f103 0130 	add.w	r1, r3, #48	; 0x30
  404186:	2a09      	cmp	r2, #9
  404188:	4613      	mov	r3, r2
  40418a:	f804 1d01 	strb.w	r1, [r4, #-1]!
  40418e:	dcee      	bgt.n	40416e <_svfprintf_r+0x13ae>
  404190:	4621      	mov	r1, r4
  404192:	3330      	adds	r3, #48	; 0x30
  404194:	b2da      	uxtb	r2, r3
  404196:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40419a:	4288      	cmp	r0, r1
  40419c:	f240 813a 	bls.w	404414 <_svfprintf_r+0x1654>
  4041a0:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  4041a4:	4623      	mov	r3, r4
  4041a6:	e001      	b.n	4041ac <_svfprintf_r+0x13ec>
  4041a8:	f813 2b01 	ldrb.w	r2, [r3], #1
  4041ac:	f801 2b01 	strb.w	r2, [r1], #1
  4041b0:	4298      	cmp	r0, r3
  4041b2:	d1f9      	bne.n	4041a8 <_svfprintf_r+0x13e8>
  4041b4:	1c43      	adds	r3, r0, #1
  4041b6:	1b1b      	subs	r3, r3, r4
  4041b8:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4041bc:	4413      	add	r3, r2
  4041be:	aa1f      	add	r2, sp, #124	; 0x7c
  4041c0:	1a9b      	subs	r3, r3, r2
  4041c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4041c4:	9319      	str	r3, [sp, #100]	; 0x64
  4041c6:	2a01      	cmp	r2, #1
  4041c8:	4413      	add	r3, r2
  4041ca:	930d      	str	r3, [sp, #52]	; 0x34
  4041cc:	f340 80ea 	ble.w	4043a4 <_svfprintf_r+0x15e4>
  4041d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4041d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4041d4:	4413      	add	r3, r2
  4041d6:	2200      	movs	r2, #0
  4041d8:	930d      	str	r3, [sp, #52]	; 0x34
  4041da:	9213      	str	r2, [sp, #76]	; 0x4c
  4041dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4041e0:	e62b      	b.n	403e3a <_svfprintf_r+0x107a>
  4041e2:	aa23      	add	r2, sp, #140	; 0x8c
  4041e4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4041e6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4041e8:	f003 ff78 	bl	4080dc <__ssprint_r>
  4041ec:	2800      	cmp	r0, #0
  4041ee:	f47e aee0 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  4041f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4041f4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4041f6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4041fa:	e4f6      	b.n	403bea <_svfprintf_r+0xe2a>
  4041fc:	2d06      	cmp	r5, #6
  4041fe:	462b      	mov	r3, r5
  404200:	bf28      	it	cs
  404202:	2306      	movcs	r3, #6
  404204:	930d      	str	r3, [sp, #52]	; 0x34
  404206:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40420a:	46b3      	mov	fp, r6
  40420c:	970e      	str	r7, [sp, #56]	; 0x38
  40420e:	9613      	str	r6, [sp, #76]	; 0x4c
  404210:	4637      	mov	r7, r6
  404212:	9308      	str	r3, [sp, #32]
  404214:	4e04      	ldr	r6, [pc, #16]	; (404228 <_svfprintf_r+0x1468>)
  404216:	f7fe bf99 	b.w	40314c <_svfprintf_r+0x38c>
  40421a:	bf00      	nop
  40421c:	00409564 	.word	0x00409564
  404220:	00409514 	.word	0x00409514
  404224:	66666667 	.word	0x66666667
  404228:	0040955c 	.word	0x0040955c
  40422c:	aa23      	add	r2, sp, #140	; 0x8c
  40422e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404230:	980a      	ldr	r0, [sp, #40]	; 0x28
  404232:	f003 ff53 	bl	4080dc <__ssprint_r>
  404236:	2800      	cmp	r0, #0
  404238:	f47e aebb 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  40423c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40423e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404240:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404242:	1ad3      	subs	r3, r2, r3
  404244:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404248:	e4e7      	b.n	403c1a <_svfprintf_r+0xe5a>
  40424a:	f04f 0b06 	mov.w	fp, #6
  40424e:	e58f      	b.n	403d70 <_svfprintf_r+0xfb0>
  404250:	a821      	add	r0, sp, #132	; 0x84
  404252:	a91e      	add	r1, sp, #120	; 0x78
  404254:	9004      	str	r0, [sp, #16]
  404256:	9103      	str	r1, [sp, #12]
  404258:	a81d      	add	r0, sp, #116	; 0x74
  40425a:	2103      	movs	r1, #3
  40425c:	9002      	str	r0, [sp, #8]
  40425e:	9a08      	ldr	r2, [sp, #32]
  404260:	f8cd b004 	str.w	fp, [sp, #4]
  404264:	463b      	mov	r3, r7
  404266:	9100      	str	r1, [sp, #0]
  404268:	980a      	ldr	r0, [sp, #40]	; 0x28
  40426a:	f001 f9b1 	bl	4055d0 <_dtoa_r>
  40426e:	465d      	mov	r5, fp
  404270:	4606      	mov	r6, r0
  404272:	eb00 040b 	add.w	r4, r0, fp
  404276:	e6f9      	b.n	40406c <_svfprintf_r+0x12ac>
  404278:	9307      	str	r3, [sp, #28]
  40427a:	f7ff b959 	b.w	403530 <_svfprintf_r+0x770>
  40427e:	272d      	movs	r7, #45	; 0x2d
  404280:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404284:	f7ff b8b2 	b.w	4033ec <_svfprintf_r+0x62c>
  404288:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40428a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40428c:	4413      	add	r3, r2
  40428e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404290:	930d      	str	r3, [sp, #52]	; 0x34
  404292:	2a00      	cmp	r2, #0
  404294:	dd7e      	ble.n	404394 <_svfprintf_r+0x15d4>
  404296:	2267      	movs	r2, #103	; 0x67
  404298:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40429c:	9211      	str	r2, [sp, #68]	; 0x44
  40429e:	e5cc      	b.n	403e3a <_svfprintf_r+0x107a>
  4042a0:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4042a4:	970e      	str	r7, [sp, #56]	; 0x38
  4042a6:	9308      	str	r3, [sp, #32]
  4042a8:	950d      	str	r5, [sp, #52]	; 0x34
  4042aa:	4683      	mov	fp, r0
  4042ac:	9013      	str	r0, [sp, #76]	; 0x4c
  4042ae:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4042b2:	f7fe bf4b 	b.w	40314c <_svfprintf_r+0x38c>
  4042b6:	9b07      	ldr	r3, [sp, #28]
  4042b8:	07db      	lsls	r3, r3, #31
  4042ba:	465f      	mov	r7, fp
  4042bc:	d505      	bpl.n	4042ca <_svfprintf_r+0x150a>
  4042be:	ae40      	add	r6, sp, #256	; 0x100
  4042c0:	2330      	movs	r3, #48	; 0x30
  4042c2:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4042c6:	f7fe bf37 	b.w	403138 <_svfprintf_r+0x378>
  4042ca:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4042ce:	ae30      	add	r6, sp, #192	; 0xc0
  4042d0:	f7fe bf35 	b.w	40313e <_svfprintf_r+0x37e>
  4042d4:	2b00      	cmp	r3, #0
  4042d6:	dd7d      	ble.n	4043d4 <_svfprintf_r+0x1614>
  4042d8:	f1bb 0f00 	cmp.w	fp, #0
  4042dc:	d13d      	bne.n	40435a <_svfprintf_r+0x159a>
  4042de:	9a07      	ldr	r2, [sp, #28]
  4042e0:	07d4      	lsls	r4, r2, #31
  4042e2:	d43a      	bmi.n	40435a <_svfprintf_r+0x159a>
  4042e4:	461a      	mov	r2, r3
  4042e6:	920d      	str	r2, [sp, #52]	; 0x34
  4042e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4042ec:	e5a5      	b.n	403e3a <_svfprintf_r+0x107a>
  4042ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042f0:	2b47      	cmp	r3, #71	; 0x47
  4042f2:	f47f ad70 	bne.w	403dd6 <_svfprintf_r+0x1016>
  4042f6:	9b07      	ldr	r3, [sp, #28]
  4042f8:	07db      	lsls	r3, r3, #31
  4042fa:	f53f aeb1 	bmi.w	404060 <_svfprintf_r+0x12a0>
  4042fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404300:	1b9b      	subs	r3, r3, r6
  404302:	9312      	str	r3, [sp, #72]	; 0x48
  404304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404306:	2b47      	cmp	r3, #71	; 0x47
  404308:	f43f aef8 	beq.w	4040fc <_svfprintf_r+0x133c>
  40430c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40430e:	e71a      	b.n	404146 <_svfprintf_r+0x1386>
  404310:	aa23      	add	r2, sp, #140	; 0x8c
  404312:	9909      	ldr	r1, [sp, #36]	; 0x24
  404314:	980a      	ldr	r0, [sp, #40]	; 0x28
  404316:	f003 fee1 	bl	4080dc <__ssprint_r>
  40431a:	2800      	cmp	r0, #0
  40431c:	f47e ae49 	bne.w	402fb2 <_svfprintf_r+0x1f2>
  404320:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404322:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404324:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404326:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40432a:	e631      	b.n	403f90 <_svfprintf_r+0x11d0>
  40432c:	46a0      	mov	r8, r4
  40432e:	2500      	movs	r5, #0
  404330:	f7fe bda1 	b.w	402e76 <_svfprintf_r+0xb6>
  404334:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404336:	e562      	b.n	403dfe <_svfprintf_r+0x103e>
  404338:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40433a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40433c:	4413      	add	r3, r2
  40433e:	2267      	movs	r2, #103	; 0x67
  404340:	930d      	str	r3, [sp, #52]	; 0x34
  404342:	9211      	str	r2, [sp, #68]	; 0x44
  404344:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404348:	e577      	b.n	403e3a <_svfprintf_r+0x107a>
  40434a:	3330      	adds	r3, #48	; 0x30
  40434c:	2230      	movs	r2, #48	; 0x30
  40434e:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  404352:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  404356:	ab20      	add	r3, sp, #128	; 0x80
  404358:	e731      	b.n	4041be <_svfprintf_r+0x13fe>
  40435a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40435c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40435e:	189d      	adds	r5, r3, r2
  404360:	eb05 030b 	add.w	r3, r5, fp
  404364:	930d      	str	r3, [sp, #52]	; 0x34
  404366:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40436a:	e566      	b.n	403e3a <_svfprintf_r+0x107a>
  40436c:	9808      	ldr	r0, [sp, #32]
  40436e:	4639      	mov	r1, r7
  404370:	2200      	movs	r2, #0
  404372:	2300      	movs	r3, #0
  404374:	f7fe fab6 	bl	4028e4 <__aeabi_dcmpeq>
  404378:	2800      	cmp	r0, #0
  40437a:	f47f ae7b 	bne.w	404074 <_svfprintf_r+0x12b4>
  40437e:	f1c5 0501 	rsb	r5, r5, #1
  404382:	951d      	str	r5, [sp, #116]	; 0x74
  404384:	442c      	add	r4, r5
  404386:	e527      	b.n	403dd8 <_svfprintf_r+0x1018>
  404388:	4e32      	ldr	r6, [pc, #200]	; (404454 <_svfprintf_r+0x1694>)
  40438a:	4b33      	ldr	r3, [pc, #204]	; (404458 <_svfprintf_r+0x1698>)
  40438c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404390:	f7ff b82e 	b.w	4033f0 <_svfprintf_r+0x630>
  404394:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404396:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404398:	f1c3 0301 	rsb	r3, r3, #1
  40439c:	441a      	add	r2, r3
  40439e:	4613      	mov	r3, r2
  4043a0:	920d      	str	r2, [sp, #52]	; 0x34
  4043a2:	e778      	b.n	404296 <_svfprintf_r+0x14d6>
  4043a4:	9b07      	ldr	r3, [sp, #28]
  4043a6:	f013 0301 	ands.w	r3, r3, #1
  4043aa:	f47f af11 	bne.w	4041d0 <_svfprintf_r+0x1410>
  4043ae:	9313      	str	r3, [sp, #76]	; 0x4c
  4043b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043b2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4043b6:	e540      	b.n	403e3a <_svfprintf_r+0x107a>
  4043b8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4043ba:	f898 3001 	ldrb.w	r3, [r8, #1]
  4043be:	6805      	ldr	r5, [r0, #0]
  4043c0:	3004      	adds	r0, #4
  4043c2:	2d00      	cmp	r5, #0
  4043c4:	900e      	str	r0, [sp, #56]	; 0x38
  4043c6:	46a0      	mov	r8, r4
  4043c8:	f6be ad53 	bge.w	402e72 <_svfprintf_r+0xb2>
  4043cc:	f04f 35ff 	mov.w	r5, #4294967295
  4043d0:	f7fe bd4f 	b.w	402e72 <_svfprintf_r+0xb2>
  4043d4:	f1bb 0f00 	cmp.w	fp, #0
  4043d8:	d102      	bne.n	4043e0 <_svfprintf_r+0x1620>
  4043da:	9b07      	ldr	r3, [sp, #28]
  4043dc:	07d8      	lsls	r0, r3, #31
  4043de:	d507      	bpl.n	4043f0 <_svfprintf_r+0x1630>
  4043e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4043e2:	1c5d      	adds	r5, r3, #1
  4043e4:	eb05 030b 	add.w	r3, r5, fp
  4043e8:	930d      	str	r3, [sp, #52]	; 0x34
  4043ea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4043ee:	e524      	b.n	403e3a <_svfprintf_r+0x107a>
  4043f0:	2301      	movs	r3, #1
  4043f2:	930d      	str	r3, [sp, #52]	; 0x34
  4043f4:	e521      	b.n	403e3a <_svfprintf_r+0x107a>
  4043f6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4043fa:	f7ff b921 	b.w	403640 <_svfprintf_r+0x880>
  4043fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404400:	230c      	movs	r3, #12
  404402:	6013      	str	r3, [r2, #0]
  404404:	f04f 30ff 	mov.w	r0, #4294967295
  404408:	f7fe bddc 	b.w	402fc4 <_svfprintf_r+0x204>
  40440c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404410:	f7ff b8f9 	b.w	403606 <_svfprintf_r+0x846>
  404414:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404418:	e6d1      	b.n	4041be <_svfprintf_r+0x13fe>
  40441a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40441e:	f7fe bdd9 	b.w	402fd4 <_svfprintf_r+0x214>
  404422:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404426:	f7ff b857 	b.w	4034d8 <_svfprintf_r+0x718>
  40442a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40442e:	f7ff b825 	b.w	40347c <_svfprintf_r+0x6bc>
  404432:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404436:	f7ff b94c 	b.w	4036d2 <_svfprintf_r+0x912>
  40443a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40443e:	f7fe bff3 	b.w	403428 <_svfprintf_r+0x668>
  404442:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404446:	f7fe bfa3 	b.w	403390 <_svfprintf_r+0x5d0>
  40444a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40444e:	f7fe be33 	b.w	4030b8 <_svfprintf_r+0x2f8>
  404452:	bf00      	nop
  404454:	00409530 	.word	0x00409530
  404458:	0040952c 	.word	0x0040952c

0040445c <__utoa>:
  40445c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40445e:	f8df e078 	ldr.w	lr, [pc, #120]	; 4044d8 <__utoa+0x7c>
  404462:	4616      	mov	r6, r2
  404464:	4604      	mov	r4, r0
  404466:	460f      	mov	r7, r1
  404468:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  40446c:	b08b      	sub	sp, #44	; 0x2c
  40446e:	466d      	mov	r5, sp
  404470:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  404472:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  404476:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  404478:	e89e 0003 	ldmia.w	lr, {r0, r1}
  40447c:	1eb3      	subs	r3, r6, #2
  40447e:	f845 0b04 	str.w	r0, [r5], #4
  404482:	2b22      	cmp	r3, #34	; 0x22
  404484:	7029      	strb	r1, [r5, #0]
  404486:	d822      	bhi.n	4044ce <__utoa+0x72>
  404488:	1e7d      	subs	r5, r7, #1
  40448a:	4628      	mov	r0, r5
  40448c:	2200      	movs	r2, #0
  40448e:	e000      	b.n	404492 <__utoa+0x36>
  404490:	461a      	mov	r2, r3
  404492:	fbb4 f1f6 	udiv	r1, r4, r6
  404496:	ab0a      	add	r3, sp, #40	; 0x28
  404498:	fb06 4411 	mls	r4, r6, r1, r4
  40449c:	4423      	add	r3, r4
  40449e:	460c      	mov	r4, r1
  4044a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
  4044a4:	f800 3f01 	strb.w	r3, [r0, #1]!
  4044a8:	1c53      	adds	r3, r2, #1
  4044aa:	2900      	cmp	r1, #0
  4044ac:	d1f0      	bne.n	404490 <__utoa+0x34>
  4044ae:	54f9      	strb	r1, [r7, r3]
  4044b0:	18bb      	adds	r3, r7, r2
  4044b2:	b14a      	cbz	r2, 4044c8 <__utoa+0x6c>
  4044b4:	7819      	ldrb	r1, [r3, #0]
  4044b6:	f815 0f01 	ldrb.w	r0, [r5, #1]!
  4044ba:	7029      	strb	r1, [r5, #0]
  4044bc:	3401      	adds	r4, #1
  4044be:	1b11      	subs	r1, r2, r4
  4044c0:	428c      	cmp	r4, r1
  4044c2:	f803 0901 	strb.w	r0, [r3], #-1
  4044c6:	dbf5      	blt.n	4044b4 <__utoa+0x58>
  4044c8:	4638      	mov	r0, r7
  4044ca:	b00b      	add	sp, #44	; 0x2c
  4044cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4044ce:	2000      	movs	r0, #0
  4044d0:	7038      	strb	r0, [r7, #0]
  4044d2:	b00b      	add	sp, #44	; 0x2c
  4044d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4044d6:	bf00      	nop
  4044d8:	00409578 	.word	0x00409578

004044dc <__sprint_r.part.0>:
  4044dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4044de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4044e2:	049c      	lsls	r4, r3, #18
  4044e4:	4692      	mov	sl, r2
  4044e6:	d52c      	bpl.n	404542 <__sprint_r.part.0+0x66>
  4044e8:	6893      	ldr	r3, [r2, #8]
  4044ea:	6812      	ldr	r2, [r2, #0]
  4044ec:	b33b      	cbz	r3, 40453e <__sprint_r.part.0+0x62>
  4044ee:	460f      	mov	r7, r1
  4044f0:	4680      	mov	r8, r0
  4044f2:	f102 0908 	add.w	r9, r2, #8
  4044f6:	e919 0060 	ldmdb	r9, {r5, r6}
  4044fa:	08b6      	lsrs	r6, r6, #2
  4044fc:	d017      	beq.n	40452e <__sprint_r.part.0+0x52>
  4044fe:	3d04      	subs	r5, #4
  404500:	2400      	movs	r4, #0
  404502:	e001      	b.n	404508 <__sprint_r.part.0+0x2c>
  404504:	42a6      	cmp	r6, r4
  404506:	d010      	beq.n	40452a <__sprint_r.part.0+0x4e>
  404508:	463a      	mov	r2, r7
  40450a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40450e:	4640      	mov	r0, r8
  404510:	f002 f92c 	bl	40676c <_fputwc_r>
  404514:	1c43      	adds	r3, r0, #1
  404516:	f104 0401 	add.w	r4, r4, #1
  40451a:	d1f3      	bne.n	404504 <__sprint_r.part.0+0x28>
  40451c:	2300      	movs	r3, #0
  40451e:	f8ca 3008 	str.w	r3, [sl, #8]
  404522:	f8ca 3004 	str.w	r3, [sl, #4]
  404526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40452a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40452e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  404532:	f8ca 3008 	str.w	r3, [sl, #8]
  404536:	f109 0908 	add.w	r9, r9, #8
  40453a:	2b00      	cmp	r3, #0
  40453c:	d1db      	bne.n	4044f6 <__sprint_r.part.0+0x1a>
  40453e:	2000      	movs	r0, #0
  404540:	e7ec      	b.n	40451c <__sprint_r.part.0+0x40>
  404542:	f002 fa5b 	bl	4069fc <__sfvwrite_r>
  404546:	2300      	movs	r3, #0
  404548:	f8ca 3008 	str.w	r3, [sl, #8]
  40454c:	f8ca 3004 	str.w	r3, [sl, #4]
  404550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404554 <_vfiprintf_r>:
  404554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404558:	b0ab      	sub	sp, #172	; 0xac
  40455a:	461c      	mov	r4, r3
  40455c:	9100      	str	r1, [sp, #0]
  40455e:	4690      	mov	r8, r2
  404560:	9304      	str	r3, [sp, #16]
  404562:	9005      	str	r0, [sp, #20]
  404564:	b118      	cbz	r0, 40456e <_vfiprintf_r+0x1a>
  404566:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404568:	2b00      	cmp	r3, #0
  40456a:	f000 80de 	beq.w	40472a <_vfiprintf_r+0x1d6>
  40456e:	9800      	ldr	r0, [sp, #0]
  404570:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  404574:	b28a      	uxth	r2, r1
  404576:	0495      	lsls	r5, r2, #18
  404578:	d407      	bmi.n	40458a <_vfiprintf_r+0x36>
  40457a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40457c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  404580:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404584:	8182      	strh	r2, [r0, #12]
  404586:	6643      	str	r3, [r0, #100]	; 0x64
  404588:	b292      	uxth	r2, r2
  40458a:	0711      	lsls	r1, r2, #28
  40458c:	f140 80b1 	bpl.w	4046f2 <_vfiprintf_r+0x19e>
  404590:	9b00      	ldr	r3, [sp, #0]
  404592:	691b      	ldr	r3, [r3, #16]
  404594:	2b00      	cmp	r3, #0
  404596:	f000 80ac 	beq.w	4046f2 <_vfiprintf_r+0x19e>
  40459a:	f002 021a 	and.w	r2, r2, #26
  40459e:	2a0a      	cmp	r2, #10
  4045a0:	f000 80b5 	beq.w	40470e <_vfiprintf_r+0x1ba>
  4045a4:	2300      	movs	r3, #0
  4045a6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4045aa:	9302      	str	r3, [sp, #8]
  4045ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4045ae:	930e      	str	r3, [sp, #56]	; 0x38
  4045b0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4045b4:	46da      	mov	sl, fp
  4045b6:	f898 3000 	ldrb.w	r3, [r8]
  4045ba:	4644      	mov	r4, r8
  4045bc:	b1fb      	cbz	r3, 4045fe <_vfiprintf_r+0xaa>
  4045be:	2b25      	cmp	r3, #37	; 0x25
  4045c0:	d102      	bne.n	4045c8 <_vfiprintf_r+0x74>
  4045c2:	e01c      	b.n	4045fe <_vfiprintf_r+0xaa>
  4045c4:	2b25      	cmp	r3, #37	; 0x25
  4045c6:	d003      	beq.n	4045d0 <_vfiprintf_r+0x7c>
  4045c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4045cc:	2b00      	cmp	r3, #0
  4045ce:	d1f9      	bne.n	4045c4 <_vfiprintf_r+0x70>
  4045d0:	ebc8 0504 	rsb	r5, r8, r4
  4045d4:	b19d      	cbz	r5, 4045fe <_vfiprintf_r+0xaa>
  4045d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4045d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045da:	f8ca 8000 	str.w	r8, [sl]
  4045de:	3301      	adds	r3, #1
  4045e0:	442a      	add	r2, r5
  4045e2:	2b07      	cmp	r3, #7
  4045e4:	f8ca 5004 	str.w	r5, [sl, #4]
  4045e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4045ea:	930e      	str	r3, [sp, #56]	; 0x38
  4045ec:	dd7b      	ble.n	4046e6 <_vfiprintf_r+0x192>
  4045ee:	2a00      	cmp	r2, #0
  4045f0:	f040 8528 	bne.w	405044 <_vfiprintf_r+0xaf0>
  4045f4:	9b02      	ldr	r3, [sp, #8]
  4045f6:	920e      	str	r2, [sp, #56]	; 0x38
  4045f8:	442b      	add	r3, r5
  4045fa:	46da      	mov	sl, fp
  4045fc:	9302      	str	r3, [sp, #8]
  4045fe:	7823      	ldrb	r3, [r4, #0]
  404600:	2b00      	cmp	r3, #0
  404602:	f000 843e 	beq.w	404e82 <_vfiprintf_r+0x92e>
  404606:	2100      	movs	r1, #0
  404608:	f04f 0300 	mov.w	r3, #0
  40460c:	f04f 32ff 	mov.w	r2, #4294967295
  404610:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404614:	f104 0801 	add.w	r8, r4, #1
  404618:	7863      	ldrb	r3, [r4, #1]
  40461a:	9201      	str	r2, [sp, #4]
  40461c:	4608      	mov	r0, r1
  40461e:	460e      	mov	r6, r1
  404620:	460c      	mov	r4, r1
  404622:	f108 0801 	add.w	r8, r8, #1
  404626:	f1a3 0220 	sub.w	r2, r3, #32
  40462a:	2a58      	cmp	r2, #88	; 0x58
  40462c:	f200 8393 	bhi.w	404d56 <_vfiprintf_r+0x802>
  404630:	e8df f012 	tbh	[pc, r2, lsl #1]
  404634:	03910346 	.word	0x03910346
  404638:	034e0391 	.word	0x034e0391
  40463c:	03910391 	.word	0x03910391
  404640:	03910391 	.word	0x03910391
  404644:	03910391 	.word	0x03910391
  404648:	02670289 	.word	0x02670289
  40464c:	00800391 	.word	0x00800391
  404650:	0391026c 	.word	0x0391026c
  404654:	025901c6 	.word	0x025901c6
  404658:	02590259 	.word	0x02590259
  40465c:	02590259 	.word	0x02590259
  404660:	02590259 	.word	0x02590259
  404664:	02590259 	.word	0x02590259
  404668:	03910391 	.word	0x03910391
  40466c:	03910391 	.word	0x03910391
  404670:	03910391 	.word	0x03910391
  404674:	03910391 	.word	0x03910391
  404678:	03910391 	.word	0x03910391
  40467c:	039101cb 	.word	0x039101cb
  404680:	03910391 	.word	0x03910391
  404684:	03910391 	.word	0x03910391
  404688:	03910391 	.word	0x03910391
  40468c:	03910391 	.word	0x03910391
  404690:	02140391 	.word	0x02140391
  404694:	03910391 	.word	0x03910391
  404698:	03910391 	.word	0x03910391
  40469c:	02ee0391 	.word	0x02ee0391
  4046a0:	03910391 	.word	0x03910391
  4046a4:	03910311 	.word	0x03910311
  4046a8:	03910391 	.word	0x03910391
  4046ac:	03910391 	.word	0x03910391
  4046b0:	03910391 	.word	0x03910391
  4046b4:	03910391 	.word	0x03910391
  4046b8:	03340391 	.word	0x03340391
  4046bc:	0391038a 	.word	0x0391038a
  4046c0:	03910391 	.word	0x03910391
  4046c4:	038a0367 	.word	0x038a0367
  4046c8:	03910391 	.word	0x03910391
  4046cc:	0391036c 	.word	0x0391036c
  4046d0:	02950379 	.word	0x02950379
  4046d4:	02e90085 	.word	0x02e90085
  4046d8:	029b0391 	.word	0x029b0391
  4046dc:	02ba0391 	.word	0x02ba0391
  4046e0:	03910391 	.word	0x03910391
  4046e4:	0353      	.short	0x0353
  4046e6:	f10a 0a08 	add.w	sl, sl, #8
  4046ea:	9b02      	ldr	r3, [sp, #8]
  4046ec:	442b      	add	r3, r5
  4046ee:	9302      	str	r3, [sp, #8]
  4046f0:	e785      	b.n	4045fe <_vfiprintf_r+0xaa>
  4046f2:	9900      	ldr	r1, [sp, #0]
  4046f4:	9805      	ldr	r0, [sp, #20]
  4046f6:	f000 fe61 	bl	4053bc <__swsetup_r>
  4046fa:	2800      	cmp	r0, #0
  4046fc:	f040 8558 	bne.w	4051b0 <_vfiprintf_r+0xc5c>
  404700:	9b00      	ldr	r3, [sp, #0]
  404702:	899a      	ldrh	r2, [r3, #12]
  404704:	f002 021a 	and.w	r2, r2, #26
  404708:	2a0a      	cmp	r2, #10
  40470a:	f47f af4b 	bne.w	4045a4 <_vfiprintf_r+0x50>
  40470e:	9900      	ldr	r1, [sp, #0]
  404710:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  404714:	2b00      	cmp	r3, #0
  404716:	f6ff af45 	blt.w	4045a4 <_vfiprintf_r+0x50>
  40471a:	4623      	mov	r3, r4
  40471c:	4642      	mov	r2, r8
  40471e:	9805      	ldr	r0, [sp, #20]
  404720:	f000 fe16 	bl	405350 <__sbprintf>
  404724:	b02b      	add	sp, #172	; 0xac
  404726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40472a:	f001 ffb5 	bl	406698 <__sinit>
  40472e:	e71e      	b.n	40456e <_vfiprintf_r+0x1a>
  404730:	4264      	negs	r4, r4
  404732:	9304      	str	r3, [sp, #16]
  404734:	f046 0604 	orr.w	r6, r6, #4
  404738:	f898 3000 	ldrb.w	r3, [r8]
  40473c:	e771      	b.n	404622 <_vfiprintf_r+0xce>
  40473e:	2130      	movs	r1, #48	; 0x30
  404740:	9804      	ldr	r0, [sp, #16]
  404742:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  404746:	9901      	ldr	r1, [sp, #4]
  404748:	9406      	str	r4, [sp, #24]
  40474a:	f04f 0300 	mov.w	r3, #0
  40474e:	2278      	movs	r2, #120	; 0x78
  404750:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404754:	2900      	cmp	r1, #0
  404756:	4603      	mov	r3, r0
  404758:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40475c:	6804      	ldr	r4, [r0, #0]
  40475e:	f103 0304 	add.w	r3, r3, #4
  404762:	f04f 0500 	mov.w	r5, #0
  404766:	f046 0202 	orr.w	r2, r6, #2
  40476a:	f2c0 8525 	blt.w	4051b8 <_vfiprintf_r+0xc64>
  40476e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404772:	ea54 0205 	orrs.w	r2, r4, r5
  404776:	f046 0602 	orr.w	r6, r6, #2
  40477a:	9304      	str	r3, [sp, #16]
  40477c:	f040 84bf 	bne.w	4050fe <_vfiprintf_r+0xbaa>
  404780:	48b3      	ldr	r0, [pc, #716]	; (404a50 <_vfiprintf_r+0x4fc>)
  404782:	9b01      	ldr	r3, [sp, #4]
  404784:	2b00      	cmp	r3, #0
  404786:	f040 841c 	bne.w	404fc2 <_vfiprintf_r+0xa6e>
  40478a:	4699      	mov	r9, r3
  40478c:	2300      	movs	r3, #0
  40478e:	9301      	str	r3, [sp, #4]
  404790:	9303      	str	r3, [sp, #12]
  404792:	465f      	mov	r7, fp
  404794:	9b01      	ldr	r3, [sp, #4]
  404796:	9a03      	ldr	r2, [sp, #12]
  404798:	4293      	cmp	r3, r2
  40479a:	bfb8      	it	lt
  40479c:	4613      	movlt	r3, r2
  40479e:	461d      	mov	r5, r3
  4047a0:	f1b9 0f00 	cmp.w	r9, #0
  4047a4:	d000      	beq.n	4047a8 <_vfiprintf_r+0x254>
  4047a6:	3501      	adds	r5, #1
  4047a8:	f016 0302 	ands.w	r3, r6, #2
  4047ac:	9307      	str	r3, [sp, #28]
  4047ae:	bf18      	it	ne
  4047b0:	3502      	addne	r5, #2
  4047b2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4047b6:	9308      	str	r3, [sp, #32]
  4047b8:	f040 82f1 	bne.w	404d9e <_vfiprintf_r+0x84a>
  4047bc:	9b06      	ldr	r3, [sp, #24]
  4047be:	1b5c      	subs	r4, r3, r5
  4047c0:	2c00      	cmp	r4, #0
  4047c2:	f340 82ec 	ble.w	404d9e <_vfiprintf_r+0x84a>
  4047c6:	2c10      	cmp	r4, #16
  4047c8:	f340 8556 	ble.w	405278 <_vfiprintf_r+0xd24>
  4047cc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 404a54 <_vfiprintf_r+0x500>
  4047d0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4047d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4047d6:	46d4      	mov	ip, sl
  4047d8:	2310      	movs	r3, #16
  4047da:	46c2      	mov	sl, r8
  4047dc:	4670      	mov	r0, lr
  4047de:	46a8      	mov	r8, r5
  4047e0:	464d      	mov	r5, r9
  4047e2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4047e6:	e007      	b.n	4047f8 <_vfiprintf_r+0x2a4>
  4047e8:	f100 0e02 	add.w	lr, r0, #2
  4047ec:	f10c 0c08 	add.w	ip, ip, #8
  4047f0:	4608      	mov	r0, r1
  4047f2:	3c10      	subs	r4, #16
  4047f4:	2c10      	cmp	r4, #16
  4047f6:	dd13      	ble.n	404820 <_vfiprintf_r+0x2cc>
  4047f8:	1c41      	adds	r1, r0, #1
  4047fa:	3210      	adds	r2, #16
  4047fc:	2907      	cmp	r1, #7
  4047fe:	920f      	str	r2, [sp, #60]	; 0x3c
  404800:	f8cc 5000 	str.w	r5, [ip]
  404804:	f8cc 3004 	str.w	r3, [ip, #4]
  404808:	910e      	str	r1, [sp, #56]	; 0x38
  40480a:	dded      	ble.n	4047e8 <_vfiprintf_r+0x294>
  40480c:	2a00      	cmp	r2, #0
  40480e:	f040 82b7 	bne.w	404d80 <_vfiprintf_r+0x82c>
  404812:	3c10      	subs	r4, #16
  404814:	2c10      	cmp	r4, #16
  404816:	4610      	mov	r0, r2
  404818:	f04f 0e01 	mov.w	lr, #1
  40481c:	46dc      	mov	ip, fp
  40481e:	dceb      	bgt.n	4047f8 <_vfiprintf_r+0x2a4>
  404820:	46a9      	mov	r9, r5
  404822:	4670      	mov	r0, lr
  404824:	4645      	mov	r5, r8
  404826:	46d0      	mov	r8, sl
  404828:	46e2      	mov	sl, ip
  40482a:	4422      	add	r2, r4
  40482c:	2807      	cmp	r0, #7
  40482e:	920f      	str	r2, [sp, #60]	; 0x3c
  404830:	f8ca 9000 	str.w	r9, [sl]
  404834:	f8ca 4004 	str.w	r4, [sl, #4]
  404838:	900e      	str	r0, [sp, #56]	; 0x38
  40483a:	f300 8375 	bgt.w	404f28 <_vfiprintf_r+0x9d4>
  40483e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404842:	f10a 0a08 	add.w	sl, sl, #8
  404846:	f100 0e01 	add.w	lr, r0, #1
  40484a:	2b00      	cmp	r3, #0
  40484c:	f040 82b0 	bne.w	404db0 <_vfiprintf_r+0x85c>
  404850:	9b07      	ldr	r3, [sp, #28]
  404852:	2b00      	cmp	r3, #0
  404854:	f000 82c3 	beq.w	404dde <_vfiprintf_r+0x88a>
  404858:	3202      	adds	r2, #2
  40485a:	a90c      	add	r1, sp, #48	; 0x30
  40485c:	2302      	movs	r3, #2
  40485e:	f1be 0f07 	cmp.w	lr, #7
  404862:	920f      	str	r2, [sp, #60]	; 0x3c
  404864:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404868:	e88a 000a 	stmia.w	sl, {r1, r3}
  40486c:	f340 8378 	ble.w	404f60 <_vfiprintf_r+0xa0c>
  404870:	2a00      	cmp	r2, #0
  404872:	f040 840a 	bne.w	40508a <_vfiprintf_r+0xb36>
  404876:	9b08      	ldr	r3, [sp, #32]
  404878:	2b80      	cmp	r3, #128	; 0x80
  40487a:	f04f 0e01 	mov.w	lr, #1
  40487e:	4610      	mov	r0, r2
  404880:	46da      	mov	sl, fp
  404882:	f040 82b0 	bne.w	404de6 <_vfiprintf_r+0x892>
  404886:	9b06      	ldr	r3, [sp, #24]
  404888:	1b5c      	subs	r4, r3, r5
  40488a:	2c00      	cmp	r4, #0
  40488c:	f340 82ab 	ble.w	404de6 <_vfiprintf_r+0x892>
  404890:	2c10      	cmp	r4, #16
  404892:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 404a58 <_vfiprintf_r+0x504>
  404896:	f340 850b 	ble.w	4052b0 <_vfiprintf_r+0xd5c>
  40489a:	46d6      	mov	lr, sl
  40489c:	2310      	movs	r3, #16
  40489e:	46c2      	mov	sl, r8
  4048a0:	46a8      	mov	r8, r5
  4048a2:	464d      	mov	r5, r9
  4048a4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4048a8:	e007      	b.n	4048ba <_vfiprintf_r+0x366>
  4048aa:	f100 0c02 	add.w	ip, r0, #2
  4048ae:	f10e 0e08 	add.w	lr, lr, #8
  4048b2:	4608      	mov	r0, r1
  4048b4:	3c10      	subs	r4, #16
  4048b6:	2c10      	cmp	r4, #16
  4048b8:	dd13      	ble.n	4048e2 <_vfiprintf_r+0x38e>
  4048ba:	1c41      	adds	r1, r0, #1
  4048bc:	3210      	adds	r2, #16
  4048be:	2907      	cmp	r1, #7
  4048c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4048c2:	f8ce 5000 	str.w	r5, [lr]
  4048c6:	f8ce 3004 	str.w	r3, [lr, #4]
  4048ca:	910e      	str	r1, [sp, #56]	; 0x38
  4048cc:	dded      	ble.n	4048aa <_vfiprintf_r+0x356>
  4048ce:	2a00      	cmp	r2, #0
  4048d0:	f040 8315 	bne.w	404efe <_vfiprintf_r+0x9aa>
  4048d4:	3c10      	subs	r4, #16
  4048d6:	2c10      	cmp	r4, #16
  4048d8:	f04f 0c01 	mov.w	ip, #1
  4048dc:	4610      	mov	r0, r2
  4048de:	46de      	mov	lr, fp
  4048e0:	dceb      	bgt.n	4048ba <_vfiprintf_r+0x366>
  4048e2:	46a9      	mov	r9, r5
  4048e4:	4645      	mov	r5, r8
  4048e6:	46d0      	mov	r8, sl
  4048e8:	46f2      	mov	sl, lr
  4048ea:	4422      	add	r2, r4
  4048ec:	f1bc 0f07 	cmp.w	ip, #7
  4048f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4048f2:	f8ca 9000 	str.w	r9, [sl]
  4048f6:	f8ca 4004 	str.w	r4, [sl, #4]
  4048fa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  4048fe:	f300 83d2 	bgt.w	4050a6 <_vfiprintf_r+0xb52>
  404902:	9b01      	ldr	r3, [sp, #4]
  404904:	9903      	ldr	r1, [sp, #12]
  404906:	1a5c      	subs	r4, r3, r1
  404908:	2c00      	cmp	r4, #0
  40490a:	f10a 0a08 	add.w	sl, sl, #8
  40490e:	f10c 0e01 	add.w	lr, ip, #1
  404912:	4660      	mov	r0, ip
  404914:	f300 826d 	bgt.w	404df2 <_vfiprintf_r+0x89e>
  404918:	9903      	ldr	r1, [sp, #12]
  40491a:	f8ca 7000 	str.w	r7, [sl]
  40491e:	440a      	add	r2, r1
  404920:	f1be 0f07 	cmp.w	lr, #7
  404924:	920f      	str	r2, [sp, #60]	; 0x3c
  404926:	f8ca 1004 	str.w	r1, [sl, #4]
  40492a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40492e:	f340 82ce 	ble.w	404ece <_vfiprintf_r+0x97a>
  404932:	2a00      	cmp	r2, #0
  404934:	f040 833a 	bne.w	404fac <_vfiprintf_r+0xa58>
  404938:	0770      	lsls	r0, r6, #29
  40493a:	920e      	str	r2, [sp, #56]	; 0x38
  40493c:	d538      	bpl.n	4049b0 <_vfiprintf_r+0x45c>
  40493e:	9b06      	ldr	r3, [sp, #24]
  404940:	1b5c      	subs	r4, r3, r5
  404942:	2c00      	cmp	r4, #0
  404944:	dd34      	ble.n	4049b0 <_vfiprintf_r+0x45c>
  404946:	46da      	mov	sl, fp
  404948:	2c10      	cmp	r4, #16
  40494a:	f340 84ab 	ble.w	4052a4 <_vfiprintf_r+0xd50>
  40494e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 404a54 <_vfiprintf_r+0x500>
  404952:	990e      	ldr	r1, [sp, #56]	; 0x38
  404954:	464f      	mov	r7, r9
  404956:	2610      	movs	r6, #16
  404958:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40495c:	e006      	b.n	40496c <_vfiprintf_r+0x418>
  40495e:	1c88      	adds	r0, r1, #2
  404960:	f10a 0a08 	add.w	sl, sl, #8
  404964:	4619      	mov	r1, r3
  404966:	3c10      	subs	r4, #16
  404968:	2c10      	cmp	r4, #16
  40496a:	dd13      	ble.n	404994 <_vfiprintf_r+0x440>
  40496c:	1c4b      	adds	r3, r1, #1
  40496e:	3210      	adds	r2, #16
  404970:	2b07      	cmp	r3, #7
  404972:	920f      	str	r2, [sp, #60]	; 0x3c
  404974:	f8ca 7000 	str.w	r7, [sl]
  404978:	f8ca 6004 	str.w	r6, [sl, #4]
  40497c:	930e      	str	r3, [sp, #56]	; 0x38
  40497e:	ddee      	ble.n	40495e <_vfiprintf_r+0x40a>
  404980:	2a00      	cmp	r2, #0
  404982:	f040 828e 	bne.w	404ea2 <_vfiprintf_r+0x94e>
  404986:	3c10      	subs	r4, #16
  404988:	2c10      	cmp	r4, #16
  40498a:	f04f 0001 	mov.w	r0, #1
  40498e:	4611      	mov	r1, r2
  404990:	46da      	mov	sl, fp
  404992:	dceb      	bgt.n	40496c <_vfiprintf_r+0x418>
  404994:	46b9      	mov	r9, r7
  404996:	4422      	add	r2, r4
  404998:	2807      	cmp	r0, #7
  40499a:	920f      	str	r2, [sp, #60]	; 0x3c
  40499c:	f8ca 9000 	str.w	r9, [sl]
  4049a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4049a4:	900e      	str	r0, [sp, #56]	; 0x38
  4049a6:	f340 829b 	ble.w	404ee0 <_vfiprintf_r+0x98c>
  4049aa:	2a00      	cmp	r2, #0
  4049ac:	f040 8425 	bne.w	4051fa <_vfiprintf_r+0xca6>
  4049b0:	9b02      	ldr	r3, [sp, #8]
  4049b2:	9a06      	ldr	r2, [sp, #24]
  4049b4:	42aa      	cmp	r2, r5
  4049b6:	bfac      	ite	ge
  4049b8:	189b      	addge	r3, r3, r2
  4049ba:	195b      	addlt	r3, r3, r5
  4049bc:	9302      	str	r3, [sp, #8]
  4049be:	e299      	b.n	404ef4 <_vfiprintf_r+0x9a0>
  4049c0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4049c4:	f898 3000 	ldrb.w	r3, [r8]
  4049c8:	e62b      	b.n	404622 <_vfiprintf_r+0xce>
  4049ca:	9406      	str	r4, [sp, #24]
  4049cc:	2900      	cmp	r1, #0
  4049ce:	f040 84af 	bne.w	405330 <_vfiprintf_r+0xddc>
  4049d2:	f046 0610 	orr.w	r6, r6, #16
  4049d6:	06b3      	lsls	r3, r6, #26
  4049d8:	f140 8312 	bpl.w	405000 <_vfiprintf_r+0xaac>
  4049dc:	9904      	ldr	r1, [sp, #16]
  4049de:	3107      	adds	r1, #7
  4049e0:	f021 0107 	bic.w	r1, r1, #7
  4049e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4049e8:	3108      	adds	r1, #8
  4049ea:	9104      	str	r1, [sp, #16]
  4049ec:	4614      	mov	r4, r2
  4049ee:	461d      	mov	r5, r3
  4049f0:	2a00      	cmp	r2, #0
  4049f2:	f173 0300 	sbcs.w	r3, r3, #0
  4049f6:	f2c0 8386 	blt.w	405106 <_vfiprintf_r+0xbb2>
  4049fa:	9b01      	ldr	r3, [sp, #4]
  4049fc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404a00:	2b00      	cmp	r3, #0
  404a02:	f2c0 831a 	blt.w	40503a <_vfiprintf_r+0xae6>
  404a06:	ea54 0305 	orrs.w	r3, r4, r5
  404a0a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404a0e:	f000 80ed 	beq.w	404bec <_vfiprintf_r+0x698>
  404a12:	2d00      	cmp	r5, #0
  404a14:	bf08      	it	eq
  404a16:	2c0a      	cmpeq	r4, #10
  404a18:	f0c0 80ed 	bcc.w	404bf6 <_vfiprintf_r+0x6a2>
  404a1c:	465f      	mov	r7, fp
  404a1e:	4620      	mov	r0, r4
  404a20:	4629      	mov	r1, r5
  404a22:	220a      	movs	r2, #10
  404a24:	2300      	movs	r3, #0
  404a26:	f003 ffcd 	bl	4089c4 <__aeabi_uldivmod>
  404a2a:	3230      	adds	r2, #48	; 0x30
  404a2c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  404a30:	4620      	mov	r0, r4
  404a32:	4629      	mov	r1, r5
  404a34:	2300      	movs	r3, #0
  404a36:	220a      	movs	r2, #10
  404a38:	f003 ffc4 	bl	4089c4 <__aeabi_uldivmod>
  404a3c:	4604      	mov	r4, r0
  404a3e:	460d      	mov	r5, r1
  404a40:	ea54 0305 	orrs.w	r3, r4, r5
  404a44:	d1eb      	bne.n	404a1e <_vfiprintf_r+0x4ca>
  404a46:	ebc7 030b 	rsb	r3, r7, fp
  404a4a:	9303      	str	r3, [sp, #12]
  404a4c:	e6a2      	b.n	404794 <_vfiprintf_r+0x240>
  404a4e:	bf00      	nop
  404a50:	00409548 	.word	0x00409548
  404a54:	004095b0 	.word	0x004095b0
  404a58:	004095a0 	.word	0x004095a0
  404a5c:	9406      	str	r4, [sp, #24]
  404a5e:	2900      	cmp	r1, #0
  404a60:	f040 8462 	bne.w	405328 <_vfiprintf_r+0xdd4>
  404a64:	f046 0610 	orr.w	r6, r6, #16
  404a68:	f016 0320 	ands.w	r3, r6, #32
  404a6c:	f000 82ae 	beq.w	404fcc <_vfiprintf_r+0xa78>
  404a70:	9b04      	ldr	r3, [sp, #16]
  404a72:	3307      	adds	r3, #7
  404a74:	f023 0307 	bic.w	r3, r3, #7
  404a78:	f04f 0200 	mov.w	r2, #0
  404a7c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404a80:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a84:	f103 0208 	add.w	r2, r3, #8
  404a88:	9b01      	ldr	r3, [sp, #4]
  404a8a:	9204      	str	r2, [sp, #16]
  404a8c:	2b00      	cmp	r3, #0
  404a8e:	f2c0 8174 	blt.w	404d7a <_vfiprintf_r+0x826>
  404a92:	ea54 0305 	orrs.w	r3, r4, r5
  404a96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404a9a:	f040 816e 	bne.w	404d7a <_vfiprintf_r+0x826>
  404a9e:	9b01      	ldr	r3, [sp, #4]
  404aa0:	2b00      	cmp	r3, #0
  404aa2:	f000 8430 	beq.w	405306 <_vfiprintf_r+0xdb2>
  404aa6:	f04f 0900 	mov.w	r9, #0
  404aaa:	2400      	movs	r4, #0
  404aac:	2500      	movs	r5, #0
  404aae:	465f      	mov	r7, fp
  404ab0:	08e2      	lsrs	r2, r4, #3
  404ab2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404ab6:	08e9      	lsrs	r1, r5, #3
  404ab8:	f004 0307 	and.w	r3, r4, #7
  404abc:	460d      	mov	r5, r1
  404abe:	4614      	mov	r4, r2
  404ac0:	3330      	adds	r3, #48	; 0x30
  404ac2:	ea54 0205 	orrs.w	r2, r4, r5
  404ac6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404aca:	d1f1      	bne.n	404ab0 <_vfiprintf_r+0x55c>
  404acc:	07f4      	lsls	r4, r6, #31
  404ace:	d5ba      	bpl.n	404a46 <_vfiprintf_r+0x4f2>
  404ad0:	2b30      	cmp	r3, #48	; 0x30
  404ad2:	d0b8      	beq.n	404a46 <_vfiprintf_r+0x4f2>
  404ad4:	2230      	movs	r2, #48	; 0x30
  404ad6:	1e7b      	subs	r3, r7, #1
  404ad8:	f807 2c01 	strb.w	r2, [r7, #-1]
  404adc:	ebc3 020b 	rsb	r2, r3, fp
  404ae0:	9203      	str	r2, [sp, #12]
  404ae2:	461f      	mov	r7, r3
  404ae4:	e656      	b.n	404794 <_vfiprintf_r+0x240>
  404ae6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404aea:	2400      	movs	r4, #0
  404aec:	f818 3b01 	ldrb.w	r3, [r8], #1
  404af0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404af4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  404af8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404afc:	2a09      	cmp	r2, #9
  404afe:	d9f5      	bls.n	404aec <_vfiprintf_r+0x598>
  404b00:	e591      	b.n	404626 <_vfiprintf_r+0xd2>
  404b02:	f898 3000 	ldrb.w	r3, [r8]
  404b06:	2101      	movs	r1, #1
  404b08:	202b      	movs	r0, #43	; 0x2b
  404b0a:	e58a      	b.n	404622 <_vfiprintf_r+0xce>
  404b0c:	f898 3000 	ldrb.w	r3, [r8]
  404b10:	2b2a      	cmp	r3, #42	; 0x2a
  404b12:	f108 0501 	add.w	r5, r8, #1
  404b16:	f000 83dd 	beq.w	4052d4 <_vfiprintf_r+0xd80>
  404b1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404b1e:	2a09      	cmp	r2, #9
  404b20:	46a8      	mov	r8, r5
  404b22:	bf98      	it	ls
  404b24:	2500      	movls	r5, #0
  404b26:	f200 83ce 	bhi.w	4052c6 <_vfiprintf_r+0xd72>
  404b2a:	f818 3b01 	ldrb.w	r3, [r8], #1
  404b2e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  404b32:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  404b36:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404b3a:	2a09      	cmp	r2, #9
  404b3c:	d9f5      	bls.n	404b2a <_vfiprintf_r+0x5d6>
  404b3e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  404b42:	9201      	str	r2, [sp, #4]
  404b44:	e56f      	b.n	404626 <_vfiprintf_r+0xd2>
  404b46:	9a04      	ldr	r2, [sp, #16]
  404b48:	6814      	ldr	r4, [r2, #0]
  404b4a:	4613      	mov	r3, r2
  404b4c:	2c00      	cmp	r4, #0
  404b4e:	f103 0304 	add.w	r3, r3, #4
  404b52:	f6ff aded 	blt.w	404730 <_vfiprintf_r+0x1dc>
  404b56:	9304      	str	r3, [sp, #16]
  404b58:	f898 3000 	ldrb.w	r3, [r8]
  404b5c:	e561      	b.n	404622 <_vfiprintf_r+0xce>
  404b5e:	9406      	str	r4, [sp, #24]
  404b60:	2900      	cmp	r1, #0
  404b62:	d081      	beq.n	404a68 <_vfiprintf_r+0x514>
  404b64:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404b68:	e77e      	b.n	404a68 <_vfiprintf_r+0x514>
  404b6a:	9a04      	ldr	r2, [sp, #16]
  404b6c:	9406      	str	r4, [sp, #24]
  404b6e:	6817      	ldr	r7, [r2, #0]
  404b70:	f04f 0300 	mov.w	r3, #0
  404b74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404b78:	1d14      	adds	r4, r2, #4
  404b7a:	9b01      	ldr	r3, [sp, #4]
  404b7c:	2f00      	cmp	r7, #0
  404b7e:	f000 8386 	beq.w	40528e <_vfiprintf_r+0xd3a>
  404b82:	2b00      	cmp	r3, #0
  404b84:	f2c0 835f 	blt.w	405246 <_vfiprintf_r+0xcf2>
  404b88:	461a      	mov	r2, r3
  404b8a:	2100      	movs	r1, #0
  404b8c:	4638      	mov	r0, r7
  404b8e:	f002 fc27 	bl	4073e0 <memchr>
  404b92:	2800      	cmp	r0, #0
  404b94:	f000 838f 	beq.w	4052b6 <_vfiprintf_r+0xd62>
  404b98:	1bc3      	subs	r3, r0, r7
  404b9a:	9303      	str	r3, [sp, #12]
  404b9c:	2300      	movs	r3, #0
  404b9e:	9404      	str	r4, [sp, #16]
  404ba0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404ba4:	9301      	str	r3, [sp, #4]
  404ba6:	e5f5      	b.n	404794 <_vfiprintf_r+0x240>
  404ba8:	9406      	str	r4, [sp, #24]
  404baa:	2900      	cmp	r1, #0
  404bac:	f040 83b9 	bne.w	405322 <_vfiprintf_r+0xdce>
  404bb0:	f016 0920 	ands.w	r9, r6, #32
  404bb4:	d135      	bne.n	404c22 <_vfiprintf_r+0x6ce>
  404bb6:	f016 0310 	ands.w	r3, r6, #16
  404bba:	d103      	bne.n	404bc4 <_vfiprintf_r+0x670>
  404bbc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  404bc0:	f040 832a 	bne.w	405218 <_vfiprintf_r+0xcc4>
  404bc4:	9a04      	ldr	r2, [sp, #16]
  404bc6:	4613      	mov	r3, r2
  404bc8:	6814      	ldr	r4, [r2, #0]
  404bca:	9a01      	ldr	r2, [sp, #4]
  404bcc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404bd0:	2a00      	cmp	r2, #0
  404bd2:	f103 0304 	add.w	r3, r3, #4
  404bd6:	f04f 0500 	mov.w	r5, #0
  404bda:	f2c0 8332 	blt.w	405242 <_vfiprintf_r+0xcee>
  404bde:	ea54 0205 	orrs.w	r2, r4, r5
  404be2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404be6:	9304      	str	r3, [sp, #16]
  404be8:	f47f af13 	bne.w	404a12 <_vfiprintf_r+0x4be>
  404bec:	9b01      	ldr	r3, [sp, #4]
  404bee:	2b00      	cmp	r3, #0
  404bf0:	f43f adcc 	beq.w	40478c <_vfiprintf_r+0x238>
  404bf4:	2400      	movs	r4, #0
  404bf6:	af2a      	add	r7, sp, #168	; 0xa8
  404bf8:	3430      	adds	r4, #48	; 0x30
  404bfa:	f807 4d41 	strb.w	r4, [r7, #-65]!
  404bfe:	ebc7 030b 	rsb	r3, r7, fp
  404c02:	9303      	str	r3, [sp, #12]
  404c04:	e5c6      	b.n	404794 <_vfiprintf_r+0x240>
  404c06:	f046 0620 	orr.w	r6, r6, #32
  404c0a:	f898 3000 	ldrb.w	r3, [r8]
  404c0e:	e508      	b.n	404622 <_vfiprintf_r+0xce>
  404c10:	9406      	str	r4, [sp, #24]
  404c12:	2900      	cmp	r1, #0
  404c14:	f040 836e 	bne.w	4052f4 <_vfiprintf_r+0xda0>
  404c18:	f046 0610 	orr.w	r6, r6, #16
  404c1c:	f016 0920 	ands.w	r9, r6, #32
  404c20:	d0c9      	beq.n	404bb6 <_vfiprintf_r+0x662>
  404c22:	9b04      	ldr	r3, [sp, #16]
  404c24:	3307      	adds	r3, #7
  404c26:	f023 0307 	bic.w	r3, r3, #7
  404c2a:	f04f 0200 	mov.w	r2, #0
  404c2e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404c32:	e9d3 4500 	ldrd	r4, r5, [r3]
  404c36:	f103 0208 	add.w	r2, r3, #8
  404c3a:	9b01      	ldr	r3, [sp, #4]
  404c3c:	9204      	str	r2, [sp, #16]
  404c3e:	2b00      	cmp	r3, #0
  404c40:	f2c0 81f9 	blt.w	405036 <_vfiprintf_r+0xae2>
  404c44:	ea54 0305 	orrs.w	r3, r4, r5
  404c48:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404c4c:	f04f 0900 	mov.w	r9, #0
  404c50:	f47f aedf 	bne.w	404a12 <_vfiprintf_r+0x4be>
  404c54:	e7ca      	b.n	404bec <_vfiprintf_r+0x698>
  404c56:	9406      	str	r4, [sp, #24]
  404c58:	2900      	cmp	r1, #0
  404c5a:	f040 8351 	bne.w	405300 <_vfiprintf_r+0xdac>
  404c5e:	06b2      	lsls	r2, r6, #26
  404c60:	48ae      	ldr	r0, [pc, #696]	; (404f1c <_vfiprintf_r+0x9c8>)
  404c62:	d541      	bpl.n	404ce8 <_vfiprintf_r+0x794>
  404c64:	9a04      	ldr	r2, [sp, #16]
  404c66:	3207      	adds	r2, #7
  404c68:	f022 0207 	bic.w	r2, r2, #7
  404c6c:	e9d2 4500 	ldrd	r4, r5, [r2]
  404c70:	f102 0108 	add.w	r1, r2, #8
  404c74:	9104      	str	r1, [sp, #16]
  404c76:	f016 0901 	ands.w	r9, r6, #1
  404c7a:	f000 8177 	beq.w	404f6c <_vfiprintf_r+0xa18>
  404c7e:	ea54 0205 	orrs.w	r2, r4, r5
  404c82:	f040 8226 	bne.w	4050d2 <_vfiprintf_r+0xb7e>
  404c86:	f04f 0300 	mov.w	r3, #0
  404c8a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404c8e:	9b01      	ldr	r3, [sp, #4]
  404c90:	2b00      	cmp	r3, #0
  404c92:	f2c0 8196 	blt.w	404fc2 <_vfiprintf_r+0xa6e>
  404c96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404c9a:	e572      	b.n	404782 <_vfiprintf_r+0x22e>
  404c9c:	9a04      	ldr	r2, [sp, #16]
  404c9e:	9406      	str	r4, [sp, #24]
  404ca0:	6813      	ldr	r3, [r2, #0]
  404ca2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404ca6:	4613      	mov	r3, r2
  404ca8:	f04f 0100 	mov.w	r1, #0
  404cac:	2501      	movs	r5, #1
  404cae:	3304      	adds	r3, #4
  404cb0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404cb4:	9304      	str	r3, [sp, #16]
  404cb6:	9503      	str	r5, [sp, #12]
  404cb8:	af10      	add	r7, sp, #64	; 0x40
  404cba:	2300      	movs	r3, #0
  404cbc:	9301      	str	r3, [sp, #4]
  404cbe:	e573      	b.n	4047a8 <_vfiprintf_r+0x254>
  404cc0:	f898 3000 	ldrb.w	r3, [r8]
  404cc4:	2800      	cmp	r0, #0
  404cc6:	f47f acac 	bne.w	404622 <_vfiprintf_r+0xce>
  404cca:	2101      	movs	r1, #1
  404ccc:	2020      	movs	r0, #32
  404cce:	e4a8      	b.n	404622 <_vfiprintf_r+0xce>
  404cd0:	f046 0601 	orr.w	r6, r6, #1
  404cd4:	f898 3000 	ldrb.w	r3, [r8]
  404cd8:	e4a3      	b.n	404622 <_vfiprintf_r+0xce>
  404cda:	9406      	str	r4, [sp, #24]
  404cdc:	2900      	cmp	r1, #0
  404cde:	f040 830c 	bne.w	4052fa <_vfiprintf_r+0xda6>
  404ce2:	06b2      	lsls	r2, r6, #26
  404ce4:	488e      	ldr	r0, [pc, #568]	; (404f20 <_vfiprintf_r+0x9cc>)
  404ce6:	d4bd      	bmi.n	404c64 <_vfiprintf_r+0x710>
  404ce8:	9904      	ldr	r1, [sp, #16]
  404cea:	06f7      	lsls	r7, r6, #27
  404cec:	460a      	mov	r2, r1
  404cee:	f100 819d 	bmi.w	40502c <_vfiprintf_r+0xad8>
  404cf2:	0675      	lsls	r5, r6, #25
  404cf4:	f140 819a 	bpl.w	40502c <_vfiprintf_r+0xad8>
  404cf8:	3204      	adds	r2, #4
  404cfa:	880c      	ldrh	r4, [r1, #0]
  404cfc:	9204      	str	r2, [sp, #16]
  404cfe:	2500      	movs	r5, #0
  404d00:	e7b9      	b.n	404c76 <_vfiprintf_r+0x722>
  404d02:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  404d06:	f898 3000 	ldrb.w	r3, [r8]
  404d0a:	e48a      	b.n	404622 <_vfiprintf_r+0xce>
  404d0c:	f898 3000 	ldrb.w	r3, [r8]
  404d10:	2b6c      	cmp	r3, #108	; 0x6c
  404d12:	bf03      	ittte	eq
  404d14:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  404d18:	f046 0620 	orreq.w	r6, r6, #32
  404d1c:	f108 0801 	addeq.w	r8, r8, #1
  404d20:	f046 0610 	orrne.w	r6, r6, #16
  404d24:	e47d      	b.n	404622 <_vfiprintf_r+0xce>
  404d26:	2900      	cmp	r1, #0
  404d28:	f040 8309 	bne.w	40533e <_vfiprintf_r+0xdea>
  404d2c:	06b4      	lsls	r4, r6, #26
  404d2e:	f140 821c 	bpl.w	40516a <_vfiprintf_r+0xc16>
  404d32:	9a04      	ldr	r2, [sp, #16]
  404d34:	9902      	ldr	r1, [sp, #8]
  404d36:	6813      	ldr	r3, [r2, #0]
  404d38:	17cd      	asrs	r5, r1, #31
  404d3a:	4608      	mov	r0, r1
  404d3c:	3204      	adds	r2, #4
  404d3e:	4629      	mov	r1, r5
  404d40:	9204      	str	r2, [sp, #16]
  404d42:	e9c3 0100 	strd	r0, r1, [r3]
  404d46:	e436      	b.n	4045b6 <_vfiprintf_r+0x62>
  404d48:	9406      	str	r4, [sp, #24]
  404d4a:	2900      	cmp	r1, #0
  404d4c:	f43f ae43 	beq.w	4049d6 <_vfiprintf_r+0x482>
  404d50:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404d54:	e63f      	b.n	4049d6 <_vfiprintf_r+0x482>
  404d56:	9406      	str	r4, [sp, #24]
  404d58:	2900      	cmp	r1, #0
  404d5a:	f040 82ed 	bne.w	405338 <_vfiprintf_r+0xde4>
  404d5e:	2b00      	cmp	r3, #0
  404d60:	f000 808f 	beq.w	404e82 <_vfiprintf_r+0x92e>
  404d64:	2501      	movs	r5, #1
  404d66:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404d6a:	f04f 0300 	mov.w	r3, #0
  404d6e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404d72:	9503      	str	r5, [sp, #12]
  404d74:	af10      	add	r7, sp, #64	; 0x40
  404d76:	e7a0      	b.n	404cba <_vfiprintf_r+0x766>
  404d78:	9304      	str	r3, [sp, #16]
  404d7a:	f04f 0900 	mov.w	r9, #0
  404d7e:	e696      	b.n	404aae <_vfiprintf_r+0x55a>
  404d80:	aa0d      	add	r2, sp, #52	; 0x34
  404d82:	9900      	ldr	r1, [sp, #0]
  404d84:	9309      	str	r3, [sp, #36]	; 0x24
  404d86:	4648      	mov	r0, r9
  404d88:	f7ff fba8 	bl	4044dc <__sprint_r.part.0>
  404d8c:	2800      	cmp	r0, #0
  404d8e:	d17f      	bne.n	404e90 <_vfiprintf_r+0x93c>
  404d90:	980e      	ldr	r0, [sp, #56]	; 0x38
  404d92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d96:	f100 0e01 	add.w	lr, r0, #1
  404d9a:	46dc      	mov	ip, fp
  404d9c:	e529      	b.n	4047f2 <_vfiprintf_r+0x29e>
  404d9e:	980e      	ldr	r0, [sp, #56]	; 0x38
  404da0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404da2:	f100 0e01 	add.w	lr, r0, #1
  404da6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404daa:	2b00      	cmp	r3, #0
  404dac:	f43f ad50 	beq.w	404850 <_vfiprintf_r+0x2fc>
  404db0:	3201      	adds	r2, #1
  404db2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  404db6:	2301      	movs	r3, #1
  404db8:	f1be 0f07 	cmp.w	lr, #7
  404dbc:	920f      	str	r2, [sp, #60]	; 0x3c
  404dbe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404dc2:	e88a 000a 	stmia.w	sl, {r1, r3}
  404dc6:	f340 80bf 	ble.w	404f48 <_vfiprintf_r+0x9f4>
  404dca:	2a00      	cmp	r2, #0
  404dcc:	f040 814e 	bne.w	40506c <_vfiprintf_r+0xb18>
  404dd0:	9907      	ldr	r1, [sp, #28]
  404dd2:	2900      	cmp	r1, #0
  404dd4:	f040 80be 	bne.w	404f54 <_vfiprintf_r+0xa00>
  404dd8:	469e      	mov	lr, r3
  404dda:	4610      	mov	r0, r2
  404ddc:	46da      	mov	sl, fp
  404dde:	9b08      	ldr	r3, [sp, #32]
  404de0:	2b80      	cmp	r3, #128	; 0x80
  404de2:	f43f ad50 	beq.w	404886 <_vfiprintf_r+0x332>
  404de6:	9b01      	ldr	r3, [sp, #4]
  404de8:	9903      	ldr	r1, [sp, #12]
  404dea:	1a5c      	subs	r4, r3, r1
  404dec:	2c00      	cmp	r4, #0
  404dee:	f77f ad93 	ble.w	404918 <_vfiprintf_r+0x3c4>
  404df2:	2c10      	cmp	r4, #16
  404df4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 404f24 <_vfiprintf_r+0x9d0>
  404df8:	dd25      	ble.n	404e46 <_vfiprintf_r+0x8f2>
  404dfa:	46d4      	mov	ip, sl
  404dfc:	2310      	movs	r3, #16
  404dfe:	46c2      	mov	sl, r8
  404e00:	46a8      	mov	r8, r5
  404e02:	464d      	mov	r5, r9
  404e04:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404e08:	e007      	b.n	404e1a <_vfiprintf_r+0x8c6>
  404e0a:	f100 0e02 	add.w	lr, r0, #2
  404e0e:	f10c 0c08 	add.w	ip, ip, #8
  404e12:	4608      	mov	r0, r1
  404e14:	3c10      	subs	r4, #16
  404e16:	2c10      	cmp	r4, #16
  404e18:	dd11      	ble.n	404e3e <_vfiprintf_r+0x8ea>
  404e1a:	1c41      	adds	r1, r0, #1
  404e1c:	3210      	adds	r2, #16
  404e1e:	2907      	cmp	r1, #7
  404e20:	920f      	str	r2, [sp, #60]	; 0x3c
  404e22:	f8cc 5000 	str.w	r5, [ip]
  404e26:	f8cc 3004 	str.w	r3, [ip, #4]
  404e2a:	910e      	str	r1, [sp, #56]	; 0x38
  404e2c:	dded      	ble.n	404e0a <_vfiprintf_r+0x8b6>
  404e2e:	b9d2      	cbnz	r2, 404e66 <_vfiprintf_r+0x912>
  404e30:	3c10      	subs	r4, #16
  404e32:	2c10      	cmp	r4, #16
  404e34:	f04f 0e01 	mov.w	lr, #1
  404e38:	4610      	mov	r0, r2
  404e3a:	46dc      	mov	ip, fp
  404e3c:	dced      	bgt.n	404e1a <_vfiprintf_r+0x8c6>
  404e3e:	46a9      	mov	r9, r5
  404e40:	4645      	mov	r5, r8
  404e42:	46d0      	mov	r8, sl
  404e44:	46e2      	mov	sl, ip
  404e46:	4422      	add	r2, r4
  404e48:	f1be 0f07 	cmp.w	lr, #7
  404e4c:	920f      	str	r2, [sp, #60]	; 0x3c
  404e4e:	f8ca 9000 	str.w	r9, [sl]
  404e52:	f8ca 4004 	str.w	r4, [sl, #4]
  404e56:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404e5a:	dc2e      	bgt.n	404eba <_vfiprintf_r+0x966>
  404e5c:	f10a 0a08 	add.w	sl, sl, #8
  404e60:	f10e 0e01 	add.w	lr, lr, #1
  404e64:	e558      	b.n	404918 <_vfiprintf_r+0x3c4>
  404e66:	aa0d      	add	r2, sp, #52	; 0x34
  404e68:	9900      	ldr	r1, [sp, #0]
  404e6a:	9301      	str	r3, [sp, #4]
  404e6c:	4648      	mov	r0, r9
  404e6e:	f7ff fb35 	bl	4044dc <__sprint_r.part.0>
  404e72:	b968      	cbnz	r0, 404e90 <_vfiprintf_r+0x93c>
  404e74:	980e      	ldr	r0, [sp, #56]	; 0x38
  404e76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e78:	9b01      	ldr	r3, [sp, #4]
  404e7a:	f100 0e01 	add.w	lr, r0, #1
  404e7e:	46dc      	mov	ip, fp
  404e80:	e7c8      	b.n	404e14 <_vfiprintf_r+0x8c0>
  404e82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404e84:	b123      	cbz	r3, 404e90 <_vfiprintf_r+0x93c>
  404e86:	9805      	ldr	r0, [sp, #20]
  404e88:	9900      	ldr	r1, [sp, #0]
  404e8a:	aa0d      	add	r2, sp, #52	; 0x34
  404e8c:	f7ff fb26 	bl	4044dc <__sprint_r.part.0>
  404e90:	9b00      	ldr	r3, [sp, #0]
  404e92:	899b      	ldrh	r3, [r3, #12]
  404e94:	065a      	lsls	r2, r3, #25
  404e96:	f100 818b 	bmi.w	4051b0 <_vfiprintf_r+0xc5c>
  404e9a:	9802      	ldr	r0, [sp, #8]
  404e9c:	b02b      	add	sp, #172	; 0xac
  404e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ea2:	aa0d      	add	r2, sp, #52	; 0x34
  404ea4:	9900      	ldr	r1, [sp, #0]
  404ea6:	4648      	mov	r0, r9
  404ea8:	f7ff fb18 	bl	4044dc <__sprint_r.part.0>
  404eac:	2800      	cmp	r0, #0
  404eae:	d1ef      	bne.n	404e90 <_vfiprintf_r+0x93c>
  404eb0:	990e      	ldr	r1, [sp, #56]	; 0x38
  404eb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404eb4:	1c48      	adds	r0, r1, #1
  404eb6:	46da      	mov	sl, fp
  404eb8:	e555      	b.n	404966 <_vfiprintf_r+0x412>
  404eba:	2a00      	cmp	r2, #0
  404ebc:	f040 80fb 	bne.w	4050b6 <_vfiprintf_r+0xb62>
  404ec0:	9a03      	ldr	r2, [sp, #12]
  404ec2:	921b      	str	r2, [sp, #108]	; 0x6c
  404ec4:	2301      	movs	r3, #1
  404ec6:	920f      	str	r2, [sp, #60]	; 0x3c
  404ec8:	971a      	str	r7, [sp, #104]	; 0x68
  404eca:	930e      	str	r3, [sp, #56]	; 0x38
  404ecc:	46da      	mov	sl, fp
  404ece:	f10a 0a08 	add.w	sl, sl, #8
  404ed2:	0771      	lsls	r1, r6, #29
  404ed4:	d504      	bpl.n	404ee0 <_vfiprintf_r+0x98c>
  404ed6:	9b06      	ldr	r3, [sp, #24]
  404ed8:	1b5c      	subs	r4, r3, r5
  404eda:	2c00      	cmp	r4, #0
  404edc:	f73f ad34 	bgt.w	404948 <_vfiprintf_r+0x3f4>
  404ee0:	9b02      	ldr	r3, [sp, #8]
  404ee2:	9906      	ldr	r1, [sp, #24]
  404ee4:	42a9      	cmp	r1, r5
  404ee6:	bfac      	ite	ge
  404ee8:	185b      	addge	r3, r3, r1
  404eea:	195b      	addlt	r3, r3, r5
  404eec:	9302      	str	r3, [sp, #8]
  404eee:	2a00      	cmp	r2, #0
  404ef0:	f040 80b3 	bne.w	40505a <_vfiprintf_r+0xb06>
  404ef4:	2300      	movs	r3, #0
  404ef6:	930e      	str	r3, [sp, #56]	; 0x38
  404ef8:	46da      	mov	sl, fp
  404efa:	f7ff bb5c 	b.w	4045b6 <_vfiprintf_r+0x62>
  404efe:	aa0d      	add	r2, sp, #52	; 0x34
  404f00:	9900      	ldr	r1, [sp, #0]
  404f02:	9307      	str	r3, [sp, #28]
  404f04:	4648      	mov	r0, r9
  404f06:	f7ff fae9 	bl	4044dc <__sprint_r.part.0>
  404f0a:	2800      	cmp	r0, #0
  404f0c:	d1c0      	bne.n	404e90 <_vfiprintf_r+0x93c>
  404f0e:	980e      	ldr	r0, [sp, #56]	; 0x38
  404f10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f12:	9b07      	ldr	r3, [sp, #28]
  404f14:	f100 0c01 	add.w	ip, r0, #1
  404f18:	46de      	mov	lr, fp
  404f1a:	e4cb      	b.n	4048b4 <_vfiprintf_r+0x360>
  404f1c:	00409534 	.word	0x00409534
  404f20:	00409548 	.word	0x00409548
  404f24:	004095a0 	.word	0x004095a0
  404f28:	2a00      	cmp	r2, #0
  404f2a:	f040 8133 	bne.w	405194 <_vfiprintf_r+0xc40>
  404f2e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404f32:	2b00      	cmp	r3, #0
  404f34:	f000 80f5 	beq.w	405122 <_vfiprintf_r+0xbce>
  404f38:	2301      	movs	r3, #1
  404f3a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  404f3e:	461a      	mov	r2, r3
  404f40:	931b      	str	r3, [sp, #108]	; 0x6c
  404f42:	469e      	mov	lr, r3
  404f44:	911a      	str	r1, [sp, #104]	; 0x68
  404f46:	46da      	mov	sl, fp
  404f48:	4670      	mov	r0, lr
  404f4a:	f10a 0a08 	add.w	sl, sl, #8
  404f4e:	f10e 0e01 	add.w	lr, lr, #1
  404f52:	e47d      	b.n	404850 <_vfiprintf_r+0x2fc>
  404f54:	a90c      	add	r1, sp, #48	; 0x30
  404f56:	2202      	movs	r2, #2
  404f58:	469e      	mov	lr, r3
  404f5a:	911a      	str	r1, [sp, #104]	; 0x68
  404f5c:	921b      	str	r2, [sp, #108]	; 0x6c
  404f5e:	46da      	mov	sl, fp
  404f60:	4670      	mov	r0, lr
  404f62:	f10a 0a08 	add.w	sl, sl, #8
  404f66:	f10e 0e01 	add.w	lr, lr, #1
  404f6a:	e738      	b.n	404dde <_vfiprintf_r+0x88a>
  404f6c:	9b01      	ldr	r3, [sp, #4]
  404f6e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404f72:	2b00      	cmp	r3, #0
  404f74:	f2c0 812a 	blt.w	4051cc <_vfiprintf_r+0xc78>
  404f78:	ea54 0305 	orrs.w	r3, r4, r5
  404f7c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404f80:	f43f abff 	beq.w	404782 <_vfiprintf_r+0x22e>
  404f84:	465f      	mov	r7, fp
  404f86:	0923      	lsrs	r3, r4, #4
  404f88:	f004 010f 	and.w	r1, r4, #15
  404f8c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404f90:	092a      	lsrs	r2, r5, #4
  404f92:	461c      	mov	r4, r3
  404f94:	4615      	mov	r5, r2
  404f96:	5c43      	ldrb	r3, [r0, r1]
  404f98:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404f9c:	ea54 0305 	orrs.w	r3, r4, r5
  404fa0:	d1f1      	bne.n	404f86 <_vfiprintf_r+0xa32>
  404fa2:	ebc7 030b 	rsb	r3, r7, fp
  404fa6:	9303      	str	r3, [sp, #12]
  404fa8:	f7ff bbf4 	b.w	404794 <_vfiprintf_r+0x240>
  404fac:	aa0d      	add	r2, sp, #52	; 0x34
  404fae:	9900      	ldr	r1, [sp, #0]
  404fb0:	9805      	ldr	r0, [sp, #20]
  404fb2:	f7ff fa93 	bl	4044dc <__sprint_r.part.0>
  404fb6:	2800      	cmp	r0, #0
  404fb8:	f47f af6a 	bne.w	404e90 <_vfiprintf_r+0x93c>
  404fbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404fbe:	46da      	mov	sl, fp
  404fc0:	e787      	b.n	404ed2 <_vfiprintf_r+0x97e>
  404fc2:	f04f 0900 	mov.w	r9, #0
  404fc6:	2400      	movs	r4, #0
  404fc8:	2500      	movs	r5, #0
  404fca:	e7db      	b.n	404f84 <_vfiprintf_r+0xa30>
  404fcc:	f016 0210 	ands.w	r2, r6, #16
  404fd0:	f000 80b2 	beq.w	405138 <_vfiprintf_r+0xbe4>
  404fd4:	9904      	ldr	r1, [sp, #16]
  404fd6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404fda:	460a      	mov	r2, r1
  404fdc:	680c      	ldr	r4, [r1, #0]
  404fde:	9901      	ldr	r1, [sp, #4]
  404fe0:	2900      	cmp	r1, #0
  404fe2:	f102 0204 	add.w	r2, r2, #4
  404fe6:	f04f 0500 	mov.w	r5, #0
  404fea:	f2c0 8159 	blt.w	4052a0 <_vfiprintf_r+0xd4c>
  404fee:	ea54 0105 	orrs.w	r1, r4, r5
  404ff2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404ff6:	9204      	str	r2, [sp, #16]
  404ff8:	f43f ad51 	beq.w	404a9e <_vfiprintf_r+0x54a>
  404ffc:	4699      	mov	r9, r3
  404ffe:	e556      	b.n	404aae <_vfiprintf_r+0x55a>
  405000:	06f7      	lsls	r7, r6, #27
  405002:	d40a      	bmi.n	40501a <_vfiprintf_r+0xac6>
  405004:	0675      	lsls	r5, r6, #25
  405006:	d508      	bpl.n	40501a <_vfiprintf_r+0xac6>
  405008:	9904      	ldr	r1, [sp, #16]
  40500a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40500e:	3104      	adds	r1, #4
  405010:	17e5      	asrs	r5, r4, #31
  405012:	4622      	mov	r2, r4
  405014:	462b      	mov	r3, r5
  405016:	9104      	str	r1, [sp, #16]
  405018:	e4ea      	b.n	4049f0 <_vfiprintf_r+0x49c>
  40501a:	9a04      	ldr	r2, [sp, #16]
  40501c:	6814      	ldr	r4, [r2, #0]
  40501e:	4613      	mov	r3, r2
  405020:	3304      	adds	r3, #4
  405022:	17e5      	asrs	r5, r4, #31
  405024:	9304      	str	r3, [sp, #16]
  405026:	4622      	mov	r2, r4
  405028:	462b      	mov	r3, r5
  40502a:	e4e1      	b.n	4049f0 <_vfiprintf_r+0x49c>
  40502c:	6814      	ldr	r4, [r2, #0]
  40502e:	3204      	adds	r2, #4
  405030:	9204      	str	r2, [sp, #16]
  405032:	2500      	movs	r5, #0
  405034:	e61f      	b.n	404c76 <_vfiprintf_r+0x722>
  405036:	f04f 0900 	mov.w	r9, #0
  40503a:	ea54 0305 	orrs.w	r3, r4, r5
  40503e:	f47f ace8 	bne.w	404a12 <_vfiprintf_r+0x4be>
  405042:	e5d8      	b.n	404bf6 <_vfiprintf_r+0x6a2>
  405044:	aa0d      	add	r2, sp, #52	; 0x34
  405046:	9900      	ldr	r1, [sp, #0]
  405048:	9805      	ldr	r0, [sp, #20]
  40504a:	f7ff fa47 	bl	4044dc <__sprint_r.part.0>
  40504e:	2800      	cmp	r0, #0
  405050:	f47f af1e 	bne.w	404e90 <_vfiprintf_r+0x93c>
  405054:	46da      	mov	sl, fp
  405056:	f7ff bb48 	b.w	4046ea <_vfiprintf_r+0x196>
  40505a:	aa0d      	add	r2, sp, #52	; 0x34
  40505c:	9900      	ldr	r1, [sp, #0]
  40505e:	9805      	ldr	r0, [sp, #20]
  405060:	f7ff fa3c 	bl	4044dc <__sprint_r.part.0>
  405064:	2800      	cmp	r0, #0
  405066:	f43f af45 	beq.w	404ef4 <_vfiprintf_r+0x9a0>
  40506a:	e711      	b.n	404e90 <_vfiprintf_r+0x93c>
  40506c:	aa0d      	add	r2, sp, #52	; 0x34
  40506e:	9900      	ldr	r1, [sp, #0]
  405070:	9805      	ldr	r0, [sp, #20]
  405072:	f7ff fa33 	bl	4044dc <__sprint_r.part.0>
  405076:	2800      	cmp	r0, #0
  405078:	f47f af0a 	bne.w	404e90 <_vfiprintf_r+0x93c>
  40507c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40507e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405080:	f100 0e01 	add.w	lr, r0, #1
  405084:	46da      	mov	sl, fp
  405086:	f7ff bbe3 	b.w	404850 <_vfiprintf_r+0x2fc>
  40508a:	aa0d      	add	r2, sp, #52	; 0x34
  40508c:	9900      	ldr	r1, [sp, #0]
  40508e:	9805      	ldr	r0, [sp, #20]
  405090:	f7ff fa24 	bl	4044dc <__sprint_r.part.0>
  405094:	2800      	cmp	r0, #0
  405096:	f47f aefb 	bne.w	404e90 <_vfiprintf_r+0x93c>
  40509a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40509c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40509e:	f100 0e01 	add.w	lr, r0, #1
  4050a2:	46da      	mov	sl, fp
  4050a4:	e69b      	b.n	404dde <_vfiprintf_r+0x88a>
  4050a6:	2a00      	cmp	r2, #0
  4050a8:	f040 80d8 	bne.w	40525c <_vfiprintf_r+0xd08>
  4050ac:	f04f 0e01 	mov.w	lr, #1
  4050b0:	4610      	mov	r0, r2
  4050b2:	46da      	mov	sl, fp
  4050b4:	e697      	b.n	404de6 <_vfiprintf_r+0x892>
  4050b6:	aa0d      	add	r2, sp, #52	; 0x34
  4050b8:	9900      	ldr	r1, [sp, #0]
  4050ba:	9805      	ldr	r0, [sp, #20]
  4050bc:	f7ff fa0e 	bl	4044dc <__sprint_r.part.0>
  4050c0:	2800      	cmp	r0, #0
  4050c2:	f47f aee5 	bne.w	404e90 <_vfiprintf_r+0x93c>
  4050c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4050c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4050ca:	f103 0e01 	add.w	lr, r3, #1
  4050ce:	46da      	mov	sl, fp
  4050d0:	e422      	b.n	404918 <_vfiprintf_r+0x3c4>
  4050d2:	2230      	movs	r2, #48	; 0x30
  4050d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4050d8:	9a01      	ldr	r2, [sp, #4]
  4050da:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4050de:	2a00      	cmp	r2, #0
  4050e0:	f04f 0300 	mov.w	r3, #0
  4050e4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4050e8:	f046 0302 	orr.w	r3, r6, #2
  4050ec:	f2c0 80cb 	blt.w	405286 <_vfiprintf_r+0xd32>
  4050f0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4050f4:	f046 0602 	orr.w	r6, r6, #2
  4050f8:	f04f 0900 	mov.w	r9, #0
  4050fc:	e742      	b.n	404f84 <_vfiprintf_r+0xa30>
  4050fe:	f04f 0900 	mov.w	r9, #0
  405102:	4890      	ldr	r0, [pc, #576]	; (405344 <_vfiprintf_r+0xdf0>)
  405104:	e73e      	b.n	404f84 <_vfiprintf_r+0xa30>
  405106:	9b01      	ldr	r3, [sp, #4]
  405108:	4264      	negs	r4, r4
  40510a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40510e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405112:	2b00      	cmp	r3, #0
  405114:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405118:	f6ff ac7b 	blt.w	404a12 <_vfiprintf_r+0x4be>
  40511c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405120:	e477      	b.n	404a12 <_vfiprintf_r+0x4be>
  405122:	9b07      	ldr	r3, [sp, #28]
  405124:	2b00      	cmp	r3, #0
  405126:	d072      	beq.n	40520e <_vfiprintf_r+0xcba>
  405128:	ab0c      	add	r3, sp, #48	; 0x30
  40512a:	2202      	movs	r2, #2
  40512c:	931a      	str	r3, [sp, #104]	; 0x68
  40512e:	921b      	str	r2, [sp, #108]	; 0x6c
  405130:	f04f 0e01 	mov.w	lr, #1
  405134:	46da      	mov	sl, fp
  405136:	e713      	b.n	404f60 <_vfiprintf_r+0xa0c>
  405138:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40513c:	d048      	beq.n	4051d0 <_vfiprintf_r+0xc7c>
  40513e:	9904      	ldr	r1, [sp, #16]
  405140:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405144:	460b      	mov	r3, r1
  405146:	880c      	ldrh	r4, [r1, #0]
  405148:	9901      	ldr	r1, [sp, #4]
  40514a:	2900      	cmp	r1, #0
  40514c:	f103 0304 	add.w	r3, r3, #4
  405150:	f04f 0500 	mov.w	r5, #0
  405154:	f6ff ae10 	blt.w	404d78 <_vfiprintf_r+0x824>
  405158:	ea54 0105 	orrs.w	r1, r4, r5
  40515c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405160:	9304      	str	r3, [sp, #16]
  405162:	f43f ac9c 	beq.w	404a9e <_vfiprintf_r+0x54a>
  405166:	4691      	mov	r9, r2
  405168:	e4a1      	b.n	404aae <_vfiprintf_r+0x55a>
  40516a:	06f0      	lsls	r0, r6, #27
  40516c:	d40a      	bmi.n	405184 <_vfiprintf_r+0xc30>
  40516e:	0671      	lsls	r1, r6, #25
  405170:	d508      	bpl.n	405184 <_vfiprintf_r+0xc30>
  405172:	9a04      	ldr	r2, [sp, #16]
  405174:	6813      	ldr	r3, [r2, #0]
  405176:	3204      	adds	r2, #4
  405178:	9204      	str	r2, [sp, #16]
  40517a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40517e:	801a      	strh	r2, [r3, #0]
  405180:	f7ff ba19 	b.w	4045b6 <_vfiprintf_r+0x62>
  405184:	9a04      	ldr	r2, [sp, #16]
  405186:	6813      	ldr	r3, [r2, #0]
  405188:	3204      	adds	r2, #4
  40518a:	9204      	str	r2, [sp, #16]
  40518c:	9a02      	ldr	r2, [sp, #8]
  40518e:	601a      	str	r2, [r3, #0]
  405190:	f7ff ba11 	b.w	4045b6 <_vfiprintf_r+0x62>
  405194:	aa0d      	add	r2, sp, #52	; 0x34
  405196:	9900      	ldr	r1, [sp, #0]
  405198:	9805      	ldr	r0, [sp, #20]
  40519a:	f7ff f99f 	bl	4044dc <__sprint_r.part.0>
  40519e:	2800      	cmp	r0, #0
  4051a0:	f47f ae76 	bne.w	404e90 <_vfiprintf_r+0x93c>
  4051a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4051a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4051a8:	f100 0e01 	add.w	lr, r0, #1
  4051ac:	46da      	mov	sl, fp
  4051ae:	e5fa      	b.n	404da6 <_vfiprintf_r+0x852>
  4051b0:	f04f 30ff 	mov.w	r0, #4294967295
  4051b4:	f7ff bab6 	b.w	404724 <_vfiprintf_r+0x1d0>
  4051b8:	4862      	ldr	r0, [pc, #392]	; (405344 <_vfiprintf_r+0xdf0>)
  4051ba:	4616      	mov	r6, r2
  4051bc:	ea54 0205 	orrs.w	r2, r4, r5
  4051c0:	9304      	str	r3, [sp, #16]
  4051c2:	f04f 0900 	mov.w	r9, #0
  4051c6:	f47f aedd 	bne.w	404f84 <_vfiprintf_r+0xa30>
  4051ca:	e6fc      	b.n	404fc6 <_vfiprintf_r+0xa72>
  4051cc:	9b04      	ldr	r3, [sp, #16]
  4051ce:	e7f5      	b.n	4051bc <_vfiprintf_r+0xc68>
  4051d0:	9a04      	ldr	r2, [sp, #16]
  4051d2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4051d6:	4613      	mov	r3, r2
  4051d8:	6814      	ldr	r4, [r2, #0]
  4051da:	9a01      	ldr	r2, [sp, #4]
  4051dc:	2a00      	cmp	r2, #0
  4051de:	f103 0304 	add.w	r3, r3, #4
  4051e2:	f04f 0500 	mov.w	r5, #0
  4051e6:	f6ff adc7 	blt.w	404d78 <_vfiprintf_r+0x824>
  4051ea:	ea54 0205 	orrs.w	r2, r4, r5
  4051ee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4051f2:	9304      	str	r3, [sp, #16]
  4051f4:	f47f ac5b 	bne.w	404aae <_vfiprintf_r+0x55a>
  4051f8:	e451      	b.n	404a9e <_vfiprintf_r+0x54a>
  4051fa:	aa0d      	add	r2, sp, #52	; 0x34
  4051fc:	9900      	ldr	r1, [sp, #0]
  4051fe:	9805      	ldr	r0, [sp, #20]
  405200:	f7ff f96c 	bl	4044dc <__sprint_r.part.0>
  405204:	2800      	cmp	r0, #0
  405206:	f47f ae43 	bne.w	404e90 <_vfiprintf_r+0x93c>
  40520a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40520c:	e668      	b.n	404ee0 <_vfiprintf_r+0x98c>
  40520e:	4610      	mov	r0, r2
  405210:	f04f 0e01 	mov.w	lr, #1
  405214:	46da      	mov	sl, fp
  405216:	e5e6      	b.n	404de6 <_vfiprintf_r+0x892>
  405218:	9904      	ldr	r1, [sp, #16]
  40521a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40521e:	460a      	mov	r2, r1
  405220:	880c      	ldrh	r4, [r1, #0]
  405222:	9901      	ldr	r1, [sp, #4]
  405224:	2900      	cmp	r1, #0
  405226:	f102 0204 	add.w	r2, r2, #4
  40522a:	f04f 0500 	mov.w	r5, #0
  40522e:	db4e      	blt.n	4052ce <_vfiprintf_r+0xd7a>
  405230:	ea54 0105 	orrs.w	r1, r4, r5
  405234:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405238:	9204      	str	r2, [sp, #16]
  40523a:	4699      	mov	r9, r3
  40523c:	f47f abe9 	bne.w	404a12 <_vfiprintf_r+0x4be>
  405240:	e4d4      	b.n	404bec <_vfiprintf_r+0x698>
  405242:	9304      	str	r3, [sp, #16]
  405244:	e6f9      	b.n	40503a <_vfiprintf_r+0xae6>
  405246:	4638      	mov	r0, r7
  405248:	9404      	str	r4, [sp, #16]
  40524a:	f002 fed9 	bl	408000 <strlen>
  40524e:	2300      	movs	r3, #0
  405250:	9003      	str	r0, [sp, #12]
  405252:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405256:	9301      	str	r3, [sp, #4]
  405258:	f7ff ba9c 	b.w	404794 <_vfiprintf_r+0x240>
  40525c:	aa0d      	add	r2, sp, #52	; 0x34
  40525e:	9900      	ldr	r1, [sp, #0]
  405260:	9805      	ldr	r0, [sp, #20]
  405262:	f7ff f93b 	bl	4044dc <__sprint_r.part.0>
  405266:	2800      	cmp	r0, #0
  405268:	f47f ae12 	bne.w	404e90 <_vfiprintf_r+0x93c>
  40526c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40526e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405270:	f100 0e01 	add.w	lr, r0, #1
  405274:	46da      	mov	sl, fp
  405276:	e5b6      	b.n	404de6 <_vfiprintf_r+0x892>
  405278:	980e      	ldr	r0, [sp, #56]	; 0x38
  40527a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40527c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40534c <_vfiprintf_r+0xdf8>
  405280:	3001      	adds	r0, #1
  405282:	f7ff bad2 	b.w	40482a <_vfiprintf_r+0x2d6>
  405286:	461e      	mov	r6, r3
  405288:	f04f 0900 	mov.w	r9, #0
  40528c:	e67a      	b.n	404f84 <_vfiprintf_r+0xa30>
  40528e:	2b06      	cmp	r3, #6
  405290:	bf28      	it	cs
  405292:	2306      	movcs	r3, #6
  405294:	9303      	str	r3, [sp, #12]
  405296:	9404      	str	r4, [sp, #16]
  405298:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40529c:	4f2a      	ldr	r7, [pc, #168]	; (405348 <_vfiprintf_r+0xdf4>)
  40529e:	e50c      	b.n	404cba <_vfiprintf_r+0x766>
  4052a0:	9204      	str	r2, [sp, #16]
  4052a2:	e56a      	b.n	404d7a <_vfiprintf_r+0x826>
  4052a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4052a6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40534c <_vfiprintf_r+0xdf8>
  4052aa:	3001      	adds	r0, #1
  4052ac:	f7ff bb73 	b.w	404996 <_vfiprintf_r+0x442>
  4052b0:	46f4      	mov	ip, lr
  4052b2:	f7ff bb1a 	b.w	4048ea <_vfiprintf_r+0x396>
  4052b6:	9b01      	ldr	r3, [sp, #4]
  4052b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4052bc:	9303      	str	r3, [sp, #12]
  4052be:	9404      	str	r4, [sp, #16]
  4052c0:	9001      	str	r0, [sp, #4]
  4052c2:	f7ff ba67 	b.w	404794 <_vfiprintf_r+0x240>
  4052c6:	2200      	movs	r2, #0
  4052c8:	9201      	str	r2, [sp, #4]
  4052ca:	f7ff b9ac 	b.w	404626 <_vfiprintf_r+0xd2>
  4052ce:	9204      	str	r2, [sp, #16]
  4052d0:	4699      	mov	r9, r3
  4052d2:	e6b2      	b.n	40503a <_vfiprintf_r+0xae6>
  4052d4:	9a04      	ldr	r2, [sp, #16]
  4052d6:	6813      	ldr	r3, [r2, #0]
  4052d8:	9301      	str	r3, [sp, #4]
  4052da:	3204      	adds	r2, #4
  4052dc:	2b00      	cmp	r3, #0
  4052de:	9204      	str	r2, [sp, #16]
  4052e0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4052e4:	46a8      	mov	r8, r5
  4052e6:	f6bf a99c 	bge.w	404622 <_vfiprintf_r+0xce>
  4052ea:	f04f 32ff 	mov.w	r2, #4294967295
  4052ee:	9201      	str	r2, [sp, #4]
  4052f0:	f7ff b997 	b.w	404622 <_vfiprintf_r+0xce>
  4052f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4052f8:	e48e      	b.n	404c18 <_vfiprintf_r+0x6c4>
  4052fa:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4052fe:	e4f0      	b.n	404ce2 <_vfiprintf_r+0x78e>
  405300:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405304:	e4ab      	b.n	404c5e <_vfiprintf_r+0x70a>
  405306:	4699      	mov	r9, r3
  405308:	07f3      	lsls	r3, r6, #31
  40530a:	d505      	bpl.n	405318 <_vfiprintf_r+0xdc4>
  40530c:	af2a      	add	r7, sp, #168	; 0xa8
  40530e:	2330      	movs	r3, #48	; 0x30
  405310:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405314:	f7ff bb97 	b.w	404a46 <_vfiprintf_r+0x4f2>
  405318:	9b01      	ldr	r3, [sp, #4]
  40531a:	9303      	str	r3, [sp, #12]
  40531c:	465f      	mov	r7, fp
  40531e:	f7ff ba39 	b.w	404794 <_vfiprintf_r+0x240>
  405322:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405326:	e443      	b.n	404bb0 <_vfiprintf_r+0x65c>
  405328:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40532c:	f7ff bb9a 	b.w	404a64 <_vfiprintf_r+0x510>
  405330:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405334:	f7ff bb4d 	b.w	4049d2 <_vfiprintf_r+0x47e>
  405338:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40533c:	e50f      	b.n	404d5e <_vfiprintf_r+0x80a>
  40533e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405342:	e4f3      	b.n	404d2c <_vfiprintf_r+0x7d8>
  405344:	00409548 	.word	0x00409548
  405348:	0040955c 	.word	0x0040955c
  40534c:	004095b0 	.word	0x004095b0

00405350 <__sbprintf>:
  405350:	b5f0      	push	{r4, r5, r6, r7, lr}
  405352:	460c      	mov	r4, r1
  405354:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  405358:	8989      	ldrh	r1, [r1, #12]
  40535a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40535c:	89e5      	ldrh	r5, [r4, #14]
  40535e:	9619      	str	r6, [sp, #100]	; 0x64
  405360:	f021 0102 	bic.w	r1, r1, #2
  405364:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405366:	f8ad 500e 	strh.w	r5, [sp, #14]
  40536a:	2500      	movs	r5, #0
  40536c:	69e7      	ldr	r7, [r4, #28]
  40536e:	f8ad 100c 	strh.w	r1, [sp, #12]
  405372:	9609      	str	r6, [sp, #36]	; 0x24
  405374:	9506      	str	r5, [sp, #24]
  405376:	ae1a      	add	r6, sp, #104	; 0x68
  405378:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40537c:	4669      	mov	r1, sp
  40537e:	9600      	str	r6, [sp, #0]
  405380:	9604      	str	r6, [sp, #16]
  405382:	9502      	str	r5, [sp, #8]
  405384:	9505      	str	r5, [sp, #20]
  405386:	9707      	str	r7, [sp, #28]
  405388:	4606      	mov	r6, r0
  40538a:	f7ff f8e3 	bl	404554 <_vfiprintf_r>
  40538e:	1e05      	subs	r5, r0, #0
  405390:	db07      	blt.n	4053a2 <__sbprintf+0x52>
  405392:	4630      	mov	r0, r6
  405394:	4669      	mov	r1, sp
  405396:	f001 f8eb 	bl	406570 <_fflush_r>
  40539a:	2800      	cmp	r0, #0
  40539c:	bf18      	it	ne
  40539e:	f04f 35ff 	movne.w	r5, #4294967295
  4053a2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4053a6:	065b      	lsls	r3, r3, #25
  4053a8:	d503      	bpl.n	4053b2 <__sbprintf+0x62>
  4053aa:	89a3      	ldrh	r3, [r4, #12]
  4053ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053b0:	81a3      	strh	r3, [r4, #12]
  4053b2:	4628      	mov	r0, r5
  4053b4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4053b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053ba:	bf00      	nop

004053bc <__swsetup_r>:
  4053bc:	b538      	push	{r3, r4, r5, lr}
  4053be:	4b30      	ldr	r3, [pc, #192]	; (405480 <__swsetup_r+0xc4>)
  4053c0:	681b      	ldr	r3, [r3, #0]
  4053c2:	4605      	mov	r5, r0
  4053c4:	460c      	mov	r4, r1
  4053c6:	b113      	cbz	r3, 4053ce <__swsetup_r+0x12>
  4053c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4053ca:	2a00      	cmp	r2, #0
  4053cc:	d038      	beq.n	405440 <__swsetup_r+0x84>
  4053ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4053d2:	b293      	uxth	r3, r2
  4053d4:	0718      	lsls	r0, r3, #28
  4053d6:	d50c      	bpl.n	4053f2 <__swsetup_r+0x36>
  4053d8:	6920      	ldr	r0, [r4, #16]
  4053da:	b1a8      	cbz	r0, 405408 <__swsetup_r+0x4c>
  4053dc:	f013 0201 	ands.w	r2, r3, #1
  4053e0:	d01e      	beq.n	405420 <__swsetup_r+0x64>
  4053e2:	6963      	ldr	r3, [r4, #20]
  4053e4:	2200      	movs	r2, #0
  4053e6:	425b      	negs	r3, r3
  4053e8:	61a3      	str	r3, [r4, #24]
  4053ea:	60a2      	str	r2, [r4, #8]
  4053ec:	b1f0      	cbz	r0, 40542c <__swsetup_r+0x70>
  4053ee:	2000      	movs	r0, #0
  4053f0:	bd38      	pop	{r3, r4, r5, pc}
  4053f2:	06d9      	lsls	r1, r3, #27
  4053f4:	d53c      	bpl.n	405470 <__swsetup_r+0xb4>
  4053f6:	0758      	lsls	r0, r3, #29
  4053f8:	d426      	bmi.n	405448 <__swsetup_r+0x8c>
  4053fa:	6920      	ldr	r0, [r4, #16]
  4053fc:	f042 0308 	orr.w	r3, r2, #8
  405400:	81a3      	strh	r3, [r4, #12]
  405402:	b29b      	uxth	r3, r3
  405404:	2800      	cmp	r0, #0
  405406:	d1e9      	bne.n	4053dc <__swsetup_r+0x20>
  405408:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40540c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405410:	d0e4      	beq.n	4053dc <__swsetup_r+0x20>
  405412:	4628      	mov	r0, r5
  405414:	4621      	mov	r1, r4
  405416:	f001 fcdb 	bl	406dd0 <__smakebuf_r>
  40541a:	89a3      	ldrh	r3, [r4, #12]
  40541c:	6920      	ldr	r0, [r4, #16]
  40541e:	e7dd      	b.n	4053dc <__swsetup_r+0x20>
  405420:	0799      	lsls	r1, r3, #30
  405422:	bf58      	it	pl
  405424:	6962      	ldrpl	r2, [r4, #20]
  405426:	60a2      	str	r2, [r4, #8]
  405428:	2800      	cmp	r0, #0
  40542a:	d1e0      	bne.n	4053ee <__swsetup_r+0x32>
  40542c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405430:	061a      	lsls	r2, r3, #24
  405432:	d5dd      	bpl.n	4053f0 <__swsetup_r+0x34>
  405434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405438:	81a3      	strh	r3, [r4, #12]
  40543a:	f04f 30ff 	mov.w	r0, #4294967295
  40543e:	bd38      	pop	{r3, r4, r5, pc}
  405440:	4618      	mov	r0, r3
  405442:	f001 f929 	bl	406698 <__sinit>
  405446:	e7c2      	b.n	4053ce <__swsetup_r+0x12>
  405448:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40544a:	b151      	cbz	r1, 405462 <__swsetup_r+0xa6>
  40544c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405450:	4299      	cmp	r1, r3
  405452:	d004      	beq.n	40545e <__swsetup_r+0xa2>
  405454:	4628      	mov	r0, r5
  405456:	f001 f9e9 	bl	40682c <_free_r>
  40545a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40545e:	2300      	movs	r3, #0
  405460:	6323      	str	r3, [r4, #48]	; 0x30
  405462:	2300      	movs	r3, #0
  405464:	6920      	ldr	r0, [r4, #16]
  405466:	6063      	str	r3, [r4, #4]
  405468:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40546c:	6020      	str	r0, [r4, #0]
  40546e:	e7c5      	b.n	4053fc <__swsetup_r+0x40>
  405470:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405474:	2309      	movs	r3, #9
  405476:	602b      	str	r3, [r5, #0]
  405478:	f04f 30ff 	mov.w	r0, #4294967295
  40547c:	81a2      	strh	r2, [r4, #12]
  40547e:	bd38      	pop	{r3, r4, r5, pc}
  405480:	20400430 	.word	0x20400430

00405484 <register_fini>:
  405484:	4b02      	ldr	r3, [pc, #8]	; (405490 <register_fini+0xc>)
  405486:	b113      	cbz	r3, 40548e <register_fini+0xa>
  405488:	4802      	ldr	r0, [pc, #8]	; (405494 <register_fini+0x10>)
  40548a:	f000 b805 	b.w	405498 <atexit>
  40548e:	4770      	bx	lr
  405490:	00000000 	.word	0x00000000
  405494:	004066ad 	.word	0x004066ad

00405498 <atexit>:
  405498:	2300      	movs	r3, #0
  40549a:	4601      	mov	r1, r0
  40549c:	461a      	mov	r2, r3
  40549e:	4618      	mov	r0, r3
  4054a0:	f002 bf40 	b.w	408324 <__register_exitproc>

004054a4 <quorem>:
  4054a4:	6902      	ldr	r2, [r0, #16]
  4054a6:	690b      	ldr	r3, [r1, #16]
  4054a8:	4293      	cmp	r3, r2
  4054aa:	f300 808d 	bgt.w	4055c8 <quorem+0x124>
  4054ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054b2:	f103 38ff 	add.w	r8, r3, #4294967295
  4054b6:	f101 0714 	add.w	r7, r1, #20
  4054ba:	f100 0b14 	add.w	fp, r0, #20
  4054be:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4054c2:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4054c6:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4054ca:	b083      	sub	sp, #12
  4054cc:	3201      	adds	r2, #1
  4054ce:	fbb3 f9f2 	udiv	r9, r3, r2
  4054d2:	eb0b 0304 	add.w	r3, fp, r4
  4054d6:	9400      	str	r4, [sp, #0]
  4054d8:	eb07 0a04 	add.w	sl, r7, r4
  4054dc:	9301      	str	r3, [sp, #4]
  4054de:	f1b9 0f00 	cmp.w	r9, #0
  4054e2:	d039      	beq.n	405558 <quorem+0xb4>
  4054e4:	2500      	movs	r5, #0
  4054e6:	46bc      	mov	ip, r7
  4054e8:	46de      	mov	lr, fp
  4054ea:	462b      	mov	r3, r5
  4054ec:	f85c 6b04 	ldr.w	r6, [ip], #4
  4054f0:	f8de 2000 	ldr.w	r2, [lr]
  4054f4:	b2b4      	uxth	r4, r6
  4054f6:	fb09 5504 	mla	r5, r9, r4, r5
  4054fa:	0c36      	lsrs	r6, r6, #16
  4054fc:	0c2c      	lsrs	r4, r5, #16
  4054fe:	fb09 4406 	mla	r4, r9, r6, r4
  405502:	b2ad      	uxth	r5, r5
  405504:	1b5b      	subs	r3, r3, r5
  405506:	b2a6      	uxth	r6, r4
  405508:	fa13 f382 	uxtah	r3, r3, r2
  40550c:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  405510:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405514:	b29b      	uxth	r3, r3
  405516:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40551a:	45e2      	cmp	sl, ip
  40551c:	f84e 3b04 	str.w	r3, [lr], #4
  405520:	ea4f 4514 	mov.w	r5, r4, lsr #16
  405524:	ea4f 4326 	mov.w	r3, r6, asr #16
  405528:	d2e0      	bcs.n	4054ec <quorem+0x48>
  40552a:	9b00      	ldr	r3, [sp, #0]
  40552c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405530:	b993      	cbnz	r3, 405558 <quorem+0xb4>
  405532:	9c01      	ldr	r4, [sp, #4]
  405534:	1f23      	subs	r3, r4, #4
  405536:	459b      	cmp	fp, r3
  405538:	d20c      	bcs.n	405554 <quorem+0xb0>
  40553a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40553e:	b94b      	cbnz	r3, 405554 <quorem+0xb0>
  405540:	f1a4 0308 	sub.w	r3, r4, #8
  405544:	e002      	b.n	40554c <quorem+0xa8>
  405546:	681a      	ldr	r2, [r3, #0]
  405548:	3b04      	subs	r3, #4
  40554a:	b91a      	cbnz	r2, 405554 <quorem+0xb0>
  40554c:	459b      	cmp	fp, r3
  40554e:	f108 38ff 	add.w	r8, r8, #4294967295
  405552:	d3f8      	bcc.n	405546 <quorem+0xa2>
  405554:	f8c0 8010 	str.w	r8, [r0, #16]
  405558:	4604      	mov	r4, r0
  40555a:	f002 fa01 	bl	407960 <__mcmp>
  40555e:	2800      	cmp	r0, #0
  405560:	db2e      	blt.n	4055c0 <quorem+0x11c>
  405562:	f109 0901 	add.w	r9, r9, #1
  405566:	465d      	mov	r5, fp
  405568:	2300      	movs	r3, #0
  40556a:	f857 1b04 	ldr.w	r1, [r7], #4
  40556e:	6828      	ldr	r0, [r5, #0]
  405570:	b28a      	uxth	r2, r1
  405572:	1a9a      	subs	r2, r3, r2
  405574:	0c09      	lsrs	r1, r1, #16
  405576:	fa12 f280 	uxtah	r2, r2, r0
  40557a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40557e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405582:	b291      	uxth	r1, r2
  405584:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405588:	45ba      	cmp	sl, r7
  40558a:	f845 1b04 	str.w	r1, [r5], #4
  40558e:	ea4f 4323 	mov.w	r3, r3, asr #16
  405592:	d2ea      	bcs.n	40556a <quorem+0xc6>
  405594:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405598:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40559c:	b982      	cbnz	r2, 4055c0 <quorem+0x11c>
  40559e:	1f1a      	subs	r2, r3, #4
  4055a0:	4593      	cmp	fp, r2
  4055a2:	d20b      	bcs.n	4055bc <quorem+0x118>
  4055a4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4055a8:	b942      	cbnz	r2, 4055bc <quorem+0x118>
  4055aa:	3b08      	subs	r3, #8
  4055ac:	e002      	b.n	4055b4 <quorem+0x110>
  4055ae:	681a      	ldr	r2, [r3, #0]
  4055b0:	3b04      	subs	r3, #4
  4055b2:	b91a      	cbnz	r2, 4055bc <quorem+0x118>
  4055b4:	459b      	cmp	fp, r3
  4055b6:	f108 38ff 	add.w	r8, r8, #4294967295
  4055ba:	d3f8      	bcc.n	4055ae <quorem+0x10a>
  4055bc:	f8c4 8010 	str.w	r8, [r4, #16]
  4055c0:	4648      	mov	r0, r9
  4055c2:	b003      	add	sp, #12
  4055c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055c8:	2000      	movs	r0, #0
  4055ca:	4770      	bx	lr
  4055cc:	0000      	movs	r0, r0
	...

004055d0 <_dtoa_r>:
  4055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055d4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4055d6:	b097      	sub	sp, #92	; 0x5c
  4055d8:	4681      	mov	r9, r0
  4055da:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  4055dc:	4692      	mov	sl, r2
  4055de:	469b      	mov	fp, r3
  4055e0:	b149      	cbz	r1, 4055f6 <_dtoa_r+0x26>
  4055e2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4055e4:	604a      	str	r2, [r1, #4]
  4055e6:	2301      	movs	r3, #1
  4055e8:	4093      	lsls	r3, r2
  4055ea:	608b      	str	r3, [r1, #8]
  4055ec:	f001 ffd6 	bl	40759c <_Bfree>
  4055f0:	2300      	movs	r3, #0
  4055f2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4055f6:	f1bb 0f00 	cmp.w	fp, #0
  4055fa:	46d8      	mov	r8, fp
  4055fc:	db33      	blt.n	405666 <_dtoa_r+0x96>
  4055fe:	2300      	movs	r3, #0
  405600:	6023      	str	r3, [r4, #0]
  405602:	4ba5      	ldr	r3, [pc, #660]	; (405898 <_dtoa_r+0x2c8>)
  405604:	461a      	mov	r2, r3
  405606:	ea08 0303 	and.w	r3, r8, r3
  40560a:	4293      	cmp	r3, r2
  40560c:	d014      	beq.n	405638 <_dtoa_r+0x68>
  40560e:	4650      	mov	r0, sl
  405610:	4659      	mov	r1, fp
  405612:	2200      	movs	r2, #0
  405614:	2300      	movs	r3, #0
  405616:	f7fd f965 	bl	4028e4 <__aeabi_dcmpeq>
  40561a:	4605      	mov	r5, r0
  40561c:	b348      	cbz	r0, 405672 <_dtoa_r+0xa2>
  40561e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405620:	2301      	movs	r3, #1
  405622:	6013      	str	r3, [r2, #0]
  405624:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405626:	2b00      	cmp	r3, #0
  405628:	f000 80c5 	beq.w	4057b6 <_dtoa_r+0x1e6>
  40562c:	489b      	ldr	r0, [pc, #620]	; (40589c <_dtoa_r+0x2cc>)
  40562e:	6018      	str	r0, [r3, #0]
  405630:	3801      	subs	r0, #1
  405632:	b017      	add	sp, #92	; 0x5c
  405634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405638:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40563a:	f242 730f 	movw	r3, #9999	; 0x270f
  40563e:	6013      	str	r3, [r2, #0]
  405640:	f1ba 0f00 	cmp.w	sl, #0
  405644:	f000 80a2 	beq.w	40578c <_dtoa_r+0x1bc>
  405648:	4895      	ldr	r0, [pc, #596]	; (4058a0 <_dtoa_r+0x2d0>)
  40564a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40564c:	2b00      	cmp	r3, #0
  40564e:	d0f0      	beq.n	405632 <_dtoa_r+0x62>
  405650:	78c3      	ldrb	r3, [r0, #3]
  405652:	2b00      	cmp	r3, #0
  405654:	f000 80b1 	beq.w	4057ba <_dtoa_r+0x1ea>
  405658:	f100 0308 	add.w	r3, r0, #8
  40565c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40565e:	6013      	str	r3, [r2, #0]
  405660:	b017      	add	sp, #92	; 0x5c
  405662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405666:	2301      	movs	r3, #1
  405668:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40566c:	6023      	str	r3, [r4, #0]
  40566e:	46c3      	mov	fp, r8
  405670:	e7c7      	b.n	405602 <_dtoa_r+0x32>
  405672:	aa14      	add	r2, sp, #80	; 0x50
  405674:	ab15      	add	r3, sp, #84	; 0x54
  405676:	9201      	str	r2, [sp, #4]
  405678:	9300      	str	r3, [sp, #0]
  40567a:	4652      	mov	r2, sl
  40567c:	465b      	mov	r3, fp
  40567e:	4648      	mov	r0, r9
  405680:	f002 fa18 	bl	407ab4 <__d2b>
  405684:	ea5f 5418 	movs.w	r4, r8, lsr #20
  405688:	9008      	str	r0, [sp, #32]
  40568a:	f040 8088 	bne.w	40579e <_dtoa_r+0x1ce>
  40568e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405690:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405692:	442c      	add	r4, r5
  405694:	f204 4332 	addw	r3, r4, #1074	; 0x432
  405698:	2b20      	cmp	r3, #32
  40569a:	f340 8291 	ble.w	405bc0 <_dtoa_r+0x5f0>
  40569e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4056a2:	f204 4012 	addw	r0, r4, #1042	; 0x412
  4056a6:	fa08 f803 	lsl.w	r8, r8, r3
  4056aa:	fa2a f000 	lsr.w	r0, sl, r0
  4056ae:	ea40 0008 	orr.w	r0, r0, r8
  4056b2:	f7fd f84b 	bl	40274c <__aeabi_ui2d>
  4056b6:	2301      	movs	r3, #1
  4056b8:	3c01      	subs	r4, #1
  4056ba:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4056be:	9310      	str	r3, [sp, #64]	; 0x40
  4056c0:	2200      	movs	r2, #0
  4056c2:	4b78      	ldr	r3, [pc, #480]	; (4058a4 <_dtoa_r+0x2d4>)
  4056c4:	f7fc ff04 	bl	4024d0 <__aeabi_dsub>
  4056c8:	a36d      	add	r3, pc, #436	; (adr r3, 405880 <_dtoa_r+0x2b0>)
  4056ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056ce:	f002 ff51 	bl	408574 <__aeabi_dmul>
  4056d2:	a36d      	add	r3, pc, #436	; (adr r3, 405888 <_dtoa_r+0x2b8>)
  4056d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056d8:	f7fc fefc 	bl	4024d4 <__adddf3>
  4056dc:	4606      	mov	r6, r0
  4056de:	4620      	mov	r0, r4
  4056e0:	460f      	mov	r7, r1
  4056e2:	f7fd f843 	bl	40276c <__aeabi_i2d>
  4056e6:	a36a      	add	r3, pc, #424	; (adr r3, 405890 <_dtoa_r+0x2c0>)
  4056e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056ec:	f002 ff42 	bl	408574 <__aeabi_dmul>
  4056f0:	4602      	mov	r2, r0
  4056f2:	460b      	mov	r3, r1
  4056f4:	4630      	mov	r0, r6
  4056f6:	4639      	mov	r1, r7
  4056f8:	f7fc feec 	bl	4024d4 <__adddf3>
  4056fc:	4606      	mov	r6, r0
  4056fe:	460f      	mov	r7, r1
  405700:	f7fd f922 	bl	402948 <__aeabi_d2iz>
  405704:	2200      	movs	r2, #0
  405706:	9004      	str	r0, [sp, #16]
  405708:	2300      	movs	r3, #0
  40570a:	4630      	mov	r0, r6
  40570c:	4639      	mov	r1, r7
  40570e:	f7fd f8f3 	bl	4028f8 <__aeabi_dcmplt>
  405712:	2800      	cmp	r0, #0
  405714:	f040 8230 	bne.w	405b78 <_dtoa_r+0x5a8>
  405718:	9e04      	ldr	r6, [sp, #16]
  40571a:	2e16      	cmp	r6, #22
  40571c:	f200 8229 	bhi.w	405b72 <_dtoa_r+0x5a2>
  405720:	4b61      	ldr	r3, [pc, #388]	; (4058a8 <_dtoa_r+0x2d8>)
  405722:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  405726:	e9d3 0100 	ldrd	r0, r1, [r3]
  40572a:	4652      	mov	r2, sl
  40572c:	465b      	mov	r3, fp
  40572e:	f7fd f901 	bl	402934 <__aeabi_dcmpgt>
  405732:	2800      	cmp	r0, #0
  405734:	f000 8249 	beq.w	405bca <_dtoa_r+0x5fa>
  405738:	1e73      	subs	r3, r6, #1
  40573a:	9304      	str	r3, [sp, #16]
  40573c:	2300      	movs	r3, #0
  40573e:	930c      	str	r3, [sp, #48]	; 0x30
  405740:	1b2c      	subs	r4, r5, r4
  405742:	1e63      	subs	r3, r4, #1
  405744:	9302      	str	r3, [sp, #8]
  405746:	f100 8232 	bmi.w	405bae <_dtoa_r+0x5de>
  40574a:	2300      	movs	r3, #0
  40574c:	9305      	str	r3, [sp, #20]
  40574e:	9b04      	ldr	r3, [sp, #16]
  405750:	2b00      	cmp	r3, #0
  405752:	f2c0 8223 	blt.w	405b9c <_dtoa_r+0x5cc>
  405756:	9a02      	ldr	r2, [sp, #8]
  405758:	930b      	str	r3, [sp, #44]	; 0x2c
  40575a:	4611      	mov	r1, r2
  40575c:	4419      	add	r1, r3
  40575e:	2300      	movs	r3, #0
  405760:	9102      	str	r1, [sp, #8]
  405762:	930a      	str	r3, [sp, #40]	; 0x28
  405764:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405766:	2b09      	cmp	r3, #9
  405768:	d829      	bhi.n	4057be <_dtoa_r+0x1ee>
  40576a:	2b05      	cmp	r3, #5
  40576c:	f340 8658 	ble.w	406420 <_dtoa_r+0xe50>
  405770:	3b04      	subs	r3, #4
  405772:	9320      	str	r3, [sp, #128]	; 0x80
  405774:	2500      	movs	r5, #0
  405776:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405778:	3b02      	subs	r3, #2
  40577a:	2b03      	cmp	r3, #3
  40577c:	f200 8635 	bhi.w	4063ea <_dtoa_r+0xe1a>
  405780:	e8df f013 	tbh	[pc, r3, lsl #1]
  405784:	0228032c 	.word	0x0228032c
  405788:	04590337 	.word	0x04590337
  40578c:	4b44      	ldr	r3, [pc, #272]	; (4058a0 <_dtoa_r+0x2d0>)
  40578e:	4a47      	ldr	r2, [pc, #284]	; (4058ac <_dtoa_r+0x2dc>)
  405790:	f3c8 0013 	ubfx	r0, r8, #0, #20
  405794:	2800      	cmp	r0, #0
  405796:	bf14      	ite	ne
  405798:	4618      	movne	r0, r3
  40579a:	4610      	moveq	r0, r2
  40579c:	e755      	b.n	40564a <_dtoa_r+0x7a>
  40579e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4057a2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4057a6:	9510      	str	r5, [sp, #64]	; 0x40
  4057a8:	4650      	mov	r0, sl
  4057aa:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4057ae:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057b2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4057b4:	e784      	b.n	4056c0 <_dtoa_r+0xf0>
  4057b6:	483e      	ldr	r0, [pc, #248]	; (4058b0 <_dtoa_r+0x2e0>)
  4057b8:	e73b      	b.n	405632 <_dtoa_r+0x62>
  4057ba:	1cc3      	adds	r3, r0, #3
  4057bc:	e74e      	b.n	40565c <_dtoa_r+0x8c>
  4057be:	2100      	movs	r1, #0
  4057c0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4057c4:	4648      	mov	r0, r9
  4057c6:	9120      	str	r1, [sp, #128]	; 0x80
  4057c8:	f001 fec2 	bl	407550 <_Balloc>
  4057cc:	f04f 33ff 	mov.w	r3, #4294967295
  4057d0:	9306      	str	r3, [sp, #24]
  4057d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4057d4:	930d      	str	r3, [sp, #52]	; 0x34
  4057d6:	2301      	movs	r3, #1
  4057d8:	9007      	str	r0, [sp, #28]
  4057da:	9221      	str	r2, [sp, #132]	; 0x84
  4057dc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4057e0:	9309      	str	r3, [sp, #36]	; 0x24
  4057e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4057e4:	2b00      	cmp	r3, #0
  4057e6:	f2c0 80d1 	blt.w	40598c <_dtoa_r+0x3bc>
  4057ea:	9a04      	ldr	r2, [sp, #16]
  4057ec:	2a0e      	cmp	r2, #14
  4057ee:	f300 80cd 	bgt.w	40598c <_dtoa_r+0x3bc>
  4057f2:	4b2d      	ldr	r3, [pc, #180]	; (4058a8 <_dtoa_r+0x2d8>)
  4057f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4057f8:	e9d3 3400 	ldrd	r3, r4, [r3]
  4057fc:	e9cd 3402 	strd	r3, r4, [sp, #8]
  405800:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405802:	2b00      	cmp	r3, #0
  405804:	f2c0 8300 	blt.w	405e08 <_dtoa_r+0x838>
  405808:	4656      	mov	r6, sl
  40580a:	465f      	mov	r7, fp
  40580c:	4650      	mov	r0, sl
  40580e:	4659      	mov	r1, fp
  405810:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  405814:	4652      	mov	r2, sl
  405816:	465b      	mov	r3, fp
  405818:	f002 ffd6 	bl	4087c8 <__aeabi_ddiv>
  40581c:	f7fd f894 	bl	402948 <__aeabi_d2iz>
  405820:	4604      	mov	r4, r0
  405822:	f7fc ffa3 	bl	40276c <__aeabi_i2d>
  405826:	4652      	mov	r2, sl
  405828:	465b      	mov	r3, fp
  40582a:	f002 fea3 	bl	408574 <__aeabi_dmul>
  40582e:	460b      	mov	r3, r1
  405830:	4602      	mov	r2, r0
  405832:	4639      	mov	r1, r7
  405834:	4630      	mov	r0, r6
  405836:	f7fc fe4b 	bl	4024d0 <__aeabi_dsub>
  40583a:	9d07      	ldr	r5, [sp, #28]
  40583c:	f104 0330 	add.w	r3, r4, #48	; 0x30
  405840:	702b      	strb	r3, [r5, #0]
  405842:	9b06      	ldr	r3, [sp, #24]
  405844:	2b01      	cmp	r3, #1
  405846:	4606      	mov	r6, r0
  405848:	460f      	mov	r7, r1
  40584a:	f105 0501 	add.w	r5, r5, #1
  40584e:	d062      	beq.n	405916 <_dtoa_r+0x346>
  405850:	2200      	movs	r2, #0
  405852:	4b18      	ldr	r3, [pc, #96]	; (4058b4 <_dtoa_r+0x2e4>)
  405854:	f002 fe8e 	bl	408574 <__aeabi_dmul>
  405858:	2200      	movs	r2, #0
  40585a:	2300      	movs	r3, #0
  40585c:	4606      	mov	r6, r0
  40585e:	460f      	mov	r7, r1
  405860:	f7fd f840 	bl	4028e4 <__aeabi_dcmpeq>
  405864:	2800      	cmp	r0, #0
  405866:	d17e      	bne.n	405966 <_dtoa_r+0x396>
  405868:	f8cd 9014 	str.w	r9, [sp, #20]
  40586c:	f8dd a018 	ldr.w	sl, [sp, #24]
  405870:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405874:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  405878:	e029      	b.n	4058ce <_dtoa_r+0x2fe>
  40587a:	bf00      	nop
  40587c:	f3af 8000 	nop.w
  405880:	636f4361 	.word	0x636f4361
  405884:	3fd287a7 	.word	0x3fd287a7
  405888:	8b60c8b3 	.word	0x8b60c8b3
  40588c:	3fc68a28 	.word	0x3fc68a28
  405890:	509f79fb 	.word	0x509f79fb
  405894:	3fd34413 	.word	0x3fd34413
  405898:	7ff00000 	.word	0x7ff00000
  40589c:	00409565 	.word	0x00409565
  4058a0:	004095cc 	.word	0x004095cc
  4058a4:	3ff80000 	.word	0x3ff80000
  4058a8:	004095e0 	.word	0x004095e0
  4058ac:	004095c0 	.word	0x004095c0
  4058b0:	00409564 	.word	0x00409564
  4058b4:	40240000 	.word	0x40240000
  4058b8:	f002 fe5c 	bl	408574 <__aeabi_dmul>
  4058bc:	2200      	movs	r2, #0
  4058be:	2300      	movs	r3, #0
  4058c0:	4606      	mov	r6, r0
  4058c2:	460f      	mov	r7, r1
  4058c4:	f7fd f80e 	bl	4028e4 <__aeabi_dcmpeq>
  4058c8:	2800      	cmp	r0, #0
  4058ca:	f040 83b7 	bne.w	40603c <_dtoa_r+0xa6c>
  4058ce:	4642      	mov	r2, r8
  4058d0:	464b      	mov	r3, r9
  4058d2:	4630      	mov	r0, r6
  4058d4:	4639      	mov	r1, r7
  4058d6:	f002 ff77 	bl	4087c8 <__aeabi_ddiv>
  4058da:	f7fd f835 	bl	402948 <__aeabi_d2iz>
  4058de:	4604      	mov	r4, r0
  4058e0:	f7fc ff44 	bl	40276c <__aeabi_i2d>
  4058e4:	4642      	mov	r2, r8
  4058e6:	464b      	mov	r3, r9
  4058e8:	f002 fe44 	bl	408574 <__aeabi_dmul>
  4058ec:	4602      	mov	r2, r0
  4058ee:	460b      	mov	r3, r1
  4058f0:	4630      	mov	r0, r6
  4058f2:	4639      	mov	r1, r7
  4058f4:	f7fc fdec 	bl	4024d0 <__aeabi_dsub>
  4058f8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4058fc:	f805 eb01 	strb.w	lr, [r5], #1
  405900:	ebcb 0e05 	rsb	lr, fp, r5
  405904:	45d6      	cmp	lr, sl
  405906:	4606      	mov	r6, r0
  405908:	460f      	mov	r7, r1
  40590a:	f04f 0200 	mov.w	r2, #0
  40590e:	4bb0      	ldr	r3, [pc, #704]	; (405bd0 <_dtoa_r+0x600>)
  405910:	d1d2      	bne.n	4058b8 <_dtoa_r+0x2e8>
  405912:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405916:	4632      	mov	r2, r6
  405918:	463b      	mov	r3, r7
  40591a:	4630      	mov	r0, r6
  40591c:	4639      	mov	r1, r7
  40591e:	f7fc fdd9 	bl	4024d4 <__adddf3>
  405922:	4606      	mov	r6, r0
  405924:	460f      	mov	r7, r1
  405926:	4602      	mov	r2, r0
  405928:	460b      	mov	r3, r1
  40592a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40592e:	f7fc ffe3 	bl	4028f8 <__aeabi_dcmplt>
  405932:	b940      	cbnz	r0, 405946 <_dtoa_r+0x376>
  405934:	4632      	mov	r2, r6
  405936:	463b      	mov	r3, r7
  405938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40593c:	f7fc ffd2 	bl	4028e4 <__aeabi_dcmpeq>
  405940:	b188      	cbz	r0, 405966 <_dtoa_r+0x396>
  405942:	07e3      	lsls	r3, r4, #31
  405944:	d50f      	bpl.n	405966 <_dtoa_r+0x396>
  405946:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40594a:	9a07      	ldr	r2, [sp, #28]
  40594c:	1e6b      	subs	r3, r5, #1
  40594e:	e004      	b.n	40595a <_dtoa_r+0x38a>
  405950:	429a      	cmp	r2, r3
  405952:	f000 842c 	beq.w	4061ae <_dtoa_r+0xbde>
  405956:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40595a:	2c39      	cmp	r4, #57	; 0x39
  40595c:	f103 0501 	add.w	r5, r3, #1
  405960:	d0f6      	beq.n	405950 <_dtoa_r+0x380>
  405962:	3401      	adds	r4, #1
  405964:	701c      	strb	r4, [r3, #0]
  405966:	9908      	ldr	r1, [sp, #32]
  405968:	4648      	mov	r0, r9
  40596a:	f001 fe17 	bl	40759c <_Bfree>
  40596e:	2200      	movs	r2, #0
  405970:	9b04      	ldr	r3, [sp, #16]
  405972:	702a      	strb	r2, [r5, #0]
  405974:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405976:	3301      	adds	r3, #1
  405978:	6013      	str	r3, [r2, #0]
  40597a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40597c:	2b00      	cmp	r3, #0
  40597e:	f000 83a7 	beq.w	4060d0 <_dtoa_r+0xb00>
  405982:	9807      	ldr	r0, [sp, #28]
  405984:	601d      	str	r5, [r3, #0]
  405986:	b017      	add	sp, #92	; 0x5c
  405988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40598c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40598e:	2a00      	cmp	r2, #0
  405990:	f000 8112 	beq.w	405bb8 <_dtoa_r+0x5e8>
  405994:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405996:	2a01      	cmp	r2, #1
  405998:	f340 8258 	ble.w	405e4c <_dtoa_r+0x87c>
  40599c:	9b06      	ldr	r3, [sp, #24]
  40599e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4059a0:	1e5f      	subs	r7, r3, #1
  4059a2:	42ba      	cmp	r2, r7
  4059a4:	f2c0 8397 	blt.w	4060d6 <_dtoa_r+0xb06>
  4059a8:	1bd7      	subs	r7, r2, r7
  4059aa:	9b06      	ldr	r3, [sp, #24]
  4059ac:	2b00      	cmp	r3, #0
  4059ae:	f2c0 848a 	blt.w	4062c6 <_dtoa_r+0xcf6>
  4059b2:	9d05      	ldr	r5, [sp, #20]
  4059b4:	9b06      	ldr	r3, [sp, #24]
  4059b6:	9a05      	ldr	r2, [sp, #20]
  4059b8:	441a      	add	r2, r3
  4059ba:	9205      	str	r2, [sp, #20]
  4059bc:	9a02      	ldr	r2, [sp, #8]
  4059be:	2101      	movs	r1, #1
  4059c0:	441a      	add	r2, r3
  4059c2:	4648      	mov	r0, r9
  4059c4:	9202      	str	r2, [sp, #8]
  4059c6:	f001 fe81 	bl	4076cc <__i2b>
  4059ca:	4606      	mov	r6, r0
  4059cc:	b165      	cbz	r5, 4059e8 <_dtoa_r+0x418>
  4059ce:	9902      	ldr	r1, [sp, #8]
  4059d0:	2900      	cmp	r1, #0
  4059d2:	460b      	mov	r3, r1
  4059d4:	dd08      	ble.n	4059e8 <_dtoa_r+0x418>
  4059d6:	42a9      	cmp	r1, r5
  4059d8:	9a05      	ldr	r2, [sp, #20]
  4059da:	bfa8      	it	ge
  4059dc:	462b      	movge	r3, r5
  4059de:	1ad2      	subs	r2, r2, r3
  4059e0:	1aed      	subs	r5, r5, r3
  4059e2:	1acb      	subs	r3, r1, r3
  4059e4:	9205      	str	r2, [sp, #20]
  4059e6:	9302      	str	r3, [sp, #8]
  4059e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059ea:	2b00      	cmp	r3, #0
  4059ec:	f340 82fc 	ble.w	405fe8 <_dtoa_r+0xa18>
  4059f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4059f2:	2a00      	cmp	r2, #0
  4059f4:	f000 8201 	beq.w	405dfa <_dtoa_r+0x82a>
  4059f8:	2f00      	cmp	r7, #0
  4059fa:	f000 81fe 	beq.w	405dfa <_dtoa_r+0x82a>
  4059fe:	4631      	mov	r1, r6
  405a00:	463a      	mov	r2, r7
  405a02:	4648      	mov	r0, r9
  405a04:	f001 ff04 	bl	407810 <__pow5mult>
  405a08:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405a0c:	4601      	mov	r1, r0
  405a0e:	4642      	mov	r2, r8
  405a10:	4606      	mov	r6, r0
  405a12:	4648      	mov	r0, r9
  405a14:	f001 fe64 	bl	4076e0 <__multiply>
  405a18:	4641      	mov	r1, r8
  405a1a:	4604      	mov	r4, r0
  405a1c:	4648      	mov	r0, r9
  405a1e:	f001 fdbd 	bl	40759c <_Bfree>
  405a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a24:	1bdb      	subs	r3, r3, r7
  405a26:	930a      	str	r3, [sp, #40]	; 0x28
  405a28:	f040 81e6 	bne.w	405df8 <_dtoa_r+0x828>
  405a2c:	2101      	movs	r1, #1
  405a2e:	4648      	mov	r0, r9
  405a30:	f001 fe4c 	bl	4076cc <__i2b>
  405a34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a36:	4680      	mov	r8, r0
  405a38:	2b00      	cmp	r3, #0
  405a3a:	f000 8219 	beq.w	405e70 <_dtoa_r+0x8a0>
  405a3e:	4601      	mov	r1, r0
  405a40:	461a      	mov	r2, r3
  405a42:	4648      	mov	r0, r9
  405a44:	f001 fee4 	bl	407810 <__pow5mult>
  405a48:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a4a:	2b01      	cmp	r3, #1
  405a4c:	4680      	mov	r8, r0
  405a4e:	f340 82f8 	ble.w	406042 <_dtoa_r+0xa72>
  405a52:	2700      	movs	r7, #0
  405a54:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405a58:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405a5c:	6918      	ldr	r0, [r3, #16]
  405a5e:	f001 fde7 	bl	407630 <__hi0bits>
  405a62:	f1c0 0020 	rsb	r0, r0, #32
  405a66:	9a02      	ldr	r2, [sp, #8]
  405a68:	4410      	add	r0, r2
  405a6a:	f010 001f 	ands.w	r0, r0, #31
  405a6e:	f000 81f6 	beq.w	405e5e <_dtoa_r+0x88e>
  405a72:	f1c0 0320 	rsb	r3, r0, #32
  405a76:	2b04      	cmp	r3, #4
  405a78:	f340 84ca 	ble.w	406410 <_dtoa_r+0xe40>
  405a7c:	9b05      	ldr	r3, [sp, #20]
  405a7e:	f1c0 001c 	rsb	r0, r0, #28
  405a82:	4403      	add	r3, r0
  405a84:	9305      	str	r3, [sp, #20]
  405a86:	4613      	mov	r3, r2
  405a88:	4403      	add	r3, r0
  405a8a:	4405      	add	r5, r0
  405a8c:	9302      	str	r3, [sp, #8]
  405a8e:	9b05      	ldr	r3, [sp, #20]
  405a90:	2b00      	cmp	r3, #0
  405a92:	dd05      	ble.n	405aa0 <_dtoa_r+0x4d0>
  405a94:	4621      	mov	r1, r4
  405a96:	461a      	mov	r2, r3
  405a98:	4648      	mov	r0, r9
  405a9a:	f001 ff09 	bl	4078b0 <__lshift>
  405a9e:	4604      	mov	r4, r0
  405aa0:	9b02      	ldr	r3, [sp, #8]
  405aa2:	2b00      	cmp	r3, #0
  405aa4:	dd05      	ble.n	405ab2 <_dtoa_r+0x4e2>
  405aa6:	4641      	mov	r1, r8
  405aa8:	461a      	mov	r2, r3
  405aaa:	4648      	mov	r0, r9
  405aac:	f001 ff00 	bl	4078b0 <__lshift>
  405ab0:	4680      	mov	r8, r0
  405ab2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405ab4:	2b00      	cmp	r3, #0
  405ab6:	f040 827c 	bne.w	405fb2 <_dtoa_r+0x9e2>
  405aba:	9b06      	ldr	r3, [sp, #24]
  405abc:	2b00      	cmp	r3, #0
  405abe:	f340 8295 	ble.w	405fec <_dtoa_r+0xa1c>
  405ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405ac4:	2b00      	cmp	r3, #0
  405ac6:	f040 81f5 	bne.w	405eb4 <_dtoa_r+0x8e4>
  405aca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405ace:	9f06      	ldr	r7, [sp, #24]
  405ad0:	465d      	mov	r5, fp
  405ad2:	e002      	b.n	405ada <_dtoa_r+0x50a>
  405ad4:	f001 fd6c 	bl	4075b0 <__multadd>
  405ad8:	4604      	mov	r4, r0
  405ada:	4641      	mov	r1, r8
  405adc:	4620      	mov	r0, r4
  405ade:	f7ff fce1 	bl	4054a4 <quorem>
  405ae2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405ae6:	f805 ab01 	strb.w	sl, [r5], #1
  405aea:	ebcb 0305 	rsb	r3, fp, r5
  405aee:	42bb      	cmp	r3, r7
  405af0:	f04f 020a 	mov.w	r2, #10
  405af4:	f04f 0300 	mov.w	r3, #0
  405af8:	4621      	mov	r1, r4
  405afa:	4648      	mov	r0, r9
  405afc:	dbea      	blt.n	405ad4 <_dtoa_r+0x504>
  405afe:	9b07      	ldr	r3, [sp, #28]
  405b00:	9a06      	ldr	r2, [sp, #24]
  405b02:	2a01      	cmp	r2, #1
  405b04:	bfac      	ite	ge
  405b06:	189b      	addge	r3, r3, r2
  405b08:	3301      	addlt	r3, #1
  405b0a:	461d      	mov	r5, r3
  405b0c:	f04f 0b00 	mov.w	fp, #0
  405b10:	4621      	mov	r1, r4
  405b12:	2201      	movs	r2, #1
  405b14:	4648      	mov	r0, r9
  405b16:	f001 fecb 	bl	4078b0 <__lshift>
  405b1a:	4641      	mov	r1, r8
  405b1c:	9008      	str	r0, [sp, #32]
  405b1e:	f001 ff1f 	bl	407960 <__mcmp>
  405b22:	2800      	cmp	r0, #0
  405b24:	f340 830d 	ble.w	406142 <_dtoa_r+0xb72>
  405b28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405b2c:	9907      	ldr	r1, [sp, #28]
  405b2e:	1e6b      	subs	r3, r5, #1
  405b30:	e004      	b.n	405b3c <_dtoa_r+0x56c>
  405b32:	428b      	cmp	r3, r1
  405b34:	f000 8278 	beq.w	406028 <_dtoa_r+0xa58>
  405b38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405b3c:	2a39      	cmp	r2, #57	; 0x39
  405b3e:	f103 0501 	add.w	r5, r3, #1
  405b42:	d0f6      	beq.n	405b32 <_dtoa_r+0x562>
  405b44:	3201      	adds	r2, #1
  405b46:	701a      	strb	r2, [r3, #0]
  405b48:	4641      	mov	r1, r8
  405b4a:	4648      	mov	r0, r9
  405b4c:	f001 fd26 	bl	40759c <_Bfree>
  405b50:	2e00      	cmp	r6, #0
  405b52:	f43f af08 	beq.w	405966 <_dtoa_r+0x396>
  405b56:	f1bb 0f00 	cmp.w	fp, #0
  405b5a:	d005      	beq.n	405b68 <_dtoa_r+0x598>
  405b5c:	45b3      	cmp	fp, r6
  405b5e:	d003      	beq.n	405b68 <_dtoa_r+0x598>
  405b60:	4659      	mov	r1, fp
  405b62:	4648      	mov	r0, r9
  405b64:	f001 fd1a 	bl	40759c <_Bfree>
  405b68:	4631      	mov	r1, r6
  405b6a:	4648      	mov	r0, r9
  405b6c:	f001 fd16 	bl	40759c <_Bfree>
  405b70:	e6f9      	b.n	405966 <_dtoa_r+0x396>
  405b72:	2301      	movs	r3, #1
  405b74:	930c      	str	r3, [sp, #48]	; 0x30
  405b76:	e5e3      	b.n	405740 <_dtoa_r+0x170>
  405b78:	f8dd 8010 	ldr.w	r8, [sp, #16]
  405b7c:	4640      	mov	r0, r8
  405b7e:	f7fc fdf5 	bl	40276c <__aeabi_i2d>
  405b82:	4602      	mov	r2, r0
  405b84:	460b      	mov	r3, r1
  405b86:	4630      	mov	r0, r6
  405b88:	4639      	mov	r1, r7
  405b8a:	f7fc feab 	bl	4028e4 <__aeabi_dcmpeq>
  405b8e:	2800      	cmp	r0, #0
  405b90:	f47f adc2 	bne.w	405718 <_dtoa_r+0x148>
  405b94:	f108 33ff 	add.w	r3, r8, #4294967295
  405b98:	9304      	str	r3, [sp, #16]
  405b9a:	e5bd      	b.n	405718 <_dtoa_r+0x148>
  405b9c:	9a05      	ldr	r2, [sp, #20]
  405b9e:	9b04      	ldr	r3, [sp, #16]
  405ba0:	1ad2      	subs	r2, r2, r3
  405ba2:	425b      	negs	r3, r3
  405ba4:	930a      	str	r3, [sp, #40]	; 0x28
  405ba6:	2300      	movs	r3, #0
  405ba8:	9205      	str	r2, [sp, #20]
  405baa:	930b      	str	r3, [sp, #44]	; 0x2c
  405bac:	e5da      	b.n	405764 <_dtoa_r+0x194>
  405bae:	425b      	negs	r3, r3
  405bb0:	9305      	str	r3, [sp, #20]
  405bb2:	2300      	movs	r3, #0
  405bb4:	9302      	str	r3, [sp, #8]
  405bb6:	e5ca      	b.n	40574e <_dtoa_r+0x17e>
  405bb8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405bba:	9d05      	ldr	r5, [sp, #20]
  405bbc:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405bbe:	e705      	b.n	4059cc <_dtoa_r+0x3fc>
  405bc0:	f1c3 0820 	rsb	r8, r3, #32
  405bc4:	fa0a f008 	lsl.w	r0, sl, r8
  405bc8:	e573      	b.n	4056b2 <_dtoa_r+0xe2>
  405bca:	900c      	str	r0, [sp, #48]	; 0x30
  405bcc:	e5b8      	b.n	405740 <_dtoa_r+0x170>
  405bce:	bf00      	nop
  405bd0:	40240000 	.word	0x40240000
  405bd4:	2300      	movs	r3, #0
  405bd6:	9309      	str	r3, [sp, #36]	; 0x24
  405bd8:	9b04      	ldr	r3, [sp, #16]
  405bda:	9a21      	ldr	r2, [sp, #132]	; 0x84
  405bdc:	4413      	add	r3, r2
  405bde:	930d      	str	r3, [sp, #52]	; 0x34
  405be0:	3301      	adds	r3, #1
  405be2:	2b00      	cmp	r3, #0
  405be4:	9306      	str	r3, [sp, #24]
  405be6:	f340 8283 	ble.w	4060f0 <_dtoa_r+0xb20>
  405bea:	9c06      	ldr	r4, [sp, #24]
  405bec:	4626      	mov	r6, r4
  405bee:	2100      	movs	r1, #0
  405bf0:	2e17      	cmp	r6, #23
  405bf2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405bf6:	d90b      	bls.n	405c10 <_dtoa_r+0x640>
  405bf8:	2201      	movs	r2, #1
  405bfa:	2304      	movs	r3, #4
  405bfc:	005b      	lsls	r3, r3, #1
  405bfe:	f103 0014 	add.w	r0, r3, #20
  405c02:	42b0      	cmp	r0, r6
  405c04:	4611      	mov	r1, r2
  405c06:	f102 0201 	add.w	r2, r2, #1
  405c0a:	d9f7      	bls.n	405bfc <_dtoa_r+0x62c>
  405c0c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405c10:	4648      	mov	r0, r9
  405c12:	f001 fc9d 	bl	407550 <_Balloc>
  405c16:	2c0e      	cmp	r4, #14
  405c18:	9007      	str	r0, [sp, #28]
  405c1a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405c1e:	f63f ade0 	bhi.w	4057e2 <_dtoa_r+0x212>
  405c22:	2d00      	cmp	r5, #0
  405c24:	f43f addd 	beq.w	4057e2 <_dtoa_r+0x212>
  405c28:	9904      	ldr	r1, [sp, #16]
  405c2a:	4657      	mov	r7, sl
  405c2c:	46d8      	mov	r8, fp
  405c2e:	2900      	cmp	r1, #0
  405c30:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  405c34:	f340 8292 	ble.w	40615c <_dtoa_r+0xb8c>
  405c38:	4b91      	ldr	r3, [pc, #580]	; (405e80 <_dtoa_r+0x8b0>)
  405c3a:	f001 020f 	and.w	r2, r1, #15
  405c3e:	110e      	asrs	r6, r1, #4
  405c40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405c44:	06f0      	lsls	r0, r6, #27
  405c46:	e9d3 4500 	ldrd	r4, r5, [r3]
  405c4a:	f140 824c 	bpl.w	4060e6 <_dtoa_r+0xb16>
  405c4e:	4b8d      	ldr	r3, [pc, #564]	; (405e84 <_dtoa_r+0x8b4>)
  405c50:	4650      	mov	r0, sl
  405c52:	4659      	mov	r1, fp
  405c54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405c58:	f002 fdb6 	bl	4087c8 <__aeabi_ddiv>
  405c5c:	f006 060f 	and.w	r6, r6, #15
  405c60:	4682      	mov	sl, r0
  405c62:	468b      	mov	fp, r1
  405c64:	f04f 0803 	mov.w	r8, #3
  405c68:	b186      	cbz	r6, 405c8c <_dtoa_r+0x6bc>
  405c6a:	4f86      	ldr	r7, [pc, #536]	; (405e84 <_dtoa_r+0x8b4>)
  405c6c:	07f1      	lsls	r1, r6, #31
  405c6e:	d509      	bpl.n	405c84 <_dtoa_r+0x6b4>
  405c70:	4620      	mov	r0, r4
  405c72:	4629      	mov	r1, r5
  405c74:	e9d7 2300 	ldrd	r2, r3, [r7]
  405c78:	f002 fc7c 	bl	408574 <__aeabi_dmul>
  405c7c:	f108 0801 	add.w	r8, r8, #1
  405c80:	4604      	mov	r4, r0
  405c82:	460d      	mov	r5, r1
  405c84:	1076      	asrs	r6, r6, #1
  405c86:	f107 0708 	add.w	r7, r7, #8
  405c8a:	d1ef      	bne.n	405c6c <_dtoa_r+0x69c>
  405c8c:	4622      	mov	r2, r4
  405c8e:	462b      	mov	r3, r5
  405c90:	4650      	mov	r0, sl
  405c92:	4659      	mov	r1, fp
  405c94:	f002 fd98 	bl	4087c8 <__aeabi_ddiv>
  405c98:	4606      	mov	r6, r0
  405c9a:	460f      	mov	r7, r1
  405c9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c9e:	b143      	cbz	r3, 405cb2 <_dtoa_r+0x6e2>
  405ca0:	2200      	movs	r2, #0
  405ca2:	4b79      	ldr	r3, [pc, #484]	; (405e88 <_dtoa_r+0x8b8>)
  405ca4:	4630      	mov	r0, r6
  405ca6:	4639      	mov	r1, r7
  405ca8:	f7fc fe26 	bl	4028f8 <__aeabi_dcmplt>
  405cac:	2800      	cmp	r0, #0
  405cae:	f040 8320 	bne.w	4062f2 <_dtoa_r+0xd22>
  405cb2:	4640      	mov	r0, r8
  405cb4:	f7fc fd5a 	bl	40276c <__aeabi_i2d>
  405cb8:	4632      	mov	r2, r6
  405cba:	463b      	mov	r3, r7
  405cbc:	f002 fc5a 	bl	408574 <__aeabi_dmul>
  405cc0:	4b72      	ldr	r3, [pc, #456]	; (405e8c <_dtoa_r+0x8bc>)
  405cc2:	2200      	movs	r2, #0
  405cc4:	f7fc fc06 	bl	4024d4 <__adddf3>
  405cc8:	9b06      	ldr	r3, [sp, #24]
  405cca:	4604      	mov	r4, r0
  405ccc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  405cd0:	2b00      	cmp	r3, #0
  405cd2:	f000 81df 	beq.w	406094 <_dtoa_r+0xac4>
  405cd6:	9b04      	ldr	r3, [sp, #16]
  405cd8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405cdc:	9311      	str	r3, [sp, #68]	; 0x44
  405cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405ce0:	2b00      	cmp	r3, #0
  405ce2:	f000 8297 	beq.w	406214 <_dtoa_r+0xc44>
  405ce6:	4b66      	ldr	r3, [pc, #408]	; (405e80 <_dtoa_r+0x8b0>)
  405ce8:	4969      	ldr	r1, [pc, #420]	; (405e90 <_dtoa_r+0x8c0>)
  405cea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  405cee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405cf2:	2000      	movs	r0, #0
  405cf4:	f002 fd68 	bl	4087c8 <__aeabi_ddiv>
  405cf8:	4622      	mov	r2, r4
  405cfa:	462b      	mov	r3, r5
  405cfc:	f7fc fbe8 	bl	4024d0 <__aeabi_dsub>
  405d00:	4682      	mov	sl, r0
  405d02:	468b      	mov	fp, r1
  405d04:	4630      	mov	r0, r6
  405d06:	4639      	mov	r1, r7
  405d08:	f7fc fe1e 	bl	402948 <__aeabi_d2iz>
  405d0c:	4604      	mov	r4, r0
  405d0e:	f7fc fd2d 	bl	40276c <__aeabi_i2d>
  405d12:	4602      	mov	r2, r0
  405d14:	460b      	mov	r3, r1
  405d16:	4630      	mov	r0, r6
  405d18:	4639      	mov	r1, r7
  405d1a:	f7fc fbd9 	bl	4024d0 <__aeabi_dsub>
  405d1e:	3430      	adds	r4, #48	; 0x30
  405d20:	9d07      	ldr	r5, [sp, #28]
  405d22:	b2e4      	uxtb	r4, r4
  405d24:	4606      	mov	r6, r0
  405d26:	460f      	mov	r7, r1
  405d28:	702c      	strb	r4, [r5, #0]
  405d2a:	4602      	mov	r2, r0
  405d2c:	460b      	mov	r3, r1
  405d2e:	4650      	mov	r0, sl
  405d30:	4659      	mov	r1, fp
  405d32:	3501      	adds	r5, #1
  405d34:	f7fc fdfe 	bl	402934 <__aeabi_dcmpgt>
  405d38:	2800      	cmp	r0, #0
  405d3a:	d14c      	bne.n	405dd6 <_dtoa_r+0x806>
  405d3c:	4632      	mov	r2, r6
  405d3e:	463b      	mov	r3, r7
  405d40:	2000      	movs	r0, #0
  405d42:	4951      	ldr	r1, [pc, #324]	; (405e88 <_dtoa_r+0x8b8>)
  405d44:	f7fc fbc4 	bl	4024d0 <__aeabi_dsub>
  405d48:	4602      	mov	r2, r0
  405d4a:	460b      	mov	r3, r1
  405d4c:	4650      	mov	r0, sl
  405d4e:	4659      	mov	r1, fp
  405d50:	f7fc fdf0 	bl	402934 <__aeabi_dcmpgt>
  405d54:	2800      	cmp	r0, #0
  405d56:	f040 830d 	bne.w	406374 <_dtoa_r+0xda4>
  405d5a:	f1b8 0f01 	cmp.w	r8, #1
  405d5e:	f340 81b3 	ble.w	4060c8 <_dtoa_r+0xaf8>
  405d62:	9b07      	ldr	r3, [sp, #28]
  405d64:	4498      	add	r8, r3
  405d66:	e00d      	b.n	405d84 <_dtoa_r+0x7b4>
  405d68:	2000      	movs	r0, #0
  405d6a:	4947      	ldr	r1, [pc, #284]	; (405e88 <_dtoa_r+0x8b8>)
  405d6c:	f7fc fbb0 	bl	4024d0 <__aeabi_dsub>
  405d70:	4652      	mov	r2, sl
  405d72:	465b      	mov	r3, fp
  405d74:	f7fc fdc0 	bl	4028f8 <__aeabi_dcmplt>
  405d78:	2800      	cmp	r0, #0
  405d7a:	f040 82fb 	bne.w	406374 <_dtoa_r+0xda4>
  405d7e:	4545      	cmp	r5, r8
  405d80:	f000 81a2 	beq.w	4060c8 <_dtoa_r+0xaf8>
  405d84:	4650      	mov	r0, sl
  405d86:	4659      	mov	r1, fp
  405d88:	2200      	movs	r2, #0
  405d8a:	4b42      	ldr	r3, [pc, #264]	; (405e94 <_dtoa_r+0x8c4>)
  405d8c:	f002 fbf2 	bl	408574 <__aeabi_dmul>
  405d90:	2200      	movs	r2, #0
  405d92:	4b40      	ldr	r3, [pc, #256]	; (405e94 <_dtoa_r+0x8c4>)
  405d94:	4682      	mov	sl, r0
  405d96:	468b      	mov	fp, r1
  405d98:	4630      	mov	r0, r6
  405d9a:	4639      	mov	r1, r7
  405d9c:	f002 fbea 	bl	408574 <__aeabi_dmul>
  405da0:	460f      	mov	r7, r1
  405da2:	4606      	mov	r6, r0
  405da4:	f7fc fdd0 	bl	402948 <__aeabi_d2iz>
  405da8:	4604      	mov	r4, r0
  405daa:	f7fc fcdf 	bl	40276c <__aeabi_i2d>
  405dae:	4602      	mov	r2, r0
  405db0:	460b      	mov	r3, r1
  405db2:	4630      	mov	r0, r6
  405db4:	4639      	mov	r1, r7
  405db6:	f7fc fb8b 	bl	4024d0 <__aeabi_dsub>
  405dba:	3430      	adds	r4, #48	; 0x30
  405dbc:	b2e4      	uxtb	r4, r4
  405dbe:	4652      	mov	r2, sl
  405dc0:	465b      	mov	r3, fp
  405dc2:	f805 4b01 	strb.w	r4, [r5], #1
  405dc6:	4606      	mov	r6, r0
  405dc8:	460f      	mov	r7, r1
  405dca:	f7fc fd95 	bl	4028f8 <__aeabi_dcmplt>
  405dce:	4632      	mov	r2, r6
  405dd0:	463b      	mov	r3, r7
  405dd2:	2800      	cmp	r0, #0
  405dd4:	d0c8      	beq.n	405d68 <_dtoa_r+0x798>
  405dd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405dd8:	9304      	str	r3, [sp, #16]
  405dda:	e5c4      	b.n	405966 <_dtoa_r+0x396>
  405ddc:	2300      	movs	r3, #0
  405dde:	9309      	str	r3, [sp, #36]	; 0x24
  405de0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405de2:	2b00      	cmp	r3, #0
  405de4:	f340 8189 	ble.w	4060fa <_dtoa_r+0xb2a>
  405de8:	461e      	mov	r6, r3
  405dea:	461c      	mov	r4, r3
  405dec:	930d      	str	r3, [sp, #52]	; 0x34
  405dee:	9306      	str	r3, [sp, #24]
  405df0:	e6fd      	b.n	405bee <_dtoa_r+0x61e>
  405df2:	2301      	movs	r3, #1
  405df4:	9309      	str	r3, [sp, #36]	; 0x24
  405df6:	e7f3      	b.n	405de0 <_dtoa_r+0x810>
  405df8:	9408      	str	r4, [sp, #32]
  405dfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405dfc:	9908      	ldr	r1, [sp, #32]
  405dfe:	4648      	mov	r0, r9
  405e00:	f001 fd06 	bl	407810 <__pow5mult>
  405e04:	4604      	mov	r4, r0
  405e06:	e611      	b.n	405a2c <_dtoa_r+0x45c>
  405e08:	9b06      	ldr	r3, [sp, #24]
  405e0a:	2b00      	cmp	r3, #0
  405e0c:	f73f acfc 	bgt.w	405808 <_dtoa_r+0x238>
  405e10:	f040 82da 	bne.w	4063c8 <_dtoa_r+0xdf8>
  405e14:	2200      	movs	r2, #0
  405e16:	4b20      	ldr	r3, [pc, #128]	; (405e98 <_dtoa_r+0x8c8>)
  405e18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e1c:	f002 fbaa 	bl	408574 <__aeabi_dmul>
  405e20:	4652      	mov	r2, sl
  405e22:	465b      	mov	r3, fp
  405e24:	f7fc fd7c 	bl	402920 <__aeabi_dcmpge>
  405e28:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405e2c:	4646      	mov	r6, r8
  405e2e:	2800      	cmp	r0, #0
  405e30:	f000 80f2 	beq.w	406018 <_dtoa_r+0xa48>
  405e34:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405e36:	9d07      	ldr	r5, [sp, #28]
  405e38:	43db      	mvns	r3, r3
  405e3a:	9304      	str	r3, [sp, #16]
  405e3c:	4641      	mov	r1, r8
  405e3e:	4648      	mov	r0, r9
  405e40:	f001 fbac 	bl	40759c <_Bfree>
  405e44:	2e00      	cmp	r6, #0
  405e46:	f43f ad8e 	beq.w	405966 <_dtoa_r+0x396>
  405e4a:	e68d      	b.n	405b68 <_dtoa_r+0x598>
  405e4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405e4e:	2a00      	cmp	r2, #0
  405e50:	f000 8241 	beq.w	4062d6 <_dtoa_r+0xd06>
  405e54:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405e58:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405e5a:	9d05      	ldr	r5, [sp, #20]
  405e5c:	e5ab      	b.n	4059b6 <_dtoa_r+0x3e6>
  405e5e:	201c      	movs	r0, #28
  405e60:	9b05      	ldr	r3, [sp, #20]
  405e62:	4403      	add	r3, r0
  405e64:	9305      	str	r3, [sp, #20]
  405e66:	9b02      	ldr	r3, [sp, #8]
  405e68:	4403      	add	r3, r0
  405e6a:	4405      	add	r5, r0
  405e6c:	9302      	str	r3, [sp, #8]
  405e6e:	e60e      	b.n	405a8e <_dtoa_r+0x4be>
  405e70:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405e72:	2b01      	cmp	r3, #1
  405e74:	f340 8282 	ble.w	40637c <_dtoa_r+0xdac>
  405e78:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  405e7a:	2001      	movs	r0, #1
  405e7c:	e5f3      	b.n	405a66 <_dtoa_r+0x496>
  405e7e:	bf00      	nop
  405e80:	004095e0 	.word	0x004095e0
  405e84:	004096a8 	.word	0x004096a8
  405e88:	3ff00000 	.word	0x3ff00000
  405e8c:	401c0000 	.word	0x401c0000
  405e90:	3fe00000 	.word	0x3fe00000
  405e94:	40240000 	.word	0x40240000
  405e98:	40140000 	.word	0x40140000
  405e9c:	4631      	mov	r1, r6
  405e9e:	2300      	movs	r3, #0
  405ea0:	220a      	movs	r2, #10
  405ea2:	4648      	mov	r0, r9
  405ea4:	f001 fb84 	bl	4075b0 <__multadd>
  405ea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405eaa:	2b00      	cmp	r3, #0
  405eac:	4606      	mov	r6, r0
  405eae:	f340 8297 	ble.w	4063e0 <_dtoa_r+0xe10>
  405eb2:	9306      	str	r3, [sp, #24]
  405eb4:	2d00      	cmp	r5, #0
  405eb6:	dd05      	ble.n	405ec4 <_dtoa_r+0x8f4>
  405eb8:	4631      	mov	r1, r6
  405eba:	462a      	mov	r2, r5
  405ebc:	4648      	mov	r0, r9
  405ebe:	f001 fcf7 	bl	4078b0 <__lshift>
  405ec2:	4606      	mov	r6, r0
  405ec4:	2f00      	cmp	r7, #0
  405ec6:	f040 817c 	bne.w	4061c2 <_dtoa_r+0xbf2>
  405eca:	9605      	str	r6, [sp, #20]
  405ecc:	9b06      	ldr	r3, [sp, #24]
  405ece:	9a07      	ldr	r2, [sp, #28]
  405ed0:	f8dd b014 	ldr.w	fp, [sp, #20]
  405ed4:	3b01      	subs	r3, #1
  405ed6:	18d3      	adds	r3, r2, r3
  405ed8:	9308      	str	r3, [sp, #32]
  405eda:	f00a 0301 	and.w	r3, sl, #1
  405ede:	9309      	str	r3, [sp, #36]	; 0x24
  405ee0:	4617      	mov	r7, r2
  405ee2:	46c2      	mov	sl, r8
  405ee4:	4651      	mov	r1, sl
  405ee6:	4620      	mov	r0, r4
  405ee8:	f7ff fadc 	bl	4054a4 <quorem>
  405eec:	4631      	mov	r1, r6
  405eee:	4605      	mov	r5, r0
  405ef0:	4620      	mov	r0, r4
  405ef2:	f001 fd35 	bl	407960 <__mcmp>
  405ef6:	465a      	mov	r2, fp
  405ef8:	9002      	str	r0, [sp, #8]
  405efa:	4651      	mov	r1, sl
  405efc:	4648      	mov	r0, r9
  405efe:	f001 fd4f 	bl	4079a0 <__mdiff>
  405f02:	68c2      	ldr	r2, [r0, #12]
  405f04:	4680      	mov	r8, r0
  405f06:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405f0a:	2a00      	cmp	r2, #0
  405f0c:	d149      	bne.n	405fa2 <_dtoa_r+0x9d2>
  405f0e:	4601      	mov	r1, r0
  405f10:	4620      	mov	r0, r4
  405f12:	9306      	str	r3, [sp, #24]
  405f14:	f001 fd24 	bl	407960 <__mcmp>
  405f18:	4641      	mov	r1, r8
  405f1a:	9005      	str	r0, [sp, #20]
  405f1c:	4648      	mov	r0, r9
  405f1e:	f001 fb3d 	bl	40759c <_Bfree>
  405f22:	9a05      	ldr	r2, [sp, #20]
  405f24:	9b06      	ldr	r3, [sp, #24]
  405f26:	b92a      	cbnz	r2, 405f34 <_dtoa_r+0x964>
  405f28:	9920      	ldr	r1, [sp, #128]	; 0x80
  405f2a:	b919      	cbnz	r1, 405f34 <_dtoa_r+0x964>
  405f2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f2e:	2900      	cmp	r1, #0
  405f30:	f000 8236 	beq.w	4063a0 <_dtoa_r+0xdd0>
  405f34:	9902      	ldr	r1, [sp, #8]
  405f36:	2900      	cmp	r1, #0
  405f38:	f2c0 80e4 	blt.w	406104 <_dtoa_r+0xb34>
  405f3c:	d105      	bne.n	405f4a <_dtoa_r+0x97a>
  405f3e:	9920      	ldr	r1, [sp, #128]	; 0x80
  405f40:	b919      	cbnz	r1, 405f4a <_dtoa_r+0x97a>
  405f42:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f44:	2900      	cmp	r1, #0
  405f46:	f000 80dd 	beq.w	406104 <_dtoa_r+0xb34>
  405f4a:	2a00      	cmp	r2, #0
  405f4c:	f300 814d 	bgt.w	4061ea <_dtoa_r+0xc1a>
  405f50:	9a08      	ldr	r2, [sp, #32]
  405f52:	703b      	strb	r3, [r7, #0]
  405f54:	f107 0801 	add.w	r8, r7, #1
  405f58:	4297      	cmp	r7, r2
  405f5a:	4645      	mov	r5, r8
  405f5c:	f000 8154 	beq.w	406208 <_dtoa_r+0xc38>
  405f60:	4621      	mov	r1, r4
  405f62:	2300      	movs	r3, #0
  405f64:	220a      	movs	r2, #10
  405f66:	4648      	mov	r0, r9
  405f68:	f001 fb22 	bl	4075b0 <__multadd>
  405f6c:	455e      	cmp	r6, fp
  405f6e:	4604      	mov	r4, r0
  405f70:	4631      	mov	r1, r6
  405f72:	f04f 0300 	mov.w	r3, #0
  405f76:	f04f 020a 	mov.w	r2, #10
  405f7a:	4648      	mov	r0, r9
  405f7c:	d00b      	beq.n	405f96 <_dtoa_r+0x9c6>
  405f7e:	f001 fb17 	bl	4075b0 <__multadd>
  405f82:	4659      	mov	r1, fp
  405f84:	4606      	mov	r6, r0
  405f86:	2300      	movs	r3, #0
  405f88:	220a      	movs	r2, #10
  405f8a:	4648      	mov	r0, r9
  405f8c:	f001 fb10 	bl	4075b0 <__multadd>
  405f90:	4647      	mov	r7, r8
  405f92:	4683      	mov	fp, r0
  405f94:	e7a6      	b.n	405ee4 <_dtoa_r+0x914>
  405f96:	f001 fb0b 	bl	4075b0 <__multadd>
  405f9a:	4647      	mov	r7, r8
  405f9c:	4606      	mov	r6, r0
  405f9e:	4683      	mov	fp, r0
  405fa0:	e7a0      	b.n	405ee4 <_dtoa_r+0x914>
  405fa2:	4601      	mov	r1, r0
  405fa4:	4648      	mov	r0, r9
  405fa6:	9305      	str	r3, [sp, #20]
  405fa8:	f001 faf8 	bl	40759c <_Bfree>
  405fac:	2201      	movs	r2, #1
  405fae:	9b05      	ldr	r3, [sp, #20]
  405fb0:	e7c0      	b.n	405f34 <_dtoa_r+0x964>
  405fb2:	4641      	mov	r1, r8
  405fb4:	4620      	mov	r0, r4
  405fb6:	f001 fcd3 	bl	407960 <__mcmp>
  405fba:	2800      	cmp	r0, #0
  405fbc:	f6bf ad7d 	bge.w	405aba <_dtoa_r+0x4ea>
  405fc0:	4621      	mov	r1, r4
  405fc2:	9c04      	ldr	r4, [sp, #16]
  405fc4:	2300      	movs	r3, #0
  405fc6:	3c01      	subs	r4, #1
  405fc8:	220a      	movs	r2, #10
  405fca:	4648      	mov	r0, r9
  405fcc:	9404      	str	r4, [sp, #16]
  405fce:	f001 faef 	bl	4075b0 <__multadd>
  405fd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405fd4:	4604      	mov	r4, r0
  405fd6:	2b00      	cmp	r3, #0
  405fd8:	f47f af60 	bne.w	405e9c <_dtoa_r+0x8cc>
  405fdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fde:	2b00      	cmp	r3, #0
  405fe0:	f340 81f6 	ble.w	4063d0 <_dtoa_r+0xe00>
  405fe4:	9306      	str	r3, [sp, #24]
  405fe6:	e570      	b.n	405aca <_dtoa_r+0x4fa>
  405fe8:	9c08      	ldr	r4, [sp, #32]
  405fea:	e51f      	b.n	405a2c <_dtoa_r+0x45c>
  405fec:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405fee:	2b02      	cmp	r3, #2
  405ff0:	f77f ad67 	ble.w	405ac2 <_dtoa_r+0x4f2>
  405ff4:	9b06      	ldr	r3, [sp, #24]
  405ff6:	2b00      	cmp	r3, #0
  405ff8:	f040 8179 	bne.w	4062ee <_dtoa_r+0xd1e>
  405ffc:	4641      	mov	r1, r8
  405ffe:	2205      	movs	r2, #5
  406000:	4648      	mov	r0, r9
  406002:	f001 fad5 	bl	4075b0 <__multadd>
  406006:	4601      	mov	r1, r0
  406008:	4680      	mov	r8, r0
  40600a:	4620      	mov	r0, r4
  40600c:	f001 fca8 	bl	407960 <__mcmp>
  406010:	2800      	cmp	r0, #0
  406012:	9408      	str	r4, [sp, #32]
  406014:	f77f af0e 	ble.w	405e34 <_dtoa_r+0x864>
  406018:	9a04      	ldr	r2, [sp, #16]
  40601a:	9907      	ldr	r1, [sp, #28]
  40601c:	2331      	movs	r3, #49	; 0x31
  40601e:	3201      	adds	r2, #1
  406020:	9204      	str	r2, [sp, #16]
  406022:	700b      	strb	r3, [r1, #0]
  406024:	1c4d      	adds	r5, r1, #1
  406026:	e709      	b.n	405e3c <_dtoa_r+0x86c>
  406028:	9a04      	ldr	r2, [sp, #16]
  40602a:	3201      	adds	r2, #1
  40602c:	9204      	str	r2, [sp, #16]
  40602e:	9a07      	ldr	r2, [sp, #28]
  406030:	2331      	movs	r3, #49	; 0x31
  406032:	7013      	strb	r3, [r2, #0]
  406034:	e588      	b.n	405b48 <_dtoa_r+0x578>
  406036:	2301      	movs	r3, #1
  406038:	9309      	str	r3, [sp, #36]	; 0x24
  40603a:	e5cd      	b.n	405bd8 <_dtoa_r+0x608>
  40603c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406040:	e491      	b.n	405966 <_dtoa_r+0x396>
  406042:	f1ba 0f00 	cmp.w	sl, #0
  406046:	f47f ad04 	bne.w	405a52 <_dtoa_r+0x482>
  40604a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40604e:	2b00      	cmp	r3, #0
  406050:	f040 813f 	bne.w	4062d2 <_dtoa_r+0xd02>
  406054:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406058:	0d3f      	lsrs	r7, r7, #20
  40605a:	053f      	lsls	r7, r7, #20
  40605c:	b137      	cbz	r7, 40606c <_dtoa_r+0xa9c>
  40605e:	9b05      	ldr	r3, [sp, #20]
  406060:	3301      	adds	r3, #1
  406062:	9305      	str	r3, [sp, #20]
  406064:	9b02      	ldr	r3, [sp, #8]
  406066:	3301      	adds	r3, #1
  406068:	9302      	str	r3, [sp, #8]
  40606a:	2701      	movs	r7, #1
  40606c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40606e:	2001      	movs	r0, #1
  406070:	2b00      	cmp	r3, #0
  406072:	f43f acf8 	beq.w	405a66 <_dtoa_r+0x496>
  406076:	e4ed      	b.n	405a54 <_dtoa_r+0x484>
  406078:	4640      	mov	r0, r8
  40607a:	f7fc fb77 	bl	40276c <__aeabi_i2d>
  40607e:	4632      	mov	r2, r6
  406080:	463b      	mov	r3, r7
  406082:	f002 fa77 	bl	408574 <__aeabi_dmul>
  406086:	2200      	movs	r2, #0
  406088:	4bbf      	ldr	r3, [pc, #764]	; (406388 <_dtoa_r+0xdb8>)
  40608a:	f7fc fa23 	bl	4024d4 <__adddf3>
  40608e:	4604      	mov	r4, r0
  406090:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406094:	4630      	mov	r0, r6
  406096:	4639      	mov	r1, r7
  406098:	2200      	movs	r2, #0
  40609a:	4bbc      	ldr	r3, [pc, #752]	; (40638c <_dtoa_r+0xdbc>)
  40609c:	f7fc fa18 	bl	4024d0 <__aeabi_dsub>
  4060a0:	4622      	mov	r2, r4
  4060a2:	462b      	mov	r3, r5
  4060a4:	4606      	mov	r6, r0
  4060a6:	460f      	mov	r7, r1
  4060a8:	f7fc fc44 	bl	402934 <__aeabi_dcmpgt>
  4060ac:	4680      	mov	r8, r0
  4060ae:	2800      	cmp	r0, #0
  4060b0:	f040 8105 	bne.w	4062be <_dtoa_r+0xcee>
  4060b4:	4622      	mov	r2, r4
  4060b6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4060ba:	4630      	mov	r0, r6
  4060bc:	4639      	mov	r1, r7
  4060be:	f7fc fc1b 	bl	4028f8 <__aeabi_dcmplt>
  4060c2:	b108      	cbz	r0, 4060c8 <_dtoa_r+0xaf8>
  4060c4:	4646      	mov	r6, r8
  4060c6:	e6b5      	b.n	405e34 <_dtoa_r+0x864>
  4060c8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4060cc:	f7ff bb89 	b.w	4057e2 <_dtoa_r+0x212>
  4060d0:	9807      	ldr	r0, [sp, #28]
  4060d2:	f7ff baae 	b.w	405632 <_dtoa_r+0x62>
  4060d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4060da:	970a      	str	r7, [sp, #40]	; 0x28
  4060dc:	1afb      	subs	r3, r7, r3
  4060de:	441a      	add	r2, r3
  4060e0:	920b      	str	r2, [sp, #44]	; 0x2c
  4060e2:	2700      	movs	r7, #0
  4060e4:	e461      	b.n	4059aa <_dtoa_r+0x3da>
  4060e6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4060ea:	f04f 0802 	mov.w	r8, #2
  4060ee:	e5bb      	b.n	405c68 <_dtoa_r+0x698>
  4060f0:	461c      	mov	r4, r3
  4060f2:	2100      	movs	r1, #0
  4060f4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4060f8:	e58a      	b.n	405c10 <_dtoa_r+0x640>
  4060fa:	2401      	movs	r4, #1
  4060fc:	9421      	str	r4, [sp, #132]	; 0x84
  4060fe:	940d      	str	r4, [sp, #52]	; 0x34
  406100:	9406      	str	r4, [sp, #24]
  406102:	e7f6      	b.n	4060f2 <_dtoa_r+0xb22>
  406104:	2a00      	cmp	r2, #0
  406106:	46d0      	mov	r8, sl
  406108:	f8cd b014 	str.w	fp, [sp, #20]
  40610c:	469a      	mov	sl, r3
  40610e:	dd11      	ble.n	406134 <_dtoa_r+0xb64>
  406110:	4621      	mov	r1, r4
  406112:	2201      	movs	r2, #1
  406114:	4648      	mov	r0, r9
  406116:	f001 fbcb 	bl	4078b0 <__lshift>
  40611a:	4641      	mov	r1, r8
  40611c:	4604      	mov	r4, r0
  40611e:	f001 fc1f 	bl	407960 <__mcmp>
  406122:	2800      	cmp	r0, #0
  406124:	f340 8149 	ble.w	4063ba <_dtoa_r+0xdea>
  406128:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40612c:	f000 8106 	beq.w	40633c <_dtoa_r+0xd6c>
  406130:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406134:	46b3      	mov	fp, r6
  406136:	f887 a000 	strb.w	sl, [r7]
  40613a:	1c7d      	adds	r5, r7, #1
  40613c:	9e05      	ldr	r6, [sp, #20]
  40613e:	9408      	str	r4, [sp, #32]
  406140:	e502      	b.n	405b48 <_dtoa_r+0x578>
  406142:	d104      	bne.n	40614e <_dtoa_r+0xb7e>
  406144:	f01a 0f01 	tst.w	sl, #1
  406148:	d001      	beq.n	40614e <_dtoa_r+0xb7e>
  40614a:	e4ed      	b.n	405b28 <_dtoa_r+0x558>
  40614c:	4615      	mov	r5, r2
  40614e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406152:	2b30      	cmp	r3, #48	; 0x30
  406154:	f105 32ff 	add.w	r2, r5, #4294967295
  406158:	d0f8      	beq.n	40614c <_dtoa_r+0xb7c>
  40615a:	e4f5      	b.n	405b48 <_dtoa_r+0x578>
  40615c:	9b04      	ldr	r3, [sp, #16]
  40615e:	425c      	negs	r4, r3
  406160:	2c00      	cmp	r4, #0
  406162:	f000 80bf 	beq.w	4062e4 <_dtoa_r+0xd14>
  406166:	4b8a      	ldr	r3, [pc, #552]	; (406390 <_dtoa_r+0xdc0>)
  406168:	f004 020f 	and.w	r2, r4, #15
  40616c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406170:	e9d3 2300 	ldrd	r2, r3, [r3]
  406174:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406178:	f002 f9fc 	bl	408574 <__aeabi_dmul>
  40617c:	1124      	asrs	r4, r4, #4
  40617e:	4606      	mov	r6, r0
  406180:	460f      	mov	r7, r1
  406182:	f000 812a 	beq.w	4063da <_dtoa_r+0xe0a>
  406186:	4d83      	ldr	r5, [pc, #524]	; (406394 <_dtoa_r+0xdc4>)
  406188:	f04f 0802 	mov.w	r8, #2
  40618c:	07e2      	lsls	r2, r4, #31
  40618e:	d509      	bpl.n	4061a4 <_dtoa_r+0xbd4>
  406190:	4630      	mov	r0, r6
  406192:	4639      	mov	r1, r7
  406194:	e9d5 2300 	ldrd	r2, r3, [r5]
  406198:	f002 f9ec 	bl	408574 <__aeabi_dmul>
  40619c:	f108 0801 	add.w	r8, r8, #1
  4061a0:	4606      	mov	r6, r0
  4061a2:	460f      	mov	r7, r1
  4061a4:	1064      	asrs	r4, r4, #1
  4061a6:	f105 0508 	add.w	r5, r5, #8
  4061aa:	d1ef      	bne.n	40618c <_dtoa_r+0xbbc>
  4061ac:	e576      	b.n	405c9c <_dtoa_r+0x6cc>
  4061ae:	9907      	ldr	r1, [sp, #28]
  4061b0:	2230      	movs	r2, #48	; 0x30
  4061b2:	700a      	strb	r2, [r1, #0]
  4061b4:	9a04      	ldr	r2, [sp, #16]
  4061b6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4061ba:	3201      	adds	r2, #1
  4061bc:	9204      	str	r2, [sp, #16]
  4061be:	f7ff bbd0 	b.w	405962 <_dtoa_r+0x392>
  4061c2:	6871      	ldr	r1, [r6, #4]
  4061c4:	4648      	mov	r0, r9
  4061c6:	f001 f9c3 	bl	407550 <_Balloc>
  4061ca:	6933      	ldr	r3, [r6, #16]
  4061cc:	1c9a      	adds	r2, r3, #2
  4061ce:	4605      	mov	r5, r0
  4061d0:	0092      	lsls	r2, r2, #2
  4061d2:	f106 010c 	add.w	r1, r6, #12
  4061d6:	300c      	adds	r0, #12
  4061d8:	f7fc fc34 	bl	402a44 <memcpy>
  4061dc:	4629      	mov	r1, r5
  4061de:	2201      	movs	r2, #1
  4061e0:	4648      	mov	r0, r9
  4061e2:	f001 fb65 	bl	4078b0 <__lshift>
  4061e6:	9005      	str	r0, [sp, #20]
  4061e8:	e670      	b.n	405ecc <_dtoa_r+0x8fc>
  4061ea:	2b39      	cmp	r3, #57	; 0x39
  4061ec:	f8cd b014 	str.w	fp, [sp, #20]
  4061f0:	46d0      	mov	r8, sl
  4061f2:	f000 80a3 	beq.w	40633c <_dtoa_r+0xd6c>
  4061f6:	f103 0a01 	add.w	sl, r3, #1
  4061fa:	46b3      	mov	fp, r6
  4061fc:	f887 a000 	strb.w	sl, [r7]
  406200:	1c7d      	adds	r5, r7, #1
  406202:	9e05      	ldr	r6, [sp, #20]
  406204:	9408      	str	r4, [sp, #32]
  406206:	e49f      	b.n	405b48 <_dtoa_r+0x578>
  406208:	465a      	mov	r2, fp
  40620a:	46d0      	mov	r8, sl
  40620c:	46b3      	mov	fp, r6
  40620e:	469a      	mov	sl, r3
  406210:	4616      	mov	r6, r2
  406212:	e47d      	b.n	405b10 <_dtoa_r+0x540>
  406214:	495e      	ldr	r1, [pc, #376]	; (406390 <_dtoa_r+0xdc0>)
  406216:	f108 3aff 	add.w	sl, r8, #4294967295
  40621a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  40621e:	4622      	mov	r2, r4
  406220:	462b      	mov	r3, r5
  406222:	e9d1 0100 	ldrd	r0, r1, [r1]
  406226:	f002 f9a5 	bl	408574 <__aeabi_dmul>
  40622a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40622e:	4639      	mov	r1, r7
  406230:	4630      	mov	r0, r6
  406232:	f7fc fb89 	bl	402948 <__aeabi_d2iz>
  406236:	4604      	mov	r4, r0
  406238:	f7fc fa98 	bl	40276c <__aeabi_i2d>
  40623c:	4602      	mov	r2, r0
  40623e:	460b      	mov	r3, r1
  406240:	4630      	mov	r0, r6
  406242:	4639      	mov	r1, r7
  406244:	f7fc f944 	bl	4024d0 <__aeabi_dsub>
  406248:	9a07      	ldr	r2, [sp, #28]
  40624a:	3430      	adds	r4, #48	; 0x30
  40624c:	f1b8 0f01 	cmp.w	r8, #1
  406250:	4606      	mov	r6, r0
  406252:	460f      	mov	r7, r1
  406254:	7014      	strb	r4, [r2, #0]
  406256:	f102 0501 	add.w	r5, r2, #1
  40625a:	d01e      	beq.n	40629a <_dtoa_r+0xcca>
  40625c:	9b07      	ldr	r3, [sp, #28]
  40625e:	eb03 0b08 	add.w	fp, r3, r8
  406262:	46a8      	mov	r8, r5
  406264:	2200      	movs	r2, #0
  406266:	4b4c      	ldr	r3, [pc, #304]	; (406398 <_dtoa_r+0xdc8>)
  406268:	4630      	mov	r0, r6
  40626a:	4639      	mov	r1, r7
  40626c:	f002 f982 	bl	408574 <__aeabi_dmul>
  406270:	460f      	mov	r7, r1
  406272:	4606      	mov	r6, r0
  406274:	f7fc fb68 	bl	402948 <__aeabi_d2iz>
  406278:	4604      	mov	r4, r0
  40627a:	f7fc fa77 	bl	40276c <__aeabi_i2d>
  40627e:	3430      	adds	r4, #48	; 0x30
  406280:	4602      	mov	r2, r0
  406282:	460b      	mov	r3, r1
  406284:	4630      	mov	r0, r6
  406286:	4639      	mov	r1, r7
  406288:	f7fc f922 	bl	4024d0 <__aeabi_dsub>
  40628c:	f808 4b01 	strb.w	r4, [r8], #1
  406290:	45c3      	cmp	fp, r8
  406292:	4606      	mov	r6, r0
  406294:	460f      	mov	r7, r1
  406296:	d1e5      	bne.n	406264 <_dtoa_r+0xc94>
  406298:	4455      	add	r5, sl
  40629a:	2200      	movs	r2, #0
  40629c:	4b3f      	ldr	r3, [pc, #252]	; (40639c <_dtoa_r+0xdcc>)
  40629e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4062a2:	f7fc f917 	bl	4024d4 <__adddf3>
  4062a6:	4632      	mov	r2, r6
  4062a8:	463b      	mov	r3, r7
  4062aa:	f7fc fb25 	bl	4028f8 <__aeabi_dcmplt>
  4062ae:	2800      	cmp	r0, #0
  4062b0:	d04c      	beq.n	40634c <_dtoa_r+0xd7c>
  4062b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4062b4:	9304      	str	r3, [sp, #16]
  4062b6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4062ba:	f7ff bb46 	b.w	40594a <_dtoa_r+0x37a>
  4062be:	f04f 0800 	mov.w	r8, #0
  4062c2:	4646      	mov	r6, r8
  4062c4:	e6a8      	b.n	406018 <_dtoa_r+0xa48>
  4062c6:	9b05      	ldr	r3, [sp, #20]
  4062c8:	9a06      	ldr	r2, [sp, #24]
  4062ca:	1a9d      	subs	r5, r3, r2
  4062cc:	2300      	movs	r3, #0
  4062ce:	f7ff bb72 	b.w	4059b6 <_dtoa_r+0x3e6>
  4062d2:	2700      	movs	r7, #0
  4062d4:	e6ca      	b.n	40606c <_dtoa_r+0xa9c>
  4062d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062d8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4062da:	9d05      	ldr	r5, [sp, #20]
  4062dc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4062e0:	f7ff bb69 	b.w	4059b6 <_dtoa_r+0x3e6>
  4062e4:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  4062e8:	f04f 0802 	mov.w	r8, #2
  4062ec:	e4d6      	b.n	405c9c <_dtoa_r+0x6cc>
  4062ee:	9408      	str	r4, [sp, #32]
  4062f0:	e5a0      	b.n	405e34 <_dtoa_r+0x864>
  4062f2:	9b06      	ldr	r3, [sp, #24]
  4062f4:	2b00      	cmp	r3, #0
  4062f6:	f43f aebf 	beq.w	406078 <_dtoa_r+0xaa8>
  4062fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4062fc:	2b00      	cmp	r3, #0
  4062fe:	f77f aee3 	ble.w	4060c8 <_dtoa_r+0xaf8>
  406302:	2200      	movs	r2, #0
  406304:	4b24      	ldr	r3, [pc, #144]	; (406398 <_dtoa_r+0xdc8>)
  406306:	4630      	mov	r0, r6
  406308:	4639      	mov	r1, r7
  40630a:	f002 f933 	bl	408574 <__aeabi_dmul>
  40630e:	4606      	mov	r6, r0
  406310:	460f      	mov	r7, r1
  406312:	f108 0001 	add.w	r0, r8, #1
  406316:	f7fc fa29 	bl	40276c <__aeabi_i2d>
  40631a:	4632      	mov	r2, r6
  40631c:	463b      	mov	r3, r7
  40631e:	f002 f929 	bl	408574 <__aeabi_dmul>
  406322:	2200      	movs	r2, #0
  406324:	4b18      	ldr	r3, [pc, #96]	; (406388 <_dtoa_r+0xdb8>)
  406326:	f7fc f8d5 	bl	4024d4 <__adddf3>
  40632a:	9a04      	ldr	r2, [sp, #16]
  40632c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  406330:	3a01      	subs	r2, #1
  406332:	4604      	mov	r4, r0
  406334:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406338:	9211      	str	r2, [sp, #68]	; 0x44
  40633a:	e4d0      	b.n	405cde <_dtoa_r+0x70e>
  40633c:	2239      	movs	r2, #57	; 0x39
  40633e:	46b3      	mov	fp, r6
  406340:	9408      	str	r4, [sp, #32]
  406342:	9e05      	ldr	r6, [sp, #20]
  406344:	703a      	strb	r2, [r7, #0]
  406346:	1c7d      	adds	r5, r7, #1
  406348:	f7ff bbf0 	b.w	405b2c <_dtoa_r+0x55c>
  40634c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  406350:	2000      	movs	r0, #0
  406352:	4912      	ldr	r1, [pc, #72]	; (40639c <_dtoa_r+0xdcc>)
  406354:	f7fc f8bc 	bl	4024d0 <__aeabi_dsub>
  406358:	4632      	mov	r2, r6
  40635a:	463b      	mov	r3, r7
  40635c:	f7fc faea 	bl	402934 <__aeabi_dcmpgt>
  406360:	b908      	cbnz	r0, 406366 <_dtoa_r+0xd96>
  406362:	e6b1      	b.n	4060c8 <_dtoa_r+0xaf8>
  406364:	4615      	mov	r5, r2
  406366:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40636a:	2b30      	cmp	r3, #48	; 0x30
  40636c:	f105 32ff 	add.w	r2, r5, #4294967295
  406370:	d0f8      	beq.n	406364 <_dtoa_r+0xd94>
  406372:	e530      	b.n	405dd6 <_dtoa_r+0x806>
  406374:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406376:	9304      	str	r3, [sp, #16]
  406378:	f7ff bae7 	b.w	40594a <_dtoa_r+0x37a>
  40637c:	f1ba 0f00 	cmp.w	sl, #0
  406380:	f47f ad7a 	bne.w	405e78 <_dtoa_r+0x8a8>
  406384:	e661      	b.n	40604a <_dtoa_r+0xa7a>
  406386:	bf00      	nop
  406388:	401c0000 	.word	0x401c0000
  40638c:	40140000 	.word	0x40140000
  406390:	004095e0 	.word	0x004095e0
  406394:	004096a8 	.word	0x004096a8
  406398:	40240000 	.word	0x40240000
  40639c:	3fe00000 	.word	0x3fe00000
  4063a0:	2b39      	cmp	r3, #57	; 0x39
  4063a2:	f8cd b014 	str.w	fp, [sp, #20]
  4063a6:	46d0      	mov	r8, sl
  4063a8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4063ac:	469a      	mov	sl, r3
  4063ae:	d0c5      	beq.n	40633c <_dtoa_r+0xd6c>
  4063b0:	f1bb 0f00 	cmp.w	fp, #0
  4063b4:	f73f aebc 	bgt.w	406130 <_dtoa_r+0xb60>
  4063b8:	e6bc      	b.n	406134 <_dtoa_r+0xb64>
  4063ba:	f47f aebb 	bne.w	406134 <_dtoa_r+0xb64>
  4063be:	f01a 0f01 	tst.w	sl, #1
  4063c2:	f43f aeb7 	beq.w	406134 <_dtoa_r+0xb64>
  4063c6:	e6af      	b.n	406128 <_dtoa_r+0xb58>
  4063c8:	f04f 0800 	mov.w	r8, #0
  4063cc:	4646      	mov	r6, r8
  4063ce:	e531      	b.n	405e34 <_dtoa_r+0x864>
  4063d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4063d2:	2b02      	cmp	r3, #2
  4063d4:	dc21      	bgt.n	40641a <_dtoa_r+0xe4a>
  4063d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4063d8:	e604      	b.n	405fe4 <_dtoa_r+0xa14>
  4063da:	f04f 0802 	mov.w	r8, #2
  4063de:	e45d      	b.n	405c9c <_dtoa_r+0x6cc>
  4063e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4063e2:	2b02      	cmp	r3, #2
  4063e4:	dc19      	bgt.n	40641a <_dtoa_r+0xe4a>
  4063e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4063e8:	e563      	b.n	405eb2 <_dtoa_r+0x8e2>
  4063ea:	2400      	movs	r4, #0
  4063ec:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4063f0:	4621      	mov	r1, r4
  4063f2:	4648      	mov	r0, r9
  4063f4:	f001 f8ac 	bl	407550 <_Balloc>
  4063f8:	f04f 33ff 	mov.w	r3, #4294967295
  4063fc:	9306      	str	r3, [sp, #24]
  4063fe:	930d      	str	r3, [sp, #52]	; 0x34
  406400:	2301      	movs	r3, #1
  406402:	9007      	str	r0, [sp, #28]
  406404:	9421      	str	r4, [sp, #132]	; 0x84
  406406:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40640a:	9309      	str	r3, [sp, #36]	; 0x24
  40640c:	f7ff b9e9 	b.w	4057e2 <_dtoa_r+0x212>
  406410:	f43f ab3d 	beq.w	405a8e <_dtoa_r+0x4be>
  406414:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406418:	e522      	b.n	405e60 <_dtoa_r+0x890>
  40641a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40641c:	9306      	str	r3, [sp, #24]
  40641e:	e5e9      	b.n	405ff4 <_dtoa_r+0xa24>
  406420:	2501      	movs	r5, #1
  406422:	f7ff b9a8 	b.w	405776 <_dtoa_r+0x1a6>
  406426:	bf00      	nop

00406428 <__sflush_r>:
  406428:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40642c:	b29a      	uxth	r2, r3
  40642e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406432:	460d      	mov	r5, r1
  406434:	0711      	lsls	r1, r2, #28
  406436:	4680      	mov	r8, r0
  406438:	d43c      	bmi.n	4064b4 <__sflush_r+0x8c>
  40643a:	686a      	ldr	r2, [r5, #4]
  40643c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406440:	2a00      	cmp	r2, #0
  406442:	81ab      	strh	r3, [r5, #12]
  406444:	dd73      	ble.n	40652e <__sflush_r+0x106>
  406446:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406448:	2c00      	cmp	r4, #0
  40644a:	d04b      	beq.n	4064e4 <__sflush_r+0xbc>
  40644c:	b29b      	uxth	r3, r3
  40644e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  406452:	2100      	movs	r1, #0
  406454:	b292      	uxth	r2, r2
  406456:	f8d8 6000 	ldr.w	r6, [r8]
  40645a:	f8c8 1000 	str.w	r1, [r8]
  40645e:	2a00      	cmp	r2, #0
  406460:	d069      	beq.n	406536 <__sflush_r+0x10e>
  406462:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406464:	075f      	lsls	r7, r3, #29
  406466:	d505      	bpl.n	406474 <__sflush_r+0x4c>
  406468:	6869      	ldr	r1, [r5, #4]
  40646a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40646c:	1a52      	subs	r2, r2, r1
  40646e:	b10b      	cbz	r3, 406474 <__sflush_r+0x4c>
  406470:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406472:	1ad2      	subs	r2, r2, r3
  406474:	2300      	movs	r3, #0
  406476:	69e9      	ldr	r1, [r5, #28]
  406478:	4640      	mov	r0, r8
  40647a:	47a0      	blx	r4
  40647c:	1c44      	adds	r4, r0, #1
  40647e:	d03c      	beq.n	4064fa <__sflush_r+0xd2>
  406480:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406484:	692a      	ldr	r2, [r5, #16]
  406486:	602a      	str	r2, [r5, #0]
  406488:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40648c:	2200      	movs	r2, #0
  40648e:	81ab      	strh	r3, [r5, #12]
  406490:	04db      	lsls	r3, r3, #19
  406492:	606a      	str	r2, [r5, #4]
  406494:	d449      	bmi.n	40652a <__sflush_r+0x102>
  406496:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406498:	f8c8 6000 	str.w	r6, [r8]
  40649c:	b311      	cbz	r1, 4064e4 <__sflush_r+0xbc>
  40649e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4064a2:	4299      	cmp	r1, r3
  4064a4:	d002      	beq.n	4064ac <__sflush_r+0x84>
  4064a6:	4640      	mov	r0, r8
  4064a8:	f000 f9c0 	bl	40682c <_free_r>
  4064ac:	2000      	movs	r0, #0
  4064ae:	6328      	str	r0, [r5, #48]	; 0x30
  4064b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064b4:	692e      	ldr	r6, [r5, #16]
  4064b6:	b1ae      	cbz	r6, 4064e4 <__sflush_r+0xbc>
  4064b8:	682c      	ldr	r4, [r5, #0]
  4064ba:	602e      	str	r6, [r5, #0]
  4064bc:	0790      	lsls	r0, r2, #30
  4064be:	bf0c      	ite	eq
  4064c0:	696b      	ldreq	r3, [r5, #20]
  4064c2:	2300      	movne	r3, #0
  4064c4:	1ba4      	subs	r4, r4, r6
  4064c6:	60ab      	str	r3, [r5, #8]
  4064c8:	e00a      	b.n	4064e0 <__sflush_r+0xb8>
  4064ca:	4623      	mov	r3, r4
  4064cc:	4632      	mov	r2, r6
  4064ce:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4064d0:	69e9      	ldr	r1, [r5, #28]
  4064d2:	4640      	mov	r0, r8
  4064d4:	47b8      	blx	r7
  4064d6:	2800      	cmp	r0, #0
  4064d8:	eba4 0400 	sub.w	r4, r4, r0
  4064dc:	4406      	add	r6, r0
  4064de:	dd04      	ble.n	4064ea <__sflush_r+0xc2>
  4064e0:	2c00      	cmp	r4, #0
  4064e2:	dcf2      	bgt.n	4064ca <__sflush_r+0xa2>
  4064e4:	2000      	movs	r0, #0
  4064e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064ea:	89ab      	ldrh	r3, [r5, #12]
  4064ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064f0:	81ab      	strh	r3, [r5, #12]
  4064f2:	f04f 30ff 	mov.w	r0, #4294967295
  4064f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064fa:	f8d8 2000 	ldr.w	r2, [r8]
  4064fe:	2a1d      	cmp	r2, #29
  406500:	d8f3      	bhi.n	4064ea <__sflush_r+0xc2>
  406502:	4b1a      	ldr	r3, [pc, #104]	; (40656c <__sflush_r+0x144>)
  406504:	40d3      	lsrs	r3, r2
  406506:	f003 0301 	and.w	r3, r3, #1
  40650a:	f083 0401 	eor.w	r4, r3, #1
  40650e:	2b00      	cmp	r3, #0
  406510:	d0eb      	beq.n	4064ea <__sflush_r+0xc2>
  406512:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406516:	6929      	ldr	r1, [r5, #16]
  406518:	6029      	str	r1, [r5, #0]
  40651a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40651e:	04d9      	lsls	r1, r3, #19
  406520:	606c      	str	r4, [r5, #4]
  406522:	81ab      	strh	r3, [r5, #12]
  406524:	d5b7      	bpl.n	406496 <__sflush_r+0x6e>
  406526:	2a00      	cmp	r2, #0
  406528:	d1b5      	bne.n	406496 <__sflush_r+0x6e>
  40652a:	6528      	str	r0, [r5, #80]	; 0x50
  40652c:	e7b3      	b.n	406496 <__sflush_r+0x6e>
  40652e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406530:	2a00      	cmp	r2, #0
  406532:	dc88      	bgt.n	406446 <__sflush_r+0x1e>
  406534:	e7d6      	b.n	4064e4 <__sflush_r+0xbc>
  406536:	2301      	movs	r3, #1
  406538:	69e9      	ldr	r1, [r5, #28]
  40653a:	4640      	mov	r0, r8
  40653c:	47a0      	blx	r4
  40653e:	1c43      	adds	r3, r0, #1
  406540:	4602      	mov	r2, r0
  406542:	d002      	beq.n	40654a <__sflush_r+0x122>
  406544:	89ab      	ldrh	r3, [r5, #12]
  406546:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406548:	e78c      	b.n	406464 <__sflush_r+0x3c>
  40654a:	f8d8 3000 	ldr.w	r3, [r8]
  40654e:	2b00      	cmp	r3, #0
  406550:	d0f8      	beq.n	406544 <__sflush_r+0x11c>
  406552:	2b1d      	cmp	r3, #29
  406554:	d001      	beq.n	40655a <__sflush_r+0x132>
  406556:	2b16      	cmp	r3, #22
  406558:	d102      	bne.n	406560 <__sflush_r+0x138>
  40655a:	f8c8 6000 	str.w	r6, [r8]
  40655e:	e7c1      	b.n	4064e4 <__sflush_r+0xbc>
  406560:	89ab      	ldrh	r3, [r5, #12]
  406562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406566:	81ab      	strh	r3, [r5, #12]
  406568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40656c:	20400001 	.word	0x20400001

00406570 <_fflush_r>:
  406570:	b510      	push	{r4, lr}
  406572:	4604      	mov	r4, r0
  406574:	b082      	sub	sp, #8
  406576:	b108      	cbz	r0, 40657c <_fflush_r+0xc>
  406578:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40657a:	b153      	cbz	r3, 406592 <_fflush_r+0x22>
  40657c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  406580:	b908      	cbnz	r0, 406586 <_fflush_r+0x16>
  406582:	b002      	add	sp, #8
  406584:	bd10      	pop	{r4, pc}
  406586:	4620      	mov	r0, r4
  406588:	b002      	add	sp, #8
  40658a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40658e:	f7ff bf4b 	b.w	406428 <__sflush_r>
  406592:	9101      	str	r1, [sp, #4]
  406594:	f000 f880 	bl	406698 <__sinit>
  406598:	9901      	ldr	r1, [sp, #4]
  40659a:	e7ef      	b.n	40657c <_fflush_r+0xc>

0040659c <_cleanup_r>:
  40659c:	4901      	ldr	r1, [pc, #4]	; (4065a4 <_cleanup_r+0x8>)
  40659e:	f000 bbaf 	b.w	406d00 <_fwalk_reent>
  4065a2:	bf00      	nop
  4065a4:	0040844d 	.word	0x0040844d

004065a8 <__sinit.part.1>:
  4065a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065ac:	4b35      	ldr	r3, [pc, #212]	; (406684 <__sinit.part.1+0xdc>)
  4065ae:	6845      	ldr	r5, [r0, #4]
  4065b0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4065b2:	2400      	movs	r4, #0
  4065b4:	4607      	mov	r7, r0
  4065b6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4065ba:	2304      	movs	r3, #4
  4065bc:	2103      	movs	r1, #3
  4065be:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4065c2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4065c6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4065ca:	b083      	sub	sp, #12
  4065cc:	602c      	str	r4, [r5, #0]
  4065ce:	606c      	str	r4, [r5, #4]
  4065d0:	60ac      	str	r4, [r5, #8]
  4065d2:	666c      	str	r4, [r5, #100]	; 0x64
  4065d4:	81ec      	strh	r4, [r5, #14]
  4065d6:	612c      	str	r4, [r5, #16]
  4065d8:	616c      	str	r4, [r5, #20]
  4065da:	61ac      	str	r4, [r5, #24]
  4065dc:	81ab      	strh	r3, [r5, #12]
  4065de:	4621      	mov	r1, r4
  4065e0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4065e4:	2208      	movs	r2, #8
  4065e6:	f7fc fac7 	bl	402b78 <memset>
  4065ea:	68be      	ldr	r6, [r7, #8]
  4065ec:	f8df b098 	ldr.w	fp, [pc, #152]	; 406688 <__sinit.part.1+0xe0>
  4065f0:	f8df a098 	ldr.w	sl, [pc, #152]	; 40668c <__sinit.part.1+0xe4>
  4065f4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 406690 <__sinit.part.1+0xe8>
  4065f8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 406694 <__sinit.part.1+0xec>
  4065fc:	f8c5 b020 	str.w	fp, [r5, #32]
  406600:	2301      	movs	r3, #1
  406602:	2209      	movs	r2, #9
  406604:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406608:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40660c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406610:	61ed      	str	r5, [r5, #28]
  406612:	4621      	mov	r1, r4
  406614:	81f3      	strh	r3, [r6, #14]
  406616:	81b2      	strh	r2, [r6, #12]
  406618:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40661c:	6034      	str	r4, [r6, #0]
  40661e:	6074      	str	r4, [r6, #4]
  406620:	60b4      	str	r4, [r6, #8]
  406622:	6674      	str	r4, [r6, #100]	; 0x64
  406624:	6134      	str	r4, [r6, #16]
  406626:	6174      	str	r4, [r6, #20]
  406628:	61b4      	str	r4, [r6, #24]
  40662a:	2208      	movs	r2, #8
  40662c:	9301      	str	r3, [sp, #4]
  40662e:	f7fc faa3 	bl	402b78 <memset>
  406632:	68fd      	ldr	r5, [r7, #12]
  406634:	61f6      	str	r6, [r6, #28]
  406636:	2012      	movs	r0, #18
  406638:	2202      	movs	r2, #2
  40663a:	f8c6 b020 	str.w	fp, [r6, #32]
  40663e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  406642:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  406646:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40664a:	4621      	mov	r1, r4
  40664c:	81a8      	strh	r0, [r5, #12]
  40664e:	81ea      	strh	r2, [r5, #14]
  406650:	602c      	str	r4, [r5, #0]
  406652:	606c      	str	r4, [r5, #4]
  406654:	60ac      	str	r4, [r5, #8]
  406656:	666c      	str	r4, [r5, #100]	; 0x64
  406658:	612c      	str	r4, [r5, #16]
  40665a:	616c      	str	r4, [r5, #20]
  40665c:	61ac      	str	r4, [r5, #24]
  40665e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406662:	2208      	movs	r2, #8
  406664:	f7fc fa88 	bl	402b78 <memset>
  406668:	9b01      	ldr	r3, [sp, #4]
  40666a:	61ed      	str	r5, [r5, #28]
  40666c:	f8c5 b020 	str.w	fp, [r5, #32]
  406670:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406674:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406678:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40667c:	63bb      	str	r3, [r7, #56]	; 0x38
  40667e:	b003      	add	sp, #12
  406680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406684:	0040659d 	.word	0x0040659d
  406688:	00407f71 	.word	0x00407f71
  40668c:	00407f95 	.word	0x00407f95
  406690:	00407fd1 	.word	0x00407fd1
  406694:	00407ff1 	.word	0x00407ff1

00406698 <__sinit>:
  406698:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40669a:	b103      	cbz	r3, 40669e <__sinit+0x6>
  40669c:	4770      	bx	lr
  40669e:	f7ff bf83 	b.w	4065a8 <__sinit.part.1>
  4066a2:	bf00      	nop

004066a4 <__sfp_lock_acquire>:
  4066a4:	4770      	bx	lr
  4066a6:	bf00      	nop

004066a8 <__sfp_lock_release>:
  4066a8:	4770      	bx	lr
  4066aa:	bf00      	nop

004066ac <__libc_fini_array>:
  4066ac:	b538      	push	{r3, r4, r5, lr}
  4066ae:	4d07      	ldr	r5, [pc, #28]	; (4066cc <__libc_fini_array+0x20>)
  4066b0:	4c07      	ldr	r4, [pc, #28]	; (4066d0 <__libc_fini_array+0x24>)
  4066b2:	1b2c      	subs	r4, r5, r4
  4066b4:	10a4      	asrs	r4, r4, #2
  4066b6:	d005      	beq.n	4066c4 <__libc_fini_array+0x18>
  4066b8:	3c01      	subs	r4, #1
  4066ba:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4066be:	4798      	blx	r3
  4066c0:	2c00      	cmp	r4, #0
  4066c2:	d1f9      	bne.n	4066b8 <__libc_fini_array+0xc>
  4066c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4066c8:	f003 b812 	b.w	4096f0 <_fini>
  4066cc:	00409700 	.word	0x00409700
  4066d0:	004096fc 	.word	0x004096fc

004066d4 <__fputwc>:
  4066d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4066d8:	b082      	sub	sp, #8
  4066da:	4680      	mov	r8, r0
  4066dc:	4689      	mov	r9, r1
  4066de:	4614      	mov	r4, r2
  4066e0:	f000 fb3c 	bl	406d5c <__locale_mb_cur_max>
  4066e4:	2801      	cmp	r0, #1
  4066e6:	d033      	beq.n	406750 <__fputwc+0x7c>
  4066e8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4066ec:	464a      	mov	r2, r9
  4066ee:	a901      	add	r1, sp, #4
  4066f0:	4640      	mov	r0, r8
  4066f2:	f001 fdc9 	bl	408288 <_wcrtomb_r>
  4066f6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4066fa:	4682      	mov	sl, r0
  4066fc:	d021      	beq.n	406742 <__fputwc+0x6e>
  4066fe:	b388      	cbz	r0, 406764 <__fputwc+0x90>
  406700:	f89d 6004 	ldrb.w	r6, [sp, #4]
  406704:	2500      	movs	r5, #0
  406706:	e008      	b.n	40671a <__fputwc+0x46>
  406708:	6823      	ldr	r3, [r4, #0]
  40670a:	1c5a      	adds	r2, r3, #1
  40670c:	6022      	str	r2, [r4, #0]
  40670e:	701e      	strb	r6, [r3, #0]
  406710:	3501      	adds	r5, #1
  406712:	4555      	cmp	r5, sl
  406714:	d226      	bcs.n	406764 <__fputwc+0x90>
  406716:	ab01      	add	r3, sp, #4
  406718:	5d5e      	ldrb	r6, [r3, r5]
  40671a:	68a3      	ldr	r3, [r4, #8]
  40671c:	3b01      	subs	r3, #1
  40671e:	2b00      	cmp	r3, #0
  406720:	60a3      	str	r3, [r4, #8]
  406722:	daf1      	bge.n	406708 <__fputwc+0x34>
  406724:	69a7      	ldr	r7, [r4, #24]
  406726:	42bb      	cmp	r3, r7
  406728:	4631      	mov	r1, r6
  40672a:	4622      	mov	r2, r4
  40672c:	4640      	mov	r0, r8
  40672e:	db01      	blt.n	406734 <__fputwc+0x60>
  406730:	2e0a      	cmp	r6, #10
  406732:	d1e9      	bne.n	406708 <__fputwc+0x34>
  406734:	f001 fd52 	bl	4081dc <__swbuf_r>
  406738:	1c43      	adds	r3, r0, #1
  40673a:	d1e9      	bne.n	406710 <__fputwc+0x3c>
  40673c:	b002      	add	sp, #8
  40673e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406742:	89a3      	ldrh	r3, [r4, #12]
  406744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406748:	81a3      	strh	r3, [r4, #12]
  40674a:	b002      	add	sp, #8
  40674c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406750:	f109 33ff 	add.w	r3, r9, #4294967295
  406754:	2bfe      	cmp	r3, #254	; 0xfe
  406756:	d8c7      	bhi.n	4066e8 <__fputwc+0x14>
  406758:	fa5f f689 	uxtb.w	r6, r9
  40675c:	4682      	mov	sl, r0
  40675e:	f88d 6004 	strb.w	r6, [sp, #4]
  406762:	e7cf      	b.n	406704 <__fputwc+0x30>
  406764:	4648      	mov	r0, r9
  406766:	b002      	add	sp, #8
  406768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040676c <_fputwc_r>:
  40676c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406770:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  406774:	d10a      	bne.n	40678c <_fputwc_r+0x20>
  406776:	b410      	push	{r4}
  406778:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40677a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40677e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  406782:	6654      	str	r4, [r2, #100]	; 0x64
  406784:	8193      	strh	r3, [r2, #12]
  406786:	bc10      	pop	{r4}
  406788:	f7ff bfa4 	b.w	4066d4 <__fputwc>
  40678c:	f7ff bfa2 	b.w	4066d4 <__fputwc>

00406790 <_malloc_trim_r>:
  406790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406792:	4f23      	ldr	r7, [pc, #140]	; (406820 <_malloc_trim_r+0x90>)
  406794:	460c      	mov	r4, r1
  406796:	4606      	mov	r6, r0
  406798:	f000 fed6 	bl	407548 <__malloc_lock>
  40679c:	68bb      	ldr	r3, [r7, #8]
  40679e:	685d      	ldr	r5, [r3, #4]
  4067a0:	f025 0503 	bic.w	r5, r5, #3
  4067a4:	1b29      	subs	r1, r5, r4
  4067a6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4067aa:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4067ae:	f021 010f 	bic.w	r1, r1, #15
  4067b2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4067b6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4067ba:	db07      	blt.n	4067cc <_malloc_trim_r+0x3c>
  4067bc:	2100      	movs	r1, #0
  4067be:	4630      	mov	r0, r6
  4067c0:	f001 fbc4 	bl	407f4c <_sbrk_r>
  4067c4:	68bb      	ldr	r3, [r7, #8]
  4067c6:	442b      	add	r3, r5
  4067c8:	4298      	cmp	r0, r3
  4067ca:	d004      	beq.n	4067d6 <_malloc_trim_r+0x46>
  4067cc:	4630      	mov	r0, r6
  4067ce:	f000 febd 	bl	40754c <__malloc_unlock>
  4067d2:	2000      	movs	r0, #0
  4067d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4067d6:	4261      	negs	r1, r4
  4067d8:	4630      	mov	r0, r6
  4067da:	f001 fbb7 	bl	407f4c <_sbrk_r>
  4067de:	3001      	adds	r0, #1
  4067e0:	d00d      	beq.n	4067fe <_malloc_trim_r+0x6e>
  4067e2:	4b10      	ldr	r3, [pc, #64]	; (406824 <_malloc_trim_r+0x94>)
  4067e4:	68ba      	ldr	r2, [r7, #8]
  4067e6:	6819      	ldr	r1, [r3, #0]
  4067e8:	1b2d      	subs	r5, r5, r4
  4067ea:	f045 0501 	orr.w	r5, r5, #1
  4067ee:	4630      	mov	r0, r6
  4067f0:	1b09      	subs	r1, r1, r4
  4067f2:	6055      	str	r5, [r2, #4]
  4067f4:	6019      	str	r1, [r3, #0]
  4067f6:	f000 fea9 	bl	40754c <__malloc_unlock>
  4067fa:	2001      	movs	r0, #1
  4067fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4067fe:	2100      	movs	r1, #0
  406800:	4630      	mov	r0, r6
  406802:	f001 fba3 	bl	407f4c <_sbrk_r>
  406806:	68ba      	ldr	r2, [r7, #8]
  406808:	1a83      	subs	r3, r0, r2
  40680a:	2b0f      	cmp	r3, #15
  40680c:	ddde      	ble.n	4067cc <_malloc_trim_r+0x3c>
  40680e:	4c06      	ldr	r4, [pc, #24]	; (406828 <_malloc_trim_r+0x98>)
  406810:	4904      	ldr	r1, [pc, #16]	; (406824 <_malloc_trim_r+0x94>)
  406812:	6824      	ldr	r4, [r4, #0]
  406814:	f043 0301 	orr.w	r3, r3, #1
  406818:	1b00      	subs	r0, r0, r4
  40681a:	6053      	str	r3, [r2, #4]
  40681c:	6008      	str	r0, [r1, #0]
  40681e:	e7d5      	b.n	4067cc <_malloc_trim_r+0x3c>
  406820:	20400490 	.word	0x20400490
  406824:	20400d10 	.word	0x20400d10
  406828:	2040089c 	.word	0x2040089c

0040682c <_free_r>:
  40682c:	2900      	cmp	r1, #0
  40682e:	d045      	beq.n	4068bc <_free_r+0x90>
  406830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406834:	460d      	mov	r5, r1
  406836:	4680      	mov	r8, r0
  406838:	f000 fe86 	bl	407548 <__malloc_lock>
  40683c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406840:	496a      	ldr	r1, [pc, #424]	; (4069ec <_free_r+0x1c0>)
  406842:	f027 0301 	bic.w	r3, r7, #1
  406846:	f1a5 0408 	sub.w	r4, r5, #8
  40684a:	18e2      	adds	r2, r4, r3
  40684c:	688e      	ldr	r6, [r1, #8]
  40684e:	6850      	ldr	r0, [r2, #4]
  406850:	42b2      	cmp	r2, r6
  406852:	f020 0003 	bic.w	r0, r0, #3
  406856:	d062      	beq.n	40691e <_free_r+0xf2>
  406858:	07fe      	lsls	r6, r7, #31
  40685a:	6050      	str	r0, [r2, #4]
  40685c:	d40b      	bmi.n	406876 <_free_r+0x4a>
  40685e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406862:	1be4      	subs	r4, r4, r7
  406864:	f101 0e08 	add.w	lr, r1, #8
  406868:	68a5      	ldr	r5, [r4, #8]
  40686a:	4575      	cmp	r5, lr
  40686c:	443b      	add	r3, r7
  40686e:	d06f      	beq.n	406950 <_free_r+0x124>
  406870:	68e7      	ldr	r7, [r4, #12]
  406872:	60ef      	str	r7, [r5, #12]
  406874:	60bd      	str	r5, [r7, #8]
  406876:	1815      	adds	r5, r2, r0
  406878:	686d      	ldr	r5, [r5, #4]
  40687a:	07ed      	lsls	r5, r5, #31
  40687c:	d542      	bpl.n	406904 <_free_r+0xd8>
  40687e:	f043 0201 	orr.w	r2, r3, #1
  406882:	6062      	str	r2, [r4, #4]
  406884:	50e3      	str	r3, [r4, r3]
  406886:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40688a:	d218      	bcs.n	4068be <_free_r+0x92>
  40688c:	08db      	lsrs	r3, r3, #3
  40688e:	1c5a      	adds	r2, r3, #1
  406890:	684d      	ldr	r5, [r1, #4]
  406892:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  406896:	60a7      	str	r7, [r4, #8]
  406898:	2001      	movs	r0, #1
  40689a:	109b      	asrs	r3, r3, #2
  40689c:	fa00 f303 	lsl.w	r3, r0, r3
  4068a0:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4068a4:	431d      	orrs	r5, r3
  4068a6:	3808      	subs	r0, #8
  4068a8:	60e0      	str	r0, [r4, #12]
  4068aa:	604d      	str	r5, [r1, #4]
  4068ac:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4068b0:	60fc      	str	r4, [r7, #12]
  4068b2:	4640      	mov	r0, r8
  4068b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4068b8:	f000 be48 	b.w	40754c <__malloc_unlock>
  4068bc:	4770      	bx	lr
  4068be:	0a5a      	lsrs	r2, r3, #9
  4068c0:	2a04      	cmp	r2, #4
  4068c2:	d853      	bhi.n	40696c <_free_r+0x140>
  4068c4:	099a      	lsrs	r2, r3, #6
  4068c6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4068ca:	007f      	lsls	r7, r7, #1
  4068cc:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4068d0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4068d4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4068d8:	4944      	ldr	r1, [pc, #272]	; (4069ec <_free_r+0x1c0>)
  4068da:	3808      	subs	r0, #8
  4068dc:	4290      	cmp	r0, r2
  4068de:	d04d      	beq.n	40697c <_free_r+0x150>
  4068e0:	6851      	ldr	r1, [r2, #4]
  4068e2:	f021 0103 	bic.w	r1, r1, #3
  4068e6:	428b      	cmp	r3, r1
  4068e8:	d202      	bcs.n	4068f0 <_free_r+0xc4>
  4068ea:	6892      	ldr	r2, [r2, #8]
  4068ec:	4290      	cmp	r0, r2
  4068ee:	d1f7      	bne.n	4068e0 <_free_r+0xb4>
  4068f0:	68d0      	ldr	r0, [r2, #12]
  4068f2:	60e0      	str	r0, [r4, #12]
  4068f4:	60a2      	str	r2, [r4, #8]
  4068f6:	6084      	str	r4, [r0, #8]
  4068f8:	60d4      	str	r4, [r2, #12]
  4068fa:	4640      	mov	r0, r8
  4068fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406900:	f000 be24 	b.w	40754c <__malloc_unlock>
  406904:	6895      	ldr	r5, [r2, #8]
  406906:	4f3a      	ldr	r7, [pc, #232]	; (4069f0 <_free_r+0x1c4>)
  406908:	42bd      	cmp	r5, r7
  40690a:	4403      	add	r3, r0
  40690c:	d03f      	beq.n	40698e <_free_r+0x162>
  40690e:	68d0      	ldr	r0, [r2, #12]
  406910:	60e8      	str	r0, [r5, #12]
  406912:	f043 0201 	orr.w	r2, r3, #1
  406916:	6085      	str	r5, [r0, #8]
  406918:	6062      	str	r2, [r4, #4]
  40691a:	50e3      	str	r3, [r4, r3]
  40691c:	e7b3      	b.n	406886 <_free_r+0x5a>
  40691e:	07ff      	lsls	r7, r7, #31
  406920:	4403      	add	r3, r0
  406922:	d407      	bmi.n	406934 <_free_r+0x108>
  406924:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406928:	1aa4      	subs	r4, r4, r2
  40692a:	4413      	add	r3, r2
  40692c:	68a0      	ldr	r0, [r4, #8]
  40692e:	68e2      	ldr	r2, [r4, #12]
  406930:	60c2      	str	r2, [r0, #12]
  406932:	6090      	str	r0, [r2, #8]
  406934:	4a2f      	ldr	r2, [pc, #188]	; (4069f4 <_free_r+0x1c8>)
  406936:	6812      	ldr	r2, [r2, #0]
  406938:	f043 0001 	orr.w	r0, r3, #1
  40693c:	4293      	cmp	r3, r2
  40693e:	6060      	str	r0, [r4, #4]
  406940:	608c      	str	r4, [r1, #8]
  406942:	d3b6      	bcc.n	4068b2 <_free_r+0x86>
  406944:	4b2c      	ldr	r3, [pc, #176]	; (4069f8 <_free_r+0x1cc>)
  406946:	4640      	mov	r0, r8
  406948:	6819      	ldr	r1, [r3, #0]
  40694a:	f7ff ff21 	bl	406790 <_malloc_trim_r>
  40694e:	e7b0      	b.n	4068b2 <_free_r+0x86>
  406950:	1811      	adds	r1, r2, r0
  406952:	6849      	ldr	r1, [r1, #4]
  406954:	07c9      	lsls	r1, r1, #31
  406956:	d444      	bmi.n	4069e2 <_free_r+0x1b6>
  406958:	6891      	ldr	r1, [r2, #8]
  40695a:	68d2      	ldr	r2, [r2, #12]
  40695c:	60ca      	str	r2, [r1, #12]
  40695e:	4403      	add	r3, r0
  406960:	f043 0001 	orr.w	r0, r3, #1
  406964:	6091      	str	r1, [r2, #8]
  406966:	6060      	str	r0, [r4, #4]
  406968:	50e3      	str	r3, [r4, r3]
  40696a:	e7a2      	b.n	4068b2 <_free_r+0x86>
  40696c:	2a14      	cmp	r2, #20
  40696e:	d817      	bhi.n	4069a0 <_free_r+0x174>
  406970:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406974:	007f      	lsls	r7, r7, #1
  406976:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40697a:	e7a9      	b.n	4068d0 <_free_r+0xa4>
  40697c:	10aa      	asrs	r2, r5, #2
  40697e:	684b      	ldr	r3, [r1, #4]
  406980:	2501      	movs	r5, #1
  406982:	fa05 f202 	lsl.w	r2, r5, r2
  406986:	4313      	orrs	r3, r2
  406988:	604b      	str	r3, [r1, #4]
  40698a:	4602      	mov	r2, r0
  40698c:	e7b1      	b.n	4068f2 <_free_r+0xc6>
  40698e:	f043 0201 	orr.w	r2, r3, #1
  406992:	614c      	str	r4, [r1, #20]
  406994:	610c      	str	r4, [r1, #16]
  406996:	60e5      	str	r5, [r4, #12]
  406998:	60a5      	str	r5, [r4, #8]
  40699a:	6062      	str	r2, [r4, #4]
  40699c:	50e3      	str	r3, [r4, r3]
  40699e:	e788      	b.n	4068b2 <_free_r+0x86>
  4069a0:	2a54      	cmp	r2, #84	; 0x54
  4069a2:	d806      	bhi.n	4069b2 <_free_r+0x186>
  4069a4:	0b1a      	lsrs	r2, r3, #12
  4069a6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4069aa:	007f      	lsls	r7, r7, #1
  4069ac:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4069b0:	e78e      	b.n	4068d0 <_free_r+0xa4>
  4069b2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4069b6:	d806      	bhi.n	4069c6 <_free_r+0x19a>
  4069b8:	0bda      	lsrs	r2, r3, #15
  4069ba:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4069be:	007f      	lsls	r7, r7, #1
  4069c0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4069c4:	e784      	b.n	4068d0 <_free_r+0xa4>
  4069c6:	f240 5054 	movw	r0, #1364	; 0x554
  4069ca:	4282      	cmp	r2, r0
  4069cc:	d806      	bhi.n	4069dc <_free_r+0x1b0>
  4069ce:	0c9a      	lsrs	r2, r3, #18
  4069d0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4069d4:	007f      	lsls	r7, r7, #1
  4069d6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4069da:	e779      	b.n	4068d0 <_free_r+0xa4>
  4069dc:	27fe      	movs	r7, #254	; 0xfe
  4069de:	257e      	movs	r5, #126	; 0x7e
  4069e0:	e776      	b.n	4068d0 <_free_r+0xa4>
  4069e2:	f043 0201 	orr.w	r2, r3, #1
  4069e6:	6062      	str	r2, [r4, #4]
  4069e8:	50e3      	str	r3, [r4, r3]
  4069ea:	e762      	b.n	4068b2 <_free_r+0x86>
  4069ec:	20400490 	.word	0x20400490
  4069f0:	20400498 	.word	0x20400498
  4069f4:	20400898 	.word	0x20400898
  4069f8:	20400d0c 	.word	0x20400d0c

004069fc <__sfvwrite_r>:
  4069fc:	6893      	ldr	r3, [r2, #8]
  4069fe:	2b00      	cmp	r3, #0
  406a00:	d076      	beq.n	406af0 <__sfvwrite_r+0xf4>
  406a02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a06:	898b      	ldrh	r3, [r1, #12]
  406a08:	b085      	sub	sp, #20
  406a0a:	460c      	mov	r4, r1
  406a0c:	0719      	lsls	r1, r3, #28
  406a0e:	9001      	str	r0, [sp, #4]
  406a10:	4616      	mov	r6, r2
  406a12:	d529      	bpl.n	406a68 <__sfvwrite_r+0x6c>
  406a14:	6922      	ldr	r2, [r4, #16]
  406a16:	b33a      	cbz	r2, 406a68 <__sfvwrite_r+0x6c>
  406a18:	f003 0802 	and.w	r8, r3, #2
  406a1c:	fa1f f088 	uxth.w	r0, r8
  406a20:	6835      	ldr	r5, [r6, #0]
  406a22:	2800      	cmp	r0, #0
  406a24:	d02f      	beq.n	406a86 <__sfvwrite_r+0x8a>
  406a26:	f04f 0900 	mov.w	r9, #0
  406a2a:	4fb4      	ldr	r7, [pc, #720]	; (406cfc <__sfvwrite_r+0x300>)
  406a2c:	46c8      	mov	r8, r9
  406a2e:	46b2      	mov	sl, r6
  406a30:	45b8      	cmp	r8, r7
  406a32:	4643      	mov	r3, r8
  406a34:	464a      	mov	r2, r9
  406a36:	bf28      	it	cs
  406a38:	463b      	movcs	r3, r7
  406a3a:	9801      	ldr	r0, [sp, #4]
  406a3c:	f1b8 0f00 	cmp.w	r8, #0
  406a40:	d050      	beq.n	406ae4 <__sfvwrite_r+0xe8>
  406a42:	69e1      	ldr	r1, [r4, #28]
  406a44:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406a46:	47b0      	blx	r6
  406a48:	2800      	cmp	r0, #0
  406a4a:	dd71      	ble.n	406b30 <__sfvwrite_r+0x134>
  406a4c:	f8da 3008 	ldr.w	r3, [sl, #8]
  406a50:	1a1b      	subs	r3, r3, r0
  406a52:	4481      	add	r9, r0
  406a54:	ebc0 0808 	rsb	r8, r0, r8
  406a58:	f8ca 3008 	str.w	r3, [sl, #8]
  406a5c:	2b00      	cmp	r3, #0
  406a5e:	d1e7      	bne.n	406a30 <__sfvwrite_r+0x34>
  406a60:	2000      	movs	r0, #0
  406a62:	b005      	add	sp, #20
  406a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a68:	4621      	mov	r1, r4
  406a6a:	9801      	ldr	r0, [sp, #4]
  406a6c:	f7fe fca6 	bl	4053bc <__swsetup_r>
  406a70:	2800      	cmp	r0, #0
  406a72:	f040 813a 	bne.w	406cea <__sfvwrite_r+0x2ee>
  406a76:	89a3      	ldrh	r3, [r4, #12]
  406a78:	6835      	ldr	r5, [r6, #0]
  406a7a:	f003 0802 	and.w	r8, r3, #2
  406a7e:	fa1f f088 	uxth.w	r0, r8
  406a82:	2800      	cmp	r0, #0
  406a84:	d1cf      	bne.n	406a26 <__sfvwrite_r+0x2a>
  406a86:	f013 0901 	ands.w	r9, r3, #1
  406a8a:	d15b      	bne.n	406b44 <__sfvwrite_r+0x148>
  406a8c:	464f      	mov	r7, r9
  406a8e:	9602      	str	r6, [sp, #8]
  406a90:	b31f      	cbz	r7, 406ada <__sfvwrite_r+0xde>
  406a92:	059a      	lsls	r2, r3, #22
  406a94:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406a98:	d52c      	bpl.n	406af4 <__sfvwrite_r+0xf8>
  406a9a:	4547      	cmp	r7, r8
  406a9c:	46c2      	mov	sl, r8
  406a9e:	f0c0 80a4 	bcc.w	406bea <__sfvwrite_r+0x1ee>
  406aa2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406aa6:	f040 80b1 	bne.w	406c0c <__sfvwrite_r+0x210>
  406aaa:	6820      	ldr	r0, [r4, #0]
  406aac:	4652      	mov	r2, sl
  406aae:	4649      	mov	r1, r9
  406ab0:	f000 fce6 	bl	407480 <memmove>
  406ab4:	68a0      	ldr	r0, [r4, #8]
  406ab6:	6823      	ldr	r3, [r4, #0]
  406ab8:	ebc8 0000 	rsb	r0, r8, r0
  406abc:	4453      	add	r3, sl
  406abe:	60a0      	str	r0, [r4, #8]
  406ac0:	6023      	str	r3, [r4, #0]
  406ac2:	4638      	mov	r0, r7
  406ac4:	9a02      	ldr	r2, [sp, #8]
  406ac6:	6893      	ldr	r3, [r2, #8]
  406ac8:	1a1b      	subs	r3, r3, r0
  406aca:	4481      	add	r9, r0
  406acc:	1a3f      	subs	r7, r7, r0
  406ace:	6093      	str	r3, [r2, #8]
  406ad0:	2b00      	cmp	r3, #0
  406ad2:	d0c5      	beq.n	406a60 <__sfvwrite_r+0x64>
  406ad4:	89a3      	ldrh	r3, [r4, #12]
  406ad6:	2f00      	cmp	r7, #0
  406ad8:	d1db      	bne.n	406a92 <__sfvwrite_r+0x96>
  406ada:	f8d5 9000 	ldr.w	r9, [r5]
  406ade:	686f      	ldr	r7, [r5, #4]
  406ae0:	3508      	adds	r5, #8
  406ae2:	e7d5      	b.n	406a90 <__sfvwrite_r+0x94>
  406ae4:	f8d5 9000 	ldr.w	r9, [r5]
  406ae8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406aec:	3508      	adds	r5, #8
  406aee:	e79f      	b.n	406a30 <__sfvwrite_r+0x34>
  406af0:	2000      	movs	r0, #0
  406af2:	4770      	bx	lr
  406af4:	6820      	ldr	r0, [r4, #0]
  406af6:	6923      	ldr	r3, [r4, #16]
  406af8:	4298      	cmp	r0, r3
  406afa:	d803      	bhi.n	406b04 <__sfvwrite_r+0x108>
  406afc:	6961      	ldr	r1, [r4, #20]
  406afe:	428f      	cmp	r7, r1
  406b00:	f080 80b7 	bcs.w	406c72 <__sfvwrite_r+0x276>
  406b04:	45b8      	cmp	r8, r7
  406b06:	bf28      	it	cs
  406b08:	46b8      	movcs	r8, r7
  406b0a:	4642      	mov	r2, r8
  406b0c:	4649      	mov	r1, r9
  406b0e:	f000 fcb7 	bl	407480 <memmove>
  406b12:	68a3      	ldr	r3, [r4, #8]
  406b14:	6822      	ldr	r2, [r4, #0]
  406b16:	ebc8 0303 	rsb	r3, r8, r3
  406b1a:	4442      	add	r2, r8
  406b1c:	60a3      	str	r3, [r4, #8]
  406b1e:	6022      	str	r2, [r4, #0]
  406b20:	2b00      	cmp	r3, #0
  406b22:	d149      	bne.n	406bb8 <__sfvwrite_r+0x1bc>
  406b24:	4621      	mov	r1, r4
  406b26:	9801      	ldr	r0, [sp, #4]
  406b28:	f7ff fd22 	bl	406570 <_fflush_r>
  406b2c:	2800      	cmp	r0, #0
  406b2e:	d043      	beq.n	406bb8 <__sfvwrite_r+0x1bc>
  406b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406b38:	f04f 30ff 	mov.w	r0, #4294967295
  406b3c:	81a3      	strh	r3, [r4, #12]
  406b3e:	b005      	add	sp, #20
  406b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b44:	4680      	mov	r8, r0
  406b46:	9002      	str	r0, [sp, #8]
  406b48:	4682      	mov	sl, r0
  406b4a:	4681      	mov	r9, r0
  406b4c:	f1b9 0f00 	cmp.w	r9, #0
  406b50:	d02a      	beq.n	406ba8 <__sfvwrite_r+0x1ac>
  406b52:	9b02      	ldr	r3, [sp, #8]
  406b54:	2b00      	cmp	r3, #0
  406b56:	d04c      	beq.n	406bf2 <__sfvwrite_r+0x1f6>
  406b58:	6820      	ldr	r0, [r4, #0]
  406b5a:	6923      	ldr	r3, [r4, #16]
  406b5c:	6962      	ldr	r2, [r4, #20]
  406b5e:	45c8      	cmp	r8, r9
  406b60:	46c3      	mov	fp, r8
  406b62:	bf28      	it	cs
  406b64:	46cb      	movcs	fp, r9
  406b66:	4298      	cmp	r0, r3
  406b68:	465f      	mov	r7, fp
  406b6a:	d904      	bls.n	406b76 <__sfvwrite_r+0x17a>
  406b6c:	68a3      	ldr	r3, [r4, #8]
  406b6e:	4413      	add	r3, r2
  406b70:	459b      	cmp	fp, r3
  406b72:	f300 8090 	bgt.w	406c96 <__sfvwrite_r+0x29a>
  406b76:	4593      	cmp	fp, r2
  406b78:	db20      	blt.n	406bbc <__sfvwrite_r+0x1c0>
  406b7a:	4613      	mov	r3, r2
  406b7c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406b7e:	69e1      	ldr	r1, [r4, #28]
  406b80:	9801      	ldr	r0, [sp, #4]
  406b82:	4652      	mov	r2, sl
  406b84:	47b8      	blx	r7
  406b86:	1e07      	subs	r7, r0, #0
  406b88:	ddd2      	ble.n	406b30 <__sfvwrite_r+0x134>
  406b8a:	ebb8 0807 	subs.w	r8, r8, r7
  406b8e:	d023      	beq.n	406bd8 <__sfvwrite_r+0x1dc>
  406b90:	68b3      	ldr	r3, [r6, #8]
  406b92:	1bdb      	subs	r3, r3, r7
  406b94:	44ba      	add	sl, r7
  406b96:	ebc7 0909 	rsb	r9, r7, r9
  406b9a:	60b3      	str	r3, [r6, #8]
  406b9c:	2b00      	cmp	r3, #0
  406b9e:	f43f af5f 	beq.w	406a60 <__sfvwrite_r+0x64>
  406ba2:	f1b9 0f00 	cmp.w	r9, #0
  406ba6:	d1d4      	bne.n	406b52 <__sfvwrite_r+0x156>
  406ba8:	2300      	movs	r3, #0
  406baa:	f8d5 a000 	ldr.w	sl, [r5]
  406bae:	f8d5 9004 	ldr.w	r9, [r5, #4]
  406bb2:	9302      	str	r3, [sp, #8]
  406bb4:	3508      	adds	r5, #8
  406bb6:	e7c9      	b.n	406b4c <__sfvwrite_r+0x150>
  406bb8:	4640      	mov	r0, r8
  406bba:	e783      	b.n	406ac4 <__sfvwrite_r+0xc8>
  406bbc:	465a      	mov	r2, fp
  406bbe:	4651      	mov	r1, sl
  406bc0:	f000 fc5e 	bl	407480 <memmove>
  406bc4:	68a2      	ldr	r2, [r4, #8]
  406bc6:	6823      	ldr	r3, [r4, #0]
  406bc8:	ebcb 0202 	rsb	r2, fp, r2
  406bcc:	445b      	add	r3, fp
  406bce:	ebb8 0807 	subs.w	r8, r8, r7
  406bd2:	60a2      	str	r2, [r4, #8]
  406bd4:	6023      	str	r3, [r4, #0]
  406bd6:	d1db      	bne.n	406b90 <__sfvwrite_r+0x194>
  406bd8:	4621      	mov	r1, r4
  406bda:	9801      	ldr	r0, [sp, #4]
  406bdc:	f7ff fcc8 	bl	406570 <_fflush_r>
  406be0:	2800      	cmp	r0, #0
  406be2:	d1a5      	bne.n	406b30 <__sfvwrite_r+0x134>
  406be4:	f8cd 8008 	str.w	r8, [sp, #8]
  406be8:	e7d2      	b.n	406b90 <__sfvwrite_r+0x194>
  406bea:	6820      	ldr	r0, [r4, #0]
  406bec:	46b8      	mov	r8, r7
  406bee:	46ba      	mov	sl, r7
  406bf0:	e75c      	b.n	406aac <__sfvwrite_r+0xb0>
  406bf2:	464a      	mov	r2, r9
  406bf4:	210a      	movs	r1, #10
  406bf6:	4650      	mov	r0, sl
  406bf8:	f000 fbf2 	bl	4073e0 <memchr>
  406bfc:	2800      	cmp	r0, #0
  406bfe:	d06f      	beq.n	406ce0 <__sfvwrite_r+0x2e4>
  406c00:	3001      	adds	r0, #1
  406c02:	2301      	movs	r3, #1
  406c04:	ebca 0800 	rsb	r8, sl, r0
  406c08:	9302      	str	r3, [sp, #8]
  406c0a:	e7a5      	b.n	406b58 <__sfvwrite_r+0x15c>
  406c0c:	6962      	ldr	r2, [r4, #20]
  406c0e:	6820      	ldr	r0, [r4, #0]
  406c10:	6921      	ldr	r1, [r4, #16]
  406c12:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406c16:	ebc1 0a00 	rsb	sl, r1, r0
  406c1a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406c1e:	f10a 0001 	add.w	r0, sl, #1
  406c22:	ea4f 0868 	mov.w	r8, r8, asr #1
  406c26:	4438      	add	r0, r7
  406c28:	4540      	cmp	r0, r8
  406c2a:	4642      	mov	r2, r8
  406c2c:	bf84      	itt	hi
  406c2e:	4680      	movhi	r8, r0
  406c30:	4642      	movhi	r2, r8
  406c32:	055b      	lsls	r3, r3, #21
  406c34:	d542      	bpl.n	406cbc <__sfvwrite_r+0x2c0>
  406c36:	4611      	mov	r1, r2
  406c38:	9801      	ldr	r0, [sp, #4]
  406c3a:	f000 f915 	bl	406e68 <_malloc_r>
  406c3e:	4683      	mov	fp, r0
  406c40:	2800      	cmp	r0, #0
  406c42:	d055      	beq.n	406cf0 <__sfvwrite_r+0x2f4>
  406c44:	4652      	mov	r2, sl
  406c46:	6921      	ldr	r1, [r4, #16]
  406c48:	f7fb fefc 	bl	402a44 <memcpy>
  406c4c:	89a3      	ldrh	r3, [r4, #12]
  406c4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406c56:	81a3      	strh	r3, [r4, #12]
  406c58:	ebca 0308 	rsb	r3, sl, r8
  406c5c:	eb0b 000a 	add.w	r0, fp, sl
  406c60:	f8c4 8014 	str.w	r8, [r4, #20]
  406c64:	f8c4 b010 	str.w	fp, [r4, #16]
  406c68:	6020      	str	r0, [r4, #0]
  406c6a:	60a3      	str	r3, [r4, #8]
  406c6c:	46b8      	mov	r8, r7
  406c6e:	46ba      	mov	sl, r7
  406c70:	e71c      	b.n	406aac <__sfvwrite_r+0xb0>
  406c72:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  406c76:	42bb      	cmp	r3, r7
  406c78:	bf28      	it	cs
  406c7a:	463b      	movcs	r3, r7
  406c7c:	464a      	mov	r2, r9
  406c7e:	fb93 f3f1 	sdiv	r3, r3, r1
  406c82:	9801      	ldr	r0, [sp, #4]
  406c84:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406c86:	fb01 f303 	mul.w	r3, r1, r3
  406c8a:	69e1      	ldr	r1, [r4, #28]
  406c8c:	47b0      	blx	r6
  406c8e:	2800      	cmp	r0, #0
  406c90:	f73f af18 	bgt.w	406ac4 <__sfvwrite_r+0xc8>
  406c94:	e74c      	b.n	406b30 <__sfvwrite_r+0x134>
  406c96:	461a      	mov	r2, r3
  406c98:	4651      	mov	r1, sl
  406c9a:	9303      	str	r3, [sp, #12]
  406c9c:	f000 fbf0 	bl	407480 <memmove>
  406ca0:	6822      	ldr	r2, [r4, #0]
  406ca2:	9b03      	ldr	r3, [sp, #12]
  406ca4:	9801      	ldr	r0, [sp, #4]
  406ca6:	441a      	add	r2, r3
  406ca8:	6022      	str	r2, [r4, #0]
  406caa:	4621      	mov	r1, r4
  406cac:	f7ff fc60 	bl	406570 <_fflush_r>
  406cb0:	9b03      	ldr	r3, [sp, #12]
  406cb2:	2800      	cmp	r0, #0
  406cb4:	f47f af3c 	bne.w	406b30 <__sfvwrite_r+0x134>
  406cb8:	461f      	mov	r7, r3
  406cba:	e766      	b.n	406b8a <__sfvwrite_r+0x18e>
  406cbc:	9801      	ldr	r0, [sp, #4]
  406cbe:	f000 ff55 	bl	407b6c <_realloc_r>
  406cc2:	4683      	mov	fp, r0
  406cc4:	2800      	cmp	r0, #0
  406cc6:	d1c7      	bne.n	406c58 <__sfvwrite_r+0x25c>
  406cc8:	9d01      	ldr	r5, [sp, #4]
  406cca:	6921      	ldr	r1, [r4, #16]
  406ccc:	4628      	mov	r0, r5
  406cce:	f7ff fdad 	bl	40682c <_free_r>
  406cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406cd6:	220c      	movs	r2, #12
  406cd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406cdc:	602a      	str	r2, [r5, #0]
  406cde:	e729      	b.n	406b34 <__sfvwrite_r+0x138>
  406ce0:	2301      	movs	r3, #1
  406ce2:	f109 0801 	add.w	r8, r9, #1
  406ce6:	9302      	str	r3, [sp, #8]
  406ce8:	e736      	b.n	406b58 <__sfvwrite_r+0x15c>
  406cea:	f04f 30ff 	mov.w	r0, #4294967295
  406cee:	e6b8      	b.n	406a62 <__sfvwrite_r+0x66>
  406cf0:	9a01      	ldr	r2, [sp, #4]
  406cf2:	230c      	movs	r3, #12
  406cf4:	6013      	str	r3, [r2, #0]
  406cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406cfa:	e71b      	b.n	406b34 <__sfvwrite_r+0x138>
  406cfc:	7ffffc00 	.word	0x7ffffc00

00406d00 <_fwalk_reent>:
  406d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406d04:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406d08:	d01f      	beq.n	406d4a <_fwalk_reent+0x4a>
  406d0a:	4688      	mov	r8, r1
  406d0c:	4606      	mov	r6, r0
  406d0e:	f04f 0900 	mov.w	r9, #0
  406d12:	687d      	ldr	r5, [r7, #4]
  406d14:	68bc      	ldr	r4, [r7, #8]
  406d16:	3d01      	subs	r5, #1
  406d18:	d411      	bmi.n	406d3e <_fwalk_reent+0x3e>
  406d1a:	89a3      	ldrh	r3, [r4, #12]
  406d1c:	2b01      	cmp	r3, #1
  406d1e:	f105 35ff 	add.w	r5, r5, #4294967295
  406d22:	d908      	bls.n	406d36 <_fwalk_reent+0x36>
  406d24:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406d28:	3301      	adds	r3, #1
  406d2a:	4621      	mov	r1, r4
  406d2c:	4630      	mov	r0, r6
  406d2e:	d002      	beq.n	406d36 <_fwalk_reent+0x36>
  406d30:	47c0      	blx	r8
  406d32:	ea49 0900 	orr.w	r9, r9, r0
  406d36:	1c6b      	adds	r3, r5, #1
  406d38:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406d3c:	d1ed      	bne.n	406d1a <_fwalk_reent+0x1a>
  406d3e:	683f      	ldr	r7, [r7, #0]
  406d40:	2f00      	cmp	r7, #0
  406d42:	d1e6      	bne.n	406d12 <_fwalk_reent+0x12>
  406d44:	4648      	mov	r0, r9
  406d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406d4a:	46b9      	mov	r9, r7
  406d4c:	4648      	mov	r0, r9
  406d4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406d52:	bf00      	nop

00406d54 <__locale_charset>:
  406d54:	4800      	ldr	r0, [pc, #0]	; (406d58 <__locale_charset+0x4>)
  406d56:	4770      	bx	lr
  406d58:	2040046c 	.word	0x2040046c

00406d5c <__locale_mb_cur_max>:
  406d5c:	4b01      	ldr	r3, [pc, #4]	; (406d64 <__locale_mb_cur_max+0x8>)
  406d5e:	6818      	ldr	r0, [r3, #0]
  406d60:	4770      	bx	lr
  406d62:	bf00      	nop
  406d64:	2040048c 	.word	0x2040048c

00406d68 <_localeconv_r>:
  406d68:	4800      	ldr	r0, [pc, #0]	; (406d6c <_localeconv_r+0x4>)
  406d6a:	4770      	bx	lr
  406d6c:	20400434 	.word	0x20400434

00406d70 <__swhatbuf_r>:
  406d70:	b570      	push	{r4, r5, r6, lr}
  406d72:	460d      	mov	r5, r1
  406d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d78:	2900      	cmp	r1, #0
  406d7a:	b090      	sub	sp, #64	; 0x40
  406d7c:	4614      	mov	r4, r2
  406d7e:	461e      	mov	r6, r3
  406d80:	db14      	blt.n	406dac <__swhatbuf_r+0x3c>
  406d82:	aa01      	add	r2, sp, #4
  406d84:	f001 fba4 	bl	4084d0 <_fstat_r>
  406d88:	2800      	cmp	r0, #0
  406d8a:	db0f      	blt.n	406dac <__swhatbuf_r+0x3c>
  406d8c:	9a02      	ldr	r2, [sp, #8]
  406d8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406d92:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406d96:	fab2 f282 	clz	r2, r2
  406d9a:	0952      	lsrs	r2, r2, #5
  406d9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406da0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406da4:	6032      	str	r2, [r6, #0]
  406da6:	6023      	str	r3, [r4, #0]
  406da8:	b010      	add	sp, #64	; 0x40
  406daa:	bd70      	pop	{r4, r5, r6, pc}
  406dac:	89a8      	ldrh	r0, [r5, #12]
  406dae:	f000 0080 	and.w	r0, r0, #128	; 0x80
  406db2:	b282      	uxth	r2, r0
  406db4:	2000      	movs	r0, #0
  406db6:	6030      	str	r0, [r6, #0]
  406db8:	b11a      	cbz	r2, 406dc2 <__swhatbuf_r+0x52>
  406dba:	2340      	movs	r3, #64	; 0x40
  406dbc:	6023      	str	r3, [r4, #0]
  406dbe:	b010      	add	sp, #64	; 0x40
  406dc0:	bd70      	pop	{r4, r5, r6, pc}
  406dc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406dc6:	4610      	mov	r0, r2
  406dc8:	6023      	str	r3, [r4, #0]
  406dca:	b010      	add	sp, #64	; 0x40
  406dcc:	bd70      	pop	{r4, r5, r6, pc}
  406dce:	bf00      	nop

00406dd0 <__smakebuf_r>:
  406dd0:	898a      	ldrh	r2, [r1, #12]
  406dd2:	0792      	lsls	r2, r2, #30
  406dd4:	460b      	mov	r3, r1
  406dd6:	d506      	bpl.n	406de6 <__smakebuf_r+0x16>
  406dd8:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406ddc:	2101      	movs	r1, #1
  406dde:	601a      	str	r2, [r3, #0]
  406de0:	611a      	str	r2, [r3, #16]
  406de2:	6159      	str	r1, [r3, #20]
  406de4:	4770      	bx	lr
  406de6:	b5f0      	push	{r4, r5, r6, r7, lr}
  406de8:	b083      	sub	sp, #12
  406dea:	ab01      	add	r3, sp, #4
  406dec:	466a      	mov	r2, sp
  406dee:	460c      	mov	r4, r1
  406df0:	4605      	mov	r5, r0
  406df2:	f7ff ffbd 	bl	406d70 <__swhatbuf_r>
  406df6:	9900      	ldr	r1, [sp, #0]
  406df8:	4606      	mov	r6, r0
  406dfa:	4628      	mov	r0, r5
  406dfc:	f000 f834 	bl	406e68 <_malloc_r>
  406e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e04:	b1d0      	cbz	r0, 406e3c <__smakebuf_r+0x6c>
  406e06:	9a01      	ldr	r2, [sp, #4]
  406e08:	4f12      	ldr	r7, [pc, #72]	; (406e54 <__smakebuf_r+0x84>)
  406e0a:	9900      	ldr	r1, [sp, #0]
  406e0c:	63ef      	str	r7, [r5, #60]	; 0x3c
  406e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406e12:	81a3      	strh	r3, [r4, #12]
  406e14:	6020      	str	r0, [r4, #0]
  406e16:	6120      	str	r0, [r4, #16]
  406e18:	6161      	str	r1, [r4, #20]
  406e1a:	b91a      	cbnz	r2, 406e24 <__smakebuf_r+0x54>
  406e1c:	4333      	orrs	r3, r6
  406e1e:	81a3      	strh	r3, [r4, #12]
  406e20:	b003      	add	sp, #12
  406e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e24:	4628      	mov	r0, r5
  406e26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406e2a:	f001 fb65 	bl	4084f8 <_isatty_r>
  406e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e32:	2800      	cmp	r0, #0
  406e34:	d0f2      	beq.n	406e1c <__smakebuf_r+0x4c>
  406e36:	f043 0301 	orr.w	r3, r3, #1
  406e3a:	e7ef      	b.n	406e1c <__smakebuf_r+0x4c>
  406e3c:	059a      	lsls	r2, r3, #22
  406e3e:	d4ef      	bmi.n	406e20 <__smakebuf_r+0x50>
  406e40:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406e44:	f043 0302 	orr.w	r3, r3, #2
  406e48:	2101      	movs	r1, #1
  406e4a:	81a3      	strh	r3, [r4, #12]
  406e4c:	6022      	str	r2, [r4, #0]
  406e4e:	6122      	str	r2, [r4, #16]
  406e50:	6161      	str	r1, [r4, #20]
  406e52:	e7e5      	b.n	406e20 <__smakebuf_r+0x50>
  406e54:	0040659d 	.word	0x0040659d

00406e58 <malloc>:
  406e58:	4b02      	ldr	r3, [pc, #8]	; (406e64 <malloc+0xc>)
  406e5a:	4601      	mov	r1, r0
  406e5c:	6818      	ldr	r0, [r3, #0]
  406e5e:	f000 b803 	b.w	406e68 <_malloc_r>
  406e62:	bf00      	nop
  406e64:	20400430 	.word	0x20400430

00406e68 <_malloc_r>:
  406e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e6c:	f101 050b 	add.w	r5, r1, #11
  406e70:	2d16      	cmp	r5, #22
  406e72:	b083      	sub	sp, #12
  406e74:	4606      	mov	r6, r0
  406e76:	f240 809f 	bls.w	406fb8 <_malloc_r+0x150>
  406e7a:	f035 0507 	bics.w	r5, r5, #7
  406e7e:	f100 80bf 	bmi.w	407000 <_malloc_r+0x198>
  406e82:	42a9      	cmp	r1, r5
  406e84:	f200 80bc 	bhi.w	407000 <_malloc_r+0x198>
  406e88:	f000 fb5e 	bl	407548 <__malloc_lock>
  406e8c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  406e90:	f0c0 829c 	bcc.w	4073cc <_malloc_r+0x564>
  406e94:	0a6b      	lsrs	r3, r5, #9
  406e96:	f000 80ba 	beq.w	40700e <_malloc_r+0x1a6>
  406e9a:	2b04      	cmp	r3, #4
  406e9c:	f200 8183 	bhi.w	4071a6 <_malloc_r+0x33e>
  406ea0:	09a8      	lsrs	r0, r5, #6
  406ea2:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  406ea6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406eaa:	3038      	adds	r0, #56	; 0x38
  406eac:	4fc4      	ldr	r7, [pc, #784]	; (4071c0 <_malloc_r+0x358>)
  406eae:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406eb2:	f1a3 0108 	sub.w	r1, r3, #8
  406eb6:	685c      	ldr	r4, [r3, #4]
  406eb8:	42a1      	cmp	r1, r4
  406eba:	d107      	bne.n	406ecc <_malloc_r+0x64>
  406ebc:	e0ac      	b.n	407018 <_malloc_r+0x1b0>
  406ebe:	2a00      	cmp	r2, #0
  406ec0:	f280 80ac 	bge.w	40701c <_malloc_r+0x1b4>
  406ec4:	68e4      	ldr	r4, [r4, #12]
  406ec6:	42a1      	cmp	r1, r4
  406ec8:	f000 80a6 	beq.w	407018 <_malloc_r+0x1b0>
  406ecc:	6863      	ldr	r3, [r4, #4]
  406ece:	f023 0303 	bic.w	r3, r3, #3
  406ed2:	1b5a      	subs	r2, r3, r5
  406ed4:	2a0f      	cmp	r2, #15
  406ed6:	ddf2      	ble.n	406ebe <_malloc_r+0x56>
  406ed8:	49b9      	ldr	r1, [pc, #740]	; (4071c0 <_malloc_r+0x358>)
  406eda:	693c      	ldr	r4, [r7, #16]
  406edc:	f101 0e08 	add.w	lr, r1, #8
  406ee0:	4574      	cmp	r4, lr
  406ee2:	f000 81b3 	beq.w	40724c <_malloc_r+0x3e4>
  406ee6:	6863      	ldr	r3, [r4, #4]
  406ee8:	f023 0303 	bic.w	r3, r3, #3
  406eec:	1b5a      	subs	r2, r3, r5
  406eee:	2a0f      	cmp	r2, #15
  406ef0:	f300 8199 	bgt.w	407226 <_malloc_r+0x3be>
  406ef4:	2a00      	cmp	r2, #0
  406ef6:	f8c1 e014 	str.w	lr, [r1, #20]
  406efa:	f8c1 e010 	str.w	lr, [r1, #16]
  406efe:	f280 809e 	bge.w	40703e <_malloc_r+0x1d6>
  406f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406f06:	f080 8167 	bcs.w	4071d8 <_malloc_r+0x370>
  406f0a:	08db      	lsrs	r3, r3, #3
  406f0c:	f103 0c01 	add.w	ip, r3, #1
  406f10:	2201      	movs	r2, #1
  406f12:	109b      	asrs	r3, r3, #2
  406f14:	fa02 f303 	lsl.w	r3, r2, r3
  406f18:	684a      	ldr	r2, [r1, #4]
  406f1a:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  406f1e:	f8c4 8008 	str.w	r8, [r4, #8]
  406f22:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  406f26:	431a      	orrs	r2, r3
  406f28:	f1a9 0308 	sub.w	r3, r9, #8
  406f2c:	60e3      	str	r3, [r4, #12]
  406f2e:	604a      	str	r2, [r1, #4]
  406f30:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  406f34:	f8c8 400c 	str.w	r4, [r8, #12]
  406f38:	1083      	asrs	r3, r0, #2
  406f3a:	2401      	movs	r4, #1
  406f3c:	409c      	lsls	r4, r3
  406f3e:	4294      	cmp	r4, r2
  406f40:	f200 808a 	bhi.w	407058 <_malloc_r+0x1f0>
  406f44:	4214      	tst	r4, r2
  406f46:	d106      	bne.n	406f56 <_malloc_r+0xee>
  406f48:	f020 0003 	bic.w	r0, r0, #3
  406f4c:	0064      	lsls	r4, r4, #1
  406f4e:	4214      	tst	r4, r2
  406f50:	f100 0004 	add.w	r0, r0, #4
  406f54:	d0fa      	beq.n	406f4c <_malloc_r+0xe4>
  406f56:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406f5a:	46cc      	mov	ip, r9
  406f5c:	4680      	mov	r8, r0
  406f5e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  406f62:	458c      	cmp	ip, r1
  406f64:	d107      	bne.n	406f76 <_malloc_r+0x10e>
  406f66:	e173      	b.n	407250 <_malloc_r+0x3e8>
  406f68:	2a00      	cmp	r2, #0
  406f6a:	f280 8181 	bge.w	407270 <_malloc_r+0x408>
  406f6e:	68c9      	ldr	r1, [r1, #12]
  406f70:	458c      	cmp	ip, r1
  406f72:	f000 816d 	beq.w	407250 <_malloc_r+0x3e8>
  406f76:	684b      	ldr	r3, [r1, #4]
  406f78:	f023 0303 	bic.w	r3, r3, #3
  406f7c:	1b5a      	subs	r2, r3, r5
  406f7e:	2a0f      	cmp	r2, #15
  406f80:	ddf2      	ble.n	406f68 <_malloc_r+0x100>
  406f82:	460c      	mov	r4, r1
  406f84:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406f88:	f854 8f08 	ldr.w	r8, [r4, #8]!
  406f8c:	194b      	adds	r3, r1, r5
  406f8e:	f045 0501 	orr.w	r5, r5, #1
  406f92:	604d      	str	r5, [r1, #4]
  406f94:	f042 0101 	orr.w	r1, r2, #1
  406f98:	f8c8 c00c 	str.w	ip, [r8, #12]
  406f9c:	4630      	mov	r0, r6
  406f9e:	f8cc 8008 	str.w	r8, [ip, #8]
  406fa2:	617b      	str	r3, [r7, #20]
  406fa4:	613b      	str	r3, [r7, #16]
  406fa6:	f8c3 e00c 	str.w	lr, [r3, #12]
  406faa:	f8c3 e008 	str.w	lr, [r3, #8]
  406fae:	6059      	str	r1, [r3, #4]
  406fb0:	509a      	str	r2, [r3, r2]
  406fb2:	f000 facb 	bl	40754c <__malloc_unlock>
  406fb6:	e01f      	b.n	406ff8 <_malloc_r+0x190>
  406fb8:	2910      	cmp	r1, #16
  406fba:	d821      	bhi.n	407000 <_malloc_r+0x198>
  406fbc:	f000 fac4 	bl	407548 <__malloc_lock>
  406fc0:	2510      	movs	r5, #16
  406fc2:	2306      	movs	r3, #6
  406fc4:	2002      	movs	r0, #2
  406fc6:	4f7e      	ldr	r7, [pc, #504]	; (4071c0 <_malloc_r+0x358>)
  406fc8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406fcc:	f1a3 0208 	sub.w	r2, r3, #8
  406fd0:	685c      	ldr	r4, [r3, #4]
  406fd2:	4294      	cmp	r4, r2
  406fd4:	f000 8145 	beq.w	407262 <_malloc_r+0x3fa>
  406fd8:	6863      	ldr	r3, [r4, #4]
  406fda:	68e1      	ldr	r1, [r4, #12]
  406fdc:	68a5      	ldr	r5, [r4, #8]
  406fde:	f023 0303 	bic.w	r3, r3, #3
  406fe2:	4423      	add	r3, r4
  406fe4:	4630      	mov	r0, r6
  406fe6:	685a      	ldr	r2, [r3, #4]
  406fe8:	60e9      	str	r1, [r5, #12]
  406fea:	f042 0201 	orr.w	r2, r2, #1
  406fee:	608d      	str	r5, [r1, #8]
  406ff0:	605a      	str	r2, [r3, #4]
  406ff2:	f000 faab 	bl	40754c <__malloc_unlock>
  406ff6:	3408      	adds	r4, #8
  406ff8:	4620      	mov	r0, r4
  406ffa:	b003      	add	sp, #12
  406ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407000:	2400      	movs	r4, #0
  407002:	230c      	movs	r3, #12
  407004:	4620      	mov	r0, r4
  407006:	6033      	str	r3, [r6, #0]
  407008:	b003      	add	sp, #12
  40700a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40700e:	2380      	movs	r3, #128	; 0x80
  407010:	f04f 0e40 	mov.w	lr, #64	; 0x40
  407014:	203f      	movs	r0, #63	; 0x3f
  407016:	e749      	b.n	406eac <_malloc_r+0x44>
  407018:	4670      	mov	r0, lr
  40701a:	e75d      	b.n	406ed8 <_malloc_r+0x70>
  40701c:	4423      	add	r3, r4
  40701e:	68e1      	ldr	r1, [r4, #12]
  407020:	685a      	ldr	r2, [r3, #4]
  407022:	68a5      	ldr	r5, [r4, #8]
  407024:	f042 0201 	orr.w	r2, r2, #1
  407028:	60e9      	str	r1, [r5, #12]
  40702a:	4630      	mov	r0, r6
  40702c:	608d      	str	r5, [r1, #8]
  40702e:	605a      	str	r2, [r3, #4]
  407030:	f000 fa8c 	bl	40754c <__malloc_unlock>
  407034:	3408      	adds	r4, #8
  407036:	4620      	mov	r0, r4
  407038:	b003      	add	sp, #12
  40703a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40703e:	4423      	add	r3, r4
  407040:	4630      	mov	r0, r6
  407042:	685a      	ldr	r2, [r3, #4]
  407044:	f042 0201 	orr.w	r2, r2, #1
  407048:	605a      	str	r2, [r3, #4]
  40704a:	f000 fa7f 	bl	40754c <__malloc_unlock>
  40704e:	3408      	adds	r4, #8
  407050:	4620      	mov	r0, r4
  407052:	b003      	add	sp, #12
  407054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407058:	68bc      	ldr	r4, [r7, #8]
  40705a:	6863      	ldr	r3, [r4, #4]
  40705c:	f023 0803 	bic.w	r8, r3, #3
  407060:	45a8      	cmp	r8, r5
  407062:	d304      	bcc.n	40706e <_malloc_r+0x206>
  407064:	ebc5 0308 	rsb	r3, r5, r8
  407068:	2b0f      	cmp	r3, #15
  40706a:	f300 808c 	bgt.w	407186 <_malloc_r+0x31e>
  40706e:	4b55      	ldr	r3, [pc, #340]	; (4071c4 <_malloc_r+0x35c>)
  407070:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4071d4 <_malloc_r+0x36c>
  407074:	681a      	ldr	r2, [r3, #0]
  407076:	f8d9 3000 	ldr.w	r3, [r9]
  40707a:	3301      	adds	r3, #1
  40707c:	442a      	add	r2, r5
  40707e:	eb04 0a08 	add.w	sl, r4, r8
  407082:	f000 8160 	beq.w	407346 <_malloc_r+0x4de>
  407086:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40708a:	320f      	adds	r2, #15
  40708c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  407090:	f022 020f 	bic.w	r2, r2, #15
  407094:	4611      	mov	r1, r2
  407096:	4630      	mov	r0, r6
  407098:	9201      	str	r2, [sp, #4]
  40709a:	f000 ff57 	bl	407f4c <_sbrk_r>
  40709e:	f1b0 3fff 	cmp.w	r0, #4294967295
  4070a2:	4683      	mov	fp, r0
  4070a4:	9a01      	ldr	r2, [sp, #4]
  4070a6:	f000 8158 	beq.w	40735a <_malloc_r+0x4f2>
  4070aa:	4582      	cmp	sl, r0
  4070ac:	f200 80fc 	bhi.w	4072a8 <_malloc_r+0x440>
  4070b0:	4b45      	ldr	r3, [pc, #276]	; (4071c8 <_malloc_r+0x360>)
  4070b2:	6819      	ldr	r1, [r3, #0]
  4070b4:	45da      	cmp	sl, fp
  4070b6:	4411      	add	r1, r2
  4070b8:	6019      	str	r1, [r3, #0]
  4070ba:	f000 8153 	beq.w	407364 <_malloc_r+0x4fc>
  4070be:	f8d9 0000 	ldr.w	r0, [r9]
  4070c2:	f8df e110 	ldr.w	lr, [pc, #272]	; 4071d4 <_malloc_r+0x36c>
  4070c6:	3001      	adds	r0, #1
  4070c8:	bf1b      	ittet	ne
  4070ca:	ebca 0a0b 	rsbne	sl, sl, fp
  4070ce:	4451      	addne	r1, sl
  4070d0:	f8ce b000 	streq.w	fp, [lr]
  4070d4:	6019      	strne	r1, [r3, #0]
  4070d6:	f01b 0107 	ands.w	r1, fp, #7
  4070da:	f000 8117 	beq.w	40730c <_malloc_r+0x4a4>
  4070de:	f1c1 0008 	rsb	r0, r1, #8
  4070e2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4070e6:	4483      	add	fp, r0
  4070e8:	3108      	adds	r1, #8
  4070ea:	445a      	add	r2, fp
  4070ec:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4070f0:	ebc2 0901 	rsb	r9, r2, r1
  4070f4:	4649      	mov	r1, r9
  4070f6:	4630      	mov	r0, r6
  4070f8:	9301      	str	r3, [sp, #4]
  4070fa:	f000 ff27 	bl	407f4c <_sbrk_r>
  4070fe:	1c43      	adds	r3, r0, #1
  407100:	9b01      	ldr	r3, [sp, #4]
  407102:	f000 813f 	beq.w	407384 <_malloc_r+0x51c>
  407106:	ebcb 0200 	rsb	r2, fp, r0
  40710a:	444a      	add	r2, r9
  40710c:	f042 0201 	orr.w	r2, r2, #1
  407110:	6819      	ldr	r1, [r3, #0]
  407112:	f8c7 b008 	str.w	fp, [r7, #8]
  407116:	4449      	add	r1, r9
  407118:	42bc      	cmp	r4, r7
  40711a:	f8cb 2004 	str.w	r2, [fp, #4]
  40711e:	6019      	str	r1, [r3, #0]
  407120:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4071c8 <_malloc_r+0x360>
  407124:	d016      	beq.n	407154 <_malloc_r+0x2ec>
  407126:	f1b8 0f0f 	cmp.w	r8, #15
  40712a:	f240 80fd 	bls.w	407328 <_malloc_r+0x4c0>
  40712e:	6862      	ldr	r2, [r4, #4]
  407130:	f1a8 030c 	sub.w	r3, r8, #12
  407134:	f023 0307 	bic.w	r3, r3, #7
  407138:	18e0      	adds	r0, r4, r3
  40713a:	f002 0201 	and.w	r2, r2, #1
  40713e:	f04f 0e05 	mov.w	lr, #5
  407142:	431a      	orrs	r2, r3
  407144:	2b0f      	cmp	r3, #15
  407146:	6062      	str	r2, [r4, #4]
  407148:	f8c0 e004 	str.w	lr, [r0, #4]
  40714c:	f8c0 e008 	str.w	lr, [r0, #8]
  407150:	f200 811c 	bhi.w	40738c <_malloc_r+0x524>
  407154:	4b1d      	ldr	r3, [pc, #116]	; (4071cc <_malloc_r+0x364>)
  407156:	68bc      	ldr	r4, [r7, #8]
  407158:	681a      	ldr	r2, [r3, #0]
  40715a:	4291      	cmp	r1, r2
  40715c:	bf88      	it	hi
  40715e:	6019      	strhi	r1, [r3, #0]
  407160:	4b1b      	ldr	r3, [pc, #108]	; (4071d0 <_malloc_r+0x368>)
  407162:	681a      	ldr	r2, [r3, #0]
  407164:	4291      	cmp	r1, r2
  407166:	6862      	ldr	r2, [r4, #4]
  407168:	bf88      	it	hi
  40716a:	6019      	strhi	r1, [r3, #0]
  40716c:	f022 0203 	bic.w	r2, r2, #3
  407170:	4295      	cmp	r5, r2
  407172:	eba2 0305 	sub.w	r3, r2, r5
  407176:	d801      	bhi.n	40717c <_malloc_r+0x314>
  407178:	2b0f      	cmp	r3, #15
  40717a:	dc04      	bgt.n	407186 <_malloc_r+0x31e>
  40717c:	4630      	mov	r0, r6
  40717e:	f000 f9e5 	bl	40754c <__malloc_unlock>
  407182:	2400      	movs	r4, #0
  407184:	e738      	b.n	406ff8 <_malloc_r+0x190>
  407186:	1962      	adds	r2, r4, r5
  407188:	f043 0301 	orr.w	r3, r3, #1
  40718c:	f045 0501 	orr.w	r5, r5, #1
  407190:	6065      	str	r5, [r4, #4]
  407192:	4630      	mov	r0, r6
  407194:	60ba      	str	r2, [r7, #8]
  407196:	6053      	str	r3, [r2, #4]
  407198:	f000 f9d8 	bl	40754c <__malloc_unlock>
  40719c:	3408      	adds	r4, #8
  40719e:	4620      	mov	r0, r4
  4071a0:	b003      	add	sp, #12
  4071a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071a6:	2b14      	cmp	r3, #20
  4071a8:	d971      	bls.n	40728e <_malloc_r+0x426>
  4071aa:	2b54      	cmp	r3, #84	; 0x54
  4071ac:	f200 80a4 	bhi.w	4072f8 <_malloc_r+0x490>
  4071b0:	0b28      	lsrs	r0, r5, #12
  4071b2:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4071b6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4071ba:	306e      	adds	r0, #110	; 0x6e
  4071bc:	e676      	b.n	406eac <_malloc_r+0x44>
  4071be:	bf00      	nop
  4071c0:	20400490 	.word	0x20400490
  4071c4:	20400d0c 	.word	0x20400d0c
  4071c8:	20400d10 	.word	0x20400d10
  4071cc:	20400d08 	.word	0x20400d08
  4071d0:	20400d04 	.word	0x20400d04
  4071d4:	2040089c 	.word	0x2040089c
  4071d8:	0a5a      	lsrs	r2, r3, #9
  4071da:	2a04      	cmp	r2, #4
  4071dc:	d95e      	bls.n	40729c <_malloc_r+0x434>
  4071de:	2a14      	cmp	r2, #20
  4071e0:	f200 80b3 	bhi.w	40734a <_malloc_r+0x4e2>
  4071e4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4071e8:	0049      	lsls	r1, r1, #1
  4071ea:	325b      	adds	r2, #91	; 0x5b
  4071ec:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4071f0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4071f4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4073d4 <_malloc_r+0x56c>
  4071f8:	f1ac 0c08 	sub.w	ip, ip, #8
  4071fc:	458c      	cmp	ip, r1
  4071fe:	f000 8088 	beq.w	407312 <_malloc_r+0x4aa>
  407202:	684a      	ldr	r2, [r1, #4]
  407204:	f022 0203 	bic.w	r2, r2, #3
  407208:	4293      	cmp	r3, r2
  40720a:	d202      	bcs.n	407212 <_malloc_r+0x3aa>
  40720c:	6889      	ldr	r1, [r1, #8]
  40720e:	458c      	cmp	ip, r1
  407210:	d1f7      	bne.n	407202 <_malloc_r+0x39a>
  407212:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  407216:	687a      	ldr	r2, [r7, #4]
  407218:	f8c4 c00c 	str.w	ip, [r4, #12]
  40721c:	60a1      	str	r1, [r4, #8]
  40721e:	f8cc 4008 	str.w	r4, [ip, #8]
  407222:	60cc      	str	r4, [r1, #12]
  407224:	e688      	b.n	406f38 <_malloc_r+0xd0>
  407226:	1963      	adds	r3, r4, r5
  407228:	f042 0701 	orr.w	r7, r2, #1
  40722c:	f045 0501 	orr.w	r5, r5, #1
  407230:	6065      	str	r5, [r4, #4]
  407232:	4630      	mov	r0, r6
  407234:	614b      	str	r3, [r1, #20]
  407236:	610b      	str	r3, [r1, #16]
  407238:	f8c3 e00c 	str.w	lr, [r3, #12]
  40723c:	f8c3 e008 	str.w	lr, [r3, #8]
  407240:	605f      	str	r7, [r3, #4]
  407242:	509a      	str	r2, [r3, r2]
  407244:	3408      	adds	r4, #8
  407246:	f000 f981 	bl	40754c <__malloc_unlock>
  40724a:	e6d5      	b.n	406ff8 <_malloc_r+0x190>
  40724c:	684a      	ldr	r2, [r1, #4]
  40724e:	e673      	b.n	406f38 <_malloc_r+0xd0>
  407250:	f108 0801 	add.w	r8, r8, #1
  407254:	f018 0f03 	tst.w	r8, #3
  407258:	f10c 0c08 	add.w	ip, ip, #8
  40725c:	f47f ae7f 	bne.w	406f5e <_malloc_r+0xf6>
  407260:	e030      	b.n	4072c4 <_malloc_r+0x45c>
  407262:	68dc      	ldr	r4, [r3, #12]
  407264:	42a3      	cmp	r3, r4
  407266:	bf08      	it	eq
  407268:	3002      	addeq	r0, #2
  40726a:	f43f ae35 	beq.w	406ed8 <_malloc_r+0x70>
  40726e:	e6b3      	b.n	406fd8 <_malloc_r+0x170>
  407270:	440b      	add	r3, r1
  407272:	460c      	mov	r4, r1
  407274:	685a      	ldr	r2, [r3, #4]
  407276:	68c9      	ldr	r1, [r1, #12]
  407278:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40727c:	f042 0201 	orr.w	r2, r2, #1
  407280:	605a      	str	r2, [r3, #4]
  407282:	4630      	mov	r0, r6
  407284:	60e9      	str	r1, [r5, #12]
  407286:	608d      	str	r5, [r1, #8]
  407288:	f000 f960 	bl	40754c <__malloc_unlock>
  40728c:	e6b4      	b.n	406ff8 <_malloc_r+0x190>
  40728e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  407292:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  407296:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40729a:	e607      	b.n	406eac <_malloc_r+0x44>
  40729c:	099a      	lsrs	r2, r3, #6
  40729e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4072a2:	0049      	lsls	r1, r1, #1
  4072a4:	3238      	adds	r2, #56	; 0x38
  4072a6:	e7a1      	b.n	4071ec <_malloc_r+0x384>
  4072a8:	42bc      	cmp	r4, r7
  4072aa:	4b4a      	ldr	r3, [pc, #296]	; (4073d4 <_malloc_r+0x56c>)
  4072ac:	f43f af00 	beq.w	4070b0 <_malloc_r+0x248>
  4072b0:	689c      	ldr	r4, [r3, #8]
  4072b2:	6862      	ldr	r2, [r4, #4]
  4072b4:	f022 0203 	bic.w	r2, r2, #3
  4072b8:	e75a      	b.n	407170 <_malloc_r+0x308>
  4072ba:	f859 3908 	ldr.w	r3, [r9], #-8
  4072be:	4599      	cmp	r9, r3
  4072c0:	f040 8082 	bne.w	4073c8 <_malloc_r+0x560>
  4072c4:	f010 0f03 	tst.w	r0, #3
  4072c8:	f100 30ff 	add.w	r0, r0, #4294967295
  4072cc:	d1f5      	bne.n	4072ba <_malloc_r+0x452>
  4072ce:	687b      	ldr	r3, [r7, #4]
  4072d0:	ea23 0304 	bic.w	r3, r3, r4
  4072d4:	607b      	str	r3, [r7, #4]
  4072d6:	0064      	lsls	r4, r4, #1
  4072d8:	429c      	cmp	r4, r3
  4072da:	f63f aebd 	bhi.w	407058 <_malloc_r+0x1f0>
  4072de:	2c00      	cmp	r4, #0
  4072e0:	f43f aeba 	beq.w	407058 <_malloc_r+0x1f0>
  4072e4:	421c      	tst	r4, r3
  4072e6:	4640      	mov	r0, r8
  4072e8:	f47f ae35 	bne.w	406f56 <_malloc_r+0xee>
  4072ec:	0064      	lsls	r4, r4, #1
  4072ee:	421c      	tst	r4, r3
  4072f0:	f100 0004 	add.w	r0, r0, #4
  4072f4:	d0fa      	beq.n	4072ec <_malloc_r+0x484>
  4072f6:	e62e      	b.n	406f56 <_malloc_r+0xee>
  4072f8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4072fc:	d818      	bhi.n	407330 <_malloc_r+0x4c8>
  4072fe:	0be8      	lsrs	r0, r5, #15
  407300:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  407304:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407308:	3077      	adds	r0, #119	; 0x77
  40730a:	e5cf      	b.n	406eac <_malloc_r+0x44>
  40730c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407310:	e6eb      	b.n	4070ea <_malloc_r+0x282>
  407312:	2101      	movs	r1, #1
  407314:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407318:	1092      	asrs	r2, r2, #2
  40731a:	fa01 f202 	lsl.w	r2, r1, r2
  40731e:	431a      	orrs	r2, r3
  407320:	f8c8 2004 	str.w	r2, [r8, #4]
  407324:	4661      	mov	r1, ip
  407326:	e777      	b.n	407218 <_malloc_r+0x3b0>
  407328:	2301      	movs	r3, #1
  40732a:	f8cb 3004 	str.w	r3, [fp, #4]
  40732e:	e725      	b.n	40717c <_malloc_r+0x314>
  407330:	f240 5254 	movw	r2, #1364	; 0x554
  407334:	4293      	cmp	r3, r2
  407336:	d820      	bhi.n	40737a <_malloc_r+0x512>
  407338:	0ca8      	lsrs	r0, r5, #18
  40733a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40733e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407342:	307c      	adds	r0, #124	; 0x7c
  407344:	e5b2      	b.n	406eac <_malloc_r+0x44>
  407346:	3210      	adds	r2, #16
  407348:	e6a4      	b.n	407094 <_malloc_r+0x22c>
  40734a:	2a54      	cmp	r2, #84	; 0x54
  40734c:	d826      	bhi.n	40739c <_malloc_r+0x534>
  40734e:	0b1a      	lsrs	r2, r3, #12
  407350:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  407354:	0049      	lsls	r1, r1, #1
  407356:	326e      	adds	r2, #110	; 0x6e
  407358:	e748      	b.n	4071ec <_malloc_r+0x384>
  40735a:	68bc      	ldr	r4, [r7, #8]
  40735c:	6862      	ldr	r2, [r4, #4]
  40735e:	f022 0203 	bic.w	r2, r2, #3
  407362:	e705      	b.n	407170 <_malloc_r+0x308>
  407364:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407368:	2800      	cmp	r0, #0
  40736a:	f47f aea8 	bne.w	4070be <_malloc_r+0x256>
  40736e:	4442      	add	r2, r8
  407370:	68bb      	ldr	r3, [r7, #8]
  407372:	f042 0201 	orr.w	r2, r2, #1
  407376:	605a      	str	r2, [r3, #4]
  407378:	e6ec      	b.n	407154 <_malloc_r+0x2ec>
  40737a:	23fe      	movs	r3, #254	; 0xfe
  40737c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  407380:	207e      	movs	r0, #126	; 0x7e
  407382:	e593      	b.n	406eac <_malloc_r+0x44>
  407384:	2201      	movs	r2, #1
  407386:	f04f 0900 	mov.w	r9, #0
  40738a:	e6c1      	b.n	407110 <_malloc_r+0x2a8>
  40738c:	f104 0108 	add.w	r1, r4, #8
  407390:	4630      	mov	r0, r6
  407392:	f7ff fa4b 	bl	40682c <_free_r>
  407396:	f8d9 1000 	ldr.w	r1, [r9]
  40739a:	e6db      	b.n	407154 <_malloc_r+0x2ec>
  40739c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4073a0:	d805      	bhi.n	4073ae <_malloc_r+0x546>
  4073a2:	0bda      	lsrs	r2, r3, #15
  4073a4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4073a8:	0049      	lsls	r1, r1, #1
  4073aa:	3277      	adds	r2, #119	; 0x77
  4073ac:	e71e      	b.n	4071ec <_malloc_r+0x384>
  4073ae:	f240 5154 	movw	r1, #1364	; 0x554
  4073b2:	428a      	cmp	r2, r1
  4073b4:	d805      	bhi.n	4073c2 <_malloc_r+0x55a>
  4073b6:	0c9a      	lsrs	r2, r3, #18
  4073b8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4073bc:	0049      	lsls	r1, r1, #1
  4073be:	327c      	adds	r2, #124	; 0x7c
  4073c0:	e714      	b.n	4071ec <_malloc_r+0x384>
  4073c2:	21fe      	movs	r1, #254	; 0xfe
  4073c4:	227e      	movs	r2, #126	; 0x7e
  4073c6:	e711      	b.n	4071ec <_malloc_r+0x384>
  4073c8:	687b      	ldr	r3, [r7, #4]
  4073ca:	e784      	b.n	4072d6 <_malloc_r+0x46e>
  4073cc:	08e8      	lsrs	r0, r5, #3
  4073ce:	1c43      	adds	r3, r0, #1
  4073d0:	005b      	lsls	r3, r3, #1
  4073d2:	e5f8      	b.n	406fc6 <_malloc_r+0x15e>
  4073d4:	20400490 	.word	0x20400490
	...

004073e0 <memchr>:
  4073e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4073e4:	2a10      	cmp	r2, #16
  4073e6:	db2b      	blt.n	407440 <memchr+0x60>
  4073e8:	f010 0f07 	tst.w	r0, #7
  4073ec:	d008      	beq.n	407400 <memchr+0x20>
  4073ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4073f2:	3a01      	subs	r2, #1
  4073f4:	428b      	cmp	r3, r1
  4073f6:	d02d      	beq.n	407454 <memchr+0x74>
  4073f8:	f010 0f07 	tst.w	r0, #7
  4073fc:	b342      	cbz	r2, 407450 <memchr+0x70>
  4073fe:	d1f6      	bne.n	4073ee <memchr+0xe>
  407400:	b4f0      	push	{r4, r5, r6, r7}
  407402:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407406:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40740a:	f022 0407 	bic.w	r4, r2, #7
  40740e:	f07f 0700 	mvns.w	r7, #0
  407412:	2300      	movs	r3, #0
  407414:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407418:	3c08      	subs	r4, #8
  40741a:	ea85 0501 	eor.w	r5, r5, r1
  40741e:	ea86 0601 	eor.w	r6, r6, r1
  407422:	fa85 f547 	uadd8	r5, r5, r7
  407426:	faa3 f587 	sel	r5, r3, r7
  40742a:	fa86 f647 	uadd8	r6, r6, r7
  40742e:	faa5 f687 	sel	r6, r5, r7
  407432:	b98e      	cbnz	r6, 407458 <memchr+0x78>
  407434:	d1ee      	bne.n	407414 <memchr+0x34>
  407436:	bcf0      	pop	{r4, r5, r6, r7}
  407438:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40743c:	f002 0207 	and.w	r2, r2, #7
  407440:	b132      	cbz	r2, 407450 <memchr+0x70>
  407442:	f810 3b01 	ldrb.w	r3, [r0], #1
  407446:	3a01      	subs	r2, #1
  407448:	ea83 0301 	eor.w	r3, r3, r1
  40744c:	b113      	cbz	r3, 407454 <memchr+0x74>
  40744e:	d1f8      	bne.n	407442 <memchr+0x62>
  407450:	2000      	movs	r0, #0
  407452:	4770      	bx	lr
  407454:	3801      	subs	r0, #1
  407456:	4770      	bx	lr
  407458:	2d00      	cmp	r5, #0
  40745a:	bf06      	itte	eq
  40745c:	4635      	moveq	r5, r6
  40745e:	3803      	subeq	r0, #3
  407460:	3807      	subne	r0, #7
  407462:	f015 0f01 	tst.w	r5, #1
  407466:	d107      	bne.n	407478 <memchr+0x98>
  407468:	3001      	adds	r0, #1
  40746a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40746e:	bf02      	ittt	eq
  407470:	3001      	addeq	r0, #1
  407472:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407476:	3001      	addeq	r0, #1
  407478:	bcf0      	pop	{r4, r5, r6, r7}
  40747a:	3801      	subs	r0, #1
  40747c:	4770      	bx	lr
  40747e:	bf00      	nop

00407480 <memmove>:
  407480:	4288      	cmp	r0, r1
  407482:	b5f0      	push	{r4, r5, r6, r7, lr}
  407484:	d90d      	bls.n	4074a2 <memmove+0x22>
  407486:	188b      	adds	r3, r1, r2
  407488:	4298      	cmp	r0, r3
  40748a:	d20a      	bcs.n	4074a2 <memmove+0x22>
  40748c:	1881      	adds	r1, r0, r2
  40748e:	2a00      	cmp	r2, #0
  407490:	d051      	beq.n	407536 <memmove+0xb6>
  407492:	1a9a      	subs	r2, r3, r2
  407494:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407498:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40749c:	4293      	cmp	r3, r2
  40749e:	d1f9      	bne.n	407494 <memmove+0x14>
  4074a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4074a2:	2a0f      	cmp	r2, #15
  4074a4:	d948      	bls.n	407538 <memmove+0xb8>
  4074a6:	ea41 0300 	orr.w	r3, r1, r0
  4074aa:	079b      	lsls	r3, r3, #30
  4074ac:	d146      	bne.n	40753c <memmove+0xbc>
  4074ae:	f100 0410 	add.w	r4, r0, #16
  4074b2:	f101 0310 	add.w	r3, r1, #16
  4074b6:	4615      	mov	r5, r2
  4074b8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4074bc:	f844 6c10 	str.w	r6, [r4, #-16]
  4074c0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4074c4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4074c8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4074cc:	f844 6c08 	str.w	r6, [r4, #-8]
  4074d0:	3d10      	subs	r5, #16
  4074d2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4074d6:	f844 6c04 	str.w	r6, [r4, #-4]
  4074da:	2d0f      	cmp	r5, #15
  4074dc:	f103 0310 	add.w	r3, r3, #16
  4074e0:	f104 0410 	add.w	r4, r4, #16
  4074e4:	d8e8      	bhi.n	4074b8 <memmove+0x38>
  4074e6:	f1a2 0310 	sub.w	r3, r2, #16
  4074ea:	f023 030f 	bic.w	r3, r3, #15
  4074ee:	f002 0e0f 	and.w	lr, r2, #15
  4074f2:	3310      	adds	r3, #16
  4074f4:	f1be 0f03 	cmp.w	lr, #3
  4074f8:	4419      	add	r1, r3
  4074fa:	4403      	add	r3, r0
  4074fc:	d921      	bls.n	407542 <memmove+0xc2>
  4074fe:	1f1e      	subs	r6, r3, #4
  407500:	460d      	mov	r5, r1
  407502:	4674      	mov	r4, lr
  407504:	3c04      	subs	r4, #4
  407506:	f855 7b04 	ldr.w	r7, [r5], #4
  40750a:	f846 7f04 	str.w	r7, [r6, #4]!
  40750e:	2c03      	cmp	r4, #3
  407510:	d8f8      	bhi.n	407504 <memmove+0x84>
  407512:	f1ae 0404 	sub.w	r4, lr, #4
  407516:	f024 0403 	bic.w	r4, r4, #3
  40751a:	3404      	adds	r4, #4
  40751c:	4423      	add	r3, r4
  40751e:	4421      	add	r1, r4
  407520:	f002 0203 	and.w	r2, r2, #3
  407524:	b162      	cbz	r2, 407540 <memmove+0xc0>
  407526:	3b01      	subs	r3, #1
  407528:	440a      	add	r2, r1
  40752a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40752e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407532:	428a      	cmp	r2, r1
  407534:	d1f9      	bne.n	40752a <memmove+0xaa>
  407536:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407538:	4603      	mov	r3, r0
  40753a:	e7f3      	b.n	407524 <memmove+0xa4>
  40753c:	4603      	mov	r3, r0
  40753e:	e7f2      	b.n	407526 <memmove+0xa6>
  407540:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407542:	4672      	mov	r2, lr
  407544:	e7ee      	b.n	407524 <memmove+0xa4>
  407546:	bf00      	nop

00407548 <__malloc_lock>:
  407548:	4770      	bx	lr
  40754a:	bf00      	nop

0040754c <__malloc_unlock>:
  40754c:	4770      	bx	lr
  40754e:	bf00      	nop

00407550 <_Balloc>:
  407550:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407552:	b570      	push	{r4, r5, r6, lr}
  407554:	4605      	mov	r5, r0
  407556:	460c      	mov	r4, r1
  407558:	b14b      	cbz	r3, 40756e <_Balloc+0x1e>
  40755a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40755e:	b180      	cbz	r0, 407582 <_Balloc+0x32>
  407560:	6802      	ldr	r2, [r0, #0]
  407562:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407566:	2300      	movs	r3, #0
  407568:	6103      	str	r3, [r0, #16]
  40756a:	60c3      	str	r3, [r0, #12]
  40756c:	bd70      	pop	{r4, r5, r6, pc}
  40756e:	2221      	movs	r2, #33	; 0x21
  407570:	2104      	movs	r1, #4
  407572:	f000 ff29 	bl	4083c8 <_calloc_r>
  407576:	64e8      	str	r0, [r5, #76]	; 0x4c
  407578:	4603      	mov	r3, r0
  40757a:	2800      	cmp	r0, #0
  40757c:	d1ed      	bne.n	40755a <_Balloc+0xa>
  40757e:	2000      	movs	r0, #0
  407580:	bd70      	pop	{r4, r5, r6, pc}
  407582:	2101      	movs	r1, #1
  407584:	fa01 f604 	lsl.w	r6, r1, r4
  407588:	1d72      	adds	r2, r6, #5
  40758a:	4628      	mov	r0, r5
  40758c:	0092      	lsls	r2, r2, #2
  40758e:	f000 ff1b 	bl	4083c8 <_calloc_r>
  407592:	2800      	cmp	r0, #0
  407594:	d0f3      	beq.n	40757e <_Balloc+0x2e>
  407596:	6044      	str	r4, [r0, #4]
  407598:	6086      	str	r6, [r0, #8]
  40759a:	e7e4      	b.n	407566 <_Balloc+0x16>

0040759c <_Bfree>:
  40759c:	b131      	cbz	r1, 4075ac <_Bfree+0x10>
  40759e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4075a0:	684a      	ldr	r2, [r1, #4]
  4075a2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4075a6:	6008      	str	r0, [r1, #0]
  4075a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4075ac:	4770      	bx	lr
  4075ae:	bf00      	nop

004075b0 <__multadd>:
  4075b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4075b2:	690c      	ldr	r4, [r1, #16]
  4075b4:	b083      	sub	sp, #12
  4075b6:	460d      	mov	r5, r1
  4075b8:	4606      	mov	r6, r0
  4075ba:	f101 0e14 	add.w	lr, r1, #20
  4075be:	2700      	movs	r7, #0
  4075c0:	f8de 0000 	ldr.w	r0, [lr]
  4075c4:	b281      	uxth	r1, r0
  4075c6:	fb02 3101 	mla	r1, r2, r1, r3
  4075ca:	0c0b      	lsrs	r3, r1, #16
  4075cc:	0c00      	lsrs	r0, r0, #16
  4075ce:	fb02 3300 	mla	r3, r2, r0, r3
  4075d2:	b289      	uxth	r1, r1
  4075d4:	3701      	adds	r7, #1
  4075d6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4075da:	42bc      	cmp	r4, r7
  4075dc:	f84e 1b04 	str.w	r1, [lr], #4
  4075e0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4075e4:	dcec      	bgt.n	4075c0 <__multadd+0x10>
  4075e6:	b13b      	cbz	r3, 4075f8 <__multadd+0x48>
  4075e8:	68aa      	ldr	r2, [r5, #8]
  4075ea:	4294      	cmp	r4, r2
  4075ec:	da07      	bge.n	4075fe <__multadd+0x4e>
  4075ee:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4075f2:	3401      	adds	r4, #1
  4075f4:	6153      	str	r3, [r2, #20]
  4075f6:	612c      	str	r4, [r5, #16]
  4075f8:	4628      	mov	r0, r5
  4075fa:	b003      	add	sp, #12
  4075fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4075fe:	6869      	ldr	r1, [r5, #4]
  407600:	9301      	str	r3, [sp, #4]
  407602:	3101      	adds	r1, #1
  407604:	4630      	mov	r0, r6
  407606:	f7ff ffa3 	bl	407550 <_Balloc>
  40760a:	692a      	ldr	r2, [r5, #16]
  40760c:	3202      	adds	r2, #2
  40760e:	f105 010c 	add.w	r1, r5, #12
  407612:	4607      	mov	r7, r0
  407614:	0092      	lsls	r2, r2, #2
  407616:	300c      	adds	r0, #12
  407618:	f7fb fa14 	bl	402a44 <memcpy>
  40761c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40761e:	6869      	ldr	r1, [r5, #4]
  407620:	9b01      	ldr	r3, [sp, #4]
  407622:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407626:	6028      	str	r0, [r5, #0]
  407628:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40762c:	463d      	mov	r5, r7
  40762e:	e7de      	b.n	4075ee <__multadd+0x3e>

00407630 <__hi0bits>:
  407630:	0c03      	lsrs	r3, r0, #16
  407632:	041b      	lsls	r3, r3, #16
  407634:	b9b3      	cbnz	r3, 407664 <__hi0bits+0x34>
  407636:	0400      	lsls	r0, r0, #16
  407638:	2310      	movs	r3, #16
  40763a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40763e:	bf04      	itt	eq
  407640:	0200      	lsleq	r0, r0, #8
  407642:	3308      	addeq	r3, #8
  407644:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407648:	bf04      	itt	eq
  40764a:	0100      	lsleq	r0, r0, #4
  40764c:	3304      	addeq	r3, #4
  40764e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407652:	bf04      	itt	eq
  407654:	0080      	lsleq	r0, r0, #2
  407656:	3302      	addeq	r3, #2
  407658:	2800      	cmp	r0, #0
  40765a:	db07      	blt.n	40766c <__hi0bits+0x3c>
  40765c:	0042      	lsls	r2, r0, #1
  40765e:	d403      	bmi.n	407668 <__hi0bits+0x38>
  407660:	2020      	movs	r0, #32
  407662:	4770      	bx	lr
  407664:	2300      	movs	r3, #0
  407666:	e7e8      	b.n	40763a <__hi0bits+0xa>
  407668:	1c58      	adds	r0, r3, #1
  40766a:	4770      	bx	lr
  40766c:	4618      	mov	r0, r3
  40766e:	4770      	bx	lr

00407670 <__lo0bits>:
  407670:	6803      	ldr	r3, [r0, #0]
  407672:	f013 0207 	ands.w	r2, r3, #7
  407676:	d007      	beq.n	407688 <__lo0bits+0x18>
  407678:	07d9      	lsls	r1, r3, #31
  40767a:	d420      	bmi.n	4076be <__lo0bits+0x4e>
  40767c:	079a      	lsls	r2, r3, #30
  40767e:	d420      	bmi.n	4076c2 <__lo0bits+0x52>
  407680:	089b      	lsrs	r3, r3, #2
  407682:	6003      	str	r3, [r0, #0]
  407684:	2002      	movs	r0, #2
  407686:	4770      	bx	lr
  407688:	b299      	uxth	r1, r3
  40768a:	b909      	cbnz	r1, 407690 <__lo0bits+0x20>
  40768c:	0c1b      	lsrs	r3, r3, #16
  40768e:	2210      	movs	r2, #16
  407690:	f013 0fff 	tst.w	r3, #255	; 0xff
  407694:	bf04      	itt	eq
  407696:	0a1b      	lsreq	r3, r3, #8
  407698:	3208      	addeq	r2, #8
  40769a:	0719      	lsls	r1, r3, #28
  40769c:	bf04      	itt	eq
  40769e:	091b      	lsreq	r3, r3, #4
  4076a0:	3204      	addeq	r2, #4
  4076a2:	0799      	lsls	r1, r3, #30
  4076a4:	bf04      	itt	eq
  4076a6:	089b      	lsreq	r3, r3, #2
  4076a8:	3202      	addeq	r2, #2
  4076aa:	07d9      	lsls	r1, r3, #31
  4076ac:	d404      	bmi.n	4076b8 <__lo0bits+0x48>
  4076ae:	085b      	lsrs	r3, r3, #1
  4076b0:	d101      	bne.n	4076b6 <__lo0bits+0x46>
  4076b2:	2020      	movs	r0, #32
  4076b4:	4770      	bx	lr
  4076b6:	3201      	adds	r2, #1
  4076b8:	6003      	str	r3, [r0, #0]
  4076ba:	4610      	mov	r0, r2
  4076bc:	4770      	bx	lr
  4076be:	2000      	movs	r0, #0
  4076c0:	4770      	bx	lr
  4076c2:	085b      	lsrs	r3, r3, #1
  4076c4:	6003      	str	r3, [r0, #0]
  4076c6:	2001      	movs	r0, #1
  4076c8:	4770      	bx	lr
  4076ca:	bf00      	nop

004076cc <__i2b>:
  4076cc:	b510      	push	{r4, lr}
  4076ce:	460c      	mov	r4, r1
  4076d0:	2101      	movs	r1, #1
  4076d2:	f7ff ff3d 	bl	407550 <_Balloc>
  4076d6:	2201      	movs	r2, #1
  4076d8:	6144      	str	r4, [r0, #20]
  4076da:	6102      	str	r2, [r0, #16]
  4076dc:	bd10      	pop	{r4, pc}
  4076de:	bf00      	nop

004076e0 <__multiply>:
  4076e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4076e4:	690d      	ldr	r5, [r1, #16]
  4076e6:	6917      	ldr	r7, [r2, #16]
  4076e8:	42bd      	cmp	r5, r7
  4076ea:	b083      	sub	sp, #12
  4076ec:	460c      	mov	r4, r1
  4076ee:	4616      	mov	r6, r2
  4076f0:	da04      	bge.n	4076fc <__multiply+0x1c>
  4076f2:	462a      	mov	r2, r5
  4076f4:	4634      	mov	r4, r6
  4076f6:	463d      	mov	r5, r7
  4076f8:	460e      	mov	r6, r1
  4076fa:	4617      	mov	r7, r2
  4076fc:	68a3      	ldr	r3, [r4, #8]
  4076fe:	6861      	ldr	r1, [r4, #4]
  407700:	eb05 0807 	add.w	r8, r5, r7
  407704:	4598      	cmp	r8, r3
  407706:	bfc8      	it	gt
  407708:	3101      	addgt	r1, #1
  40770a:	f7ff ff21 	bl	407550 <_Balloc>
  40770e:	f100 0c14 	add.w	ip, r0, #20
  407712:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407716:	45cc      	cmp	ip, r9
  407718:	9000      	str	r0, [sp, #0]
  40771a:	d205      	bcs.n	407728 <__multiply+0x48>
  40771c:	4663      	mov	r3, ip
  40771e:	2100      	movs	r1, #0
  407720:	f843 1b04 	str.w	r1, [r3], #4
  407724:	4599      	cmp	r9, r3
  407726:	d8fb      	bhi.n	407720 <__multiply+0x40>
  407728:	f106 0214 	add.w	r2, r6, #20
  40772c:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407730:	f104 0314 	add.w	r3, r4, #20
  407734:	4552      	cmp	r2, sl
  407736:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  40773a:	d254      	bcs.n	4077e6 <__multiply+0x106>
  40773c:	f8cd 9004 	str.w	r9, [sp, #4]
  407740:	4699      	mov	r9, r3
  407742:	f852 3b04 	ldr.w	r3, [r2], #4
  407746:	fa1f fb83 	uxth.w	fp, r3
  40774a:	f1bb 0f00 	cmp.w	fp, #0
  40774e:	d020      	beq.n	407792 <__multiply+0xb2>
  407750:	2000      	movs	r0, #0
  407752:	464f      	mov	r7, r9
  407754:	4666      	mov	r6, ip
  407756:	4605      	mov	r5, r0
  407758:	e000      	b.n	40775c <__multiply+0x7c>
  40775a:	461e      	mov	r6, r3
  40775c:	f857 4b04 	ldr.w	r4, [r7], #4
  407760:	6830      	ldr	r0, [r6, #0]
  407762:	b2a1      	uxth	r1, r4
  407764:	b283      	uxth	r3, r0
  407766:	fb0b 3101 	mla	r1, fp, r1, r3
  40776a:	0c24      	lsrs	r4, r4, #16
  40776c:	0c00      	lsrs	r0, r0, #16
  40776e:	194b      	adds	r3, r1, r5
  407770:	fb0b 0004 	mla	r0, fp, r4, r0
  407774:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407778:	b299      	uxth	r1, r3
  40777a:	4633      	mov	r3, r6
  40777c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407780:	45be      	cmp	lr, r7
  407782:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407786:	f843 1b04 	str.w	r1, [r3], #4
  40778a:	d8e6      	bhi.n	40775a <__multiply+0x7a>
  40778c:	6075      	str	r5, [r6, #4]
  40778e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407792:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407796:	d020      	beq.n	4077da <__multiply+0xfa>
  407798:	f8dc 3000 	ldr.w	r3, [ip]
  40779c:	4667      	mov	r7, ip
  40779e:	4618      	mov	r0, r3
  4077a0:	464d      	mov	r5, r9
  4077a2:	2100      	movs	r1, #0
  4077a4:	e000      	b.n	4077a8 <__multiply+0xc8>
  4077a6:	4637      	mov	r7, r6
  4077a8:	882c      	ldrh	r4, [r5, #0]
  4077aa:	0c00      	lsrs	r0, r0, #16
  4077ac:	fb0b 0004 	mla	r0, fp, r4, r0
  4077b0:	4401      	add	r1, r0
  4077b2:	b29c      	uxth	r4, r3
  4077b4:	463e      	mov	r6, r7
  4077b6:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4077ba:	f846 3b04 	str.w	r3, [r6], #4
  4077be:	6878      	ldr	r0, [r7, #4]
  4077c0:	f855 4b04 	ldr.w	r4, [r5], #4
  4077c4:	b283      	uxth	r3, r0
  4077c6:	0c24      	lsrs	r4, r4, #16
  4077c8:	fb0b 3404 	mla	r4, fp, r4, r3
  4077cc:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4077d0:	45ae      	cmp	lr, r5
  4077d2:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4077d6:	d8e6      	bhi.n	4077a6 <__multiply+0xc6>
  4077d8:	607b      	str	r3, [r7, #4]
  4077da:	4592      	cmp	sl, r2
  4077dc:	f10c 0c04 	add.w	ip, ip, #4
  4077e0:	d8af      	bhi.n	407742 <__multiply+0x62>
  4077e2:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4077e6:	f1b8 0f00 	cmp.w	r8, #0
  4077ea:	dd0b      	ble.n	407804 <__multiply+0x124>
  4077ec:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4077f0:	f1a9 0904 	sub.w	r9, r9, #4
  4077f4:	b11b      	cbz	r3, 4077fe <__multiply+0x11e>
  4077f6:	e005      	b.n	407804 <__multiply+0x124>
  4077f8:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4077fc:	b913      	cbnz	r3, 407804 <__multiply+0x124>
  4077fe:	f1b8 0801 	subs.w	r8, r8, #1
  407802:	d1f9      	bne.n	4077f8 <__multiply+0x118>
  407804:	9800      	ldr	r0, [sp, #0]
  407806:	f8c0 8010 	str.w	r8, [r0, #16]
  40780a:	b003      	add	sp, #12
  40780c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407810 <__pow5mult>:
  407810:	f012 0303 	ands.w	r3, r2, #3
  407814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407818:	4614      	mov	r4, r2
  40781a:	4607      	mov	r7, r0
  40781c:	d12e      	bne.n	40787c <__pow5mult+0x6c>
  40781e:	460e      	mov	r6, r1
  407820:	10a4      	asrs	r4, r4, #2
  407822:	d01c      	beq.n	40785e <__pow5mult+0x4e>
  407824:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407826:	b395      	cbz	r5, 40788e <__pow5mult+0x7e>
  407828:	07e3      	lsls	r3, r4, #31
  40782a:	f04f 0800 	mov.w	r8, #0
  40782e:	d406      	bmi.n	40783e <__pow5mult+0x2e>
  407830:	1064      	asrs	r4, r4, #1
  407832:	d014      	beq.n	40785e <__pow5mult+0x4e>
  407834:	6828      	ldr	r0, [r5, #0]
  407836:	b1a8      	cbz	r0, 407864 <__pow5mult+0x54>
  407838:	4605      	mov	r5, r0
  40783a:	07e3      	lsls	r3, r4, #31
  40783c:	d5f8      	bpl.n	407830 <__pow5mult+0x20>
  40783e:	462a      	mov	r2, r5
  407840:	4631      	mov	r1, r6
  407842:	4638      	mov	r0, r7
  407844:	f7ff ff4c 	bl	4076e0 <__multiply>
  407848:	b1b6      	cbz	r6, 407878 <__pow5mult+0x68>
  40784a:	6872      	ldr	r2, [r6, #4]
  40784c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40784e:	1064      	asrs	r4, r4, #1
  407850:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407854:	6031      	str	r1, [r6, #0]
  407856:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40785a:	4606      	mov	r6, r0
  40785c:	d1ea      	bne.n	407834 <__pow5mult+0x24>
  40785e:	4630      	mov	r0, r6
  407860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407864:	462a      	mov	r2, r5
  407866:	4629      	mov	r1, r5
  407868:	4638      	mov	r0, r7
  40786a:	f7ff ff39 	bl	4076e0 <__multiply>
  40786e:	6028      	str	r0, [r5, #0]
  407870:	f8c0 8000 	str.w	r8, [r0]
  407874:	4605      	mov	r5, r0
  407876:	e7e0      	b.n	40783a <__pow5mult+0x2a>
  407878:	4606      	mov	r6, r0
  40787a:	e7d9      	b.n	407830 <__pow5mult+0x20>
  40787c:	1e5a      	subs	r2, r3, #1
  40787e:	4d0b      	ldr	r5, [pc, #44]	; (4078ac <__pow5mult+0x9c>)
  407880:	2300      	movs	r3, #0
  407882:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407886:	f7ff fe93 	bl	4075b0 <__multadd>
  40788a:	4606      	mov	r6, r0
  40788c:	e7c8      	b.n	407820 <__pow5mult+0x10>
  40788e:	2101      	movs	r1, #1
  407890:	4638      	mov	r0, r7
  407892:	f7ff fe5d 	bl	407550 <_Balloc>
  407896:	f240 2171 	movw	r1, #625	; 0x271
  40789a:	2201      	movs	r2, #1
  40789c:	2300      	movs	r3, #0
  40789e:	6141      	str	r1, [r0, #20]
  4078a0:	6102      	str	r2, [r0, #16]
  4078a2:	4605      	mov	r5, r0
  4078a4:	64b8      	str	r0, [r7, #72]	; 0x48
  4078a6:	6003      	str	r3, [r0, #0]
  4078a8:	e7be      	b.n	407828 <__pow5mult+0x18>
  4078aa:	bf00      	nop
  4078ac:	004096d0 	.word	0x004096d0

004078b0 <__lshift>:
  4078b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4078b4:	4691      	mov	r9, r2
  4078b6:	690a      	ldr	r2, [r1, #16]
  4078b8:	688b      	ldr	r3, [r1, #8]
  4078ba:	ea4f 1469 	mov.w	r4, r9, asr #5
  4078be:	eb04 0802 	add.w	r8, r4, r2
  4078c2:	f108 0501 	add.w	r5, r8, #1
  4078c6:	429d      	cmp	r5, r3
  4078c8:	460e      	mov	r6, r1
  4078ca:	4682      	mov	sl, r0
  4078cc:	6849      	ldr	r1, [r1, #4]
  4078ce:	dd04      	ble.n	4078da <__lshift+0x2a>
  4078d0:	005b      	lsls	r3, r3, #1
  4078d2:	429d      	cmp	r5, r3
  4078d4:	f101 0101 	add.w	r1, r1, #1
  4078d8:	dcfa      	bgt.n	4078d0 <__lshift+0x20>
  4078da:	4650      	mov	r0, sl
  4078dc:	f7ff fe38 	bl	407550 <_Balloc>
  4078e0:	2c00      	cmp	r4, #0
  4078e2:	f100 0214 	add.w	r2, r0, #20
  4078e6:	dd38      	ble.n	40795a <__lshift+0xaa>
  4078e8:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  4078ec:	2100      	movs	r1, #0
  4078ee:	f842 1b04 	str.w	r1, [r2], #4
  4078f2:	4293      	cmp	r3, r2
  4078f4:	d1fb      	bne.n	4078ee <__lshift+0x3e>
  4078f6:	6934      	ldr	r4, [r6, #16]
  4078f8:	f106 0114 	add.w	r1, r6, #20
  4078fc:	f019 091f 	ands.w	r9, r9, #31
  407900:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407904:	d021      	beq.n	40794a <__lshift+0x9a>
  407906:	f1c9 0220 	rsb	r2, r9, #32
  40790a:	2400      	movs	r4, #0
  40790c:	680f      	ldr	r7, [r1, #0]
  40790e:	fa07 fc09 	lsl.w	ip, r7, r9
  407912:	ea4c 0404 	orr.w	r4, ip, r4
  407916:	469c      	mov	ip, r3
  407918:	f843 4b04 	str.w	r4, [r3], #4
  40791c:	f851 4b04 	ldr.w	r4, [r1], #4
  407920:	458e      	cmp	lr, r1
  407922:	fa24 f402 	lsr.w	r4, r4, r2
  407926:	d8f1      	bhi.n	40790c <__lshift+0x5c>
  407928:	f8cc 4004 	str.w	r4, [ip, #4]
  40792c:	b10c      	cbz	r4, 407932 <__lshift+0x82>
  40792e:	f108 0502 	add.w	r5, r8, #2
  407932:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  407936:	6872      	ldr	r2, [r6, #4]
  407938:	3d01      	subs	r5, #1
  40793a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40793e:	6105      	str	r5, [r0, #16]
  407940:	6031      	str	r1, [r6, #0]
  407942:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40794a:	3b04      	subs	r3, #4
  40794c:	f851 2b04 	ldr.w	r2, [r1], #4
  407950:	f843 2f04 	str.w	r2, [r3, #4]!
  407954:	458e      	cmp	lr, r1
  407956:	d8f9      	bhi.n	40794c <__lshift+0x9c>
  407958:	e7eb      	b.n	407932 <__lshift+0x82>
  40795a:	4613      	mov	r3, r2
  40795c:	e7cb      	b.n	4078f6 <__lshift+0x46>
  40795e:	bf00      	nop

00407960 <__mcmp>:
  407960:	6902      	ldr	r2, [r0, #16]
  407962:	690b      	ldr	r3, [r1, #16]
  407964:	1ad2      	subs	r2, r2, r3
  407966:	d112      	bne.n	40798e <__mcmp+0x2e>
  407968:	009b      	lsls	r3, r3, #2
  40796a:	3014      	adds	r0, #20
  40796c:	3114      	adds	r1, #20
  40796e:	4419      	add	r1, r3
  407970:	b410      	push	{r4}
  407972:	4403      	add	r3, r0
  407974:	e001      	b.n	40797a <__mcmp+0x1a>
  407976:	4298      	cmp	r0, r3
  407978:	d20b      	bcs.n	407992 <__mcmp+0x32>
  40797a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40797e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407982:	4294      	cmp	r4, r2
  407984:	d0f7      	beq.n	407976 <__mcmp+0x16>
  407986:	d307      	bcc.n	407998 <__mcmp+0x38>
  407988:	2001      	movs	r0, #1
  40798a:	bc10      	pop	{r4}
  40798c:	4770      	bx	lr
  40798e:	4610      	mov	r0, r2
  407990:	4770      	bx	lr
  407992:	2000      	movs	r0, #0
  407994:	bc10      	pop	{r4}
  407996:	4770      	bx	lr
  407998:	f04f 30ff 	mov.w	r0, #4294967295
  40799c:	e7f5      	b.n	40798a <__mcmp+0x2a>
  40799e:	bf00      	nop

004079a0 <__mdiff>:
  4079a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4079a4:	690b      	ldr	r3, [r1, #16]
  4079a6:	460f      	mov	r7, r1
  4079a8:	6911      	ldr	r1, [r2, #16]
  4079aa:	1a5b      	subs	r3, r3, r1
  4079ac:	2b00      	cmp	r3, #0
  4079ae:	4690      	mov	r8, r2
  4079b0:	d117      	bne.n	4079e2 <__mdiff+0x42>
  4079b2:	0089      	lsls	r1, r1, #2
  4079b4:	f107 0214 	add.w	r2, r7, #20
  4079b8:	f108 0514 	add.w	r5, r8, #20
  4079bc:	1853      	adds	r3, r2, r1
  4079be:	4429      	add	r1, r5
  4079c0:	e001      	b.n	4079c6 <__mdiff+0x26>
  4079c2:	429a      	cmp	r2, r3
  4079c4:	d25e      	bcs.n	407a84 <__mdiff+0xe4>
  4079c6:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  4079ca:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4079ce:	42a6      	cmp	r6, r4
  4079d0:	d0f7      	beq.n	4079c2 <__mdiff+0x22>
  4079d2:	d260      	bcs.n	407a96 <__mdiff+0xf6>
  4079d4:	463b      	mov	r3, r7
  4079d6:	4614      	mov	r4, r2
  4079d8:	4647      	mov	r7, r8
  4079da:	f04f 0901 	mov.w	r9, #1
  4079de:	4698      	mov	r8, r3
  4079e0:	e006      	b.n	4079f0 <__mdiff+0x50>
  4079e2:	db5d      	blt.n	407aa0 <__mdiff+0x100>
  4079e4:	f107 0514 	add.w	r5, r7, #20
  4079e8:	f102 0414 	add.w	r4, r2, #20
  4079ec:	f04f 0900 	mov.w	r9, #0
  4079f0:	6879      	ldr	r1, [r7, #4]
  4079f2:	f7ff fdad 	bl	407550 <_Balloc>
  4079f6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4079fa:	693e      	ldr	r6, [r7, #16]
  4079fc:	f8c0 900c 	str.w	r9, [r0, #12]
  407a00:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407a04:	46a6      	mov	lr, r4
  407a06:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407a0a:	f100 0414 	add.w	r4, r0, #20
  407a0e:	2300      	movs	r3, #0
  407a10:	f85e 1b04 	ldr.w	r1, [lr], #4
  407a14:	f855 8b04 	ldr.w	r8, [r5], #4
  407a18:	b28a      	uxth	r2, r1
  407a1a:	fa13 f388 	uxtah	r3, r3, r8
  407a1e:	0c09      	lsrs	r1, r1, #16
  407a20:	1a9a      	subs	r2, r3, r2
  407a22:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407a26:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407a2a:	b292      	uxth	r2, r2
  407a2c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407a30:	45f4      	cmp	ip, lr
  407a32:	f844 2b04 	str.w	r2, [r4], #4
  407a36:	ea4f 4323 	mov.w	r3, r3, asr #16
  407a3a:	d8e9      	bhi.n	407a10 <__mdiff+0x70>
  407a3c:	42af      	cmp	r7, r5
  407a3e:	d917      	bls.n	407a70 <__mdiff+0xd0>
  407a40:	46a4      	mov	ip, r4
  407a42:	4629      	mov	r1, r5
  407a44:	f851 eb04 	ldr.w	lr, [r1], #4
  407a48:	fa13 f28e 	uxtah	r2, r3, lr
  407a4c:	1413      	asrs	r3, r2, #16
  407a4e:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  407a52:	b292      	uxth	r2, r2
  407a54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407a58:	428f      	cmp	r7, r1
  407a5a:	f84c 2b04 	str.w	r2, [ip], #4
  407a5e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407a62:	d8ef      	bhi.n	407a44 <__mdiff+0xa4>
  407a64:	43ed      	mvns	r5, r5
  407a66:	443d      	add	r5, r7
  407a68:	f025 0503 	bic.w	r5, r5, #3
  407a6c:	3504      	adds	r5, #4
  407a6e:	442c      	add	r4, r5
  407a70:	3c04      	subs	r4, #4
  407a72:	b922      	cbnz	r2, 407a7e <__mdiff+0xde>
  407a74:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407a78:	3e01      	subs	r6, #1
  407a7a:	2b00      	cmp	r3, #0
  407a7c:	d0fa      	beq.n	407a74 <__mdiff+0xd4>
  407a7e:	6106      	str	r6, [r0, #16]
  407a80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a84:	2100      	movs	r1, #0
  407a86:	f7ff fd63 	bl	407550 <_Balloc>
  407a8a:	2201      	movs	r2, #1
  407a8c:	2300      	movs	r3, #0
  407a8e:	6102      	str	r2, [r0, #16]
  407a90:	6143      	str	r3, [r0, #20]
  407a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a96:	462c      	mov	r4, r5
  407a98:	f04f 0900 	mov.w	r9, #0
  407a9c:	4615      	mov	r5, r2
  407a9e:	e7a7      	b.n	4079f0 <__mdiff+0x50>
  407aa0:	463b      	mov	r3, r7
  407aa2:	f107 0414 	add.w	r4, r7, #20
  407aa6:	f108 0514 	add.w	r5, r8, #20
  407aaa:	4647      	mov	r7, r8
  407aac:	f04f 0901 	mov.w	r9, #1
  407ab0:	4698      	mov	r8, r3
  407ab2:	e79d      	b.n	4079f0 <__mdiff+0x50>

00407ab4 <__d2b>:
  407ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ab8:	b082      	sub	sp, #8
  407aba:	2101      	movs	r1, #1
  407abc:	461c      	mov	r4, r3
  407abe:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407ac2:	4615      	mov	r5, r2
  407ac4:	9e08      	ldr	r6, [sp, #32]
  407ac6:	f7ff fd43 	bl	407550 <_Balloc>
  407aca:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407ace:	4680      	mov	r8, r0
  407ad0:	b10f      	cbz	r7, 407ad6 <__d2b+0x22>
  407ad2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407ad6:	9401      	str	r4, [sp, #4]
  407ad8:	b31d      	cbz	r5, 407b22 <__d2b+0x6e>
  407ada:	a802      	add	r0, sp, #8
  407adc:	f840 5d08 	str.w	r5, [r0, #-8]!
  407ae0:	f7ff fdc6 	bl	407670 <__lo0bits>
  407ae4:	2800      	cmp	r0, #0
  407ae6:	d134      	bne.n	407b52 <__d2b+0x9e>
  407ae8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407aec:	f8c8 2014 	str.w	r2, [r8, #20]
  407af0:	2b00      	cmp	r3, #0
  407af2:	bf0c      	ite	eq
  407af4:	2101      	moveq	r1, #1
  407af6:	2102      	movne	r1, #2
  407af8:	f8c8 3018 	str.w	r3, [r8, #24]
  407afc:	f8c8 1010 	str.w	r1, [r8, #16]
  407b00:	b9df      	cbnz	r7, 407b3a <__d2b+0x86>
  407b02:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407b06:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407b0a:	6030      	str	r0, [r6, #0]
  407b0c:	6918      	ldr	r0, [r3, #16]
  407b0e:	f7ff fd8f 	bl	407630 <__hi0bits>
  407b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407b14:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407b18:	6018      	str	r0, [r3, #0]
  407b1a:	4640      	mov	r0, r8
  407b1c:	b002      	add	sp, #8
  407b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b22:	a801      	add	r0, sp, #4
  407b24:	f7ff fda4 	bl	407670 <__lo0bits>
  407b28:	9b01      	ldr	r3, [sp, #4]
  407b2a:	f8c8 3014 	str.w	r3, [r8, #20]
  407b2e:	2101      	movs	r1, #1
  407b30:	3020      	adds	r0, #32
  407b32:	f8c8 1010 	str.w	r1, [r8, #16]
  407b36:	2f00      	cmp	r7, #0
  407b38:	d0e3      	beq.n	407b02 <__d2b+0x4e>
  407b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407b3c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407b40:	4407      	add	r7, r0
  407b42:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407b46:	6037      	str	r7, [r6, #0]
  407b48:	6018      	str	r0, [r3, #0]
  407b4a:	4640      	mov	r0, r8
  407b4c:	b002      	add	sp, #8
  407b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b52:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407b56:	f1c0 0120 	rsb	r1, r0, #32
  407b5a:	fa03 f101 	lsl.w	r1, r3, r1
  407b5e:	430a      	orrs	r2, r1
  407b60:	40c3      	lsrs	r3, r0
  407b62:	9301      	str	r3, [sp, #4]
  407b64:	f8c8 2014 	str.w	r2, [r8, #20]
  407b68:	e7c2      	b.n	407af0 <__d2b+0x3c>
  407b6a:	bf00      	nop

00407b6c <_realloc_r>:
  407b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b70:	4617      	mov	r7, r2
  407b72:	b083      	sub	sp, #12
  407b74:	2900      	cmp	r1, #0
  407b76:	f000 80c1 	beq.w	407cfc <_realloc_r+0x190>
  407b7a:	460e      	mov	r6, r1
  407b7c:	4681      	mov	r9, r0
  407b7e:	f107 050b 	add.w	r5, r7, #11
  407b82:	f7ff fce1 	bl	407548 <__malloc_lock>
  407b86:	f856 ec04 	ldr.w	lr, [r6, #-4]
  407b8a:	2d16      	cmp	r5, #22
  407b8c:	f02e 0403 	bic.w	r4, lr, #3
  407b90:	f1a6 0808 	sub.w	r8, r6, #8
  407b94:	d840      	bhi.n	407c18 <_realloc_r+0xac>
  407b96:	2210      	movs	r2, #16
  407b98:	4615      	mov	r5, r2
  407b9a:	42af      	cmp	r7, r5
  407b9c:	d841      	bhi.n	407c22 <_realloc_r+0xb6>
  407b9e:	4294      	cmp	r4, r2
  407ba0:	da75      	bge.n	407c8e <_realloc_r+0x122>
  407ba2:	4bc9      	ldr	r3, [pc, #804]	; (407ec8 <_realloc_r+0x35c>)
  407ba4:	6899      	ldr	r1, [r3, #8]
  407ba6:	eb08 0004 	add.w	r0, r8, r4
  407baa:	4288      	cmp	r0, r1
  407bac:	6841      	ldr	r1, [r0, #4]
  407bae:	f000 80d9 	beq.w	407d64 <_realloc_r+0x1f8>
  407bb2:	f021 0301 	bic.w	r3, r1, #1
  407bb6:	4403      	add	r3, r0
  407bb8:	685b      	ldr	r3, [r3, #4]
  407bba:	07db      	lsls	r3, r3, #31
  407bbc:	d57d      	bpl.n	407cba <_realloc_r+0x14e>
  407bbe:	f01e 0f01 	tst.w	lr, #1
  407bc2:	d035      	beq.n	407c30 <_realloc_r+0xc4>
  407bc4:	4639      	mov	r1, r7
  407bc6:	4648      	mov	r0, r9
  407bc8:	f7ff f94e 	bl	406e68 <_malloc_r>
  407bcc:	4607      	mov	r7, r0
  407bce:	b1e0      	cbz	r0, 407c0a <_realloc_r+0x9e>
  407bd0:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407bd4:	f023 0301 	bic.w	r3, r3, #1
  407bd8:	4443      	add	r3, r8
  407bda:	f1a0 0208 	sub.w	r2, r0, #8
  407bde:	429a      	cmp	r2, r3
  407be0:	f000 8144 	beq.w	407e6c <_realloc_r+0x300>
  407be4:	1f22      	subs	r2, r4, #4
  407be6:	2a24      	cmp	r2, #36	; 0x24
  407be8:	f200 8131 	bhi.w	407e4e <_realloc_r+0x2e2>
  407bec:	2a13      	cmp	r2, #19
  407bee:	f200 8104 	bhi.w	407dfa <_realloc_r+0x28e>
  407bf2:	4603      	mov	r3, r0
  407bf4:	4632      	mov	r2, r6
  407bf6:	6811      	ldr	r1, [r2, #0]
  407bf8:	6019      	str	r1, [r3, #0]
  407bfa:	6851      	ldr	r1, [r2, #4]
  407bfc:	6059      	str	r1, [r3, #4]
  407bfe:	6892      	ldr	r2, [r2, #8]
  407c00:	609a      	str	r2, [r3, #8]
  407c02:	4631      	mov	r1, r6
  407c04:	4648      	mov	r0, r9
  407c06:	f7fe fe11 	bl	40682c <_free_r>
  407c0a:	4648      	mov	r0, r9
  407c0c:	f7ff fc9e 	bl	40754c <__malloc_unlock>
  407c10:	4638      	mov	r0, r7
  407c12:	b003      	add	sp, #12
  407c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c18:	f025 0507 	bic.w	r5, r5, #7
  407c1c:	2d00      	cmp	r5, #0
  407c1e:	462a      	mov	r2, r5
  407c20:	dabb      	bge.n	407b9a <_realloc_r+0x2e>
  407c22:	230c      	movs	r3, #12
  407c24:	2000      	movs	r0, #0
  407c26:	f8c9 3000 	str.w	r3, [r9]
  407c2a:	b003      	add	sp, #12
  407c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c30:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407c34:	ebc3 0a08 	rsb	sl, r3, r8
  407c38:	f8da 3004 	ldr.w	r3, [sl, #4]
  407c3c:	f023 0c03 	bic.w	ip, r3, #3
  407c40:	eb04 030c 	add.w	r3, r4, ip
  407c44:	4293      	cmp	r3, r2
  407c46:	dbbd      	blt.n	407bc4 <_realloc_r+0x58>
  407c48:	4657      	mov	r7, sl
  407c4a:	f8da 100c 	ldr.w	r1, [sl, #12]
  407c4e:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407c52:	1f22      	subs	r2, r4, #4
  407c54:	2a24      	cmp	r2, #36	; 0x24
  407c56:	60c1      	str	r1, [r0, #12]
  407c58:	6088      	str	r0, [r1, #8]
  407c5a:	f200 8117 	bhi.w	407e8c <_realloc_r+0x320>
  407c5e:	2a13      	cmp	r2, #19
  407c60:	f240 8112 	bls.w	407e88 <_realloc_r+0x31c>
  407c64:	6831      	ldr	r1, [r6, #0]
  407c66:	f8ca 1008 	str.w	r1, [sl, #8]
  407c6a:	6871      	ldr	r1, [r6, #4]
  407c6c:	f8ca 100c 	str.w	r1, [sl, #12]
  407c70:	2a1b      	cmp	r2, #27
  407c72:	f200 812b 	bhi.w	407ecc <_realloc_r+0x360>
  407c76:	3608      	adds	r6, #8
  407c78:	f10a 0210 	add.w	r2, sl, #16
  407c7c:	6831      	ldr	r1, [r6, #0]
  407c7e:	6011      	str	r1, [r2, #0]
  407c80:	6871      	ldr	r1, [r6, #4]
  407c82:	6051      	str	r1, [r2, #4]
  407c84:	68b1      	ldr	r1, [r6, #8]
  407c86:	6091      	str	r1, [r2, #8]
  407c88:	463e      	mov	r6, r7
  407c8a:	461c      	mov	r4, r3
  407c8c:	46d0      	mov	r8, sl
  407c8e:	1b63      	subs	r3, r4, r5
  407c90:	2b0f      	cmp	r3, #15
  407c92:	d81d      	bhi.n	407cd0 <_realloc_r+0x164>
  407c94:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407c98:	f003 0301 	and.w	r3, r3, #1
  407c9c:	4323      	orrs	r3, r4
  407c9e:	4444      	add	r4, r8
  407ca0:	f8c8 3004 	str.w	r3, [r8, #4]
  407ca4:	6863      	ldr	r3, [r4, #4]
  407ca6:	f043 0301 	orr.w	r3, r3, #1
  407caa:	6063      	str	r3, [r4, #4]
  407cac:	4648      	mov	r0, r9
  407cae:	f7ff fc4d 	bl	40754c <__malloc_unlock>
  407cb2:	4630      	mov	r0, r6
  407cb4:	b003      	add	sp, #12
  407cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cba:	f021 0103 	bic.w	r1, r1, #3
  407cbe:	4421      	add	r1, r4
  407cc0:	4291      	cmp	r1, r2
  407cc2:	db21      	blt.n	407d08 <_realloc_r+0x19c>
  407cc4:	68c3      	ldr	r3, [r0, #12]
  407cc6:	6882      	ldr	r2, [r0, #8]
  407cc8:	460c      	mov	r4, r1
  407cca:	60d3      	str	r3, [r2, #12]
  407ccc:	609a      	str	r2, [r3, #8]
  407cce:	e7de      	b.n	407c8e <_realloc_r+0x122>
  407cd0:	f8d8 2004 	ldr.w	r2, [r8, #4]
  407cd4:	eb08 0105 	add.w	r1, r8, r5
  407cd8:	f002 0201 	and.w	r2, r2, #1
  407cdc:	4315      	orrs	r5, r2
  407cde:	f043 0201 	orr.w	r2, r3, #1
  407ce2:	440b      	add	r3, r1
  407ce4:	f8c8 5004 	str.w	r5, [r8, #4]
  407ce8:	604a      	str	r2, [r1, #4]
  407cea:	685a      	ldr	r2, [r3, #4]
  407cec:	f042 0201 	orr.w	r2, r2, #1
  407cf0:	3108      	adds	r1, #8
  407cf2:	605a      	str	r2, [r3, #4]
  407cf4:	4648      	mov	r0, r9
  407cf6:	f7fe fd99 	bl	40682c <_free_r>
  407cfa:	e7d7      	b.n	407cac <_realloc_r+0x140>
  407cfc:	4611      	mov	r1, r2
  407cfe:	b003      	add	sp, #12
  407d00:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d04:	f7ff b8b0 	b.w	406e68 <_malloc_r>
  407d08:	f01e 0f01 	tst.w	lr, #1
  407d0c:	f47f af5a 	bne.w	407bc4 <_realloc_r+0x58>
  407d10:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407d14:	ebc3 0a08 	rsb	sl, r3, r8
  407d18:	f8da 3004 	ldr.w	r3, [sl, #4]
  407d1c:	f023 0c03 	bic.w	ip, r3, #3
  407d20:	eb01 0e0c 	add.w	lr, r1, ip
  407d24:	4596      	cmp	lr, r2
  407d26:	db8b      	blt.n	407c40 <_realloc_r+0xd4>
  407d28:	68c3      	ldr	r3, [r0, #12]
  407d2a:	6882      	ldr	r2, [r0, #8]
  407d2c:	4657      	mov	r7, sl
  407d2e:	60d3      	str	r3, [r2, #12]
  407d30:	609a      	str	r2, [r3, #8]
  407d32:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407d36:	f8da 300c 	ldr.w	r3, [sl, #12]
  407d3a:	60cb      	str	r3, [r1, #12]
  407d3c:	1f22      	subs	r2, r4, #4
  407d3e:	2a24      	cmp	r2, #36	; 0x24
  407d40:	6099      	str	r1, [r3, #8]
  407d42:	f200 8099 	bhi.w	407e78 <_realloc_r+0x30c>
  407d46:	2a13      	cmp	r2, #19
  407d48:	d962      	bls.n	407e10 <_realloc_r+0x2a4>
  407d4a:	6833      	ldr	r3, [r6, #0]
  407d4c:	f8ca 3008 	str.w	r3, [sl, #8]
  407d50:	6873      	ldr	r3, [r6, #4]
  407d52:	f8ca 300c 	str.w	r3, [sl, #12]
  407d56:	2a1b      	cmp	r2, #27
  407d58:	f200 80a0 	bhi.w	407e9c <_realloc_r+0x330>
  407d5c:	3608      	adds	r6, #8
  407d5e:	f10a 0310 	add.w	r3, sl, #16
  407d62:	e056      	b.n	407e12 <_realloc_r+0x2a6>
  407d64:	f021 0b03 	bic.w	fp, r1, #3
  407d68:	44a3      	add	fp, r4
  407d6a:	f105 0010 	add.w	r0, r5, #16
  407d6e:	4583      	cmp	fp, r0
  407d70:	da59      	bge.n	407e26 <_realloc_r+0x2ba>
  407d72:	f01e 0f01 	tst.w	lr, #1
  407d76:	f47f af25 	bne.w	407bc4 <_realloc_r+0x58>
  407d7a:	f856 1c08 	ldr.w	r1, [r6, #-8]
  407d7e:	ebc1 0a08 	rsb	sl, r1, r8
  407d82:	f8da 1004 	ldr.w	r1, [sl, #4]
  407d86:	f021 0c03 	bic.w	ip, r1, #3
  407d8a:	44e3      	add	fp, ip
  407d8c:	4558      	cmp	r0, fp
  407d8e:	f73f af57 	bgt.w	407c40 <_realloc_r+0xd4>
  407d92:	4657      	mov	r7, sl
  407d94:	f8da 100c 	ldr.w	r1, [sl, #12]
  407d98:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407d9c:	1f22      	subs	r2, r4, #4
  407d9e:	2a24      	cmp	r2, #36	; 0x24
  407da0:	60c1      	str	r1, [r0, #12]
  407da2:	6088      	str	r0, [r1, #8]
  407da4:	f200 80b4 	bhi.w	407f10 <_realloc_r+0x3a4>
  407da8:	2a13      	cmp	r2, #19
  407daa:	f240 80a5 	bls.w	407ef8 <_realloc_r+0x38c>
  407dae:	6831      	ldr	r1, [r6, #0]
  407db0:	f8ca 1008 	str.w	r1, [sl, #8]
  407db4:	6871      	ldr	r1, [r6, #4]
  407db6:	f8ca 100c 	str.w	r1, [sl, #12]
  407dba:	2a1b      	cmp	r2, #27
  407dbc:	f200 80af 	bhi.w	407f1e <_realloc_r+0x3b2>
  407dc0:	3608      	adds	r6, #8
  407dc2:	f10a 0210 	add.w	r2, sl, #16
  407dc6:	6831      	ldr	r1, [r6, #0]
  407dc8:	6011      	str	r1, [r2, #0]
  407dca:	6871      	ldr	r1, [r6, #4]
  407dcc:	6051      	str	r1, [r2, #4]
  407dce:	68b1      	ldr	r1, [r6, #8]
  407dd0:	6091      	str	r1, [r2, #8]
  407dd2:	eb0a 0105 	add.w	r1, sl, r5
  407dd6:	ebc5 020b 	rsb	r2, r5, fp
  407dda:	f042 0201 	orr.w	r2, r2, #1
  407dde:	6099      	str	r1, [r3, #8]
  407de0:	604a      	str	r2, [r1, #4]
  407de2:	f8da 3004 	ldr.w	r3, [sl, #4]
  407de6:	f003 0301 	and.w	r3, r3, #1
  407dea:	431d      	orrs	r5, r3
  407dec:	4648      	mov	r0, r9
  407dee:	f8ca 5004 	str.w	r5, [sl, #4]
  407df2:	f7ff fbab 	bl	40754c <__malloc_unlock>
  407df6:	4638      	mov	r0, r7
  407df8:	e75c      	b.n	407cb4 <_realloc_r+0x148>
  407dfa:	6833      	ldr	r3, [r6, #0]
  407dfc:	6003      	str	r3, [r0, #0]
  407dfe:	6873      	ldr	r3, [r6, #4]
  407e00:	6043      	str	r3, [r0, #4]
  407e02:	2a1b      	cmp	r2, #27
  407e04:	d827      	bhi.n	407e56 <_realloc_r+0x2ea>
  407e06:	f100 0308 	add.w	r3, r0, #8
  407e0a:	f106 0208 	add.w	r2, r6, #8
  407e0e:	e6f2      	b.n	407bf6 <_realloc_r+0x8a>
  407e10:	463b      	mov	r3, r7
  407e12:	6832      	ldr	r2, [r6, #0]
  407e14:	601a      	str	r2, [r3, #0]
  407e16:	6872      	ldr	r2, [r6, #4]
  407e18:	605a      	str	r2, [r3, #4]
  407e1a:	68b2      	ldr	r2, [r6, #8]
  407e1c:	609a      	str	r2, [r3, #8]
  407e1e:	463e      	mov	r6, r7
  407e20:	4674      	mov	r4, lr
  407e22:	46d0      	mov	r8, sl
  407e24:	e733      	b.n	407c8e <_realloc_r+0x122>
  407e26:	eb08 0105 	add.w	r1, r8, r5
  407e2a:	ebc5 0b0b 	rsb	fp, r5, fp
  407e2e:	f04b 0201 	orr.w	r2, fp, #1
  407e32:	6099      	str	r1, [r3, #8]
  407e34:	604a      	str	r2, [r1, #4]
  407e36:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407e3a:	f003 0301 	and.w	r3, r3, #1
  407e3e:	431d      	orrs	r5, r3
  407e40:	4648      	mov	r0, r9
  407e42:	f846 5c04 	str.w	r5, [r6, #-4]
  407e46:	f7ff fb81 	bl	40754c <__malloc_unlock>
  407e4a:	4630      	mov	r0, r6
  407e4c:	e732      	b.n	407cb4 <_realloc_r+0x148>
  407e4e:	4631      	mov	r1, r6
  407e50:	f7ff fb16 	bl	407480 <memmove>
  407e54:	e6d5      	b.n	407c02 <_realloc_r+0x96>
  407e56:	68b3      	ldr	r3, [r6, #8]
  407e58:	6083      	str	r3, [r0, #8]
  407e5a:	68f3      	ldr	r3, [r6, #12]
  407e5c:	60c3      	str	r3, [r0, #12]
  407e5e:	2a24      	cmp	r2, #36	; 0x24
  407e60:	d028      	beq.n	407eb4 <_realloc_r+0x348>
  407e62:	f100 0310 	add.w	r3, r0, #16
  407e66:	f106 0210 	add.w	r2, r6, #16
  407e6a:	e6c4      	b.n	407bf6 <_realloc_r+0x8a>
  407e6c:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407e70:	f023 0303 	bic.w	r3, r3, #3
  407e74:	441c      	add	r4, r3
  407e76:	e70a      	b.n	407c8e <_realloc_r+0x122>
  407e78:	4631      	mov	r1, r6
  407e7a:	4638      	mov	r0, r7
  407e7c:	4674      	mov	r4, lr
  407e7e:	46d0      	mov	r8, sl
  407e80:	f7ff fafe 	bl	407480 <memmove>
  407e84:	463e      	mov	r6, r7
  407e86:	e702      	b.n	407c8e <_realloc_r+0x122>
  407e88:	463a      	mov	r2, r7
  407e8a:	e6f7      	b.n	407c7c <_realloc_r+0x110>
  407e8c:	4631      	mov	r1, r6
  407e8e:	4638      	mov	r0, r7
  407e90:	461c      	mov	r4, r3
  407e92:	46d0      	mov	r8, sl
  407e94:	f7ff faf4 	bl	407480 <memmove>
  407e98:	463e      	mov	r6, r7
  407e9a:	e6f8      	b.n	407c8e <_realloc_r+0x122>
  407e9c:	68b3      	ldr	r3, [r6, #8]
  407e9e:	f8ca 3010 	str.w	r3, [sl, #16]
  407ea2:	68f3      	ldr	r3, [r6, #12]
  407ea4:	f8ca 3014 	str.w	r3, [sl, #20]
  407ea8:	2a24      	cmp	r2, #36	; 0x24
  407eaa:	d01b      	beq.n	407ee4 <_realloc_r+0x378>
  407eac:	3610      	adds	r6, #16
  407eae:	f10a 0318 	add.w	r3, sl, #24
  407eb2:	e7ae      	b.n	407e12 <_realloc_r+0x2a6>
  407eb4:	6933      	ldr	r3, [r6, #16]
  407eb6:	6103      	str	r3, [r0, #16]
  407eb8:	6973      	ldr	r3, [r6, #20]
  407eba:	6143      	str	r3, [r0, #20]
  407ebc:	f106 0218 	add.w	r2, r6, #24
  407ec0:	f100 0318 	add.w	r3, r0, #24
  407ec4:	e697      	b.n	407bf6 <_realloc_r+0x8a>
  407ec6:	bf00      	nop
  407ec8:	20400490 	.word	0x20400490
  407ecc:	68b1      	ldr	r1, [r6, #8]
  407ece:	f8ca 1010 	str.w	r1, [sl, #16]
  407ed2:	68f1      	ldr	r1, [r6, #12]
  407ed4:	f8ca 1014 	str.w	r1, [sl, #20]
  407ed8:	2a24      	cmp	r2, #36	; 0x24
  407eda:	d00f      	beq.n	407efc <_realloc_r+0x390>
  407edc:	3610      	adds	r6, #16
  407ede:	f10a 0218 	add.w	r2, sl, #24
  407ee2:	e6cb      	b.n	407c7c <_realloc_r+0x110>
  407ee4:	6933      	ldr	r3, [r6, #16]
  407ee6:	f8ca 3018 	str.w	r3, [sl, #24]
  407eea:	6973      	ldr	r3, [r6, #20]
  407eec:	f8ca 301c 	str.w	r3, [sl, #28]
  407ef0:	3618      	adds	r6, #24
  407ef2:	f10a 0320 	add.w	r3, sl, #32
  407ef6:	e78c      	b.n	407e12 <_realloc_r+0x2a6>
  407ef8:	463a      	mov	r2, r7
  407efa:	e764      	b.n	407dc6 <_realloc_r+0x25a>
  407efc:	6932      	ldr	r2, [r6, #16]
  407efe:	f8ca 2018 	str.w	r2, [sl, #24]
  407f02:	6972      	ldr	r2, [r6, #20]
  407f04:	f8ca 201c 	str.w	r2, [sl, #28]
  407f08:	3618      	adds	r6, #24
  407f0a:	f10a 0220 	add.w	r2, sl, #32
  407f0e:	e6b5      	b.n	407c7c <_realloc_r+0x110>
  407f10:	4631      	mov	r1, r6
  407f12:	4638      	mov	r0, r7
  407f14:	9301      	str	r3, [sp, #4]
  407f16:	f7ff fab3 	bl	407480 <memmove>
  407f1a:	9b01      	ldr	r3, [sp, #4]
  407f1c:	e759      	b.n	407dd2 <_realloc_r+0x266>
  407f1e:	68b1      	ldr	r1, [r6, #8]
  407f20:	f8ca 1010 	str.w	r1, [sl, #16]
  407f24:	68f1      	ldr	r1, [r6, #12]
  407f26:	f8ca 1014 	str.w	r1, [sl, #20]
  407f2a:	2a24      	cmp	r2, #36	; 0x24
  407f2c:	d003      	beq.n	407f36 <_realloc_r+0x3ca>
  407f2e:	3610      	adds	r6, #16
  407f30:	f10a 0218 	add.w	r2, sl, #24
  407f34:	e747      	b.n	407dc6 <_realloc_r+0x25a>
  407f36:	6932      	ldr	r2, [r6, #16]
  407f38:	f8ca 2018 	str.w	r2, [sl, #24]
  407f3c:	6972      	ldr	r2, [r6, #20]
  407f3e:	f8ca 201c 	str.w	r2, [sl, #28]
  407f42:	3618      	adds	r6, #24
  407f44:	f10a 0220 	add.w	r2, sl, #32
  407f48:	e73d      	b.n	407dc6 <_realloc_r+0x25a>
  407f4a:	bf00      	nop

00407f4c <_sbrk_r>:
  407f4c:	b538      	push	{r3, r4, r5, lr}
  407f4e:	4c07      	ldr	r4, [pc, #28]	; (407f6c <_sbrk_r+0x20>)
  407f50:	2300      	movs	r3, #0
  407f52:	4605      	mov	r5, r0
  407f54:	4608      	mov	r0, r1
  407f56:	6023      	str	r3, [r4, #0]
  407f58:	f7f9 ff00 	bl	401d5c <_sbrk>
  407f5c:	1c43      	adds	r3, r0, #1
  407f5e:	d000      	beq.n	407f62 <_sbrk_r+0x16>
  407f60:	bd38      	pop	{r3, r4, r5, pc}
  407f62:	6823      	ldr	r3, [r4, #0]
  407f64:	2b00      	cmp	r3, #0
  407f66:	d0fb      	beq.n	407f60 <_sbrk_r+0x14>
  407f68:	602b      	str	r3, [r5, #0]
  407f6a:	bd38      	pop	{r3, r4, r5, pc}
  407f6c:	20400f70 	.word	0x20400f70

00407f70 <__sread>:
  407f70:	b510      	push	{r4, lr}
  407f72:	460c      	mov	r4, r1
  407f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407f78:	f000 fae6 	bl	408548 <_read_r>
  407f7c:	2800      	cmp	r0, #0
  407f7e:	db03      	blt.n	407f88 <__sread+0x18>
  407f80:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407f82:	4403      	add	r3, r0
  407f84:	6523      	str	r3, [r4, #80]	; 0x50
  407f86:	bd10      	pop	{r4, pc}
  407f88:	89a3      	ldrh	r3, [r4, #12]
  407f8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407f8e:	81a3      	strh	r3, [r4, #12]
  407f90:	bd10      	pop	{r4, pc}
  407f92:	bf00      	nop

00407f94 <__swrite>:
  407f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407f98:	4616      	mov	r6, r2
  407f9a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407f9e:	461f      	mov	r7, r3
  407fa0:	05d3      	lsls	r3, r2, #23
  407fa2:	460c      	mov	r4, r1
  407fa4:	4605      	mov	r5, r0
  407fa6:	d507      	bpl.n	407fb8 <__swrite+0x24>
  407fa8:	2200      	movs	r2, #0
  407faa:	2302      	movs	r3, #2
  407fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407fb0:	f000 fab4 	bl	40851c <_lseek_r>
  407fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407fb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407fbc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407fc0:	81a2      	strh	r2, [r4, #12]
  407fc2:	463b      	mov	r3, r7
  407fc4:	4632      	mov	r2, r6
  407fc6:	4628      	mov	r0, r5
  407fc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407fcc:	f000 b994 	b.w	4082f8 <_write_r>

00407fd0 <__sseek>:
  407fd0:	b510      	push	{r4, lr}
  407fd2:	460c      	mov	r4, r1
  407fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407fd8:	f000 faa0 	bl	40851c <_lseek_r>
  407fdc:	89a3      	ldrh	r3, [r4, #12]
  407fde:	1c42      	adds	r2, r0, #1
  407fe0:	bf0e      	itee	eq
  407fe2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407fe6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407fea:	6520      	strne	r0, [r4, #80]	; 0x50
  407fec:	81a3      	strh	r3, [r4, #12]
  407fee:	bd10      	pop	{r4, pc}

00407ff0 <__sclose>:
  407ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407ff4:	f000 ba18 	b.w	408428 <_close_r>
	...

00408000 <strlen>:
  408000:	f890 f000 	pld	[r0]
  408004:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  408008:	f020 0107 	bic.w	r1, r0, #7
  40800c:	f06f 0c00 	mvn.w	ip, #0
  408010:	f010 0407 	ands.w	r4, r0, #7
  408014:	f891 f020 	pld	[r1, #32]
  408018:	f040 8049 	bne.w	4080ae <strlen+0xae>
  40801c:	f04f 0400 	mov.w	r4, #0
  408020:	f06f 0007 	mvn.w	r0, #7
  408024:	e9d1 2300 	ldrd	r2, r3, [r1]
  408028:	f891 f040 	pld	[r1, #64]	; 0x40
  40802c:	f100 0008 	add.w	r0, r0, #8
  408030:	fa82 f24c 	uadd8	r2, r2, ip
  408034:	faa4 f28c 	sel	r2, r4, ip
  408038:	fa83 f34c 	uadd8	r3, r3, ip
  40803c:	faa2 f38c 	sel	r3, r2, ip
  408040:	bb4b      	cbnz	r3, 408096 <strlen+0x96>
  408042:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408046:	fa82 f24c 	uadd8	r2, r2, ip
  40804a:	f100 0008 	add.w	r0, r0, #8
  40804e:	faa4 f28c 	sel	r2, r4, ip
  408052:	fa83 f34c 	uadd8	r3, r3, ip
  408056:	faa2 f38c 	sel	r3, r2, ip
  40805a:	b9e3      	cbnz	r3, 408096 <strlen+0x96>
  40805c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408060:	fa82 f24c 	uadd8	r2, r2, ip
  408064:	f100 0008 	add.w	r0, r0, #8
  408068:	faa4 f28c 	sel	r2, r4, ip
  40806c:	fa83 f34c 	uadd8	r3, r3, ip
  408070:	faa2 f38c 	sel	r3, r2, ip
  408074:	b97b      	cbnz	r3, 408096 <strlen+0x96>
  408076:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40807a:	f101 0120 	add.w	r1, r1, #32
  40807e:	fa82 f24c 	uadd8	r2, r2, ip
  408082:	f100 0008 	add.w	r0, r0, #8
  408086:	faa4 f28c 	sel	r2, r4, ip
  40808a:	fa83 f34c 	uadd8	r3, r3, ip
  40808e:	faa2 f38c 	sel	r3, r2, ip
  408092:	2b00      	cmp	r3, #0
  408094:	d0c6      	beq.n	408024 <strlen+0x24>
  408096:	2a00      	cmp	r2, #0
  408098:	bf04      	itt	eq
  40809a:	3004      	addeq	r0, #4
  40809c:	461a      	moveq	r2, r3
  40809e:	ba12      	rev	r2, r2
  4080a0:	fab2 f282 	clz	r2, r2
  4080a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4080a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4080ac:	4770      	bx	lr
  4080ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4080b2:	f004 0503 	and.w	r5, r4, #3
  4080b6:	f1c4 0000 	rsb	r0, r4, #0
  4080ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4080be:	f014 0f04 	tst.w	r4, #4
  4080c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4080c6:	fa0c f505 	lsl.w	r5, ip, r5
  4080ca:	ea62 0205 	orn	r2, r2, r5
  4080ce:	bf1c      	itt	ne
  4080d0:	ea63 0305 	ornne	r3, r3, r5
  4080d4:	4662      	movne	r2, ip
  4080d6:	f04f 0400 	mov.w	r4, #0
  4080da:	e7a9      	b.n	408030 <strlen+0x30>

004080dc <__ssprint_r>:
  4080dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4080e0:	6893      	ldr	r3, [r2, #8]
  4080e2:	b083      	sub	sp, #12
  4080e4:	4690      	mov	r8, r2
  4080e6:	2b00      	cmp	r3, #0
  4080e8:	d072      	beq.n	4081d0 <__ssprint_r+0xf4>
  4080ea:	4683      	mov	fp, r0
  4080ec:	f04f 0900 	mov.w	r9, #0
  4080f0:	6816      	ldr	r6, [r2, #0]
  4080f2:	6808      	ldr	r0, [r1, #0]
  4080f4:	688b      	ldr	r3, [r1, #8]
  4080f6:	460d      	mov	r5, r1
  4080f8:	464c      	mov	r4, r9
  4080fa:	2c00      	cmp	r4, #0
  4080fc:	d045      	beq.n	40818a <__ssprint_r+0xae>
  4080fe:	429c      	cmp	r4, r3
  408100:	461f      	mov	r7, r3
  408102:	469a      	mov	sl, r3
  408104:	d346      	bcc.n	408194 <__ssprint_r+0xb8>
  408106:	89ab      	ldrh	r3, [r5, #12]
  408108:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40810c:	d02d      	beq.n	40816a <__ssprint_r+0x8e>
  40810e:	696f      	ldr	r7, [r5, #20]
  408110:	6929      	ldr	r1, [r5, #16]
  408112:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  408116:	ebc1 0a00 	rsb	sl, r1, r0
  40811a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40811e:	1c60      	adds	r0, r4, #1
  408120:	107f      	asrs	r7, r7, #1
  408122:	4450      	add	r0, sl
  408124:	42b8      	cmp	r0, r7
  408126:	463a      	mov	r2, r7
  408128:	bf84      	itt	hi
  40812a:	4607      	movhi	r7, r0
  40812c:	463a      	movhi	r2, r7
  40812e:	055b      	lsls	r3, r3, #21
  408130:	d533      	bpl.n	40819a <__ssprint_r+0xbe>
  408132:	4611      	mov	r1, r2
  408134:	4658      	mov	r0, fp
  408136:	f7fe fe97 	bl	406e68 <_malloc_r>
  40813a:	2800      	cmp	r0, #0
  40813c:	d037      	beq.n	4081ae <__ssprint_r+0xd2>
  40813e:	4652      	mov	r2, sl
  408140:	6929      	ldr	r1, [r5, #16]
  408142:	9001      	str	r0, [sp, #4]
  408144:	f7fa fc7e 	bl	402a44 <memcpy>
  408148:	89aa      	ldrh	r2, [r5, #12]
  40814a:	9b01      	ldr	r3, [sp, #4]
  40814c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408150:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408154:	81aa      	strh	r2, [r5, #12]
  408156:	ebca 0207 	rsb	r2, sl, r7
  40815a:	eb03 000a 	add.w	r0, r3, sl
  40815e:	616f      	str	r7, [r5, #20]
  408160:	612b      	str	r3, [r5, #16]
  408162:	6028      	str	r0, [r5, #0]
  408164:	60aa      	str	r2, [r5, #8]
  408166:	4627      	mov	r7, r4
  408168:	46a2      	mov	sl, r4
  40816a:	4652      	mov	r2, sl
  40816c:	4649      	mov	r1, r9
  40816e:	f7ff f987 	bl	407480 <memmove>
  408172:	f8d8 2008 	ldr.w	r2, [r8, #8]
  408176:	68ab      	ldr	r3, [r5, #8]
  408178:	6828      	ldr	r0, [r5, #0]
  40817a:	1bdb      	subs	r3, r3, r7
  40817c:	4450      	add	r0, sl
  40817e:	1b14      	subs	r4, r2, r4
  408180:	60ab      	str	r3, [r5, #8]
  408182:	6028      	str	r0, [r5, #0]
  408184:	f8c8 4008 	str.w	r4, [r8, #8]
  408188:	b314      	cbz	r4, 4081d0 <__ssprint_r+0xf4>
  40818a:	f8d6 9000 	ldr.w	r9, [r6]
  40818e:	6874      	ldr	r4, [r6, #4]
  408190:	3608      	adds	r6, #8
  408192:	e7b2      	b.n	4080fa <__ssprint_r+0x1e>
  408194:	4627      	mov	r7, r4
  408196:	46a2      	mov	sl, r4
  408198:	e7e7      	b.n	40816a <__ssprint_r+0x8e>
  40819a:	4658      	mov	r0, fp
  40819c:	f7ff fce6 	bl	407b6c <_realloc_r>
  4081a0:	4603      	mov	r3, r0
  4081a2:	2800      	cmp	r0, #0
  4081a4:	d1d7      	bne.n	408156 <__ssprint_r+0x7a>
  4081a6:	6929      	ldr	r1, [r5, #16]
  4081a8:	4658      	mov	r0, fp
  4081aa:	f7fe fb3f 	bl	40682c <_free_r>
  4081ae:	230c      	movs	r3, #12
  4081b0:	f8cb 3000 	str.w	r3, [fp]
  4081b4:	89ab      	ldrh	r3, [r5, #12]
  4081b6:	2200      	movs	r2, #0
  4081b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4081bc:	f04f 30ff 	mov.w	r0, #4294967295
  4081c0:	81ab      	strh	r3, [r5, #12]
  4081c2:	f8c8 2008 	str.w	r2, [r8, #8]
  4081c6:	f8c8 2004 	str.w	r2, [r8, #4]
  4081ca:	b003      	add	sp, #12
  4081cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4081d0:	2000      	movs	r0, #0
  4081d2:	f8c8 0004 	str.w	r0, [r8, #4]
  4081d6:	b003      	add	sp, #12
  4081d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004081dc <__swbuf_r>:
  4081dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081de:	460e      	mov	r6, r1
  4081e0:	4614      	mov	r4, r2
  4081e2:	4607      	mov	r7, r0
  4081e4:	b110      	cbz	r0, 4081ec <__swbuf_r+0x10>
  4081e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4081e8:	2b00      	cmp	r3, #0
  4081ea:	d04a      	beq.n	408282 <__swbuf_r+0xa6>
  4081ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4081f0:	69a3      	ldr	r3, [r4, #24]
  4081f2:	60a3      	str	r3, [r4, #8]
  4081f4:	b291      	uxth	r1, r2
  4081f6:	0708      	lsls	r0, r1, #28
  4081f8:	d538      	bpl.n	40826c <__swbuf_r+0x90>
  4081fa:	6923      	ldr	r3, [r4, #16]
  4081fc:	2b00      	cmp	r3, #0
  4081fe:	d035      	beq.n	40826c <__swbuf_r+0x90>
  408200:	0489      	lsls	r1, r1, #18
  408202:	b2f5      	uxtb	r5, r6
  408204:	d515      	bpl.n	408232 <__swbuf_r+0x56>
  408206:	6822      	ldr	r2, [r4, #0]
  408208:	6961      	ldr	r1, [r4, #20]
  40820a:	1ad3      	subs	r3, r2, r3
  40820c:	428b      	cmp	r3, r1
  40820e:	da1c      	bge.n	40824a <__swbuf_r+0x6e>
  408210:	3301      	adds	r3, #1
  408212:	68a1      	ldr	r1, [r4, #8]
  408214:	1c50      	adds	r0, r2, #1
  408216:	3901      	subs	r1, #1
  408218:	60a1      	str	r1, [r4, #8]
  40821a:	6020      	str	r0, [r4, #0]
  40821c:	7016      	strb	r6, [r2, #0]
  40821e:	6962      	ldr	r2, [r4, #20]
  408220:	429a      	cmp	r2, r3
  408222:	d01a      	beq.n	40825a <__swbuf_r+0x7e>
  408224:	89a3      	ldrh	r3, [r4, #12]
  408226:	07db      	lsls	r3, r3, #31
  408228:	d501      	bpl.n	40822e <__swbuf_r+0x52>
  40822a:	2d0a      	cmp	r5, #10
  40822c:	d015      	beq.n	40825a <__swbuf_r+0x7e>
  40822e:	4628      	mov	r0, r5
  408230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408232:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408234:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408238:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40823c:	81a2      	strh	r2, [r4, #12]
  40823e:	6822      	ldr	r2, [r4, #0]
  408240:	6661      	str	r1, [r4, #100]	; 0x64
  408242:	6961      	ldr	r1, [r4, #20]
  408244:	1ad3      	subs	r3, r2, r3
  408246:	428b      	cmp	r3, r1
  408248:	dbe2      	blt.n	408210 <__swbuf_r+0x34>
  40824a:	4621      	mov	r1, r4
  40824c:	4638      	mov	r0, r7
  40824e:	f7fe f98f 	bl	406570 <_fflush_r>
  408252:	b940      	cbnz	r0, 408266 <__swbuf_r+0x8a>
  408254:	6822      	ldr	r2, [r4, #0]
  408256:	2301      	movs	r3, #1
  408258:	e7db      	b.n	408212 <__swbuf_r+0x36>
  40825a:	4621      	mov	r1, r4
  40825c:	4638      	mov	r0, r7
  40825e:	f7fe f987 	bl	406570 <_fflush_r>
  408262:	2800      	cmp	r0, #0
  408264:	d0e3      	beq.n	40822e <__swbuf_r+0x52>
  408266:	f04f 30ff 	mov.w	r0, #4294967295
  40826a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40826c:	4621      	mov	r1, r4
  40826e:	4638      	mov	r0, r7
  408270:	f7fd f8a4 	bl	4053bc <__swsetup_r>
  408274:	2800      	cmp	r0, #0
  408276:	d1f6      	bne.n	408266 <__swbuf_r+0x8a>
  408278:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40827c:	6923      	ldr	r3, [r4, #16]
  40827e:	b291      	uxth	r1, r2
  408280:	e7be      	b.n	408200 <__swbuf_r+0x24>
  408282:	f7fe fa09 	bl	406698 <__sinit>
  408286:	e7b1      	b.n	4081ec <__swbuf_r+0x10>

00408288 <_wcrtomb_r>:
  408288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40828c:	4605      	mov	r5, r0
  40828e:	b086      	sub	sp, #24
  408290:	461e      	mov	r6, r3
  408292:	460c      	mov	r4, r1
  408294:	b1a1      	cbz	r1, 4082c0 <_wcrtomb_r+0x38>
  408296:	4b10      	ldr	r3, [pc, #64]	; (4082d8 <_wcrtomb_r+0x50>)
  408298:	4617      	mov	r7, r2
  40829a:	f8d3 8000 	ldr.w	r8, [r3]
  40829e:	f7fe fd59 	bl	406d54 <__locale_charset>
  4082a2:	9600      	str	r6, [sp, #0]
  4082a4:	4603      	mov	r3, r0
  4082a6:	463a      	mov	r2, r7
  4082a8:	4621      	mov	r1, r4
  4082aa:	4628      	mov	r0, r5
  4082ac:	47c0      	blx	r8
  4082ae:	1c43      	adds	r3, r0, #1
  4082b0:	d103      	bne.n	4082ba <_wcrtomb_r+0x32>
  4082b2:	2200      	movs	r2, #0
  4082b4:	238a      	movs	r3, #138	; 0x8a
  4082b6:	6032      	str	r2, [r6, #0]
  4082b8:	602b      	str	r3, [r5, #0]
  4082ba:	b006      	add	sp, #24
  4082bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4082c0:	4b05      	ldr	r3, [pc, #20]	; (4082d8 <_wcrtomb_r+0x50>)
  4082c2:	681f      	ldr	r7, [r3, #0]
  4082c4:	f7fe fd46 	bl	406d54 <__locale_charset>
  4082c8:	9600      	str	r6, [sp, #0]
  4082ca:	4603      	mov	r3, r0
  4082cc:	4622      	mov	r2, r4
  4082ce:	a903      	add	r1, sp, #12
  4082d0:	4628      	mov	r0, r5
  4082d2:	47b8      	blx	r7
  4082d4:	e7eb      	b.n	4082ae <_wcrtomb_r+0x26>
  4082d6:	bf00      	nop
  4082d8:	204008a0 	.word	0x204008a0

004082dc <__ascii_wctomb>:
  4082dc:	b121      	cbz	r1, 4082e8 <__ascii_wctomb+0xc>
  4082de:	2aff      	cmp	r2, #255	; 0xff
  4082e0:	d804      	bhi.n	4082ec <__ascii_wctomb+0x10>
  4082e2:	700a      	strb	r2, [r1, #0]
  4082e4:	2001      	movs	r0, #1
  4082e6:	4770      	bx	lr
  4082e8:	4608      	mov	r0, r1
  4082ea:	4770      	bx	lr
  4082ec:	238a      	movs	r3, #138	; 0x8a
  4082ee:	6003      	str	r3, [r0, #0]
  4082f0:	f04f 30ff 	mov.w	r0, #4294967295
  4082f4:	4770      	bx	lr
  4082f6:	bf00      	nop

004082f8 <_write_r>:
  4082f8:	b570      	push	{r4, r5, r6, lr}
  4082fa:	460d      	mov	r5, r1
  4082fc:	4c08      	ldr	r4, [pc, #32]	; (408320 <_write_r+0x28>)
  4082fe:	4611      	mov	r1, r2
  408300:	4606      	mov	r6, r0
  408302:	461a      	mov	r2, r3
  408304:	4628      	mov	r0, r5
  408306:	2300      	movs	r3, #0
  408308:	6023      	str	r3, [r4, #0]
  40830a:	f7f8 f863 	bl	4003d4 <_write>
  40830e:	1c43      	adds	r3, r0, #1
  408310:	d000      	beq.n	408314 <_write_r+0x1c>
  408312:	bd70      	pop	{r4, r5, r6, pc}
  408314:	6823      	ldr	r3, [r4, #0]
  408316:	2b00      	cmp	r3, #0
  408318:	d0fb      	beq.n	408312 <_write_r+0x1a>
  40831a:	6033      	str	r3, [r6, #0]
  40831c:	bd70      	pop	{r4, r5, r6, pc}
  40831e:	bf00      	nop
  408320:	20400f70 	.word	0x20400f70

00408324 <__register_exitproc>:
  408324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408328:	4c25      	ldr	r4, [pc, #148]	; (4083c0 <__register_exitproc+0x9c>)
  40832a:	6825      	ldr	r5, [r4, #0]
  40832c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408330:	4606      	mov	r6, r0
  408332:	4688      	mov	r8, r1
  408334:	4692      	mov	sl, r2
  408336:	4699      	mov	r9, r3
  408338:	b3c4      	cbz	r4, 4083ac <__register_exitproc+0x88>
  40833a:	6860      	ldr	r0, [r4, #4]
  40833c:	281f      	cmp	r0, #31
  40833e:	dc17      	bgt.n	408370 <__register_exitproc+0x4c>
  408340:	1c43      	adds	r3, r0, #1
  408342:	b176      	cbz	r6, 408362 <__register_exitproc+0x3e>
  408344:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408348:	2201      	movs	r2, #1
  40834a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40834e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  408352:	4082      	lsls	r2, r0
  408354:	4311      	orrs	r1, r2
  408356:	2e02      	cmp	r6, #2
  408358:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40835c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408360:	d01e      	beq.n	4083a0 <__register_exitproc+0x7c>
  408362:	3002      	adds	r0, #2
  408364:	6063      	str	r3, [r4, #4]
  408366:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40836a:	2000      	movs	r0, #0
  40836c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408370:	4b14      	ldr	r3, [pc, #80]	; (4083c4 <__register_exitproc+0xa0>)
  408372:	b303      	cbz	r3, 4083b6 <__register_exitproc+0x92>
  408374:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408378:	f7fe fd6e 	bl	406e58 <malloc>
  40837c:	4604      	mov	r4, r0
  40837e:	b1d0      	cbz	r0, 4083b6 <__register_exitproc+0x92>
  408380:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408384:	2700      	movs	r7, #0
  408386:	e880 0088 	stmia.w	r0, {r3, r7}
  40838a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40838e:	4638      	mov	r0, r7
  408390:	2301      	movs	r3, #1
  408392:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408396:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40839a:	2e00      	cmp	r6, #0
  40839c:	d0e1      	beq.n	408362 <__register_exitproc+0x3e>
  40839e:	e7d1      	b.n	408344 <__register_exitproc+0x20>
  4083a0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4083a4:	430a      	orrs	r2, r1
  4083a6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4083aa:	e7da      	b.n	408362 <__register_exitproc+0x3e>
  4083ac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4083b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4083b4:	e7c1      	b.n	40833a <__register_exitproc+0x16>
  4083b6:	f04f 30ff 	mov.w	r0, #4294967295
  4083ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4083be:	bf00      	nop
  4083c0:	00409510 	.word	0x00409510
  4083c4:	00406e59 	.word	0x00406e59

004083c8 <_calloc_r>:
  4083c8:	b510      	push	{r4, lr}
  4083ca:	fb02 f101 	mul.w	r1, r2, r1
  4083ce:	f7fe fd4b 	bl	406e68 <_malloc_r>
  4083d2:	4604      	mov	r4, r0
  4083d4:	b1d8      	cbz	r0, 40840e <_calloc_r+0x46>
  4083d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4083da:	f022 0203 	bic.w	r2, r2, #3
  4083de:	3a04      	subs	r2, #4
  4083e0:	2a24      	cmp	r2, #36	; 0x24
  4083e2:	d818      	bhi.n	408416 <_calloc_r+0x4e>
  4083e4:	2a13      	cmp	r2, #19
  4083e6:	d914      	bls.n	408412 <_calloc_r+0x4a>
  4083e8:	2300      	movs	r3, #0
  4083ea:	2a1b      	cmp	r2, #27
  4083ec:	6003      	str	r3, [r0, #0]
  4083ee:	6043      	str	r3, [r0, #4]
  4083f0:	d916      	bls.n	408420 <_calloc_r+0x58>
  4083f2:	2a24      	cmp	r2, #36	; 0x24
  4083f4:	6083      	str	r3, [r0, #8]
  4083f6:	60c3      	str	r3, [r0, #12]
  4083f8:	bf11      	iteee	ne
  4083fa:	f100 0210 	addne.w	r2, r0, #16
  4083fe:	6103      	streq	r3, [r0, #16]
  408400:	6143      	streq	r3, [r0, #20]
  408402:	f100 0218 	addeq.w	r2, r0, #24
  408406:	2300      	movs	r3, #0
  408408:	6013      	str	r3, [r2, #0]
  40840a:	6053      	str	r3, [r2, #4]
  40840c:	6093      	str	r3, [r2, #8]
  40840e:	4620      	mov	r0, r4
  408410:	bd10      	pop	{r4, pc}
  408412:	4602      	mov	r2, r0
  408414:	e7f7      	b.n	408406 <_calloc_r+0x3e>
  408416:	2100      	movs	r1, #0
  408418:	f7fa fbae 	bl	402b78 <memset>
  40841c:	4620      	mov	r0, r4
  40841e:	bd10      	pop	{r4, pc}
  408420:	f100 0208 	add.w	r2, r0, #8
  408424:	e7ef      	b.n	408406 <_calloc_r+0x3e>
  408426:	bf00      	nop

00408428 <_close_r>:
  408428:	b538      	push	{r3, r4, r5, lr}
  40842a:	4c07      	ldr	r4, [pc, #28]	; (408448 <_close_r+0x20>)
  40842c:	2300      	movs	r3, #0
  40842e:	4605      	mov	r5, r0
  408430:	4608      	mov	r0, r1
  408432:	6023      	str	r3, [r4, #0]
  408434:	f7f9 fcac 	bl	401d90 <_close>
  408438:	1c43      	adds	r3, r0, #1
  40843a:	d000      	beq.n	40843e <_close_r+0x16>
  40843c:	bd38      	pop	{r3, r4, r5, pc}
  40843e:	6823      	ldr	r3, [r4, #0]
  408440:	2b00      	cmp	r3, #0
  408442:	d0fb      	beq.n	40843c <_close_r+0x14>
  408444:	602b      	str	r3, [r5, #0]
  408446:	bd38      	pop	{r3, r4, r5, pc}
  408448:	20400f70 	.word	0x20400f70

0040844c <_fclose_r>:
  40844c:	2900      	cmp	r1, #0
  40844e:	d03d      	beq.n	4084cc <_fclose_r+0x80>
  408450:	b570      	push	{r4, r5, r6, lr}
  408452:	4605      	mov	r5, r0
  408454:	460c      	mov	r4, r1
  408456:	b108      	cbz	r0, 40845c <_fclose_r+0x10>
  408458:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40845a:	b37b      	cbz	r3, 4084bc <_fclose_r+0x70>
  40845c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408460:	b90b      	cbnz	r3, 408466 <_fclose_r+0x1a>
  408462:	2000      	movs	r0, #0
  408464:	bd70      	pop	{r4, r5, r6, pc}
  408466:	4621      	mov	r1, r4
  408468:	4628      	mov	r0, r5
  40846a:	f7fd ffdd 	bl	406428 <__sflush_r>
  40846e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408470:	4606      	mov	r6, r0
  408472:	b133      	cbz	r3, 408482 <_fclose_r+0x36>
  408474:	69e1      	ldr	r1, [r4, #28]
  408476:	4628      	mov	r0, r5
  408478:	4798      	blx	r3
  40847a:	2800      	cmp	r0, #0
  40847c:	bfb8      	it	lt
  40847e:	f04f 36ff 	movlt.w	r6, #4294967295
  408482:	89a3      	ldrh	r3, [r4, #12]
  408484:	061b      	lsls	r3, r3, #24
  408486:	d41c      	bmi.n	4084c2 <_fclose_r+0x76>
  408488:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40848a:	b141      	cbz	r1, 40849e <_fclose_r+0x52>
  40848c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408490:	4299      	cmp	r1, r3
  408492:	d002      	beq.n	40849a <_fclose_r+0x4e>
  408494:	4628      	mov	r0, r5
  408496:	f7fe f9c9 	bl	40682c <_free_r>
  40849a:	2300      	movs	r3, #0
  40849c:	6323      	str	r3, [r4, #48]	; 0x30
  40849e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4084a0:	b121      	cbz	r1, 4084ac <_fclose_r+0x60>
  4084a2:	4628      	mov	r0, r5
  4084a4:	f7fe f9c2 	bl	40682c <_free_r>
  4084a8:	2300      	movs	r3, #0
  4084aa:	6463      	str	r3, [r4, #68]	; 0x44
  4084ac:	f7fe f8fa 	bl	4066a4 <__sfp_lock_acquire>
  4084b0:	2300      	movs	r3, #0
  4084b2:	81a3      	strh	r3, [r4, #12]
  4084b4:	f7fe f8f8 	bl	4066a8 <__sfp_lock_release>
  4084b8:	4630      	mov	r0, r6
  4084ba:	bd70      	pop	{r4, r5, r6, pc}
  4084bc:	f7fe f8ec 	bl	406698 <__sinit>
  4084c0:	e7cc      	b.n	40845c <_fclose_r+0x10>
  4084c2:	6921      	ldr	r1, [r4, #16]
  4084c4:	4628      	mov	r0, r5
  4084c6:	f7fe f9b1 	bl	40682c <_free_r>
  4084ca:	e7dd      	b.n	408488 <_fclose_r+0x3c>
  4084cc:	2000      	movs	r0, #0
  4084ce:	4770      	bx	lr

004084d0 <_fstat_r>:
  4084d0:	b538      	push	{r3, r4, r5, lr}
  4084d2:	460b      	mov	r3, r1
  4084d4:	4c07      	ldr	r4, [pc, #28]	; (4084f4 <_fstat_r+0x24>)
  4084d6:	4605      	mov	r5, r0
  4084d8:	4611      	mov	r1, r2
  4084da:	4618      	mov	r0, r3
  4084dc:	2300      	movs	r3, #0
  4084de:	6023      	str	r3, [r4, #0]
  4084e0:	f7f9 fc5a 	bl	401d98 <_fstat>
  4084e4:	1c43      	adds	r3, r0, #1
  4084e6:	d000      	beq.n	4084ea <_fstat_r+0x1a>
  4084e8:	bd38      	pop	{r3, r4, r5, pc}
  4084ea:	6823      	ldr	r3, [r4, #0]
  4084ec:	2b00      	cmp	r3, #0
  4084ee:	d0fb      	beq.n	4084e8 <_fstat_r+0x18>
  4084f0:	602b      	str	r3, [r5, #0]
  4084f2:	bd38      	pop	{r3, r4, r5, pc}
  4084f4:	20400f70 	.word	0x20400f70

004084f8 <_isatty_r>:
  4084f8:	b538      	push	{r3, r4, r5, lr}
  4084fa:	4c07      	ldr	r4, [pc, #28]	; (408518 <_isatty_r+0x20>)
  4084fc:	2300      	movs	r3, #0
  4084fe:	4605      	mov	r5, r0
  408500:	4608      	mov	r0, r1
  408502:	6023      	str	r3, [r4, #0]
  408504:	f7f9 fc4e 	bl	401da4 <_isatty>
  408508:	1c43      	adds	r3, r0, #1
  40850a:	d000      	beq.n	40850e <_isatty_r+0x16>
  40850c:	bd38      	pop	{r3, r4, r5, pc}
  40850e:	6823      	ldr	r3, [r4, #0]
  408510:	2b00      	cmp	r3, #0
  408512:	d0fb      	beq.n	40850c <_isatty_r+0x14>
  408514:	602b      	str	r3, [r5, #0]
  408516:	bd38      	pop	{r3, r4, r5, pc}
  408518:	20400f70 	.word	0x20400f70

0040851c <_lseek_r>:
  40851c:	b570      	push	{r4, r5, r6, lr}
  40851e:	460d      	mov	r5, r1
  408520:	4c08      	ldr	r4, [pc, #32]	; (408544 <_lseek_r+0x28>)
  408522:	4611      	mov	r1, r2
  408524:	4606      	mov	r6, r0
  408526:	461a      	mov	r2, r3
  408528:	4628      	mov	r0, r5
  40852a:	2300      	movs	r3, #0
  40852c:	6023      	str	r3, [r4, #0]
  40852e:	f7f9 fc3b 	bl	401da8 <_lseek>
  408532:	1c43      	adds	r3, r0, #1
  408534:	d000      	beq.n	408538 <_lseek_r+0x1c>
  408536:	bd70      	pop	{r4, r5, r6, pc}
  408538:	6823      	ldr	r3, [r4, #0]
  40853a:	2b00      	cmp	r3, #0
  40853c:	d0fb      	beq.n	408536 <_lseek_r+0x1a>
  40853e:	6033      	str	r3, [r6, #0]
  408540:	bd70      	pop	{r4, r5, r6, pc}
  408542:	bf00      	nop
  408544:	20400f70 	.word	0x20400f70

00408548 <_read_r>:
  408548:	b570      	push	{r4, r5, r6, lr}
  40854a:	460d      	mov	r5, r1
  40854c:	4c08      	ldr	r4, [pc, #32]	; (408570 <_read_r+0x28>)
  40854e:	4611      	mov	r1, r2
  408550:	4606      	mov	r6, r0
  408552:	461a      	mov	r2, r3
  408554:	4628      	mov	r0, r5
  408556:	2300      	movs	r3, #0
  408558:	6023      	str	r3, [r4, #0]
  40855a:	f7f7 ff1d 	bl	400398 <_read>
  40855e:	1c43      	adds	r3, r0, #1
  408560:	d000      	beq.n	408564 <_read_r+0x1c>
  408562:	bd70      	pop	{r4, r5, r6, pc}
  408564:	6823      	ldr	r3, [r4, #0]
  408566:	2b00      	cmp	r3, #0
  408568:	d0fb      	beq.n	408562 <_read_r+0x1a>
  40856a:	6033      	str	r3, [r6, #0]
  40856c:	bd70      	pop	{r4, r5, r6, pc}
  40856e:	bf00      	nop
  408570:	20400f70 	.word	0x20400f70

00408574 <__aeabi_dmul>:
  408574:	b570      	push	{r4, r5, r6, lr}
  408576:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40857a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40857e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408582:	bf1d      	ittte	ne
  408584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408588:	ea94 0f0c 	teqne	r4, ip
  40858c:	ea95 0f0c 	teqne	r5, ip
  408590:	f000 f8de 	bleq	408750 <__aeabi_dmul+0x1dc>
  408594:	442c      	add	r4, r5
  408596:	ea81 0603 	eor.w	r6, r1, r3
  40859a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40859e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4085a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4085a6:	bf18      	it	ne
  4085a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4085ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4085b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4085b4:	d038      	beq.n	408628 <__aeabi_dmul+0xb4>
  4085b6:	fba0 ce02 	umull	ip, lr, r0, r2
  4085ba:	f04f 0500 	mov.w	r5, #0
  4085be:	fbe1 e502 	umlal	lr, r5, r1, r2
  4085c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4085c6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4085ca:	f04f 0600 	mov.w	r6, #0
  4085ce:	fbe1 5603 	umlal	r5, r6, r1, r3
  4085d2:	f09c 0f00 	teq	ip, #0
  4085d6:	bf18      	it	ne
  4085d8:	f04e 0e01 	orrne.w	lr, lr, #1
  4085dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4085e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4085e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4085e8:	d204      	bcs.n	4085f4 <__aeabi_dmul+0x80>
  4085ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4085ee:	416d      	adcs	r5, r5
  4085f0:	eb46 0606 	adc.w	r6, r6, r6
  4085f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4085f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4085fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408608:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40860c:	bf88      	it	hi
  40860e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408612:	d81e      	bhi.n	408652 <__aeabi_dmul+0xde>
  408614:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408618:	bf08      	it	eq
  40861a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40861e:	f150 0000 	adcs.w	r0, r0, #0
  408622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408626:	bd70      	pop	{r4, r5, r6, pc}
  408628:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40862c:	ea46 0101 	orr.w	r1, r6, r1
  408630:	ea40 0002 	orr.w	r0, r0, r2
  408634:	ea81 0103 	eor.w	r1, r1, r3
  408638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40863c:	bfc2      	ittt	gt
  40863e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408646:	bd70      	popgt	{r4, r5, r6, pc}
  408648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40864c:	f04f 0e00 	mov.w	lr, #0
  408650:	3c01      	subs	r4, #1
  408652:	f300 80ab 	bgt.w	4087ac <__aeabi_dmul+0x238>
  408656:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40865a:	bfde      	ittt	le
  40865c:	2000      	movle	r0, #0
  40865e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408662:	bd70      	pople	{r4, r5, r6, pc}
  408664:	f1c4 0400 	rsb	r4, r4, #0
  408668:	3c20      	subs	r4, #32
  40866a:	da35      	bge.n	4086d8 <__aeabi_dmul+0x164>
  40866c:	340c      	adds	r4, #12
  40866e:	dc1b      	bgt.n	4086a8 <__aeabi_dmul+0x134>
  408670:	f104 0414 	add.w	r4, r4, #20
  408674:	f1c4 0520 	rsb	r5, r4, #32
  408678:	fa00 f305 	lsl.w	r3, r0, r5
  40867c:	fa20 f004 	lsr.w	r0, r0, r4
  408680:	fa01 f205 	lsl.w	r2, r1, r5
  408684:	ea40 0002 	orr.w	r0, r0, r2
  408688:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40868c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408694:	fa21 f604 	lsr.w	r6, r1, r4
  408698:	eb42 0106 	adc.w	r1, r2, r6
  40869c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4086a0:	bf08      	it	eq
  4086a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4086a6:	bd70      	pop	{r4, r5, r6, pc}
  4086a8:	f1c4 040c 	rsb	r4, r4, #12
  4086ac:	f1c4 0520 	rsb	r5, r4, #32
  4086b0:	fa00 f304 	lsl.w	r3, r0, r4
  4086b4:	fa20 f005 	lsr.w	r0, r0, r5
  4086b8:	fa01 f204 	lsl.w	r2, r1, r4
  4086bc:	ea40 0002 	orr.w	r0, r0, r2
  4086c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4086c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4086c8:	f141 0100 	adc.w	r1, r1, #0
  4086cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4086d0:	bf08      	it	eq
  4086d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4086d6:	bd70      	pop	{r4, r5, r6, pc}
  4086d8:	f1c4 0520 	rsb	r5, r4, #32
  4086dc:	fa00 f205 	lsl.w	r2, r0, r5
  4086e0:	ea4e 0e02 	orr.w	lr, lr, r2
  4086e4:	fa20 f304 	lsr.w	r3, r0, r4
  4086e8:	fa01 f205 	lsl.w	r2, r1, r5
  4086ec:	ea43 0302 	orr.w	r3, r3, r2
  4086f0:	fa21 f004 	lsr.w	r0, r1, r4
  4086f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4086f8:	fa21 f204 	lsr.w	r2, r1, r4
  4086fc:	ea20 0002 	bic.w	r0, r0, r2
  408700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408708:	bf08      	it	eq
  40870a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40870e:	bd70      	pop	{r4, r5, r6, pc}
  408710:	f094 0f00 	teq	r4, #0
  408714:	d10f      	bne.n	408736 <__aeabi_dmul+0x1c2>
  408716:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40871a:	0040      	lsls	r0, r0, #1
  40871c:	eb41 0101 	adc.w	r1, r1, r1
  408720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408724:	bf08      	it	eq
  408726:	3c01      	subeq	r4, #1
  408728:	d0f7      	beq.n	40871a <__aeabi_dmul+0x1a6>
  40872a:	ea41 0106 	orr.w	r1, r1, r6
  40872e:	f095 0f00 	teq	r5, #0
  408732:	bf18      	it	ne
  408734:	4770      	bxne	lr
  408736:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40873a:	0052      	lsls	r2, r2, #1
  40873c:	eb43 0303 	adc.w	r3, r3, r3
  408740:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408744:	bf08      	it	eq
  408746:	3d01      	subeq	r5, #1
  408748:	d0f7      	beq.n	40873a <__aeabi_dmul+0x1c6>
  40874a:	ea43 0306 	orr.w	r3, r3, r6
  40874e:	4770      	bx	lr
  408750:	ea94 0f0c 	teq	r4, ip
  408754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408758:	bf18      	it	ne
  40875a:	ea95 0f0c 	teqne	r5, ip
  40875e:	d00c      	beq.n	40877a <__aeabi_dmul+0x206>
  408760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408764:	bf18      	it	ne
  408766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40876a:	d1d1      	bne.n	408710 <__aeabi_dmul+0x19c>
  40876c:	ea81 0103 	eor.w	r1, r1, r3
  408770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408774:	f04f 0000 	mov.w	r0, #0
  408778:	bd70      	pop	{r4, r5, r6, pc}
  40877a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40877e:	bf06      	itte	eq
  408780:	4610      	moveq	r0, r2
  408782:	4619      	moveq	r1, r3
  408784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408788:	d019      	beq.n	4087be <__aeabi_dmul+0x24a>
  40878a:	ea94 0f0c 	teq	r4, ip
  40878e:	d102      	bne.n	408796 <__aeabi_dmul+0x222>
  408790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408794:	d113      	bne.n	4087be <__aeabi_dmul+0x24a>
  408796:	ea95 0f0c 	teq	r5, ip
  40879a:	d105      	bne.n	4087a8 <__aeabi_dmul+0x234>
  40879c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4087a0:	bf1c      	itt	ne
  4087a2:	4610      	movne	r0, r2
  4087a4:	4619      	movne	r1, r3
  4087a6:	d10a      	bne.n	4087be <__aeabi_dmul+0x24a>
  4087a8:	ea81 0103 	eor.w	r1, r1, r3
  4087ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4087b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4087b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4087b8:	f04f 0000 	mov.w	r0, #0
  4087bc:	bd70      	pop	{r4, r5, r6, pc}
  4087be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4087c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4087c6:	bd70      	pop	{r4, r5, r6, pc}

004087c8 <__aeabi_ddiv>:
  4087c8:	b570      	push	{r4, r5, r6, lr}
  4087ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4087ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4087d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4087d6:	bf1d      	ittte	ne
  4087d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4087dc:	ea94 0f0c 	teqne	r4, ip
  4087e0:	ea95 0f0c 	teqne	r5, ip
  4087e4:	f000 f8a7 	bleq	408936 <__aeabi_ddiv+0x16e>
  4087e8:	eba4 0405 	sub.w	r4, r4, r5
  4087ec:	ea81 0e03 	eor.w	lr, r1, r3
  4087f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4087f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4087f8:	f000 8088 	beq.w	40890c <__aeabi_ddiv+0x144>
  4087fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408800:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40880c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408818:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40881c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408820:	429d      	cmp	r5, r3
  408822:	bf08      	it	eq
  408824:	4296      	cmpeq	r6, r2
  408826:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40882a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40882e:	d202      	bcs.n	408836 <__aeabi_ddiv+0x6e>
  408830:	085b      	lsrs	r3, r3, #1
  408832:	ea4f 0232 	mov.w	r2, r2, rrx
  408836:	1ab6      	subs	r6, r6, r2
  408838:	eb65 0503 	sbc.w	r5, r5, r3
  40883c:	085b      	lsrs	r3, r3, #1
  40883e:	ea4f 0232 	mov.w	r2, r2, rrx
  408842:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408846:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40884a:	ebb6 0e02 	subs.w	lr, r6, r2
  40884e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408852:	bf22      	ittt	cs
  408854:	1ab6      	subcs	r6, r6, r2
  408856:	4675      	movcs	r5, lr
  408858:	ea40 000c 	orrcs.w	r0, r0, ip
  40885c:	085b      	lsrs	r3, r3, #1
  40885e:	ea4f 0232 	mov.w	r2, r2, rrx
  408862:	ebb6 0e02 	subs.w	lr, r6, r2
  408866:	eb75 0e03 	sbcs.w	lr, r5, r3
  40886a:	bf22      	ittt	cs
  40886c:	1ab6      	subcs	r6, r6, r2
  40886e:	4675      	movcs	r5, lr
  408870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408874:	085b      	lsrs	r3, r3, #1
  408876:	ea4f 0232 	mov.w	r2, r2, rrx
  40887a:	ebb6 0e02 	subs.w	lr, r6, r2
  40887e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408882:	bf22      	ittt	cs
  408884:	1ab6      	subcs	r6, r6, r2
  408886:	4675      	movcs	r5, lr
  408888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40888c:	085b      	lsrs	r3, r3, #1
  40888e:	ea4f 0232 	mov.w	r2, r2, rrx
  408892:	ebb6 0e02 	subs.w	lr, r6, r2
  408896:	eb75 0e03 	sbcs.w	lr, r5, r3
  40889a:	bf22      	ittt	cs
  40889c:	1ab6      	subcs	r6, r6, r2
  40889e:	4675      	movcs	r5, lr
  4088a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4088a4:	ea55 0e06 	orrs.w	lr, r5, r6
  4088a8:	d018      	beq.n	4088dc <__aeabi_ddiv+0x114>
  4088aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4088ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4088b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4088b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4088ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4088be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4088c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4088c6:	d1c0      	bne.n	40884a <__aeabi_ddiv+0x82>
  4088c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4088cc:	d10b      	bne.n	4088e6 <__aeabi_ddiv+0x11e>
  4088ce:	ea41 0100 	orr.w	r1, r1, r0
  4088d2:	f04f 0000 	mov.w	r0, #0
  4088d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4088da:	e7b6      	b.n	40884a <__aeabi_ddiv+0x82>
  4088dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4088e0:	bf04      	itt	eq
  4088e2:	4301      	orreq	r1, r0
  4088e4:	2000      	moveq	r0, #0
  4088e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4088ea:	bf88      	it	hi
  4088ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4088f0:	f63f aeaf 	bhi.w	408652 <__aeabi_dmul+0xde>
  4088f4:	ebb5 0c03 	subs.w	ip, r5, r3
  4088f8:	bf04      	itt	eq
  4088fa:	ebb6 0c02 	subseq.w	ip, r6, r2
  4088fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408902:	f150 0000 	adcs.w	r0, r0, #0
  408906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40890a:	bd70      	pop	{r4, r5, r6, pc}
  40890c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408918:	bfc2      	ittt	gt
  40891a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40891e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408922:	bd70      	popgt	{r4, r5, r6, pc}
  408924:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408928:	f04f 0e00 	mov.w	lr, #0
  40892c:	3c01      	subs	r4, #1
  40892e:	e690      	b.n	408652 <__aeabi_dmul+0xde>
  408930:	ea45 0e06 	orr.w	lr, r5, r6
  408934:	e68d      	b.n	408652 <__aeabi_dmul+0xde>
  408936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40893a:	ea94 0f0c 	teq	r4, ip
  40893e:	bf08      	it	eq
  408940:	ea95 0f0c 	teqeq	r5, ip
  408944:	f43f af3b 	beq.w	4087be <__aeabi_dmul+0x24a>
  408948:	ea94 0f0c 	teq	r4, ip
  40894c:	d10a      	bne.n	408964 <__aeabi_ddiv+0x19c>
  40894e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408952:	f47f af34 	bne.w	4087be <__aeabi_dmul+0x24a>
  408956:	ea95 0f0c 	teq	r5, ip
  40895a:	f47f af25 	bne.w	4087a8 <__aeabi_dmul+0x234>
  40895e:	4610      	mov	r0, r2
  408960:	4619      	mov	r1, r3
  408962:	e72c      	b.n	4087be <__aeabi_dmul+0x24a>
  408964:	ea95 0f0c 	teq	r5, ip
  408968:	d106      	bne.n	408978 <__aeabi_ddiv+0x1b0>
  40896a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40896e:	f43f aefd 	beq.w	40876c <__aeabi_dmul+0x1f8>
  408972:	4610      	mov	r0, r2
  408974:	4619      	mov	r1, r3
  408976:	e722      	b.n	4087be <__aeabi_dmul+0x24a>
  408978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40897c:	bf18      	it	ne
  40897e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408982:	f47f aec5 	bne.w	408710 <__aeabi_dmul+0x19c>
  408986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40898a:	f47f af0d 	bne.w	4087a8 <__aeabi_dmul+0x234>
  40898e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408992:	f47f aeeb 	bne.w	40876c <__aeabi_dmul+0x1f8>
  408996:	e712      	b.n	4087be <__aeabi_dmul+0x24a>

00408998 <__aeabi_dcmpun>:
  408998:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40899c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4089a0:	d102      	bne.n	4089a8 <__aeabi_dcmpun+0x10>
  4089a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4089a6:	d10a      	bne.n	4089be <__aeabi_dcmpun+0x26>
  4089a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4089ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4089b0:	d102      	bne.n	4089b8 <__aeabi_dcmpun+0x20>
  4089b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4089b6:	d102      	bne.n	4089be <__aeabi_dcmpun+0x26>
  4089b8:	f04f 0000 	mov.w	r0, #0
  4089bc:	4770      	bx	lr
  4089be:	f04f 0001 	mov.w	r0, #1
  4089c2:	4770      	bx	lr

004089c4 <__aeabi_uldivmod>:
  4089c4:	b953      	cbnz	r3, 4089dc <__aeabi_uldivmod+0x18>
  4089c6:	b94a      	cbnz	r2, 4089dc <__aeabi_uldivmod+0x18>
  4089c8:	2900      	cmp	r1, #0
  4089ca:	bf08      	it	eq
  4089cc:	2800      	cmpeq	r0, #0
  4089ce:	bf1c      	itt	ne
  4089d0:	f04f 31ff 	movne.w	r1, #4294967295
  4089d4:	f04f 30ff 	movne.w	r0, #4294967295
  4089d8:	f000 b97e 	b.w	408cd8 <__aeabi_idiv0>
  4089dc:	f1ad 0c08 	sub.w	ip, sp, #8
  4089e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4089e4:	f000 f806 	bl	4089f4 <__udivmoddi4>
  4089e8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4089ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4089f0:	b004      	add	sp, #16
  4089f2:	4770      	bx	lr

004089f4 <__udivmoddi4>:
  4089f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4089f8:	468c      	mov	ip, r1
  4089fa:	460e      	mov	r6, r1
  4089fc:	4604      	mov	r4, r0
  4089fe:	9d08      	ldr	r5, [sp, #32]
  408a00:	2b00      	cmp	r3, #0
  408a02:	d150      	bne.n	408aa6 <__udivmoddi4+0xb2>
  408a04:	428a      	cmp	r2, r1
  408a06:	4617      	mov	r7, r2
  408a08:	d96c      	bls.n	408ae4 <__udivmoddi4+0xf0>
  408a0a:	fab2 fe82 	clz	lr, r2
  408a0e:	f1be 0f00 	cmp.w	lr, #0
  408a12:	d00b      	beq.n	408a2c <__udivmoddi4+0x38>
  408a14:	f1ce 0420 	rsb	r4, lr, #32
  408a18:	fa20 f404 	lsr.w	r4, r0, r4
  408a1c:	fa01 f60e 	lsl.w	r6, r1, lr
  408a20:	ea44 0c06 	orr.w	ip, r4, r6
  408a24:	fa02 f70e 	lsl.w	r7, r2, lr
  408a28:	fa00 f40e 	lsl.w	r4, r0, lr
  408a2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  408a30:	0c22      	lsrs	r2, r4, #16
  408a32:	fbbc f0f9 	udiv	r0, ip, r9
  408a36:	fa1f f887 	uxth.w	r8, r7
  408a3a:	fb09 c610 	mls	r6, r9, r0, ip
  408a3e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  408a42:	fb00 f308 	mul.w	r3, r0, r8
  408a46:	42b3      	cmp	r3, r6
  408a48:	d909      	bls.n	408a5e <__udivmoddi4+0x6a>
  408a4a:	19f6      	adds	r6, r6, r7
  408a4c:	f100 32ff 	add.w	r2, r0, #4294967295
  408a50:	f080 8122 	bcs.w	408c98 <__udivmoddi4+0x2a4>
  408a54:	42b3      	cmp	r3, r6
  408a56:	f240 811f 	bls.w	408c98 <__udivmoddi4+0x2a4>
  408a5a:	3802      	subs	r0, #2
  408a5c:	443e      	add	r6, r7
  408a5e:	1af6      	subs	r6, r6, r3
  408a60:	b2a2      	uxth	r2, r4
  408a62:	fbb6 f3f9 	udiv	r3, r6, r9
  408a66:	fb09 6613 	mls	r6, r9, r3, r6
  408a6a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  408a6e:	fb03 f808 	mul.w	r8, r3, r8
  408a72:	45a0      	cmp	r8, r4
  408a74:	d909      	bls.n	408a8a <__udivmoddi4+0x96>
  408a76:	19e4      	adds	r4, r4, r7
  408a78:	f103 32ff 	add.w	r2, r3, #4294967295
  408a7c:	f080 810a 	bcs.w	408c94 <__udivmoddi4+0x2a0>
  408a80:	45a0      	cmp	r8, r4
  408a82:	f240 8107 	bls.w	408c94 <__udivmoddi4+0x2a0>
  408a86:	3b02      	subs	r3, #2
  408a88:	443c      	add	r4, r7
  408a8a:	ebc8 0404 	rsb	r4, r8, r4
  408a8e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408a92:	2100      	movs	r1, #0
  408a94:	2d00      	cmp	r5, #0
  408a96:	d062      	beq.n	408b5e <__udivmoddi4+0x16a>
  408a98:	fa24 f40e 	lsr.w	r4, r4, lr
  408a9c:	2300      	movs	r3, #0
  408a9e:	602c      	str	r4, [r5, #0]
  408aa0:	606b      	str	r3, [r5, #4]
  408aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408aa6:	428b      	cmp	r3, r1
  408aa8:	d907      	bls.n	408aba <__udivmoddi4+0xc6>
  408aaa:	2d00      	cmp	r5, #0
  408aac:	d055      	beq.n	408b5a <__udivmoddi4+0x166>
  408aae:	2100      	movs	r1, #0
  408ab0:	e885 0041 	stmia.w	r5, {r0, r6}
  408ab4:	4608      	mov	r0, r1
  408ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408aba:	fab3 f183 	clz	r1, r3
  408abe:	2900      	cmp	r1, #0
  408ac0:	f040 8090 	bne.w	408be4 <__udivmoddi4+0x1f0>
  408ac4:	42b3      	cmp	r3, r6
  408ac6:	d302      	bcc.n	408ace <__udivmoddi4+0xda>
  408ac8:	4282      	cmp	r2, r0
  408aca:	f200 80f8 	bhi.w	408cbe <__udivmoddi4+0x2ca>
  408ace:	1a84      	subs	r4, r0, r2
  408ad0:	eb66 0603 	sbc.w	r6, r6, r3
  408ad4:	2001      	movs	r0, #1
  408ad6:	46b4      	mov	ip, r6
  408ad8:	2d00      	cmp	r5, #0
  408ada:	d040      	beq.n	408b5e <__udivmoddi4+0x16a>
  408adc:	e885 1010 	stmia.w	r5, {r4, ip}
  408ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408ae4:	b912      	cbnz	r2, 408aec <__udivmoddi4+0xf8>
  408ae6:	2701      	movs	r7, #1
  408ae8:	fbb7 f7f2 	udiv	r7, r7, r2
  408aec:	fab7 fe87 	clz	lr, r7
  408af0:	f1be 0f00 	cmp.w	lr, #0
  408af4:	d135      	bne.n	408b62 <__udivmoddi4+0x16e>
  408af6:	1bf3      	subs	r3, r6, r7
  408af8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  408afc:	fa1f fc87 	uxth.w	ip, r7
  408b00:	2101      	movs	r1, #1
  408b02:	fbb3 f0f8 	udiv	r0, r3, r8
  408b06:	0c22      	lsrs	r2, r4, #16
  408b08:	fb08 3610 	mls	r6, r8, r0, r3
  408b0c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  408b10:	fb0c f300 	mul.w	r3, ip, r0
  408b14:	42b3      	cmp	r3, r6
  408b16:	d907      	bls.n	408b28 <__udivmoddi4+0x134>
  408b18:	19f6      	adds	r6, r6, r7
  408b1a:	f100 32ff 	add.w	r2, r0, #4294967295
  408b1e:	d202      	bcs.n	408b26 <__udivmoddi4+0x132>
  408b20:	42b3      	cmp	r3, r6
  408b22:	f200 80ce 	bhi.w	408cc2 <__udivmoddi4+0x2ce>
  408b26:	4610      	mov	r0, r2
  408b28:	1af6      	subs	r6, r6, r3
  408b2a:	b2a2      	uxth	r2, r4
  408b2c:	fbb6 f3f8 	udiv	r3, r6, r8
  408b30:	fb08 6613 	mls	r6, r8, r3, r6
  408b34:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  408b38:	fb0c fc03 	mul.w	ip, ip, r3
  408b3c:	45a4      	cmp	ip, r4
  408b3e:	d907      	bls.n	408b50 <__udivmoddi4+0x15c>
  408b40:	19e4      	adds	r4, r4, r7
  408b42:	f103 32ff 	add.w	r2, r3, #4294967295
  408b46:	d202      	bcs.n	408b4e <__udivmoddi4+0x15a>
  408b48:	45a4      	cmp	ip, r4
  408b4a:	f200 80b5 	bhi.w	408cb8 <__udivmoddi4+0x2c4>
  408b4e:	4613      	mov	r3, r2
  408b50:	ebcc 0404 	rsb	r4, ip, r4
  408b54:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408b58:	e79c      	b.n	408a94 <__udivmoddi4+0xa0>
  408b5a:	4629      	mov	r1, r5
  408b5c:	4628      	mov	r0, r5
  408b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b62:	f1ce 0120 	rsb	r1, lr, #32
  408b66:	fa06 f30e 	lsl.w	r3, r6, lr
  408b6a:	fa07 f70e 	lsl.w	r7, r7, lr
  408b6e:	fa20 f901 	lsr.w	r9, r0, r1
  408b72:	ea4f 4817 	mov.w	r8, r7, lsr #16
  408b76:	40ce      	lsrs	r6, r1
  408b78:	ea49 0903 	orr.w	r9, r9, r3
  408b7c:	fbb6 faf8 	udiv	sl, r6, r8
  408b80:	ea4f 4419 	mov.w	r4, r9, lsr #16
  408b84:	fb08 661a 	mls	r6, r8, sl, r6
  408b88:	fa1f fc87 	uxth.w	ip, r7
  408b8c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  408b90:	fb0a f20c 	mul.w	r2, sl, ip
  408b94:	429a      	cmp	r2, r3
  408b96:	fa00 f40e 	lsl.w	r4, r0, lr
  408b9a:	d90a      	bls.n	408bb2 <__udivmoddi4+0x1be>
  408b9c:	19db      	adds	r3, r3, r7
  408b9e:	f10a 31ff 	add.w	r1, sl, #4294967295
  408ba2:	f080 8087 	bcs.w	408cb4 <__udivmoddi4+0x2c0>
  408ba6:	429a      	cmp	r2, r3
  408ba8:	f240 8084 	bls.w	408cb4 <__udivmoddi4+0x2c0>
  408bac:	f1aa 0a02 	sub.w	sl, sl, #2
  408bb0:	443b      	add	r3, r7
  408bb2:	1a9b      	subs	r3, r3, r2
  408bb4:	fa1f f989 	uxth.w	r9, r9
  408bb8:	fbb3 f1f8 	udiv	r1, r3, r8
  408bbc:	fb08 3311 	mls	r3, r8, r1, r3
  408bc0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  408bc4:	fb01 f60c 	mul.w	r6, r1, ip
  408bc8:	429e      	cmp	r6, r3
  408bca:	d907      	bls.n	408bdc <__udivmoddi4+0x1e8>
  408bcc:	19db      	adds	r3, r3, r7
  408bce:	f101 32ff 	add.w	r2, r1, #4294967295
  408bd2:	d26b      	bcs.n	408cac <__udivmoddi4+0x2b8>
  408bd4:	429e      	cmp	r6, r3
  408bd6:	d969      	bls.n	408cac <__udivmoddi4+0x2b8>
  408bd8:	3902      	subs	r1, #2
  408bda:	443b      	add	r3, r7
  408bdc:	1b9b      	subs	r3, r3, r6
  408bde:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  408be2:	e78e      	b.n	408b02 <__udivmoddi4+0x10e>
  408be4:	f1c1 0e20 	rsb	lr, r1, #32
  408be8:	fa22 f40e 	lsr.w	r4, r2, lr
  408bec:	408b      	lsls	r3, r1
  408bee:	4323      	orrs	r3, r4
  408bf0:	fa20 f70e 	lsr.w	r7, r0, lr
  408bf4:	fa06 f401 	lsl.w	r4, r6, r1
  408bf8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  408bfc:	fa26 f60e 	lsr.w	r6, r6, lr
  408c00:	433c      	orrs	r4, r7
  408c02:	fbb6 f9fc 	udiv	r9, r6, ip
  408c06:	0c27      	lsrs	r7, r4, #16
  408c08:	fb0c 6619 	mls	r6, ip, r9, r6
  408c0c:	fa1f f883 	uxth.w	r8, r3
  408c10:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  408c14:	fb09 f708 	mul.w	r7, r9, r8
  408c18:	42b7      	cmp	r7, r6
  408c1a:	fa02 f201 	lsl.w	r2, r2, r1
  408c1e:	fa00 fa01 	lsl.w	sl, r0, r1
  408c22:	d908      	bls.n	408c36 <__udivmoddi4+0x242>
  408c24:	18f6      	adds	r6, r6, r3
  408c26:	f109 30ff 	add.w	r0, r9, #4294967295
  408c2a:	d241      	bcs.n	408cb0 <__udivmoddi4+0x2bc>
  408c2c:	42b7      	cmp	r7, r6
  408c2e:	d93f      	bls.n	408cb0 <__udivmoddi4+0x2bc>
  408c30:	f1a9 0902 	sub.w	r9, r9, #2
  408c34:	441e      	add	r6, r3
  408c36:	1bf6      	subs	r6, r6, r7
  408c38:	b2a0      	uxth	r0, r4
  408c3a:	fbb6 f4fc 	udiv	r4, r6, ip
  408c3e:	fb0c 6614 	mls	r6, ip, r4, r6
  408c42:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  408c46:	fb04 f808 	mul.w	r8, r4, r8
  408c4a:	45b8      	cmp	r8, r7
  408c4c:	d907      	bls.n	408c5e <__udivmoddi4+0x26a>
  408c4e:	18ff      	adds	r7, r7, r3
  408c50:	f104 30ff 	add.w	r0, r4, #4294967295
  408c54:	d228      	bcs.n	408ca8 <__udivmoddi4+0x2b4>
  408c56:	45b8      	cmp	r8, r7
  408c58:	d926      	bls.n	408ca8 <__udivmoddi4+0x2b4>
  408c5a:	3c02      	subs	r4, #2
  408c5c:	441f      	add	r7, r3
  408c5e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  408c62:	ebc8 0707 	rsb	r7, r8, r7
  408c66:	fba0 8902 	umull	r8, r9, r0, r2
  408c6a:	454f      	cmp	r7, r9
  408c6c:	4644      	mov	r4, r8
  408c6e:	464e      	mov	r6, r9
  408c70:	d314      	bcc.n	408c9c <__udivmoddi4+0x2a8>
  408c72:	d029      	beq.n	408cc8 <__udivmoddi4+0x2d4>
  408c74:	b365      	cbz	r5, 408cd0 <__udivmoddi4+0x2dc>
  408c76:	ebba 0304 	subs.w	r3, sl, r4
  408c7a:	eb67 0706 	sbc.w	r7, r7, r6
  408c7e:	fa07 fe0e 	lsl.w	lr, r7, lr
  408c82:	40cb      	lsrs	r3, r1
  408c84:	40cf      	lsrs	r7, r1
  408c86:	ea4e 0303 	orr.w	r3, lr, r3
  408c8a:	e885 0088 	stmia.w	r5, {r3, r7}
  408c8e:	2100      	movs	r1, #0
  408c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408c94:	4613      	mov	r3, r2
  408c96:	e6f8      	b.n	408a8a <__udivmoddi4+0x96>
  408c98:	4610      	mov	r0, r2
  408c9a:	e6e0      	b.n	408a5e <__udivmoddi4+0x6a>
  408c9c:	ebb8 0402 	subs.w	r4, r8, r2
  408ca0:	eb69 0603 	sbc.w	r6, r9, r3
  408ca4:	3801      	subs	r0, #1
  408ca6:	e7e5      	b.n	408c74 <__udivmoddi4+0x280>
  408ca8:	4604      	mov	r4, r0
  408caa:	e7d8      	b.n	408c5e <__udivmoddi4+0x26a>
  408cac:	4611      	mov	r1, r2
  408cae:	e795      	b.n	408bdc <__udivmoddi4+0x1e8>
  408cb0:	4681      	mov	r9, r0
  408cb2:	e7c0      	b.n	408c36 <__udivmoddi4+0x242>
  408cb4:	468a      	mov	sl, r1
  408cb6:	e77c      	b.n	408bb2 <__udivmoddi4+0x1be>
  408cb8:	3b02      	subs	r3, #2
  408cba:	443c      	add	r4, r7
  408cbc:	e748      	b.n	408b50 <__udivmoddi4+0x15c>
  408cbe:	4608      	mov	r0, r1
  408cc0:	e70a      	b.n	408ad8 <__udivmoddi4+0xe4>
  408cc2:	3802      	subs	r0, #2
  408cc4:	443e      	add	r6, r7
  408cc6:	e72f      	b.n	408b28 <__udivmoddi4+0x134>
  408cc8:	45c2      	cmp	sl, r8
  408cca:	d3e7      	bcc.n	408c9c <__udivmoddi4+0x2a8>
  408ccc:	463e      	mov	r6, r7
  408cce:	e7d1      	b.n	408c74 <__udivmoddi4+0x280>
  408cd0:	4629      	mov	r1, r5
  408cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408cd6:	bf00      	nop

00408cd8 <__aeabi_idiv0>:
  408cd8:	4770      	bx	lr
  408cda:	bf00      	nop

00408cdc <p_uc_charset10x14>:
	...
  408cf8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408d08:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408d18:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408d28:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408d38:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408d48:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408d58:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408d68:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408d80:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408d90:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408da0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408db0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408dc0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408dd0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408de0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408df0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408e08:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408e18:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408e28:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408e38:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408e48:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408e58:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408e68:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408e78:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408e88:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408e98:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408ea8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408eb8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408ec8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408ed8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408ee8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408ef8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408f08:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408f18:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408f28:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408f38:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408f48:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408f58:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408f68:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408f78:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408f88:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408f98:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408fa8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408fb8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408fc8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408fd8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408fe8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408ff8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  409008:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  409018:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  409028:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  409038:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  409048:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  409058:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  409068:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  409078:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  409088:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409098:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4090a8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4090b8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4090c8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4090d8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4090e8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4090f8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  409108:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  409118:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  409128:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  409138:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  409148:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  409158:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  409168:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  409178:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  409188:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  409198:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4091a8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4091b8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4091c8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4091d8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4091e8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4091f8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  409208:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  409218:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409228:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  409238:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  409248:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  409258:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  409268:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  409278:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  409288:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  409298:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4092a8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4092b8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4092c8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4092d8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4092e8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4092f8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  409308:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409318:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409328:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409338:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409348:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  409358:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409368:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409378:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409388:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409398:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4093a8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4093b8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4093c8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4093d8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4093e8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4093f8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  409408:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  409418:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409428:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409438:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409448:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409458:	fcff fcff 2d2d 5320 4d41 3745 2030 434c     ....-- SAME70 LC
  409468:	2044 4544 4f4d 2d20 0d2d 2d0a 202d 4153     D DEMO --..-- SA
  409478:	454d 3037 582d 4c50 2044 2d2d 0a0d 2d2d     ME70-XPLD --..--
  409488:	4320 6d6f 6970 656c 3a64 4e20 766f 3220      Compiled: Nov 2
  409498:	2039 3032 3731 3220 3a31 3330 313a 2037     9 2017 21:03:17 
  4094a8:	2d2d 0a0d 0000 0000 4554 504d 5245 5441     --......TEMPERAT
  4094b8:	5255 3a45 0000 0000 4c43 434f 3a4b 0000     URE:....CLOCK:..
  4094c8:	5542 494e 4341 5020 4f52 4156 4620 4e49     BUNIAC PROVA FIN
  4094d8:	4c41 0000 5420 4d45 4550 4152 5554 4152     AL.. TEMPERATURA
  4094e8:	203a 6425 0a20 0000 6f48 e172 6972 206f     : %d ...Hor.rio 
  4094f8:	003a 0000 2520 2064 203a 6425 3a20 2520     :... %d : %d : %
  409508:	2064 000a 0043 0000                         d ..C...

00409510 <_global_impure_ptr>:
  409510:	0008 2040                                   ..@ 

00409514 <zeroes.7035>:
  409514:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409524:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  409534:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  409544:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409554:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409564:	0030 0000                                   0...

00409568 <blanks.7034>:
  409568:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409578:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
  409588:	6867 6a69 6c6b 6e6d 706f 7271 7473 7675     ghijklmnopqrstuv
  409598:	7877 7a79 0000 0000                         wxyz....

004095a0 <zeroes.6993>:
  4095a0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004095b0 <blanks.6992>:
  4095b0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4095c0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4095d0:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

004095e0 <__mprec_tens>:
  4095e0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4095f0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409600:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409610:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409620:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409630:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409640:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409650:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409660:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409670:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409680:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409690:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4096a0:	9db4 79d9 7843 44ea                         ...yCx.D

004096a8 <__mprec_bigtens>:
  4096a8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4096b8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4096c8:	bf3c 7f73 4fdd 7515                         <.s..O.u

004096d0 <p05.5373>:
  4096d0:	0005 0000 0019 0000 007d 0000               ........}...

004096dc <_init>:
  4096dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4096de:	bf00      	nop
  4096e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4096e2:	bc08      	pop	{r3}
  4096e4:	469e      	mov	lr, r3
  4096e6:	4770      	bx	lr

004096e8 <__init_array_start>:
  4096e8:	00405485 	.word	0x00405485

004096ec <__frame_dummy_init_array_entry>:
  4096ec:	00400165                                e.@.

004096f0 <_fini>:
  4096f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4096f2:	bf00      	nop
  4096f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4096f6:	bc08      	pop	{r3}
  4096f8:	469e      	mov	lr, r3
  4096fa:	4770      	bx	lr

004096fc <__fini_array_start>:
  4096fc:	00400141 	.word	0x00400141
