Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGAController.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.

Elaborating module <clock_divider>.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGAController.v" Line 31: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGAController.v" Line 41: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" Line 29: Assignment to hcount ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" Line 30: Assignment to vcount ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" Line 39: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" Line 39: Assignment to RGB ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v".
INFO:Xst:3210 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" line 24: Output port <hcounter> of the instance <vc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGADispaly.v" line 24: Output port <vcounter> of the instance <vc> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <light>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <vga_display> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\clock_divider.v".
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clock_out>.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_0_OUT> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\t\h\thuyp\My Documents\EC311\Project\VGAController.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_3_o_add_4_OUT> created at line 31.
    Found 11-bit adder for signal <vcounter[10]_GND_3_o_add_12_OUT> created at line 41.
    Found 11-bit comparator lessequal for signal <n0014> created at line 46
    Found 11-bit comparator greater for signal <hcounter[10]_GND_3_o_LessThan_20_o> created at line 46
    Found 11-bit comparator lessequal for signal <n0020> created at line 50
    Found 11-bit comparator greater for signal <vcounter[10]_GND_3_o_LessThan_23_o> created at line 50
    Found 11-bit comparator greater for signal <hcounter[10]_GND_3_o_LessThan_24_o> created at line 53
    Found 11-bit comparator greater for signal <vcounter[10]_GND_3_o_LessThan_25_o> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 2
 2-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 5
 11-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 6
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 11-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 6
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 93
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 20
#      LUT2                        : 3
#      LUT3                        : 1
#      LUT5                        : 13
#      LUT6                        : 8
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 29
#      FD                          : 16
#      FDC                         : 3
#      FDR                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  126800     0%  
 Number of Slice LUTs:                   49  out of  63400     0%  
    Number used as Logic:                49  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     50
   Number with an unused Flip Flop:      21  out of     50    42%  
   Number with an unused LUT:             1  out of     50     2%  
   Number of fully used LUT-FF pairs:    28  out of     50    56%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                   5  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3     |
clk_div_25/clock_out               | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.232ns (Maximum Frequency: 448.009MHz)
   Minimum input arrival time before clock: 1.530ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.045ns (frequency: 957.121MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               1.045ns (Levels of Logic = 1)
  Source:            clk_div_25/count_0 (FF)
  Destination:       clk_div_25/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div_25/count_0 to clk_div_25/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.284  clk_div_25/count_0 (clk_div_25/count_0)
     INV:I->O              1   0.113   0.279  clk_div_25/Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.008          clk_div_25/count_0
    ----------------------------------------
    Total                      1.045ns (0.482ns logic, 0.563ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_25/clock_out'
  Clock period: 2.232ns (frequency: 448.009MHz)
  Total number of paths / destination ports: 535 / 36
-------------------------------------------------------------------------
Delay:               2.232ns (Levels of Logic = 2)
  Source:            vc/hcounter_4 (FF)
  Destination:       vc/hcounter_10 (FF)
  Source Clock:      clk_div_25/clock_out rising
  Destination Clock: clk_div_25/clock_out rising

  Data Path: vc/hcounter_4 to vc/hcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.703  vc/hcounter_4 (vc/hcounter_4)
     LUT6:I0->O            2   0.097   0.299  vc/GND_3_o_GND_3_o_equal_4_o<10>_SW0 (N3)
     LUT6:I5->O           11   0.097   0.325  vc/Mcount_hcounter_val1 (vc/Mcount_hcounter_val)
     FDR:R                     0.349          vc/hcounter_9
    ----------------------------------------
    Total                      2.232ns (0.904ns logic, 1.328ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.694ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk_div_25/clock_out (FF)
  Destination Clock: clk rising

  Data Path: rst to clk_div_25/clock_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.344  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          clk_div_25/clock_out
    ----------------------------------------
    Total                      0.694ns (0.350ns logic, 0.344ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_25/clock_out'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              1.530ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vc/hcounter_10 (FF)
  Destination Clock: clk_div_25/clock_out rising

  Data Path: rst to vc/hcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.758  rst_IBUF (rst_IBUF)
     LUT6:I0->O           11   0.097   0.325  vc/Mcount_hcounter_val1 (vc/Mcount_hcounter_val)
     FDR:R                     0.349          vc/hcounter_9
    ----------------------------------------
    Total                      1.530ns (0.447ns logic, 1.083ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_25/clock_out'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      clk_div_25/clock_out rising

  Data Path: vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  vc/HS (vc/HS)
     OBUF:I->O                 0.000          HS_OBUF (HS)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div_25/clock_out
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div_25/clock_out|    2.232|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.92 secs
 
--> 

Total memory usage is 380460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

