// Seed: 1707748219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output supply1 id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_11;
  ;
  assign id_10 = -1;
  parameter id_12 = 1 + 1;
  logic id_13;
  wire  id_14;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd23,
    parameter id_19 = 32'd38,
    parameter id_7  = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_18,
      id_4,
      id_4,
      id_2,
      id_12,
      id_3,
      id_1,
      id_17
  );
  output wire id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  inout wire _id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output tri id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout tri0 id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_7 : 1] _id_19;
  final $signed(99);
  ;
  assign id_8 = 1 < -1;
  parameter id_20 = 1;
  logic id_21 [-1 : -1 'b0];
  wire  id_22;
  assign id_4 = 1;
  assign id_16[id_7-id_14] = -1;
  assign id_21 = id_15;
  assign id_16[id_19] = 1;
  wire [1 : -1] id_23;
endmodule
