// Seed: 1057453640
`timescale 1ps / 1 ps
module module_0;
  assign id_0 = id_0;
  assign id_1 = 0;
  type_3 id_2 (
      .id_0(id_1),
      .id_1(1),
      .id_2(id_1)
  );
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  logic id_3;
  assign id_1 = 1'b0 || 1;
endmodule
