
Loading design for application trce from file common_controller_common_controller.ncd.
Design name: CC_CPLD_TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Wed Nov 15 16:35:40 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Common_Controller_Common_Controller.twr -gui -msgset C:/CPLD/CPLD_PWM_DB/promote.xml Common_Controller_Common_Controller.ncd Common_Controller_Common_Controller.prf 
Design file:     common_controller_common_controller.ncd
Preference file: common_controller_common_controller.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

1 potential circuit loop found in timing analysis.
1 potential circuit loop found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
Preference: Default path enumeration
            173 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:   16.969ns delay FO1 to PWM1B_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     2.041     R13C31D.F0 to     R10C27C.D0 ERR_ALL
CTOF_DEL    ---     0.495     R10C27C.D0 to     R10C27C.F0 SLICE_11
ROUTE         2     4.383     R10C27C.F0 to       17.PADDO IO3_C_c
DOPAD_DEL   ---     2.797       17.PADDO to         17.PAD PWM1B_C
                  --------
                   16.969   (31.9% logic, 68.1% route), 5 logic levels.

Report:   16.866ns delay FO1 to PWM5A_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     2.071     R13C31D.F0 to     R12C27A.B0 ERR_ALL
CTOF_DEL    ---     0.495     R12C27A.B0 to     R12C27A.F0 SLICE_6
ROUTE         1     4.250     R12C27A.F0 to       32.PADDO PWM5A_C_c
DOPAD_DEL   ---     2.797       32.PADDO to         32.PAD PWM5A_C
                  --------
                   16.866   (32.1% logic, 67.9% route), 5 logic levels.

Report:   16.757ns delay FO1 to PWM6B_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     2.034     R13C31D.F0 to     R12C27B.A0 ERR_ALL
CTOF_DEL    ---     0.495     R12C27B.A0 to     R12C27B.F0 SLICE_16
ROUTE         1     4.178     R12C27B.F0 to       35.PADDO PWM6B_C_c
DOPAD_DEL   ---     2.797       35.PADDO to         35.PAD PWM6B_C
                  --------
                   16.757   (32.3% logic, 67.7% route), 5 logic levels.

Report:   16.373ns delay FO1 to IO3_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     2.041     R13C31D.F0 to     R10C27C.D0 ERR_ALL
CTOF_DEL    ---     0.495     R10C27C.D0 to     R10C27C.F0 SLICE_11
ROUTE         2     3.787     R10C27C.F0 to       24.PADDO IO3_C_c
DOPAD_DEL   ---     2.797       24.PADDO to         24.PAD IO3_C
                  --------
                   16.373   (33.1% logic, 66.9% route), 5 logic levels.

Report:   15.995ns delay FO1 to PWM4B_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     1.688     R13C31D.F0 to     R13C27D.C0 ERR_ALL
CTOF_DEL    ---     0.495     R13C27D.C0 to     R13C27D.F0 SLICE_14
ROUTE         2     3.762     R13C27D.F0 to       31.PADDO IO4_C_c
DOPAD_DEL   ---     2.797       31.PADDO to         31.PAD PWM4B_C
                  --------
                   15.995   (33.8% logic, 66.2% route), 5 logic levels.

Report:   15.864ns delay FO1 to PWM4A_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     1.141     R13C31D.F0 to     R13C28A.D0 ERR_ALL
CTOF_DEL    ---     0.495     R13C28A.D0 to     R13C28A.F0 SLICE_5
ROUTE         1     4.178     R13C28A.F0 to       28.PADDO PWM4A_C_c
DOPAD_DEL   ---     2.797       28.PADDO to         28.PAD PWM4A_C
                  --------
                   15.864   (34.1% logic, 65.9% route), 5 logic levels.

Report:   15.864ns delay FO1 to PWM6A_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     1.141     R13C31D.F0 to     R13C27B.D0 ERR_ALL
CTOF_DEL    ---     0.495     R13C27B.D0 to     R13C27B.F0 SLICE_7
ROUTE         1     4.178     R13C27B.F0 to       34.PADDO PWM6A_C_c
DOPAD_DEL   ---     2.797       34.PADDO to         34.PAD PWM6A_C
                  --------
                   15.864   (34.1% logic, 65.9% route), 5 logic levels.

Report:   15.574ns delay FO1 to PWM1A_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     1.765     R13C31D.F0 to     R10C27A.C0 ERR_ALL
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 SLICE_2
ROUTE         1     3.264     R10C27A.F0 to       15.PADDO PWM1A_C_c
DOPAD_DEL   ---     2.797       15.PADDO to         15.PAD PWM1A_C
                  --------
                   15.574   (34.8% logic, 65.2% route), 5 logic levels.

Report:   15.574ns delay FO1 to PWM2A_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     1.765     R13C31D.F0 to     R10C28D.C0 ERR_ALL
CTOF_DEL    ---     0.495     R10C28D.C0 to     R10C28D.F0 SLICE_3
ROUTE         1     3.264     R10C28D.F0 to       19.PADDO PWM2A_C_c
DOPAD_DEL   ---     2.797       19.PADDO to         19.PAD PWM2A_C
                  --------
                   15.574   (34.8% logic, 65.2% route), 5 logic levels.

Report:   15.557ns delay FO1 to PWM5B_C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         12.PAD to       12.PADDI FO1
ROUTE         1     4.686       12.PADDI to     R13C31D.A1 FO1_c
CTOF_DEL    ---     0.495     R13C31D.A1 to     R13C31D.F1 SLICE_0
ROUTE         2     0.445     R13C31D.F1 to     R13C31D.C0 ERR_ALL_3
CTOF_DEL    ---     0.495     R13C31D.C0 to     R13C31D.F0 SLICE_0
ROUTE        19     1.688     R13C31D.F0 to     R13C27C.C0 ERR_ALL
CTOF_DEL    ---     0.495     R13C27C.C0 to     R13C27C.F0 SLICE_15
ROUTE         1     3.324     R13C27C.F0 to       33.PADDO PWM5B_C_c
DOPAD_DEL   ---     2.797       33.PADDO to         33.PAD PWM5B_C
                  --------
                   15.557   (34.8% logic, 65.2% route), 5 logic levels.

Report:  134.336MHz is the maximum frequency for this preference.

Report:   16.969ns is the maximum delay for this preference.


================================================================================
Preference: Default net enumeration
            48 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    9.194ns maximum delay on GND

           Delays             Connection(s)
           5.460ns       R15C13B.F0 to 114.PADDO       
           5.033ns       R15C13B.F0 to 117.PADDO       
           1.807ns       R15C13B.F0 to 45.PADDO        
           4.951ns       R15C13B.F0 to 119.PADDO       
           5.788ns       R15C13B.F0 to 121.PADDO       
           1.807ns       R15C13B.F0 to 47.PADDO        
           8.675ns       R15C13B.F0 to 4.PADDO         
           8.756ns       R15C13B.F0 to 5.PADDO         
           8.756ns       R15C13B.F0 to 6.PADDO         
           8.762ns       R15C13B.F0 to 9.PADDO         
           8.762ns       R15C13B.F0 to 10.PADDO        
           8.762ns       R15C13B.F0 to 11.PADDO        
           3.192ns       R15C13B.F0 to 38.PADDO        
           3.192ns       R15C13B.F0 to 39.PADDO        
           3.192ns       R15C13B.F0 to 40.PADDO        
           3.192ns       R15C13B.F0 to 41.PADDO        
           2.247ns       R15C13B.F0 to 42.PADDO        
           2.247ns       R15C13B.F0 to 43.PADDO        
           1.807ns       R15C13B.F0 to 48.PADDO        
           1.773ns       R15C13B.F0 to 49.PADDO        
           1.773ns       R15C13B.F0 to 50.PADDO        
           1.773ns       R15C13B.F0 to 52.PADDO        
           1.773ns       R15C13B.F0 to 54.PADDO        
           3.255ns       R15C13B.F0 to 55.PADDO        
           9.194ns       R15C13B.F0 to 27.PADDO        
           9.194ns       R15C13B.F0 to 26.PADDO        
           8.248ns       R15C13B.F0 to 2.PADDO         
           8.248ns       R15C13B.F0 to 1.PADDO         
           6.849ns       R15C13B.F0 to 143.PADDO       
           7.717ns       R15C13B.F0 to 141.PADDO       
           6.329ns       R15C13B.F0 to 127.PADDO       
           6.252ns       R15C13B.F0 to 126.PADDO       
           6.252ns       R15C13B.F0 to 125.PADDO       
           7.710ns       R15C13B.F0 to 139.PADDO       
           7.717ns       R15C13B.F0 to 140.PADDO       
           6.849ns       R15C13B.F0 to 142.PADDO       
           3.255ns       R15C13B.F0 to 56.PADDO        
           2.821ns       R15C13B.F0 to 57.PADDO        
           2.821ns       R15C13B.F0 to 58.PADDO        
           2.793ns       R15C13B.F0 to 59.PADDO        
           2.793ns       R15C13B.F0 to 60.PADDO        
           3.285ns       R15C13B.F0 to 70.PADDO        
           4.951ns       R15C13B.F0 to 120.PADDO       
           3.285ns       R15C13B.F0 to 71.PADDO        

Report:    4.686ns maximum delay on FO1_c

           Delays             Connection(s)
           4.686ns         12.PADDI to R13C31D.A1      

Report:    4.383ns maximum delay on IO3_C_c

           Delays             Connection(s)
           4.383ns       R10C27C.F0 to 17.PADDO        
           3.787ns       R10C27C.F0 to 24.PADDO        

Report:    4.250ns maximum delay on PWM5A_C_c

           Delays             Connection(s)
           4.250ns       R12C27A.F0 to 32.PADDO        

Report:    4.178ns maximum delay on PWM6A_C_c

           Delays             Connection(s)
           4.178ns       R13C27B.F0 to 34.PADDO        

Report:    4.178ns maximum delay on PWM6B_C_c

           Delays             Connection(s)
           4.178ns       R12C27B.F0 to 35.PADDO        

Report:    4.178ns maximum delay on PWM4A_C_c

           Delays             Connection(s)
           4.178ns       R13C28A.F0 to 28.PADDO        

Report:    3.762ns maximum delay on IO4_C_c

           Delays             Connection(s)
           3.762ns       R13C27D.F0 to 31.PADDO        
           3.271ns       R13C27D.F0 to 23.PADDO        

Report:    3.723ns maximum delay on PWM3B_D_c

           Delays             Connection(s)
           3.723ns        106.PADDI to R13C28D.A0      

Report:    3.503ns maximum delay on PWM4A_D_c

           Delays             Connection(s)
           3.503ns        107.PADDI to R13C28A.C0      

Report:    9.194ns is the maximum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|    16.969 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     9.194 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PROTECTION/ERR_NEW   Source: PROTECTION/SLICE_1.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PROTECTION/ERR_NEW   Source: PROTECTION/SLICE_1.F0   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 173 paths, 48 nets, and 131 connections (99.24% coverage)

--------------------------------------------------------------------------------

