Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 15 17:37:24 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------+----------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+--------------------+----------------------+------------------+----------------+
|  fsmclkmon/ja_IBUF[0] |                    |                      |                1 |              1 |
|  sysclk_IBUF          |                    |                      |                1 |              2 |
|  fsmclkmon/ja_IBUF[0] | codec/curstate_n_0 | led_OBUF[0]          |                2 |              6 |
|  sysclk_IBUF          |                    | fsmclkmon/output_reg |                6 |             24 |
+-----------------------+--------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 6      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


