

================================================================
== Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
================================================================
* Date:           Mon Sep 15 23:20:09 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_3_VITIS_LOOP_44_4  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_hls.cpp:44]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_hls.cpp:43]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 0, i1 %stream_in_V_last_V, i1 0, i1 0, void @empty_0"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_V_strb_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_V_keep_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln43 = store i8 0, i8 %i" [../matmul_hls.cpp:43]   --->   Operation 31 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln44 = store i8 0, i8 %j" [../matmul_hls.cpp:44]   --->   Operation 32 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc28" [../matmul_hls.cpp:43]   --->   Operation 33 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [../matmul_hls.cpp:43]   --->   Operation 34 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.94ns)   --->   "%icmp_ln43 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [../matmul_hls.cpp:43]   --->   Operation 35 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%add_ln43_1 = add i15 %indvar_flatten6_load, i15 1" [../matmul_hls.cpp:43]   --->   Operation 36 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc31, void %VITIS_LOOP_55_7.preheader.exitStub" [../matmul_hls.cpp:43]   --->   Operation 37 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.51ns)   --->   "%empty_12 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V" [../matmul_hls.cpp:46]   --->   Operation 38 'read' 'empty_12' <Predicate = (!icmp_ln43)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty_12" [../matmul_hls.cpp:46]   --->   Operation 39 'extractvalue' 'p_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln43 = store i15 %add_ln43_1, i15 %indvar_flatten6" [../matmul_hls.cpp:43]   --->   Operation 40 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../matmul_hls.cpp:44]   --->   Operation 41 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../matmul_hls.cpp:43]   --->   Operation 42 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln43 = add i8 %i_load, i8 1" [../matmul_hls.cpp:43]   --->   Operation 43 'add' 'add_ln43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%icmp_ln44 = icmp_eq  i8 %j_load, i8 128" [../matmul_hls.cpp:44]   --->   Operation 44 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.24ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i8 0, i8 %j_load" [../matmul_hls.cpp:43]   --->   Operation 45 'select' 'select_ln43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i8 %add_ln43, i8 %i_load" [../matmul_hls.cpp:43]   --->   Operation 46 'select' 'select_ln43_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i8 %select_ln43_1" [../matmul_hls.cpp:46]   --->   Operation 47 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln46, i7 0" [../matmul_hls.cpp:46]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln43_1, i32 3, i32 6" [../matmul_hls.cpp:43]   --->   Operation 49 'partselect' 'trunc_ln43_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %select_ln43" [../matmul_hls.cpp:46]   --->   Operation 50 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln46 = add i10 %tmp_2, i10 %zext_ln46" [../matmul_hls.cpp:46]   --->   Operation 51 'add' 'add_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.88ns)   --->   "%switch_ln46 = switch i4 %trunc_ln43_3, void %arrayidx275.case.15, i4 0, void %arrayidx275.case.0, i4 1, void %arrayidx275.case.1, i4 2, void %arrayidx275.case.2, i4 3, void %arrayidx275.case.3, i4 4, void %arrayidx275.case.4, i4 5, void %arrayidx275.case.5, i4 6, void %arrayidx275.case.6, i4 7, void %arrayidx275.case.7, i4 8, void %arrayidx275.case.8, i4 9, void %arrayidx275.case.9, i4 10, void %arrayidx275.case.10, i4 11, void %arrayidx275.case.11, i4 12, void %arrayidx275.case.12, i4 13, void %arrayidx275.case.13, i4 14, void %arrayidx275.case.14" [../matmul_hls.cpp:46]   --->   Operation 52 'switch' 'switch_ln46' <Predicate = true> <Delay = 1.88>
ST_2 : Operation 53 [1/1] (1.91ns)   --->   "%add_ln44 = add i8 %select_ln43, i8 1" [../matmul_hls.cpp:44]   --->   Operation 53 'add' 'add_ln44' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln43 = store i8 %select_ln43_1, i8 %i" [../matmul_hls.cpp:43]   --->   Operation 54 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln44 = store i8 %add_ln44, i8 %j" [../matmul_hls.cpp:44]   --->   Operation 55 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc28" [../matmul_hls.cpp:44]   --->   Operation 56 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_3_VITIS_LOOP_44_4_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i10 %add_ln46" [../matmul_hls.cpp:46]   --->   Operation 59 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 60 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 61 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 62 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 63 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 64 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 65 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 66 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 67 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr i32 %B_8, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 68 'getelementptr' 'B_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr i32 %B_9, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 69 'getelementptr' 'B_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr i32 %B_10, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 70 'getelementptr' 'B_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr i32 %B_11, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 71 'getelementptr' 'B_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr i32 %B_12, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 72 'getelementptr' 'B_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr i32 %B_13, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 73 'getelementptr' 'B_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr i32 %B_14, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 74 'getelementptr' 'B_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr i32 %B_15, i64 0, i64 %zext_ln46_1" [../matmul_hls.cpp:46]   --->   Operation 75 'getelementptr' 'B_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [../matmul_hls.cpp:45]   --->   Operation 76 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_14_addr" [../matmul_hls.cpp:46]   --->   Operation 77 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 14)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 78 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 14)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_13_addr" [../matmul_hls.cpp:46]   --->   Operation 79 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 13)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 80 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 13)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_12_addr" [../matmul_hls.cpp:46]   --->   Operation 81 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 12)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 82 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 12)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_11_addr" [../matmul_hls.cpp:46]   --->   Operation 83 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 11)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 84 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 11)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_10_addr" [../matmul_hls.cpp:46]   --->   Operation 85 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 10)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 86 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_9_addr" [../matmul_hls.cpp:46]   --->   Operation 87 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 88 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 9)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_8_addr" [../matmul_hls.cpp:46]   --->   Operation 89 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 8)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 90 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 8)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_7_addr" [../matmul_hls.cpp:46]   --->   Operation 91 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 92 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 7)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_6_addr" [../matmul_hls.cpp:46]   --->   Operation 93 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 94 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 6)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_5_addr" [../matmul_hls.cpp:46]   --->   Operation 95 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 96 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 5)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_4_addr" [../matmul_hls.cpp:46]   --->   Operation 97 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 98 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 4)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_3_addr" [../matmul_hls.cpp:46]   --->   Operation 99 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 100 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_2_addr" [../matmul_hls.cpp:46]   --->   Operation 101 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 102 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_1_addr" [../matmul_hls.cpp:46]   --->   Operation 103 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 104 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_addr" [../matmul_hls.cpp:46]   --->   Operation 105 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 106 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 0)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %p_s, i10 %B_15_addr" [../matmul_hls.cpp:46]   --->   Operation 107 'store' 'store_ln46' <Predicate = (trunc_ln43_3 == 15)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx275.exit" [../matmul_hls.cpp:46]   --->   Operation 108 'br' 'br_ln46' <Predicate = (trunc_ln43_3 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.120ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [45]  (1.588 ns)
	'load' operation 15 bit ('indvar_flatten6_load', ../matmul_hls.cpp:43) on local variable 'indvar_flatten6' [50]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln43', ../matmul_hls.cpp:43) [51]  (1.944 ns)
	'store' operation 0 bit ('store_ln43', ../matmul_hls.cpp:43) of variable 'add_ln43_1', ../matmul_hls.cpp:43 on local variable 'indvar_flatten6' [139]  (1.588 ns)

 <State 2>: 6.666ns
The critical path consists of the following:
	'load' operation 8 bit ('j_load', ../matmul_hls.cpp:44) on local variable 'j', ../matmul_hls.cpp:44 [55]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', ../matmul_hls.cpp:44) [60]  (1.915 ns)
	'select' operation 8 bit ('select_ln43', ../matmul_hls.cpp:43) [61]  (1.248 ns)
	'add' operation 8 bit ('add_ln44', ../matmul_hls.cpp:44) [138]  (1.915 ns)
	'store' operation 0 bit ('store_ln44', ../matmul_hls.cpp:44) of variable 'add_ln44', ../matmul_hls.cpp:44 on local variable 'j', ../matmul_hls.cpp:44 [141]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('B_14_addr', ../matmul_hls.cpp:46) [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', ../matmul_hls.cpp:46) of variable 'p_s', ../matmul_hls.cpp:46 on array 'B_14' [90]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
