
iti_3TRAFIC_LIGHT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003108  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003a  00800060  00003108  0000317c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00002688  00000000  00000000  000031b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000e9f  00000000  00000000  00005840  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000066df  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  0000681f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  0000698f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000085d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000094c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000a270  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  0000a3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000a65d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000ae2b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e0       	ldi	r30, 0x08	; 8
      68:	f1 e3       	ldi	r31, 0x31	; 49
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 39       	cpi	r26, 0x9A	; 154
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <main>
      7a:	0c 94 82 18 	jmp	0x3104	; 0x3104 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 57 18 	jmp	0x30ae	; 0x30ae <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 73 18 	jmp	0x30e6	; 0x30e6 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 57 18 	jmp	0x30ae	; 0x30ae <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 73 18 	jmp	0x30e6	; 0x30e6 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 57 18 	jmp	0x30ae	; 0x30ae <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 73 18 	jmp	0x30e6	; 0x30e6 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 57 18 	jmp	0x30ae	; 0x30ae <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 73 18 	jmp	0x30e6	; 0x30e6 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 57 18 	jmp	0x30ae	; 0x30ae <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 73 18 	jmp	0x30e6	; 0x30e6 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 5b 18 	jmp	0x30b6	; 0x30b6 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 77 18 	jmp	0x30ee	; 0x30ee <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_u8SetPinDirection>:

/************************** SET_BIT & SET_PORT DIRECTION **********************************/

/********** this function shall set the direction for the desired pin *********************/
u8 DIO_u8SetPinDirection(u8 Copy_u8Port , u8 Copy_u8Pin , u8 Copy_u8Direction)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	28 97       	sbiw	r28, 0x08	; 8
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	8a 83       	std	Y+2, r24	; 0x02
     b4c:	6b 83       	std	Y+3, r22	; 0x03
     b4e:	4c 83       	std	Y+4, r20	; 0x04
	/*make error state be 1 if the user entered the wrong input to the function*/
	u8 Local_u8ErrorState = 0;
     b50:	19 82       	std	Y+1, r1	; 0x01
	/*check if the input is in between bits (0-7) or send error */
	if (Copy_u8Pin <= DIO_u8PIN7)
     b52:	8b 81       	ldd	r24, Y+3	; 0x03
     b54:	88 30       	cpi	r24, 0x08	; 8
     b56:	08 f0       	brcs	.+2      	; 0xb5a <DIO_u8SetPinDirection+0x24>
     b58:	f4 c0       	rjmp	.+488    	; 0xd42 <DIO_u8SetPinDirection+0x20c>
	{
		/*check if the direction is output or input or, else send error */
		if ( Copy_u8Direction == DIO_u8PIN_INPUT)
     b5a:	8c 81       	ldd	r24, Y+4	; 0x04
     b5c:	88 23       	and	r24, r24
     b5e:	09 f0       	breq	.+2      	; 0xb62 <DIO_u8SetPinDirection+0x2c>
     b60:	77 c0       	rjmp	.+238    	; 0xc50 <DIO_u8SetPinDirection+0x11a>
		{
			switch ( Copy_u8Port )
     b62:	8a 81       	ldd	r24, Y+2	; 0x02
     b64:	28 2f       	mov	r18, r24
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	38 87       	std	Y+8, r19	; 0x08
     b6a:	2f 83       	std	Y+7, r18	; 0x07
     b6c:	8f 81       	ldd	r24, Y+7	; 0x07
     b6e:	98 85       	ldd	r25, Y+8	; 0x08
     b70:	81 30       	cpi	r24, 0x01	; 1
     b72:	91 05       	cpc	r25, r1
     b74:	59 f1       	breq	.+86     	; 0xbcc <DIO_u8SetPinDirection+0x96>
     b76:	2f 81       	ldd	r18, Y+7	; 0x07
     b78:	38 85       	ldd	r19, Y+8	; 0x08
     b7a:	22 30       	cpi	r18, 0x02	; 2
     b7c:	31 05       	cpc	r19, r1
     b7e:	2c f4       	brge	.+10     	; 0xb8a <DIO_u8SetPinDirection+0x54>
     b80:	8f 81       	ldd	r24, Y+7	; 0x07
     b82:	98 85       	ldd	r25, Y+8	; 0x08
     b84:	00 97       	sbiw	r24, 0x00	; 0
     b86:	69 f0       	breq	.+26     	; 0xba2 <DIO_u8SetPinDirection+0x6c>
     b88:	60 c0       	rjmp	.+192    	; 0xc4a <DIO_u8SetPinDirection+0x114>
     b8a:	2f 81       	ldd	r18, Y+7	; 0x07
     b8c:	38 85       	ldd	r19, Y+8	; 0x08
     b8e:	22 30       	cpi	r18, 0x02	; 2
     b90:	31 05       	cpc	r19, r1
     b92:	89 f1       	breq	.+98     	; 0xbf6 <DIO_u8SetPinDirection+0xc0>
     b94:	8f 81       	ldd	r24, Y+7	; 0x07
     b96:	98 85       	ldd	r25, Y+8	; 0x08
     b98:	83 30       	cpi	r24, 0x03	; 3
     b9a:	91 05       	cpc	r25, r1
     b9c:	09 f4       	brne	.+2      	; 0xba0 <DIO_u8SetPinDirection+0x6a>
     b9e:	40 c0       	rjmp	.+128    	; 0xc20 <DIO_u8SetPinDirection+0xea>
     ba0:	54 c0       	rjmp	.+168    	; 0xc4a <DIO_u8SetPinDirection+0x114>
			{
			/*check if the correct port or, else send error */
			case DIO_u8PORTA : CLR_BIT(DDRA,Copy_u8Pin); break;
     ba2:	aa e3       	ldi	r26, 0x3A	; 58
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	ea e3       	ldi	r30, 0x3A	; 58
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	48 2f       	mov	r20, r24
     bae:	8b 81       	ldd	r24, Y+3	; 0x03
     bb0:	28 2f       	mov	r18, r24
     bb2:	30 e0       	ldi	r19, 0x00	; 0
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	02 2e       	mov	r0, r18
     bba:	02 c0       	rjmp	.+4      	; 0xbc0 <DIO_u8SetPinDirection+0x8a>
     bbc:	88 0f       	add	r24, r24
     bbe:	99 1f       	adc	r25, r25
     bc0:	0a 94       	dec	r0
     bc2:	e2 f7       	brpl	.-8      	; 0xbbc <DIO_u8SetPinDirection+0x86>
     bc4:	80 95       	com	r24
     bc6:	84 23       	and	r24, r20
     bc8:	8c 93       	st	X, r24
     bca:	bd c0       	rjmp	.+378    	; 0xd46 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTB : CLR_BIT(DDRB,Copy_u8Pin); break;
     bcc:	a7 e3       	ldi	r26, 0x37	; 55
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	e7 e3       	ldi	r30, 0x37	; 55
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	80 81       	ld	r24, Z
     bd6:	48 2f       	mov	r20, r24
     bd8:	8b 81       	ldd	r24, Y+3	; 0x03
     bda:	28 2f       	mov	r18, r24
     bdc:	30 e0       	ldi	r19, 0x00	; 0
     bde:	81 e0       	ldi	r24, 0x01	; 1
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	02 2e       	mov	r0, r18
     be4:	02 c0       	rjmp	.+4      	; 0xbea <DIO_u8SetPinDirection+0xb4>
     be6:	88 0f       	add	r24, r24
     be8:	99 1f       	adc	r25, r25
     bea:	0a 94       	dec	r0
     bec:	e2 f7       	brpl	.-8      	; 0xbe6 <DIO_u8SetPinDirection+0xb0>
     bee:	80 95       	com	r24
     bf0:	84 23       	and	r24, r20
     bf2:	8c 93       	st	X, r24
     bf4:	a8 c0       	rjmp	.+336    	; 0xd46 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTC : CLR_BIT(DDRC,Copy_u8Pin); break;
     bf6:	a4 e3       	ldi	r26, 0x34	; 52
     bf8:	b0 e0       	ldi	r27, 0x00	; 0
     bfa:	e4 e3       	ldi	r30, 0x34	; 52
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	80 81       	ld	r24, Z
     c00:	48 2f       	mov	r20, r24
     c02:	8b 81       	ldd	r24, Y+3	; 0x03
     c04:	28 2f       	mov	r18, r24
     c06:	30 e0       	ldi	r19, 0x00	; 0
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	02 2e       	mov	r0, r18
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <DIO_u8SetPinDirection+0xde>
     c10:	88 0f       	add	r24, r24
     c12:	99 1f       	adc	r25, r25
     c14:	0a 94       	dec	r0
     c16:	e2 f7       	brpl	.-8      	; 0xc10 <DIO_u8SetPinDirection+0xda>
     c18:	80 95       	com	r24
     c1a:	84 23       	and	r24, r20
     c1c:	8c 93       	st	X, r24
     c1e:	93 c0       	rjmp	.+294    	; 0xd46 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTD : CLR_BIT(DDRD,Copy_u8Pin); break;
     c20:	a1 e3       	ldi	r26, 0x31	; 49
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	e1 e3       	ldi	r30, 0x31	; 49
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	48 2f       	mov	r20, r24
     c2c:	8b 81       	ldd	r24, Y+3	; 0x03
     c2e:	28 2f       	mov	r18, r24
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	02 2e       	mov	r0, r18
     c38:	02 c0       	rjmp	.+4      	; 0xc3e <DIO_u8SetPinDirection+0x108>
     c3a:	88 0f       	add	r24, r24
     c3c:	99 1f       	adc	r25, r25
     c3e:	0a 94       	dec	r0
     c40:	e2 f7       	brpl	.-8      	; 0xc3a <DIO_u8SetPinDirection+0x104>
     c42:	80 95       	com	r24
     c44:	84 23       	and	r24, r20
     c46:	8c 93       	st	X, r24
     c48:	7e c0       	rjmp	.+252    	; 0xd46 <DIO_u8SetPinDirection+0x210>
			default : Local_u8ErrorState = 1 ;
     c4a:	81 e0       	ldi	r24, 0x01	; 1
     c4c:	89 83       	std	Y+1, r24	; 0x01
     c4e:	7b c0       	rjmp	.+246    	; 0xd46 <DIO_u8SetPinDirection+0x210>
			}

		}
		else if ( Copy_u8Direction == DIO_u8PIN_OUTPUT)
     c50:	8c 81       	ldd	r24, Y+4	; 0x04
     c52:	81 30       	cpi	r24, 0x01	; 1
     c54:	09 f0       	breq	.+2      	; 0xc58 <DIO_u8SetPinDirection+0x122>
     c56:	72 c0       	rjmp	.+228    	; 0xd3c <DIO_u8SetPinDirection+0x206>
		{
			switch ( Copy_u8Port )
     c58:	8a 81       	ldd	r24, Y+2	; 0x02
     c5a:	28 2f       	mov	r18, r24
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	3e 83       	std	Y+6, r19	; 0x06
     c60:	2d 83       	std	Y+5, r18	; 0x05
     c62:	8d 81       	ldd	r24, Y+5	; 0x05
     c64:	9e 81       	ldd	r25, Y+6	; 0x06
     c66:	81 30       	cpi	r24, 0x01	; 1
     c68:	91 05       	cpc	r25, r1
     c6a:	49 f1       	breq	.+82     	; 0xcbe <DIO_u8SetPinDirection+0x188>
     c6c:	2d 81       	ldd	r18, Y+5	; 0x05
     c6e:	3e 81       	ldd	r19, Y+6	; 0x06
     c70:	22 30       	cpi	r18, 0x02	; 2
     c72:	31 05       	cpc	r19, r1
     c74:	2c f4       	brge	.+10     	; 0xc80 <DIO_u8SetPinDirection+0x14a>
     c76:	8d 81       	ldd	r24, Y+5	; 0x05
     c78:	9e 81       	ldd	r25, Y+6	; 0x06
     c7a:	00 97       	sbiw	r24, 0x00	; 0
     c7c:	61 f0       	breq	.+24     	; 0xc96 <DIO_u8SetPinDirection+0x160>
     c7e:	5b c0       	rjmp	.+182    	; 0xd36 <DIO_u8SetPinDirection+0x200>
     c80:	2d 81       	ldd	r18, Y+5	; 0x05
     c82:	3e 81       	ldd	r19, Y+6	; 0x06
     c84:	22 30       	cpi	r18, 0x02	; 2
     c86:	31 05       	cpc	r19, r1
     c88:	71 f1       	breq	.+92     	; 0xce6 <DIO_u8SetPinDirection+0x1b0>
     c8a:	8d 81       	ldd	r24, Y+5	; 0x05
     c8c:	9e 81       	ldd	r25, Y+6	; 0x06
     c8e:	83 30       	cpi	r24, 0x03	; 3
     c90:	91 05       	cpc	r25, r1
     c92:	e9 f1       	breq	.+122    	; 0xd0e <DIO_u8SetPinDirection+0x1d8>
     c94:	50 c0       	rjmp	.+160    	; 0xd36 <DIO_u8SetPinDirection+0x200>
			{
			/*check if the correct port or, else send error */
			case DIO_u8PORTA : SET_BIT(DDRA,Copy_u8Pin); break;
     c96:	aa e3       	ldi	r26, 0x3A	; 58
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	ea e3       	ldi	r30, 0x3A	; 58
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	48 2f       	mov	r20, r24
     ca2:	8b 81       	ldd	r24, Y+3	; 0x03
     ca4:	28 2f       	mov	r18, r24
     ca6:	30 e0       	ldi	r19, 0x00	; 0
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	02 2e       	mov	r0, r18
     cae:	02 c0       	rjmp	.+4      	; 0xcb4 <DIO_u8SetPinDirection+0x17e>
     cb0:	88 0f       	add	r24, r24
     cb2:	99 1f       	adc	r25, r25
     cb4:	0a 94       	dec	r0
     cb6:	e2 f7       	brpl	.-8      	; 0xcb0 <DIO_u8SetPinDirection+0x17a>
     cb8:	84 2b       	or	r24, r20
     cba:	8c 93       	st	X, r24
     cbc:	44 c0       	rjmp	.+136    	; 0xd46 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTB : SET_BIT(DDRB,Copy_u8Pin); break;
     cbe:	a7 e3       	ldi	r26, 0x37	; 55
     cc0:	b0 e0       	ldi	r27, 0x00	; 0
     cc2:	e7 e3       	ldi	r30, 0x37	; 55
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	80 81       	ld	r24, Z
     cc8:	48 2f       	mov	r20, r24
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	28 2f       	mov	r18, r24
     cce:	30 e0       	ldi	r19, 0x00	; 0
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	02 2e       	mov	r0, r18
     cd6:	02 c0       	rjmp	.+4      	; 0xcdc <DIO_u8SetPinDirection+0x1a6>
     cd8:	88 0f       	add	r24, r24
     cda:	99 1f       	adc	r25, r25
     cdc:	0a 94       	dec	r0
     cde:	e2 f7       	brpl	.-8      	; 0xcd8 <DIO_u8SetPinDirection+0x1a2>
     ce0:	84 2b       	or	r24, r20
     ce2:	8c 93       	st	X, r24
     ce4:	30 c0       	rjmp	.+96     	; 0xd46 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTC : SET_BIT(DDRC,Copy_u8Pin); break;
     ce6:	a4 e3       	ldi	r26, 0x34	; 52
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e4 e3       	ldi	r30, 0x34	; 52
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	48 2f       	mov	r20, r24
     cf2:	8b 81       	ldd	r24, Y+3	; 0x03
     cf4:	28 2f       	mov	r18, r24
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	02 2e       	mov	r0, r18
     cfe:	02 c0       	rjmp	.+4      	; 0xd04 <DIO_u8SetPinDirection+0x1ce>
     d00:	88 0f       	add	r24, r24
     d02:	99 1f       	adc	r25, r25
     d04:	0a 94       	dec	r0
     d06:	e2 f7       	brpl	.-8      	; 0xd00 <DIO_u8SetPinDirection+0x1ca>
     d08:	84 2b       	or	r24, r20
     d0a:	8c 93       	st	X, r24
     d0c:	1c c0       	rjmp	.+56     	; 0xd46 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTD : SET_BIT(DDRD,Copy_u8Pin); break;
     d0e:	a1 e3       	ldi	r26, 0x31	; 49
     d10:	b0 e0       	ldi	r27, 0x00	; 0
     d12:	e1 e3       	ldi	r30, 0x31	; 49
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	80 81       	ld	r24, Z
     d18:	48 2f       	mov	r20, r24
     d1a:	8b 81       	ldd	r24, Y+3	; 0x03
     d1c:	28 2f       	mov	r18, r24
     d1e:	30 e0       	ldi	r19, 0x00	; 0
     d20:	81 e0       	ldi	r24, 0x01	; 1
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	02 2e       	mov	r0, r18
     d26:	02 c0       	rjmp	.+4      	; 0xd2c <DIO_u8SetPinDirection+0x1f6>
     d28:	88 0f       	add	r24, r24
     d2a:	99 1f       	adc	r25, r25
     d2c:	0a 94       	dec	r0
     d2e:	e2 f7       	brpl	.-8      	; 0xd28 <DIO_u8SetPinDirection+0x1f2>
     d30:	84 2b       	or	r24, r20
     d32:	8c 93       	st	X, r24
     d34:	08 c0       	rjmp	.+16     	; 0xd46 <DIO_u8SetPinDirection+0x210>
			default : Local_u8ErrorState = 1 ;
     d36:	81 e0       	ldi	r24, 0x01	; 1
     d38:	89 83       	std	Y+1, r24	; 0x01
     d3a:	05 c0       	rjmp	.+10     	; 0xd46 <DIO_u8SetPinDirection+0x210>

		}
		else
		{
			/*if wrong direction*/
			Local_u8ErrorState = 1 ;
     d3c:	81 e0       	ldi	r24, 0x01	; 1
     d3e:	89 83       	std	Y+1, r24	; 0x01
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <DIO_u8SetPinDirection+0x210>

	}
	else
	{
		/*if wrong pin number*/
		Local_u8ErrorState = 1 ;
     d42:	81 e0       	ldi	r24, 0x01	; 1
     d44:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
     d46:	89 81       	ldd	r24, Y+1	; 0x01
}
     d48:	28 96       	adiw	r28, 0x08	; 8
     d4a:	0f b6       	in	r0, 0x3f	; 63
     d4c:	f8 94       	cli
     d4e:	de bf       	out	0x3e, r29	; 62
     d50:	0f be       	out	0x3f, r0	; 63
     d52:	cd bf       	out	0x3d, r28	; 61
     d54:	cf 91       	pop	r28
     d56:	df 91       	pop	r29
     d58:	08 95       	ret

00000d5a <DIO_u8SetPortDirection>:
/********** this function shall set the direction for the desired port ********************/
u8 DIO_u8SetPortDirection(u8 Copy_u8Port , u8 Copy_u8Direction)
{
     d5a:	df 93       	push	r29
     d5c:	cf 93       	push	r28
     d5e:	00 d0       	rcall	.+0      	; 0xd60 <DIO_u8SetPortDirection+0x6>
     d60:	00 d0       	rcall	.+0      	; 0xd62 <DIO_u8SetPortDirection+0x8>
     d62:	0f 92       	push	r0
     d64:	cd b7       	in	r28, 0x3d	; 61
     d66:	de b7       	in	r29, 0x3e	; 62
     d68:	8a 83       	std	Y+2, r24	; 0x02
     d6a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
     d6c:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8Port)
     d6e:	8a 81       	ldd	r24, Y+2	; 0x02
     d70:	28 2f       	mov	r18, r24
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	3d 83       	std	Y+5, r19	; 0x05
     d76:	2c 83       	std	Y+4, r18	; 0x04
     d78:	8c 81       	ldd	r24, Y+4	; 0x04
     d7a:	9d 81       	ldd	r25, Y+5	; 0x05
     d7c:	81 30       	cpi	r24, 0x01	; 1
     d7e:	91 05       	cpc	r25, r1
     d80:	d1 f0       	breq	.+52     	; 0xdb6 <DIO_u8SetPortDirection+0x5c>
     d82:	2c 81       	ldd	r18, Y+4	; 0x04
     d84:	3d 81       	ldd	r19, Y+5	; 0x05
     d86:	22 30       	cpi	r18, 0x02	; 2
     d88:	31 05       	cpc	r19, r1
     d8a:	2c f4       	brge	.+10     	; 0xd96 <DIO_u8SetPortDirection+0x3c>
     d8c:	8c 81       	ldd	r24, Y+4	; 0x04
     d8e:	9d 81       	ldd	r25, Y+5	; 0x05
     d90:	00 97       	sbiw	r24, 0x00	; 0
     d92:	61 f0       	breq	.+24     	; 0xdac <DIO_u8SetPortDirection+0x52>
     d94:	1f c0       	rjmp	.+62     	; 0xdd4 <DIO_u8SetPortDirection+0x7a>
     d96:	2c 81       	ldd	r18, Y+4	; 0x04
     d98:	3d 81       	ldd	r19, Y+5	; 0x05
     d9a:	22 30       	cpi	r18, 0x02	; 2
     d9c:	31 05       	cpc	r19, r1
     d9e:	81 f0       	breq	.+32     	; 0xdc0 <DIO_u8SetPortDirection+0x66>
     da0:	8c 81       	ldd	r24, Y+4	; 0x04
     da2:	9d 81       	ldd	r25, Y+5	; 0x05
     da4:	83 30       	cpi	r24, 0x03	; 3
     da6:	91 05       	cpc	r25, r1
     da8:	81 f0       	breq	.+32     	; 0xdca <DIO_u8SetPortDirection+0x70>
     daa:	14 c0       	rjmp	.+40     	; 0xdd4 <DIO_u8SetPortDirection+0x7a>
	{
	/*check if the correct port or, else send error */
	case DIO_u8PORTA : DDRA = Copy_u8Direction; break;
     dac:	ea e3       	ldi	r30, 0x3A	; 58
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	8b 81       	ldd	r24, Y+3	; 0x03
     db2:	80 83       	st	Z, r24
     db4:	11 c0       	rjmp	.+34     	; 0xdd8 <DIO_u8SetPortDirection+0x7e>
	case DIO_u8PORTB : DDRB = Copy_u8Direction; break;
     db6:	e7 e3       	ldi	r30, 0x37	; 55
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	8b 81       	ldd	r24, Y+3	; 0x03
     dbc:	80 83       	st	Z, r24
     dbe:	0c c0       	rjmp	.+24     	; 0xdd8 <DIO_u8SetPortDirection+0x7e>
	case DIO_u8PORTC : DDRC = Copy_u8Direction; break;
     dc0:	e4 e3       	ldi	r30, 0x34	; 52
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	8b 81       	ldd	r24, Y+3	; 0x03
     dc6:	80 83       	st	Z, r24
     dc8:	07 c0       	rjmp	.+14     	; 0xdd8 <DIO_u8SetPortDirection+0x7e>
	case DIO_u8PORTD : DDRD = Copy_u8Direction; break;
     dca:	e1 e3       	ldi	r30, 0x31	; 49
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	8b 81       	ldd	r24, Y+3	; 0x03
     dd0:	80 83       	st	Z, r24
     dd2:	02 c0       	rjmp	.+4      	; 0xdd8 <DIO_u8SetPortDirection+0x7e>
	default : Local_u8ErrorState = 1 ;
     dd4:	81 e0       	ldi	r24, 0x01	; 1
     dd6:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
}
     dda:	0f 90       	pop	r0
     ddc:	0f 90       	pop	r0
     dde:	0f 90       	pop	r0
     de0:	0f 90       	pop	r0
     de2:	0f 90       	pop	r0
     de4:	cf 91       	pop	r28
     de6:	df 91       	pop	r29
     de8:	08 95       	ret

00000dea <DIO_u8SetPinValue>:

/************************** SET_BIT & SET_PORT VALUE **************************************/

/********** this function shall set the value for the desired pin *************************/
u8 DIO_u8SetPinValue(u8 Copy_u8Port , u8 Copy_u8Pin , u8 Copy_u8Value)
{
     dea:	df 93       	push	r29
     dec:	cf 93       	push	r28
     dee:	cd b7       	in	r28, 0x3d	; 61
     df0:	de b7       	in	r29, 0x3e	; 62
     df2:	28 97       	sbiw	r28, 0x08	; 8
     df4:	0f b6       	in	r0, 0x3f	; 63
     df6:	f8 94       	cli
     df8:	de bf       	out	0x3e, r29	; 62
     dfa:	0f be       	out	0x3f, r0	; 63
     dfc:	cd bf       	out	0x3d, r28	; 61
     dfe:	8a 83       	std	Y+2, r24	; 0x02
     e00:	6b 83       	std	Y+3, r22	; 0x03
     e02:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = 0;
     e04:	19 82       	std	Y+1, r1	; 0x01
	/*check if the correct port or, else send error */
	if (Copy_u8Pin <= DIO_u8PIN7)
     e06:	8b 81       	ldd	r24, Y+3	; 0x03
     e08:	88 30       	cpi	r24, 0x08	; 8
     e0a:	08 f0       	brcs	.+2      	; 0xe0e <DIO_u8SetPinValue+0x24>
     e0c:	f4 c0       	rjmp	.+488    	; 0xff6 <DIO_u8SetPinValue+0x20c>
	{
		/*check if the value is high or low or, else send error */
		if ( Copy_u8Value == DIO_u8PIN_LOW)
     e0e:	8c 81       	ldd	r24, Y+4	; 0x04
     e10:	88 23       	and	r24, r24
     e12:	09 f0       	breq	.+2      	; 0xe16 <DIO_u8SetPinValue+0x2c>
     e14:	77 c0       	rjmp	.+238    	; 0xf04 <DIO_u8SetPinValue+0x11a>
		{
			switch ( Copy_u8Port )
     e16:	8a 81       	ldd	r24, Y+2	; 0x02
     e18:	28 2f       	mov	r18, r24
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	38 87       	std	Y+8, r19	; 0x08
     e1e:	2f 83       	std	Y+7, r18	; 0x07
     e20:	8f 81       	ldd	r24, Y+7	; 0x07
     e22:	98 85       	ldd	r25, Y+8	; 0x08
     e24:	81 30       	cpi	r24, 0x01	; 1
     e26:	91 05       	cpc	r25, r1
     e28:	59 f1       	breq	.+86     	; 0xe80 <DIO_u8SetPinValue+0x96>
     e2a:	2f 81       	ldd	r18, Y+7	; 0x07
     e2c:	38 85       	ldd	r19, Y+8	; 0x08
     e2e:	22 30       	cpi	r18, 0x02	; 2
     e30:	31 05       	cpc	r19, r1
     e32:	2c f4       	brge	.+10     	; 0xe3e <DIO_u8SetPinValue+0x54>
     e34:	8f 81       	ldd	r24, Y+7	; 0x07
     e36:	98 85       	ldd	r25, Y+8	; 0x08
     e38:	00 97       	sbiw	r24, 0x00	; 0
     e3a:	69 f0       	breq	.+26     	; 0xe56 <DIO_u8SetPinValue+0x6c>
     e3c:	60 c0       	rjmp	.+192    	; 0xefe <DIO_u8SetPinValue+0x114>
     e3e:	2f 81       	ldd	r18, Y+7	; 0x07
     e40:	38 85       	ldd	r19, Y+8	; 0x08
     e42:	22 30       	cpi	r18, 0x02	; 2
     e44:	31 05       	cpc	r19, r1
     e46:	89 f1       	breq	.+98     	; 0xeaa <DIO_u8SetPinValue+0xc0>
     e48:	8f 81       	ldd	r24, Y+7	; 0x07
     e4a:	98 85       	ldd	r25, Y+8	; 0x08
     e4c:	83 30       	cpi	r24, 0x03	; 3
     e4e:	91 05       	cpc	r25, r1
     e50:	09 f4       	brne	.+2      	; 0xe54 <DIO_u8SetPinValue+0x6a>
     e52:	40 c0       	rjmp	.+128    	; 0xed4 <DIO_u8SetPinValue+0xea>
     e54:	54 c0       	rjmp	.+168    	; 0xefe <DIO_u8SetPinValue+0x114>
			{
			/*check if the correct port or, else send error */
			case DIO_u8PORTA : CLR_BIT(PORTA,Copy_u8Pin); break;
     e56:	ab e3       	ldi	r26, 0x3B	; 59
     e58:	b0 e0       	ldi	r27, 0x00	; 0
     e5a:	eb e3       	ldi	r30, 0x3B	; 59
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	80 81       	ld	r24, Z
     e60:	48 2f       	mov	r20, r24
     e62:	8b 81       	ldd	r24, Y+3	; 0x03
     e64:	28 2f       	mov	r18, r24
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	81 e0       	ldi	r24, 0x01	; 1
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	02 2e       	mov	r0, r18
     e6e:	02 c0       	rjmp	.+4      	; 0xe74 <DIO_u8SetPinValue+0x8a>
     e70:	88 0f       	add	r24, r24
     e72:	99 1f       	adc	r25, r25
     e74:	0a 94       	dec	r0
     e76:	e2 f7       	brpl	.-8      	; 0xe70 <DIO_u8SetPinValue+0x86>
     e78:	80 95       	com	r24
     e7a:	84 23       	and	r24, r20
     e7c:	8c 93       	st	X, r24
     e7e:	bd c0       	rjmp	.+378    	; 0xffa <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTB : CLR_BIT(PORTB,Copy_u8Pin); break;
     e80:	a8 e3       	ldi	r26, 0x38	; 56
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	e8 e3       	ldi	r30, 0x38	; 56
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	48 2f       	mov	r20, r24
     e8c:	8b 81       	ldd	r24, Y+3	; 0x03
     e8e:	28 2f       	mov	r18, r24
     e90:	30 e0       	ldi	r19, 0x00	; 0
     e92:	81 e0       	ldi	r24, 0x01	; 1
     e94:	90 e0       	ldi	r25, 0x00	; 0
     e96:	02 2e       	mov	r0, r18
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <DIO_u8SetPinValue+0xb4>
     e9a:	88 0f       	add	r24, r24
     e9c:	99 1f       	adc	r25, r25
     e9e:	0a 94       	dec	r0
     ea0:	e2 f7       	brpl	.-8      	; 0xe9a <DIO_u8SetPinValue+0xb0>
     ea2:	80 95       	com	r24
     ea4:	84 23       	and	r24, r20
     ea6:	8c 93       	st	X, r24
     ea8:	a8 c0       	rjmp	.+336    	; 0xffa <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTC : CLR_BIT(PORTC,Copy_u8Pin); break;
     eaa:	a5 e3       	ldi	r26, 0x35	; 53
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e5 e3       	ldi	r30, 0x35	; 53
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	48 2f       	mov	r20, r24
     eb6:	8b 81       	ldd	r24, Y+3	; 0x03
     eb8:	28 2f       	mov	r18, r24
     eba:	30 e0       	ldi	r19, 0x00	; 0
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	02 2e       	mov	r0, r18
     ec2:	02 c0       	rjmp	.+4      	; 0xec8 <DIO_u8SetPinValue+0xde>
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	0a 94       	dec	r0
     eca:	e2 f7       	brpl	.-8      	; 0xec4 <DIO_u8SetPinValue+0xda>
     ecc:	80 95       	com	r24
     ece:	84 23       	and	r24, r20
     ed0:	8c 93       	st	X, r24
     ed2:	93 c0       	rjmp	.+294    	; 0xffa <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTD : CLR_BIT(PORTD,Copy_u8Pin); break;
     ed4:	a2 e3       	ldi	r26, 0x32	; 50
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	e2 e3       	ldi	r30, 0x32	; 50
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	48 2f       	mov	r20, r24
     ee0:	8b 81       	ldd	r24, Y+3	; 0x03
     ee2:	28 2f       	mov	r18, r24
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	02 2e       	mov	r0, r18
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <DIO_u8SetPinValue+0x108>
     eee:	88 0f       	add	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	0a 94       	dec	r0
     ef4:	e2 f7       	brpl	.-8      	; 0xeee <DIO_u8SetPinValue+0x104>
     ef6:	80 95       	com	r24
     ef8:	84 23       	and	r24, r20
     efa:	8c 93       	st	X, r24
     efc:	7e c0       	rjmp	.+252    	; 0xffa <DIO_u8SetPinValue+0x210>
			default : Local_u8ErrorState = 1 ;
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	89 83       	std	Y+1, r24	; 0x01
     f02:	7b c0       	rjmp	.+246    	; 0xffa <DIO_u8SetPinValue+0x210>
			}

		}
		else if ( Copy_u8Value == DIO_u8PIN_HIGH)
     f04:	8c 81       	ldd	r24, Y+4	; 0x04
     f06:	81 30       	cpi	r24, 0x01	; 1
     f08:	09 f0       	breq	.+2      	; 0xf0c <DIO_u8SetPinValue+0x122>
     f0a:	72 c0       	rjmp	.+228    	; 0xff0 <DIO_u8SetPinValue+0x206>
		{
			switch ( Copy_u8Port )
     f0c:	8a 81       	ldd	r24, Y+2	; 0x02
     f0e:	28 2f       	mov	r18, r24
     f10:	30 e0       	ldi	r19, 0x00	; 0
     f12:	3e 83       	std	Y+6, r19	; 0x06
     f14:	2d 83       	std	Y+5, r18	; 0x05
     f16:	8d 81       	ldd	r24, Y+5	; 0x05
     f18:	9e 81       	ldd	r25, Y+6	; 0x06
     f1a:	81 30       	cpi	r24, 0x01	; 1
     f1c:	91 05       	cpc	r25, r1
     f1e:	49 f1       	breq	.+82     	; 0xf72 <DIO_u8SetPinValue+0x188>
     f20:	2d 81       	ldd	r18, Y+5	; 0x05
     f22:	3e 81       	ldd	r19, Y+6	; 0x06
     f24:	22 30       	cpi	r18, 0x02	; 2
     f26:	31 05       	cpc	r19, r1
     f28:	2c f4       	brge	.+10     	; 0xf34 <DIO_u8SetPinValue+0x14a>
     f2a:	8d 81       	ldd	r24, Y+5	; 0x05
     f2c:	9e 81       	ldd	r25, Y+6	; 0x06
     f2e:	00 97       	sbiw	r24, 0x00	; 0
     f30:	61 f0       	breq	.+24     	; 0xf4a <DIO_u8SetPinValue+0x160>
     f32:	5b c0       	rjmp	.+182    	; 0xfea <DIO_u8SetPinValue+0x200>
     f34:	2d 81       	ldd	r18, Y+5	; 0x05
     f36:	3e 81       	ldd	r19, Y+6	; 0x06
     f38:	22 30       	cpi	r18, 0x02	; 2
     f3a:	31 05       	cpc	r19, r1
     f3c:	71 f1       	breq	.+92     	; 0xf9a <DIO_u8SetPinValue+0x1b0>
     f3e:	8d 81       	ldd	r24, Y+5	; 0x05
     f40:	9e 81       	ldd	r25, Y+6	; 0x06
     f42:	83 30       	cpi	r24, 0x03	; 3
     f44:	91 05       	cpc	r25, r1
     f46:	e9 f1       	breq	.+122    	; 0xfc2 <DIO_u8SetPinValue+0x1d8>
     f48:	50 c0       	rjmp	.+160    	; 0xfea <DIO_u8SetPinValue+0x200>
			{
			case DIO_u8PORTA : SET_BIT(PORTA,Copy_u8Pin); break;
     f4a:	ab e3       	ldi	r26, 0x3B	; 59
     f4c:	b0 e0       	ldi	r27, 0x00	; 0
     f4e:	eb e3       	ldi	r30, 0x3B	; 59
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
     f54:	48 2f       	mov	r20, r24
     f56:	8b 81       	ldd	r24, Y+3	; 0x03
     f58:	28 2f       	mov	r18, r24
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	81 e0       	ldi	r24, 0x01	; 1
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	02 2e       	mov	r0, r18
     f62:	02 c0       	rjmp	.+4      	; 0xf68 <DIO_u8SetPinValue+0x17e>
     f64:	88 0f       	add	r24, r24
     f66:	99 1f       	adc	r25, r25
     f68:	0a 94       	dec	r0
     f6a:	e2 f7       	brpl	.-8      	; 0xf64 <DIO_u8SetPinValue+0x17a>
     f6c:	84 2b       	or	r24, r20
     f6e:	8c 93       	st	X, r24
     f70:	44 c0       	rjmp	.+136    	; 0xffa <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTB : SET_BIT(PORTB,Copy_u8Pin); break;
     f72:	a8 e3       	ldi	r26, 0x38	; 56
     f74:	b0 e0       	ldi	r27, 0x00	; 0
     f76:	e8 e3       	ldi	r30, 0x38	; 56
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	48 2f       	mov	r20, r24
     f7e:	8b 81       	ldd	r24, Y+3	; 0x03
     f80:	28 2f       	mov	r18, r24
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	02 2e       	mov	r0, r18
     f8a:	02 c0       	rjmp	.+4      	; 0xf90 <DIO_u8SetPinValue+0x1a6>
     f8c:	88 0f       	add	r24, r24
     f8e:	99 1f       	adc	r25, r25
     f90:	0a 94       	dec	r0
     f92:	e2 f7       	brpl	.-8      	; 0xf8c <DIO_u8SetPinValue+0x1a2>
     f94:	84 2b       	or	r24, r20
     f96:	8c 93       	st	X, r24
     f98:	30 c0       	rjmp	.+96     	; 0xffa <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTC : SET_BIT(PORTC,Copy_u8Pin); break;
     f9a:	a5 e3       	ldi	r26, 0x35	; 53
     f9c:	b0 e0       	ldi	r27, 0x00	; 0
     f9e:	e5 e3       	ldi	r30, 0x35	; 53
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	80 81       	ld	r24, Z
     fa4:	48 2f       	mov	r20, r24
     fa6:	8b 81       	ldd	r24, Y+3	; 0x03
     fa8:	28 2f       	mov	r18, r24
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	02 2e       	mov	r0, r18
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <DIO_u8SetPinValue+0x1ce>
     fb4:	88 0f       	add	r24, r24
     fb6:	99 1f       	adc	r25, r25
     fb8:	0a 94       	dec	r0
     fba:	e2 f7       	brpl	.-8      	; 0xfb4 <DIO_u8SetPinValue+0x1ca>
     fbc:	84 2b       	or	r24, r20
     fbe:	8c 93       	st	X, r24
     fc0:	1c c0       	rjmp	.+56     	; 0xffa <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTD : SET_BIT(PORTD,Copy_u8Pin); break;
     fc2:	a2 e3       	ldi	r26, 0x32	; 50
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e2 e3       	ldi	r30, 0x32	; 50
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	48 2f       	mov	r20, r24
     fce:	8b 81       	ldd	r24, Y+3	; 0x03
     fd0:	28 2f       	mov	r18, r24
     fd2:	30 e0       	ldi	r19, 0x00	; 0
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	02 2e       	mov	r0, r18
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <DIO_u8SetPinValue+0x1f6>
     fdc:	88 0f       	add	r24, r24
     fde:	99 1f       	adc	r25, r25
     fe0:	0a 94       	dec	r0
     fe2:	e2 f7       	brpl	.-8      	; 0xfdc <DIO_u8SetPinValue+0x1f2>
     fe4:	84 2b       	or	r24, r20
     fe6:	8c 93       	st	X, r24
     fe8:	08 c0       	rjmp	.+16     	; 0xffa <DIO_u8SetPinValue+0x210>
			default : Local_u8ErrorState = 1 ;
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	89 83       	std	Y+1, r24	; 0x01
     fee:	05 c0       	rjmp	.+10     	; 0xffa <DIO_u8SetPinValue+0x210>

		}
		else
		{
			/*if wrong value (not high or low)*/
			Local_u8ErrorState = 1 ;
     ff0:	81 e0       	ldi	r24, 0x01	; 1
     ff2:	89 83       	std	Y+1, r24	; 0x01
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <DIO_u8SetPinValue+0x210>

	}
	else
	{
		/*if wrong pin number*/
		Local_u8ErrorState = 1 ;
     ff6:	81 e0       	ldi	r24, 0x01	; 1
     ff8:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
     ffa:	89 81       	ldd	r24, Y+1	; 0x01
}
     ffc:	28 96       	adiw	r28, 0x08	; 8
     ffe:	0f b6       	in	r0, 0x3f	; 63
    1000:	f8 94       	cli
    1002:	de bf       	out	0x3e, r29	; 62
    1004:	0f be       	out	0x3f, r0	; 63
    1006:	cd bf       	out	0x3d, r28	; 61
    1008:	cf 91       	pop	r28
    100a:	df 91       	pop	r29
    100c:	08 95       	ret

0000100e <DIO_u8SetPortValue>:
/********** this function shall set the value for the desired port *************************/
u8 DIO_u8SetPortValue(u8 Copy_u8Port , u8 Copy_u8Value)
{
    100e:	df 93       	push	r29
    1010:	cf 93       	push	r28
    1012:	00 d0       	rcall	.+0      	; 0x1014 <DIO_u8SetPortValue+0x6>
    1014:	00 d0       	rcall	.+0      	; 0x1016 <DIO_u8SetPortValue+0x8>
    1016:	0f 92       	push	r0
    1018:	cd b7       	in	r28, 0x3d	; 61
    101a:	de b7       	in	r29, 0x3e	; 62
    101c:	8a 83       	std	Y+2, r24	; 0x02
    101e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    1020:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8Port)
    1022:	8a 81       	ldd	r24, Y+2	; 0x02
    1024:	28 2f       	mov	r18, r24
    1026:	30 e0       	ldi	r19, 0x00	; 0
    1028:	3d 83       	std	Y+5, r19	; 0x05
    102a:	2c 83       	std	Y+4, r18	; 0x04
    102c:	8c 81       	ldd	r24, Y+4	; 0x04
    102e:	9d 81       	ldd	r25, Y+5	; 0x05
    1030:	81 30       	cpi	r24, 0x01	; 1
    1032:	91 05       	cpc	r25, r1
    1034:	d1 f0       	breq	.+52     	; 0x106a <DIO_u8SetPortValue+0x5c>
    1036:	2c 81       	ldd	r18, Y+4	; 0x04
    1038:	3d 81       	ldd	r19, Y+5	; 0x05
    103a:	22 30       	cpi	r18, 0x02	; 2
    103c:	31 05       	cpc	r19, r1
    103e:	2c f4       	brge	.+10     	; 0x104a <DIO_u8SetPortValue+0x3c>
    1040:	8c 81       	ldd	r24, Y+4	; 0x04
    1042:	9d 81       	ldd	r25, Y+5	; 0x05
    1044:	00 97       	sbiw	r24, 0x00	; 0
    1046:	61 f0       	breq	.+24     	; 0x1060 <DIO_u8SetPortValue+0x52>
    1048:	1f c0       	rjmp	.+62     	; 0x1088 <DIO_u8SetPortValue+0x7a>
    104a:	2c 81       	ldd	r18, Y+4	; 0x04
    104c:	3d 81       	ldd	r19, Y+5	; 0x05
    104e:	22 30       	cpi	r18, 0x02	; 2
    1050:	31 05       	cpc	r19, r1
    1052:	81 f0       	breq	.+32     	; 0x1074 <DIO_u8SetPortValue+0x66>
    1054:	8c 81       	ldd	r24, Y+4	; 0x04
    1056:	9d 81       	ldd	r25, Y+5	; 0x05
    1058:	83 30       	cpi	r24, 0x03	; 3
    105a:	91 05       	cpc	r25, r1
    105c:	81 f0       	breq	.+32     	; 0x107e <DIO_u8SetPortValue+0x70>
    105e:	14 c0       	rjmp	.+40     	; 0x1088 <DIO_u8SetPortValue+0x7a>
	{
	/*check if the correct port or, else send error */
	case DIO_u8PORTA : PORTA = Copy_u8Value; break;
    1060:	eb e3       	ldi	r30, 0x3B	; 59
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	8b 81       	ldd	r24, Y+3	; 0x03
    1066:	80 83       	st	Z, r24
    1068:	11 c0       	rjmp	.+34     	; 0x108c <DIO_u8SetPortValue+0x7e>
	case DIO_u8PORTB : PORTB = Copy_u8Value; break;
    106a:	e8 e3       	ldi	r30, 0x38	; 56
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	8b 81       	ldd	r24, Y+3	; 0x03
    1070:	80 83       	st	Z, r24
    1072:	0c c0       	rjmp	.+24     	; 0x108c <DIO_u8SetPortValue+0x7e>
	case DIO_u8PORTC : PORTC = Copy_u8Value; break;
    1074:	e5 e3       	ldi	r30, 0x35	; 53
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	8b 81       	ldd	r24, Y+3	; 0x03
    107a:	80 83       	st	Z, r24
    107c:	07 c0       	rjmp	.+14     	; 0x108c <DIO_u8SetPortValue+0x7e>
	case DIO_u8PORTD : PORTD = Copy_u8Value; break;
    107e:	e2 e3       	ldi	r30, 0x32	; 50
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	8b 81       	ldd	r24, Y+3	; 0x03
    1084:	80 83       	st	Z, r24
    1086:	02 c0       	rjmp	.+4      	; 0x108c <DIO_u8SetPortValue+0x7e>
	default : Local_u8ErrorState = 1 ;
    1088:	81 e0       	ldi	r24, 0x01	; 1
    108a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    108c:	89 81       	ldd	r24, Y+1	; 0x01
}
    108e:	0f 90       	pop	r0
    1090:	0f 90       	pop	r0
    1092:	0f 90       	pop	r0
    1094:	0f 90       	pop	r0
    1096:	0f 90       	pop	r0
    1098:	cf 91       	pop	r28
    109a:	df 91       	pop	r29
    109c:	08 95       	ret

0000109e <DIO_u8GetPinValue>:

/************************** GET_BIT & GET_PORT VALUE **************************************/

/********** this function shall get the value for the desired pin *************************/
u8 DIO_u8GetPinValue(u8 Copy_u8Port , u8 Copy_u8Pin , u8* Copy_pu8Value)
{
    109e:	df 93       	push	r29
    10a0:	cf 93       	push	r28
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
    10a6:	27 97       	sbiw	r28, 0x07	; 7
    10a8:	0f b6       	in	r0, 0x3f	; 63
    10aa:	f8 94       	cli
    10ac:	de bf       	out	0x3e, r29	; 62
    10ae:	0f be       	out	0x3f, r0	; 63
    10b0:	cd bf       	out	0x3d, r28	; 61
    10b2:	8a 83       	std	Y+2, r24	; 0x02
    10b4:	6b 83       	std	Y+3, r22	; 0x03
    10b6:	5d 83       	std	Y+5, r21	; 0x05
    10b8:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = 0;
    10ba:	19 82       	std	Y+1, r1	; 0x01
	if ((Copy_pu8Value != NULL) && (Copy_u8Pin <= DIO_u8PIN7))
    10bc:	8c 81       	ldd	r24, Y+4	; 0x04
    10be:	9d 81       	ldd	r25, Y+5	; 0x05
    10c0:	00 97       	sbiw	r24, 0x00	; 0
    10c2:	09 f4       	brne	.+2      	; 0x10c6 <DIO_u8GetPinValue+0x28>
    10c4:	78 c0       	rjmp	.+240    	; 0x11b6 <DIO_u8GetPinValue+0x118>
    10c6:	8b 81       	ldd	r24, Y+3	; 0x03
    10c8:	88 30       	cpi	r24, 0x08	; 8
    10ca:	08 f0       	brcs	.+2      	; 0x10ce <DIO_u8GetPinValue+0x30>
    10cc:	74 c0       	rjmp	.+232    	; 0x11b6 <DIO_u8GetPinValue+0x118>
	{
		switch (Copy_u8Port)
    10ce:	8a 81       	ldd	r24, Y+2	; 0x02
    10d0:	28 2f       	mov	r18, r24
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	3f 83       	std	Y+7, r19	; 0x07
    10d6:	2e 83       	std	Y+6, r18	; 0x06
    10d8:	4e 81       	ldd	r20, Y+6	; 0x06
    10da:	5f 81       	ldd	r21, Y+7	; 0x07
    10dc:	41 30       	cpi	r20, 0x01	; 1
    10de:	51 05       	cpc	r21, r1
    10e0:	59 f1       	breq	.+86     	; 0x1138 <DIO_u8GetPinValue+0x9a>
    10e2:	8e 81       	ldd	r24, Y+6	; 0x06
    10e4:	9f 81       	ldd	r25, Y+7	; 0x07
    10e6:	82 30       	cpi	r24, 0x02	; 2
    10e8:	91 05       	cpc	r25, r1
    10ea:	34 f4       	brge	.+12     	; 0x10f8 <DIO_u8GetPinValue+0x5a>
    10ec:	2e 81       	ldd	r18, Y+6	; 0x06
    10ee:	3f 81       	ldd	r19, Y+7	; 0x07
    10f0:	21 15       	cp	r18, r1
    10f2:	31 05       	cpc	r19, r1
    10f4:	69 f0       	breq	.+26     	; 0x1110 <DIO_u8GetPinValue+0x72>
    10f6:	5c c0       	rjmp	.+184    	; 0x11b0 <DIO_u8GetPinValue+0x112>
    10f8:	4e 81       	ldd	r20, Y+6	; 0x06
    10fa:	5f 81       	ldd	r21, Y+7	; 0x07
    10fc:	42 30       	cpi	r20, 0x02	; 2
    10fe:	51 05       	cpc	r21, r1
    1100:	79 f1       	breq	.+94     	; 0x1160 <DIO_u8GetPinValue+0xc2>
    1102:	8e 81       	ldd	r24, Y+6	; 0x06
    1104:	9f 81       	ldd	r25, Y+7	; 0x07
    1106:	83 30       	cpi	r24, 0x03	; 3
    1108:	91 05       	cpc	r25, r1
    110a:	09 f4       	brne	.+2      	; 0x110e <DIO_u8GetPinValue+0x70>
    110c:	3d c0       	rjmp	.+122    	; 0x1188 <DIO_u8GetPinValue+0xea>
    110e:	50 c0       	rjmp	.+160    	; 0x11b0 <DIO_u8GetPinValue+0x112>
		{
		/*check if the correct port or, else send error */
		case DIO_u8PORTA : *Copy_pu8Value = GET_BIT(PINA , Copy_u8Pin); break;
    1110:	e9 e3       	ldi	r30, 0x39	; 57
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	28 2f       	mov	r18, r24
    1118:	30 e0       	ldi	r19, 0x00	; 0
    111a:	8b 81       	ldd	r24, Y+3	; 0x03
    111c:	88 2f       	mov	r24, r24
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	a9 01       	movw	r20, r18
    1122:	02 c0       	rjmp	.+4      	; 0x1128 <DIO_u8GetPinValue+0x8a>
    1124:	55 95       	asr	r21
    1126:	47 95       	ror	r20
    1128:	8a 95       	dec	r24
    112a:	e2 f7       	brpl	.-8      	; 0x1124 <DIO_u8GetPinValue+0x86>
    112c:	ca 01       	movw	r24, r20
    112e:	81 70       	andi	r24, 0x01	; 1
    1130:	ec 81       	ldd	r30, Y+4	; 0x04
    1132:	fd 81       	ldd	r31, Y+5	; 0x05
    1134:	80 83       	st	Z, r24
    1136:	41 c0       	rjmp	.+130    	; 0x11ba <DIO_u8GetPinValue+0x11c>
		case DIO_u8PORTB : *Copy_pu8Value = GET_BIT(PINB , Copy_u8Pin); break;
    1138:	e6 e3       	ldi	r30, 0x36	; 54
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	28 2f       	mov	r18, r24
    1140:	30 e0       	ldi	r19, 0x00	; 0
    1142:	8b 81       	ldd	r24, Y+3	; 0x03
    1144:	88 2f       	mov	r24, r24
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	a9 01       	movw	r20, r18
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <DIO_u8GetPinValue+0xb2>
    114c:	55 95       	asr	r21
    114e:	47 95       	ror	r20
    1150:	8a 95       	dec	r24
    1152:	e2 f7       	brpl	.-8      	; 0x114c <DIO_u8GetPinValue+0xae>
    1154:	ca 01       	movw	r24, r20
    1156:	81 70       	andi	r24, 0x01	; 1
    1158:	ec 81       	ldd	r30, Y+4	; 0x04
    115a:	fd 81       	ldd	r31, Y+5	; 0x05
    115c:	80 83       	st	Z, r24
    115e:	2d c0       	rjmp	.+90     	; 0x11ba <DIO_u8GetPinValue+0x11c>
		case DIO_u8PORTC : *Copy_pu8Value = GET_BIT(PINC , Copy_u8Pin); break;
    1160:	e3 e3       	ldi	r30, 0x33	; 51
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	28 2f       	mov	r18, r24
    1168:	30 e0       	ldi	r19, 0x00	; 0
    116a:	8b 81       	ldd	r24, Y+3	; 0x03
    116c:	88 2f       	mov	r24, r24
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	a9 01       	movw	r20, r18
    1172:	02 c0       	rjmp	.+4      	; 0x1178 <DIO_u8GetPinValue+0xda>
    1174:	55 95       	asr	r21
    1176:	47 95       	ror	r20
    1178:	8a 95       	dec	r24
    117a:	e2 f7       	brpl	.-8      	; 0x1174 <DIO_u8GetPinValue+0xd6>
    117c:	ca 01       	movw	r24, r20
    117e:	81 70       	andi	r24, 0x01	; 1
    1180:	ec 81       	ldd	r30, Y+4	; 0x04
    1182:	fd 81       	ldd	r31, Y+5	; 0x05
    1184:	80 83       	st	Z, r24
    1186:	19 c0       	rjmp	.+50     	; 0x11ba <DIO_u8GetPinValue+0x11c>
		case DIO_u8PORTD : *Copy_pu8Value = GET_BIT(PIND , Copy_u8Pin); break;
    1188:	e0 e3       	ldi	r30, 0x30	; 48
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	28 2f       	mov	r18, r24
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	8b 81       	ldd	r24, Y+3	; 0x03
    1194:	88 2f       	mov	r24, r24
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	a9 01       	movw	r20, r18
    119a:	02 c0       	rjmp	.+4      	; 0x11a0 <DIO_u8GetPinValue+0x102>
    119c:	55 95       	asr	r21
    119e:	47 95       	ror	r20
    11a0:	8a 95       	dec	r24
    11a2:	e2 f7       	brpl	.-8      	; 0x119c <DIO_u8GetPinValue+0xfe>
    11a4:	ca 01       	movw	r24, r20
    11a6:	81 70       	andi	r24, 0x01	; 1
    11a8:	ec 81       	ldd	r30, Y+4	; 0x04
    11aa:	fd 81       	ldd	r31, Y+5	; 0x05
    11ac:	80 83       	st	Z, r24
    11ae:	05 c0       	rjmp	.+10     	; 0x11ba <DIO_u8GetPinValue+0x11c>
		default : Local_u8ErrorState = 1  ;
    11b0:	81 e0       	ldi	r24, 0x01	; 1
    11b2:	89 83       	std	Y+1, r24	; 0x01
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <DIO_u8GetPinValue+0x11c>
		}
	}
	else
	{
		Local_u8ErrorState = 1 ;
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    11ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    11bc:	27 96       	adiw	r28, 0x07	; 7
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	f8 94       	cli
    11c2:	de bf       	out	0x3e, r29	; 62
    11c4:	0f be       	out	0x3f, r0	; 63
    11c6:	cd bf       	out	0x3d, r28	; 61
    11c8:	cf 91       	pop	r28
    11ca:	df 91       	pop	r29
    11cc:	08 95       	ret

000011ce <DIO_u8TogglePinValue>:

/************************** TOGGLE_BIT & TOGGLE_PORT VALUE **************************************/

/********** this function shall toggle the value for the desired pin **********************/
u8 DIO_u8TogglePinValue(u8 Copy_u8Port , u8 Copy_u8Pin)
{
    11ce:	df 93       	push	r29
    11d0:	cf 93       	push	r28
    11d2:	00 d0       	rcall	.+0      	; 0x11d4 <DIO_u8TogglePinValue+0x6>
    11d4:	00 d0       	rcall	.+0      	; 0x11d6 <DIO_u8TogglePinValue+0x8>
    11d6:	0f 92       	push	r0
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	8a 83       	std	Y+2, r24	; 0x02
    11de:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    11e0:	19 82       	std	Y+1, r1	; 0x01
	/*check if the correct port or, else send error */
	if (Copy_u8Pin <= DIO_u8PIN7)
    11e2:	8b 81       	ldd	r24, Y+3	; 0x03
    11e4:	88 30       	cpi	r24, 0x08	; 8
    11e6:	08 f0       	brcs	.+2      	; 0x11ea <DIO_u8TogglePinValue+0x1c>
    11e8:	72 c0       	rjmp	.+228    	; 0x12ce <DIO_u8TogglePinValue+0x100>
	{
		switch ( Copy_u8Port )
    11ea:	8a 81       	ldd	r24, Y+2	; 0x02
    11ec:	28 2f       	mov	r18, r24
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	3d 83       	std	Y+5, r19	; 0x05
    11f2:	2c 83       	std	Y+4, r18	; 0x04
    11f4:	8c 81       	ldd	r24, Y+4	; 0x04
    11f6:	9d 81       	ldd	r25, Y+5	; 0x05
    11f8:	81 30       	cpi	r24, 0x01	; 1
    11fa:	91 05       	cpc	r25, r1
    11fc:	49 f1       	breq	.+82     	; 0x1250 <DIO_u8TogglePinValue+0x82>
    11fe:	2c 81       	ldd	r18, Y+4	; 0x04
    1200:	3d 81       	ldd	r19, Y+5	; 0x05
    1202:	22 30       	cpi	r18, 0x02	; 2
    1204:	31 05       	cpc	r19, r1
    1206:	2c f4       	brge	.+10     	; 0x1212 <DIO_u8TogglePinValue+0x44>
    1208:	8c 81       	ldd	r24, Y+4	; 0x04
    120a:	9d 81       	ldd	r25, Y+5	; 0x05
    120c:	00 97       	sbiw	r24, 0x00	; 0
    120e:	61 f0       	breq	.+24     	; 0x1228 <DIO_u8TogglePinValue+0x5a>
    1210:	5b c0       	rjmp	.+182    	; 0x12c8 <DIO_u8TogglePinValue+0xfa>
    1212:	2c 81       	ldd	r18, Y+4	; 0x04
    1214:	3d 81       	ldd	r19, Y+5	; 0x05
    1216:	22 30       	cpi	r18, 0x02	; 2
    1218:	31 05       	cpc	r19, r1
    121a:	71 f1       	breq	.+92     	; 0x1278 <DIO_u8TogglePinValue+0xaa>
    121c:	8c 81       	ldd	r24, Y+4	; 0x04
    121e:	9d 81       	ldd	r25, Y+5	; 0x05
    1220:	83 30       	cpi	r24, 0x03	; 3
    1222:	91 05       	cpc	r25, r1
    1224:	e9 f1       	breq	.+122    	; 0x12a0 <DIO_u8TogglePinValue+0xd2>
    1226:	50 c0       	rjmp	.+160    	; 0x12c8 <DIO_u8TogglePinValue+0xfa>
		{
		/*check if the correct port or, else send error */
		case DIO_u8PORTA : TOG_BIT(PORTA,Copy_u8Pin); break;
    1228:	ab e3       	ldi	r26, 0x3B	; 59
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	eb e3       	ldi	r30, 0x3B	; 59
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	48 2f       	mov	r20, r24
    1234:	8b 81       	ldd	r24, Y+3	; 0x03
    1236:	28 2f       	mov	r18, r24
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	02 2e       	mov	r0, r18
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <DIO_u8TogglePinValue+0x78>
    1242:	88 0f       	add	r24, r24
    1244:	99 1f       	adc	r25, r25
    1246:	0a 94       	dec	r0
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <DIO_u8TogglePinValue+0x74>
    124a:	84 27       	eor	r24, r20
    124c:	8c 93       	st	X, r24
    124e:	41 c0       	rjmp	.+130    	; 0x12d2 <DIO_u8TogglePinValue+0x104>
		case DIO_u8PORTB : TOG_BIT(PORTB,Copy_u8Pin); break;
    1250:	a8 e3       	ldi	r26, 0x38	; 56
    1252:	b0 e0       	ldi	r27, 0x00	; 0
    1254:	e8 e3       	ldi	r30, 0x38	; 56
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	48 2f       	mov	r20, r24
    125c:	8b 81       	ldd	r24, Y+3	; 0x03
    125e:	28 2f       	mov	r18, r24
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	81 e0       	ldi	r24, 0x01	; 1
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	02 2e       	mov	r0, r18
    1268:	02 c0       	rjmp	.+4      	; 0x126e <DIO_u8TogglePinValue+0xa0>
    126a:	88 0f       	add	r24, r24
    126c:	99 1f       	adc	r25, r25
    126e:	0a 94       	dec	r0
    1270:	e2 f7       	brpl	.-8      	; 0x126a <DIO_u8TogglePinValue+0x9c>
    1272:	84 27       	eor	r24, r20
    1274:	8c 93       	st	X, r24
    1276:	2d c0       	rjmp	.+90     	; 0x12d2 <DIO_u8TogglePinValue+0x104>
		case DIO_u8PORTC : TOG_BIT(PORTC,Copy_u8Pin); break;
    1278:	a5 e3       	ldi	r26, 0x35	; 53
    127a:	b0 e0       	ldi	r27, 0x00	; 0
    127c:	e5 e3       	ldi	r30, 0x35	; 53
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	80 81       	ld	r24, Z
    1282:	48 2f       	mov	r20, r24
    1284:	8b 81       	ldd	r24, Y+3	; 0x03
    1286:	28 2f       	mov	r18, r24
    1288:	30 e0       	ldi	r19, 0x00	; 0
    128a:	81 e0       	ldi	r24, 0x01	; 1
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	02 2e       	mov	r0, r18
    1290:	02 c0       	rjmp	.+4      	; 0x1296 <DIO_u8TogglePinValue+0xc8>
    1292:	88 0f       	add	r24, r24
    1294:	99 1f       	adc	r25, r25
    1296:	0a 94       	dec	r0
    1298:	e2 f7       	brpl	.-8      	; 0x1292 <DIO_u8TogglePinValue+0xc4>
    129a:	84 27       	eor	r24, r20
    129c:	8c 93       	st	X, r24
    129e:	19 c0       	rjmp	.+50     	; 0x12d2 <DIO_u8TogglePinValue+0x104>
		case DIO_u8PORTD : TOG_BIT(PORTD,Copy_u8Pin); break;
    12a0:	a2 e3       	ldi	r26, 0x32	; 50
    12a2:	b0 e0       	ldi	r27, 0x00	; 0
    12a4:	e2 e3       	ldi	r30, 0x32	; 50
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	80 81       	ld	r24, Z
    12aa:	48 2f       	mov	r20, r24
    12ac:	8b 81       	ldd	r24, Y+3	; 0x03
    12ae:	28 2f       	mov	r18, r24
    12b0:	30 e0       	ldi	r19, 0x00	; 0
    12b2:	81 e0       	ldi	r24, 0x01	; 1
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	02 2e       	mov	r0, r18
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <DIO_u8TogglePinValue+0xf0>
    12ba:	88 0f       	add	r24, r24
    12bc:	99 1f       	adc	r25, r25
    12be:	0a 94       	dec	r0
    12c0:	e2 f7       	brpl	.-8      	; 0x12ba <DIO_u8TogglePinValue+0xec>
    12c2:	84 27       	eor	r24, r20
    12c4:	8c 93       	st	X, r24
    12c6:	05 c0       	rjmp	.+10     	; 0x12d2 <DIO_u8TogglePinValue+0x104>
		default : Local_u8ErrorState = 1 ;
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	89 83       	std	Y+1, r24	; 0x01
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <DIO_u8TogglePinValue+0x104>

	}
	else
	{
		/*if wrong pin number*/
		Local_u8ErrorState = 1 ;
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    12d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    12d4:	0f 90       	pop	r0
    12d6:	0f 90       	pop	r0
    12d8:	0f 90       	pop	r0
    12da:	0f 90       	pop	r0
    12dc:	0f 90       	pop	r0
    12de:	cf 91       	pop	r28
    12e0:	df 91       	pop	r29
    12e2:	08 95       	ret

000012e4 <DIO_u8TogglePortValue>:

/********** this function shall toggle the value for the desired port **********************/
u8 DIO_u8TogglePortValue(u8 Copy_u8Port)
{
    12e4:	df 93       	push	r29
    12e6:	cf 93       	push	r28
    12e8:	00 d0       	rcall	.+0      	; 0x12ea <DIO_u8TogglePortValue+0x6>
    12ea:	00 d0       	rcall	.+0      	; 0x12ec <DIO_u8TogglePortValue+0x8>
    12ec:	cd b7       	in	r28, 0x3d	; 61
    12ee:	de b7       	in	r29, 0x3e	; 62
    12f0:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = 0;
    12f2:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8Port)
    12f4:	8a 81       	ldd	r24, Y+2	; 0x02
    12f6:	28 2f       	mov	r18, r24
    12f8:	30 e0       	ldi	r19, 0x00	; 0
    12fa:	3c 83       	std	Y+4, r19	; 0x04
    12fc:	2b 83       	std	Y+3, r18	; 0x03
    12fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1300:	9c 81       	ldd	r25, Y+4	; 0x04
    1302:	81 30       	cpi	r24, 0x01	; 1
    1304:	91 05       	cpc	r25, r1
    1306:	e9 f0       	breq	.+58     	; 0x1342 <DIO_u8TogglePortValue+0x5e>
    1308:	2b 81       	ldd	r18, Y+3	; 0x03
    130a:	3c 81       	ldd	r19, Y+4	; 0x04
    130c:	22 30       	cpi	r18, 0x02	; 2
    130e:	31 05       	cpc	r19, r1
    1310:	2c f4       	brge	.+10     	; 0x131c <DIO_u8TogglePortValue+0x38>
    1312:	8b 81       	ldd	r24, Y+3	; 0x03
    1314:	9c 81       	ldd	r25, Y+4	; 0x04
    1316:	00 97       	sbiw	r24, 0x00	; 0
    1318:	61 f0       	breq	.+24     	; 0x1332 <DIO_u8TogglePortValue+0x4e>
    131a:	2b c0       	rjmp	.+86     	; 0x1372 <DIO_u8TogglePortValue+0x8e>
    131c:	2b 81       	ldd	r18, Y+3	; 0x03
    131e:	3c 81       	ldd	r19, Y+4	; 0x04
    1320:	22 30       	cpi	r18, 0x02	; 2
    1322:	31 05       	cpc	r19, r1
    1324:	b1 f0       	breq	.+44     	; 0x1352 <DIO_u8TogglePortValue+0x6e>
    1326:	8b 81       	ldd	r24, Y+3	; 0x03
    1328:	9c 81       	ldd	r25, Y+4	; 0x04
    132a:	83 30       	cpi	r24, 0x03	; 3
    132c:	91 05       	cpc	r25, r1
    132e:	c9 f0       	breq	.+50     	; 0x1362 <DIO_u8TogglePortValue+0x7e>
    1330:	20 c0       	rjmp	.+64     	; 0x1372 <DIO_u8TogglePortValue+0x8e>
	{
	/*check if the correct port or, else send error */
	case DIO_u8PORTA : PORTA = ~PORTA;  break;
    1332:	ab e3       	ldi	r26, 0x3B	; 59
    1334:	b0 e0       	ldi	r27, 0x00	; 0
    1336:	eb e3       	ldi	r30, 0x3B	; 59
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	80 81       	ld	r24, Z
    133c:	80 95       	com	r24
    133e:	8c 93       	st	X, r24
    1340:	1a c0       	rjmp	.+52     	; 0x1376 <DIO_u8TogglePortValue+0x92>
	case DIO_u8PORTB : PORTB = ~PORTB;  break;
    1342:	a8 e3       	ldi	r26, 0x38	; 56
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	e8 e3       	ldi	r30, 0x38	; 56
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	80 95       	com	r24
    134e:	8c 93       	st	X, r24
    1350:	12 c0       	rjmp	.+36     	; 0x1376 <DIO_u8TogglePortValue+0x92>
	case DIO_u8PORTC : PORTC = ~PORTC;  break;
    1352:	a5 e3       	ldi	r26, 0x35	; 53
    1354:	b0 e0       	ldi	r27, 0x00	; 0
    1356:	e5 e3       	ldi	r30, 0x35	; 53
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	80 95       	com	r24
    135e:	8c 93       	st	X, r24
    1360:	0a c0       	rjmp	.+20     	; 0x1376 <DIO_u8TogglePortValue+0x92>
	case DIO_u8PORTD : PORTD = ~PORTD;  break;
    1362:	a2 e3       	ldi	r26, 0x32	; 50
    1364:	b0 e0       	ldi	r27, 0x00	; 0
    1366:	e2 e3       	ldi	r30, 0x32	; 50
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	80 81       	ld	r24, Z
    136c:	80 95       	com	r24
    136e:	8c 93       	st	X, r24
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <DIO_u8TogglePortValue+0x92>
	default : Local_u8ErrorState = 1 ;
    1372:	81 e0       	ldi	r24, 0x01	; 1
    1374:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    1376:	89 81       	ldd	r24, Y+1	; 0x01
}
    1378:	0f 90       	pop	r0
    137a:	0f 90       	pop	r0
    137c:	0f 90       	pop	r0
    137e:	0f 90       	pop	r0
    1380:	cf 91       	pop	r28
    1382:	df 91       	pop	r29
    1384:	08 95       	ret

00001386 <DIO_u8InitPinPullUp>:


/********** this function shall control the pull up for the desired pin *******************/
u8 DIO_u8InitPinPullUp(u8 Copy_u8Port , u8 Copy_u8Pin)
{
    1386:	df 93       	push	r29
    1388:	cf 93       	push	r28
    138a:	00 d0       	rcall	.+0      	; 0x138c <DIO_u8InitPinPullUp+0x6>
    138c:	00 d0       	rcall	.+0      	; 0x138e <DIO_u8InitPinPullUp+0x8>
    138e:	0f 92       	push	r0
    1390:	cd b7       	in	r28, 0x3d	; 61
    1392:	de b7       	in	r29, 0x3e	; 62
    1394:	8a 83       	std	Y+2, r24	; 0x02
    1396:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    1398:	19 82       	std	Y+1, r1	; 0x01

	if (Copy_u8Pin <= DIO_u8PIN7)
    139a:	8b 81       	ldd	r24, Y+3	; 0x03
    139c:	88 30       	cpi	r24, 0x08	; 8
    139e:	08 f0       	brcs	.+2      	; 0x13a2 <DIO_u8InitPinPullUp+0x1c>
    13a0:	72 c0       	rjmp	.+228    	; 0x1486 <DIO_u8InitPinPullUp+0x100>
	{
		switch (Copy_u8Port)
    13a2:	8a 81       	ldd	r24, Y+2	; 0x02
    13a4:	28 2f       	mov	r18, r24
    13a6:	30 e0       	ldi	r19, 0x00	; 0
    13a8:	3d 83       	std	Y+5, r19	; 0x05
    13aa:	2c 83       	std	Y+4, r18	; 0x04
    13ac:	8c 81       	ldd	r24, Y+4	; 0x04
    13ae:	9d 81       	ldd	r25, Y+5	; 0x05
    13b0:	81 30       	cpi	r24, 0x01	; 1
    13b2:	91 05       	cpc	r25, r1
    13b4:	49 f1       	breq	.+82     	; 0x1408 <DIO_u8InitPinPullUp+0x82>
    13b6:	2c 81       	ldd	r18, Y+4	; 0x04
    13b8:	3d 81       	ldd	r19, Y+5	; 0x05
    13ba:	22 30       	cpi	r18, 0x02	; 2
    13bc:	31 05       	cpc	r19, r1
    13be:	2c f4       	brge	.+10     	; 0x13ca <DIO_u8InitPinPullUp+0x44>
    13c0:	8c 81       	ldd	r24, Y+4	; 0x04
    13c2:	9d 81       	ldd	r25, Y+5	; 0x05
    13c4:	00 97       	sbiw	r24, 0x00	; 0
    13c6:	61 f0       	breq	.+24     	; 0x13e0 <DIO_u8InitPinPullUp+0x5a>
    13c8:	5b c0       	rjmp	.+182    	; 0x1480 <DIO_u8InitPinPullUp+0xfa>
    13ca:	2c 81       	ldd	r18, Y+4	; 0x04
    13cc:	3d 81       	ldd	r19, Y+5	; 0x05
    13ce:	22 30       	cpi	r18, 0x02	; 2
    13d0:	31 05       	cpc	r19, r1
    13d2:	71 f1       	breq	.+92     	; 0x1430 <DIO_u8InitPinPullUp+0xaa>
    13d4:	8c 81       	ldd	r24, Y+4	; 0x04
    13d6:	9d 81       	ldd	r25, Y+5	; 0x05
    13d8:	83 30       	cpi	r24, 0x03	; 3
    13da:	91 05       	cpc	r25, r1
    13dc:	e9 f1       	breq	.+122    	; 0x1458 <DIO_u8InitPinPullUp+0xd2>
    13de:	50 c0       	rjmp	.+160    	; 0x1480 <DIO_u8InitPinPullUp+0xfa>
		{
		/*check if the correct port or, else send error */
		case DIO_u8PORTA : SET_BIT(PORTA,Copy_u8Pin); break;
    13e0:	ab e3       	ldi	r26, 0x3B	; 59
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	eb e3       	ldi	r30, 0x3B	; 59
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	48 2f       	mov	r20, r24
    13ec:	8b 81       	ldd	r24, Y+3	; 0x03
    13ee:	28 2f       	mov	r18, r24
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	81 e0       	ldi	r24, 0x01	; 1
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	02 2e       	mov	r0, r18
    13f8:	02 c0       	rjmp	.+4      	; 0x13fe <DIO_u8InitPinPullUp+0x78>
    13fa:	88 0f       	add	r24, r24
    13fc:	99 1f       	adc	r25, r25
    13fe:	0a 94       	dec	r0
    1400:	e2 f7       	brpl	.-8      	; 0x13fa <DIO_u8InitPinPullUp+0x74>
    1402:	84 2b       	or	r24, r20
    1404:	8c 93       	st	X, r24
    1406:	41 c0       	rjmp	.+130    	; 0x148a <DIO_u8InitPinPullUp+0x104>
		case DIO_u8PORTB : SET_BIT(PORTB,Copy_u8Pin); break;
    1408:	a8 e3       	ldi	r26, 0x38	; 56
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e8 e3       	ldi	r30, 0x38	; 56
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	48 2f       	mov	r20, r24
    1414:	8b 81       	ldd	r24, Y+3	; 0x03
    1416:	28 2f       	mov	r18, r24
    1418:	30 e0       	ldi	r19, 0x00	; 0
    141a:	81 e0       	ldi	r24, 0x01	; 1
    141c:	90 e0       	ldi	r25, 0x00	; 0
    141e:	02 2e       	mov	r0, r18
    1420:	02 c0       	rjmp	.+4      	; 0x1426 <DIO_u8InitPinPullUp+0xa0>
    1422:	88 0f       	add	r24, r24
    1424:	99 1f       	adc	r25, r25
    1426:	0a 94       	dec	r0
    1428:	e2 f7       	brpl	.-8      	; 0x1422 <DIO_u8InitPinPullUp+0x9c>
    142a:	84 2b       	or	r24, r20
    142c:	8c 93       	st	X, r24
    142e:	2d c0       	rjmp	.+90     	; 0x148a <DIO_u8InitPinPullUp+0x104>
		case DIO_u8PORTC : SET_BIT(PORTC,Copy_u8Pin); break;
    1430:	a5 e3       	ldi	r26, 0x35	; 53
    1432:	b0 e0       	ldi	r27, 0x00	; 0
    1434:	e5 e3       	ldi	r30, 0x35	; 53
    1436:	f0 e0       	ldi	r31, 0x00	; 0
    1438:	80 81       	ld	r24, Z
    143a:	48 2f       	mov	r20, r24
    143c:	8b 81       	ldd	r24, Y+3	; 0x03
    143e:	28 2f       	mov	r18, r24
    1440:	30 e0       	ldi	r19, 0x00	; 0
    1442:	81 e0       	ldi	r24, 0x01	; 1
    1444:	90 e0       	ldi	r25, 0x00	; 0
    1446:	02 2e       	mov	r0, r18
    1448:	02 c0       	rjmp	.+4      	; 0x144e <DIO_u8InitPinPullUp+0xc8>
    144a:	88 0f       	add	r24, r24
    144c:	99 1f       	adc	r25, r25
    144e:	0a 94       	dec	r0
    1450:	e2 f7       	brpl	.-8      	; 0x144a <DIO_u8InitPinPullUp+0xc4>
    1452:	84 2b       	or	r24, r20
    1454:	8c 93       	st	X, r24
    1456:	19 c0       	rjmp	.+50     	; 0x148a <DIO_u8InitPinPullUp+0x104>
		case DIO_u8PORTD : SET_BIT(PORTD,Copy_u8Pin); break;
    1458:	a2 e3       	ldi	r26, 0x32	; 50
    145a:	b0 e0       	ldi	r27, 0x00	; 0
    145c:	e2 e3       	ldi	r30, 0x32	; 50
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	48 2f       	mov	r20, r24
    1464:	8b 81       	ldd	r24, Y+3	; 0x03
    1466:	28 2f       	mov	r18, r24
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	81 e0       	ldi	r24, 0x01	; 1
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	02 2e       	mov	r0, r18
    1470:	02 c0       	rjmp	.+4      	; 0x1476 <DIO_u8InitPinPullUp+0xf0>
    1472:	88 0f       	add	r24, r24
    1474:	99 1f       	adc	r25, r25
    1476:	0a 94       	dec	r0
    1478:	e2 f7       	brpl	.-8      	; 0x1472 <DIO_u8InitPinPullUp+0xec>
    147a:	84 2b       	or	r24, r20
    147c:	8c 93       	st	X, r24
    147e:	05 c0       	rjmp	.+10     	; 0x148a <DIO_u8InitPinPullUp+0x104>
		default : Local_u8ErrorState = 1  ;
    1480:	81 e0       	ldi	r24, 0x01	; 1
    1482:	89 83       	std	Y+1, r24	; 0x01
    1484:	02 c0       	rjmp	.+4      	; 0x148a <DIO_u8InitPinPullUp+0x104>
		}
	}
	else
	{
		Local_u8ErrorState = 1 ;
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    148a:	89 81       	ldd	r24, Y+1	; 0x01
}
    148c:	0f 90       	pop	r0
    148e:	0f 90       	pop	r0
    1490:	0f 90       	pop	r0
    1492:	0f 90       	pop	r0
    1494:	0f 90       	pop	r0
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <SSD_u8SetNumbers>:

#include <util/delay.h>


u8 SSD_u8SetNumbers (s8 Copy_u8Number ,SSD_init *SSD)
{
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	00 d0       	rcall	.+0      	; 0x14a2 <SSD_u8SetNumbers+0x6>
    14a2:	00 d0       	rcall	.+0      	; 0x14a4 <SSD_u8SetNumbers+0x8>
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
    14a8:	8a 83       	std	Y+2, r24	; 0x02
    14aa:	7c 83       	std	Y+4, r23	; 0x04
    14ac:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0;
    14ae:	19 82       	std	Y+1, r1	; 0x01

	if(SSD->COM_TYPE == CATHOD)
    14b0:	eb 81       	ldd	r30, Y+3	; 0x03
    14b2:	fc 81       	ldd	r31, Y+4	; 0x04
    14b4:	80 81       	ld	r24, Z
    14b6:	88 23       	and	r24, r24
    14b8:	51 f5       	brne	.+84     	; 0x150e <SSD_u8SetNumbers+0x72>
	{
		if(SSD->ENABLE_STATE == SSD_ENABLE)
    14ba:	eb 81       	ldd	r30, Y+3	; 0x03
    14bc:	fc 81       	ldd	r31, Y+4	; 0x04
    14be:	84 81       	ldd	r24, Z+4	; 0x04
    14c0:	81 30       	cpi	r24, 0x01	; 1
    14c2:	91 f4       	brne	.+36     	; 0x14e8 <SSD_u8SetNumbers+0x4c>
		{
			DIO_u8SetPinValue(SSD->ENABLE_PORT,SSD->ENABLE_PIN,DIO_u8PIN_LOW);
    14c4:	eb 81       	ldd	r30, Y+3	; 0x03
    14c6:	fc 81       	ldd	r31, Y+4	; 0x04
    14c8:	82 81       	ldd	r24, Z+2	; 0x02
    14ca:	eb 81       	ldd	r30, Y+3	; 0x03
    14cc:	fc 81       	ldd	r31, Y+4	; 0x04
    14ce:	93 81       	ldd	r25, Z+3	; 0x03
    14d0:	69 2f       	mov	r22, r25
    14d2:	40 e0       	ldi	r20, 0x00	; 0
    14d4:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
			DIO_u8SetPortValue(SSD->PORT,Copy_u8Number);
    14d8:	eb 81       	ldd	r30, Y+3	; 0x03
    14da:	fc 81       	ldd	r31, Y+4	; 0x04
    14dc:	81 81       	ldd	r24, Z+1	; 0x01
    14de:	9a 81       	ldd	r25, Y+2	; 0x02
    14e0:	69 2f       	mov	r22, r25
    14e2:	0e 94 07 08 	call	0x100e	; 0x100e <DIO_u8SetPortValue>
    14e6:	47 c0       	rjmp	.+142    	; 0x1576 <SSD_u8SetNumbers+0xda>
		}
		else if(SSD->ENABLE_STATE == SSD_DISABLE)
    14e8:	eb 81       	ldd	r30, Y+3	; 0x03
    14ea:	fc 81       	ldd	r31, Y+4	; 0x04
    14ec:	84 81       	ldd	r24, Z+4	; 0x04
    14ee:	88 23       	and	r24, r24
    14f0:	59 f4       	brne	.+22     	; 0x1508 <SSD_u8SetNumbers+0x6c>
		{
			DIO_u8SetPinValue(SSD->ENABLE_PORT,SSD->ENABLE_PIN,DIO_u8PIN_HIGH);
    14f2:	eb 81       	ldd	r30, Y+3	; 0x03
    14f4:	fc 81       	ldd	r31, Y+4	; 0x04
    14f6:	82 81       	ldd	r24, Z+2	; 0x02
    14f8:	eb 81       	ldd	r30, Y+3	; 0x03
    14fa:	fc 81       	ldd	r31, Y+4	; 0x04
    14fc:	93 81       	ldd	r25, Z+3	; 0x03
    14fe:	69 2f       	mov	r22, r25
    1500:	41 e0       	ldi	r20, 0x01	; 1
    1502:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    1506:	37 c0       	rjmp	.+110    	; 0x1576 <SSD_u8SetNumbers+0xda>
		}
		else
		{
			Local_u8ErrorState = 1;
    1508:	81 e0       	ldi	r24, 0x01	; 1
    150a:	89 83       	std	Y+1, r24	; 0x01
    150c:	34 c0       	rjmp	.+104    	; 0x1576 <SSD_u8SetNumbers+0xda>
		}
	}

	else if (SSD->COM_TYPE == ANODE)
    150e:	eb 81       	ldd	r30, Y+3	; 0x03
    1510:	fc 81       	ldd	r31, Y+4	; 0x04
    1512:	80 81       	ld	r24, Z
    1514:	81 30       	cpi	r24, 0x01	; 1
    1516:	69 f5       	brne	.+90     	; 0x1572 <SSD_u8SetNumbers+0xd6>
	{
		if(SSD->ENABLE_STATE == SSD_ENABLE)
    1518:	eb 81       	ldd	r30, Y+3	; 0x03
    151a:	fc 81       	ldd	r31, Y+4	; 0x04
    151c:	84 81       	ldd	r24, Z+4	; 0x04
    151e:	81 30       	cpi	r24, 0x01	; 1
    1520:	a9 f4       	brne	.+42     	; 0x154c <SSD_u8SetNumbers+0xb0>
		{
			DIO_u8SetPinValue(SSD->ENABLE_PORT,SSD->ENABLE_PIN,DIO_u8PIN_HIGH);
    1522:	eb 81       	ldd	r30, Y+3	; 0x03
    1524:	fc 81       	ldd	r31, Y+4	; 0x04
    1526:	82 81       	ldd	r24, Z+2	; 0x02
    1528:	eb 81       	ldd	r30, Y+3	; 0x03
    152a:	fc 81       	ldd	r31, Y+4	; 0x04
    152c:	93 81       	ldd	r25, Z+3	; 0x03
    152e:	69 2f       	mov	r22, r25
    1530:	41 e0       	ldi	r20, 0x01	; 1
    1532:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
			DIO_u8SetPortValue(SSD->PORT,(~Copy_u8Number));
    1536:	eb 81       	ldd	r30, Y+3	; 0x03
    1538:	fc 81       	ldd	r31, Y+4	; 0x04
    153a:	21 81       	ldd	r18, Z+1	; 0x01
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	98 2f       	mov	r25, r24
    1540:	90 95       	com	r25
    1542:	82 2f       	mov	r24, r18
    1544:	69 2f       	mov	r22, r25
    1546:	0e 94 07 08 	call	0x100e	; 0x100e <DIO_u8SetPortValue>
    154a:	15 c0       	rjmp	.+42     	; 0x1576 <SSD_u8SetNumbers+0xda>
		}
		else if(SSD->ENABLE_STATE == SSD_DISABLE)
    154c:	eb 81       	ldd	r30, Y+3	; 0x03
    154e:	fc 81       	ldd	r31, Y+4	; 0x04
    1550:	84 81       	ldd	r24, Z+4	; 0x04
    1552:	88 23       	and	r24, r24
    1554:	59 f4       	brne	.+22     	; 0x156c <SSD_u8SetNumbers+0xd0>
		{
			DIO_u8SetPinValue(SSD->ENABLE_PORT,SSD->ENABLE_PIN,DIO_u8PIN_LOW);
    1556:	eb 81       	ldd	r30, Y+3	; 0x03
    1558:	fc 81       	ldd	r31, Y+4	; 0x04
    155a:	82 81       	ldd	r24, Z+2	; 0x02
    155c:	eb 81       	ldd	r30, Y+3	; 0x03
    155e:	fc 81       	ldd	r31, Y+4	; 0x04
    1560:	93 81       	ldd	r25, Z+3	; 0x03
    1562:	69 2f       	mov	r22, r25
    1564:	40 e0       	ldi	r20, 0x00	; 0
    1566:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    156a:	05 c0       	rjmp	.+10     	; 0x1576 <SSD_u8SetNumbers+0xda>
		}
		else
		{
			Local_u8ErrorState = 1;
    156c:	81 e0       	ldi	r24, 0x01	; 1
    156e:	89 83       	std	Y+1, r24	; 0x01
    1570:	02 c0       	rjmp	.+4      	; 0x1576 <SSD_u8SetNumbers+0xda>
		}
	}
	else
	{
		Local_u8ErrorState = 1;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	89 83       	std	Y+1, r24	; 0x01
	}


	return  Local_u8ErrorState;
    1576:	89 81       	ldd	r24, Y+1	; 0x01
}
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	0f 90       	pop	r0
    157e:	0f 90       	pop	r0
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <SSD_u8RangNumbers>:


u8 SSD_u8RangNumbers (u8 Copy_u8StartNumber, u8 Copy_u8EndNumber,SSD_init *SSD)
{
    1586:	df 93       	push	r29
    1588:	cf 93       	push	r28
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
    158e:	a3 97       	sbiw	r28, 0x23	; 35
    1590:	0f b6       	in	r0, 0x3f	; 63
    1592:	f8 94       	cli
    1594:	de bf       	out	0x3e, r29	; 62
    1596:	0f be       	out	0x3f, r0	; 63
    1598:	cd bf       	out	0x3d, r28	; 61
    159a:	8b 8f       	std	Y+27, r24	; 0x1b
    159c:	6c 8f       	std	Y+28, r22	; 0x1c
    159e:	5e 8f       	std	Y+30, r21	; 0x1e
    15a0:	4d 8f       	std	Y+29, r20	; 0x1d
	u8 Local_u8ErrorState = 0;
    15a2:	18 8a       	std	Y+16, r1	; 0x10
	u8 Local_u8SSD_Counter = 0;
    15a4:	1f 86       	std	Y+15, r1	; 0x0f
	u8 Local_u8SSD_Array[10] = {SSD_ZERO,SSD_ONE,SSD_TWO,SSD_THREE,SSD_FOUR,SSD_FIVE,SSD_SIX,SSD_SEVEN,SSD_EIGHT,SSD_NINE};
    15a6:	ce 01       	movw	r24, r28
    15a8:	41 96       	adiw	r24, 0x11	; 17
    15aa:	98 a3       	std	Y+32, r25	; 0x20
    15ac:	8f 8f       	std	Y+31, r24	; 0x1f
    15ae:	eb e7       	ldi	r30, 0x7B	; 123
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	fa a3       	std	Y+34, r31	; 0x22
    15b4:	e9 a3       	std	Y+33, r30	; 0x21
    15b6:	fa e0       	ldi	r31, 0x0A	; 10
    15b8:	fb a3       	std	Y+35, r31	; 0x23
    15ba:	e9 a1       	ldd	r30, Y+33	; 0x21
    15bc:	fa a1       	ldd	r31, Y+34	; 0x22
    15be:	00 80       	ld	r0, Z
    15c0:	89 a1       	ldd	r24, Y+33	; 0x21
    15c2:	9a a1       	ldd	r25, Y+34	; 0x22
    15c4:	01 96       	adiw	r24, 0x01	; 1
    15c6:	9a a3       	std	Y+34, r25	; 0x22
    15c8:	89 a3       	std	Y+33, r24	; 0x21
    15ca:	ef 8d       	ldd	r30, Y+31	; 0x1f
    15cc:	f8 a1       	ldd	r31, Y+32	; 0x20
    15ce:	00 82       	st	Z, r0
    15d0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    15d2:	98 a1       	ldd	r25, Y+32	; 0x20
    15d4:	01 96       	adiw	r24, 0x01	; 1
    15d6:	98 a3       	std	Y+32, r25	; 0x20
    15d8:	8f 8f       	std	Y+31, r24	; 0x1f
    15da:	9b a1       	ldd	r25, Y+35	; 0x23
    15dc:	91 50       	subi	r25, 0x01	; 1
    15de:	9b a3       	std	Y+35, r25	; 0x23
    15e0:	eb a1       	ldd	r30, Y+35	; 0x23
    15e2:	ee 23       	and	r30, r30
    15e4:	51 f7       	brne	.-44     	; 0x15ba <SSD_u8RangNumbers+0x34>
	if (Copy_u8EndNumber <=9)
    15e6:	8c 8d       	ldd	r24, Y+28	; 0x1c
    15e8:	8a 30       	cpi	r24, 0x0A	; 10
    15ea:	08 f0       	brcs	.+2      	; 0x15ee <SSD_u8RangNumbers+0x68>
    15ec:	8c c0       	rjmp	.+280    	; 0x1706 <SSD_u8RangNumbers+0x180>
	{
		for(Local_u8SSD_Counter = Copy_u8StartNumber; Local_u8SSD_Counter<=Copy_u8EndNumber;Local_u8SSD_Counter++)
    15ee:	8b 8d       	ldd	r24, Y+27	; 0x1b
    15f0:	8f 87       	std	Y+15, r24	; 0x0f
    15f2:	83 c0       	rjmp	.+262    	; 0x16fa <SSD_u8RangNumbers+0x174>
		{
			SSD_u8SetNumbers(Local_u8SSD_Array[Local_u8SSD_Counter],SSD);
    15f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    15f6:	28 2f       	mov	r18, r24
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	ce 01       	movw	r24, r28
    15fc:	41 96       	adiw	r24, 0x11	; 17
    15fe:	fc 01       	movw	r30, r24
    1600:	e2 0f       	add	r30, r18
    1602:	f3 1f       	adc	r31, r19
    1604:	80 81       	ld	r24, Z
    1606:	2d 8d       	ldd	r18, Y+29	; 0x1d
    1608:	3e 8d       	ldd	r19, Y+30	; 0x1e
    160a:	b9 01       	movw	r22, r18
    160c:	0e 94 4e 0a 	call	0x149c	; 0x149c <SSD_u8SetNumbers>
    1610:	80 e0       	ldi	r24, 0x00	; 0
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	aa e7       	ldi	r26, 0x7A	; 122
    1616:	b4 e4       	ldi	r27, 0x44	; 68
    1618:	8b 87       	std	Y+11, r24	; 0x0b
    161a:	9c 87       	std	Y+12, r25	; 0x0c
    161c:	ad 87       	std	Y+13, r26	; 0x0d
    161e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1620:	6b 85       	ldd	r22, Y+11	; 0x0b
    1622:	7c 85       	ldd	r23, Y+12	; 0x0c
    1624:	8d 85       	ldd	r24, Y+13	; 0x0d
    1626:	9e 85       	ldd	r25, Y+14	; 0x0e
    1628:	20 e0       	ldi	r18, 0x00	; 0
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	4a ef       	ldi	r20, 0xFA	; 250
    162e:	54 e4       	ldi	r21, 0x44	; 68
    1630:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1634:	dc 01       	movw	r26, r24
    1636:	cb 01       	movw	r24, r22
    1638:	8f 83       	std	Y+7, r24	; 0x07
    163a:	98 87       	std	Y+8, r25	; 0x08
    163c:	a9 87       	std	Y+9, r26	; 0x09
    163e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1640:	6f 81       	ldd	r22, Y+7	; 0x07
    1642:	78 85       	ldd	r23, Y+8	; 0x08
    1644:	89 85       	ldd	r24, Y+9	; 0x09
    1646:	9a 85       	ldd	r25, Y+10	; 0x0a
    1648:	20 e0       	ldi	r18, 0x00	; 0
    164a:	30 e0       	ldi	r19, 0x00	; 0
    164c:	40 e8       	ldi	r20, 0x80	; 128
    164e:	5f e3       	ldi	r21, 0x3F	; 63
    1650:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1654:	88 23       	and	r24, r24
    1656:	2c f4       	brge	.+10     	; 0x1662 <SSD_u8RangNumbers+0xdc>
		__ticks = 1;
    1658:	81 e0       	ldi	r24, 0x01	; 1
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	9e 83       	std	Y+6, r25	; 0x06
    165e:	8d 83       	std	Y+5, r24	; 0x05
    1660:	3f c0       	rjmp	.+126    	; 0x16e0 <SSD_u8RangNumbers+0x15a>
	else if (__tmp > 65535)
    1662:	6f 81       	ldd	r22, Y+7	; 0x07
    1664:	78 85       	ldd	r23, Y+8	; 0x08
    1666:	89 85       	ldd	r24, Y+9	; 0x09
    1668:	9a 85       	ldd	r25, Y+10	; 0x0a
    166a:	20 e0       	ldi	r18, 0x00	; 0
    166c:	3f ef       	ldi	r19, 0xFF	; 255
    166e:	4f e7       	ldi	r20, 0x7F	; 127
    1670:	57 e4       	ldi	r21, 0x47	; 71
    1672:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1676:	18 16       	cp	r1, r24
    1678:	4c f5       	brge	.+82     	; 0x16cc <SSD_u8RangNumbers+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    167a:	6b 85       	ldd	r22, Y+11	; 0x0b
    167c:	7c 85       	ldd	r23, Y+12	; 0x0c
    167e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1680:	9e 85       	ldd	r25, Y+14	; 0x0e
    1682:	20 e0       	ldi	r18, 0x00	; 0
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	40 e2       	ldi	r20, 0x20	; 32
    1688:	51 e4       	ldi	r21, 0x41	; 65
    168a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    168e:	dc 01       	movw	r26, r24
    1690:	cb 01       	movw	r24, r22
    1692:	bc 01       	movw	r22, r24
    1694:	cd 01       	movw	r24, r26
    1696:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    169a:	dc 01       	movw	r26, r24
    169c:	cb 01       	movw	r24, r22
    169e:	9e 83       	std	Y+6, r25	; 0x06
    16a0:	8d 83       	std	Y+5, r24	; 0x05
    16a2:	0f c0       	rjmp	.+30     	; 0x16c2 <SSD_u8RangNumbers+0x13c>
    16a4:	88 ec       	ldi	r24, 0xC8	; 200
    16a6:	90 e0       	ldi	r25, 0x00	; 0
    16a8:	9c 83       	std	Y+4, r25	; 0x04
    16aa:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16ac:	8b 81       	ldd	r24, Y+3	; 0x03
    16ae:	9c 81       	ldd	r25, Y+4	; 0x04
    16b0:	01 97       	sbiw	r24, 0x01	; 1
    16b2:	f1 f7       	brne	.-4      	; 0x16b0 <SSD_u8RangNumbers+0x12a>
    16b4:	9c 83       	std	Y+4, r25	; 0x04
    16b6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16b8:	8d 81       	ldd	r24, Y+5	; 0x05
    16ba:	9e 81       	ldd	r25, Y+6	; 0x06
    16bc:	01 97       	sbiw	r24, 0x01	; 1
    16be:	9e 83       	std	Y+6, r25	; 0x06
    16c0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16c2:	8d 81       	ldd	r24, Y+5	; 0x05
    16c4:	9e 81       	ldd	r25, Y+6	; 0x06
    16c6:	00 97       	sbiw	r24, 0x00	; 0
    16c8:	69 f7       	brne	.-38     	; 0x16a4 <SSD_u8RangNumbers+0x11e>
    16ca:	14 c0       	rjmp	.+40     	; 0x16f4 <SSD_u8RangNumbers+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16cc:	6f 81       	ldd	r22, Y+7	; 0x07
    16ce:	78 85       	ldd	r23, Y+8	; 0x08
    16d0:	89 85       	ldd	r24, Y+9	; 0x09
    16d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    16d4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16d8:	dc 01       	movw	r26, r24
    16da:	cb 01       	movw	r24, r22
    16dc:	9e 83       	std	Y+6, r25	; 0x06
    16de:	8d 83       	std	Y+5, r24	; 0x05
    16e0:	8d 81       	ldd	r24, Y+5	; 0x05
    16e2:	9e 81       	ldd	r25, Y+6	; 0x06
    16e4:	9a 83       	std	Y+2, r25	; 0x02
    16e6:	89 83       	std	Y+1, r24	; 0x01
    16e8:	89 81       	ldd	r24, Y+1	; 0x01
    16ea:	9a 81       	ldd	r25, Y+2	; 0x02
    16ec:	01 97       	sbiw	r24, 0x01	; 1
    16ee:	f1 f7       	brne	.-4      	; 0x16ec <SSD_u8RangNumbers+0x166>
    16f0:	9a 83       	std	Y+2, r25	; 0x02
    16f2:	89 83       	std	Y+1, r24	; 0x01
	u8 Local_u8ErrorState = 0;
	u8 Local_u8SSD_Counter = 0;
	u8 Local_u8SSD_Array[10] = {SSD_ZERO,SSD_ONE,SSD_TWO,SSD_THREE,SSD_FOUR,SSD_FIVE,SSD_SIX,SSD_SEVEN,SSD_EIGHT,SSD_NINE};
	if (Copy_u8EndNumber <=9)
	{
		for(Local_u8SSD_Counter = Copy_u8StartNumber; Local_u8SSD_Counter<=Copy_u8EndNumber;Local_u8SSD_Counter++)
    16f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    16f6:	8f 5f       	subi	r24, 0xFF	; 255
    16f8:	8f 87       	std	Y+15, r24	; 0x0f
    16fa:	9f 85       	ldd	r25, Y+15	; 0x0f
    16fc:	8c 8d       	ldd	r24, Y+28	; 0x1c
    16fe:	89 17       	cp	r24, r25
    1700:	08 f0       	brcs	.+2      	; 0x1704 <SSD_u8RangNumbers+0x17e>
    1702:	78 cf       	rjmp	.-272    	; 0x15f4 <SSD_u8RangNumbers+0x6e>
    1704:	02 c0       	rjmp	.+4      	; 0x170a <SSD_u8RangNumbers+0x184>
			_delay_ms(1000);
		}
	}
	else
	{
		Local_u8ErrorState = 1;
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	88 8b       	std	Y+16, r24	; 0x10
	}


	return  Local_u8ErrorState;
    170a:	88 89       	ldd	r24, Y+16	; 0x10
}
    170c:	a3 96       	adiw	r28, 0x23	; 35
    170e:	0f b6       	in	r0, 0x3f	; 63
    1710:	f8 94       	cli
    1712:	de bf       	out	0x3e, r29	; 62
    1714:	0f be       	out	0x3f, r0	; 63
    1716:	cd bf       	out	0x3d, r28	; 61
    1718:	cf 91       	pop	r28
    171a:	df 91       	pop	r29
    171c:	08 95       	ret

0000171e <SSD_u8intNumbers>:

void SSD_u8intNumbers (u8 Copy_u8Number, SSD_init *SSD)
{
    171e:	df 93       	push	r29
    1720:	cf 93       	push	r28
    1722:	cd b7       	in	r28, 0x3d	; 61
    1724:	de b7       	in	r29, 0x3e	; 62
    1726:	62 97       	sbiw	r28, 0x12	; 18
    1728:	0f b6       	in	r0, 0x3f	; 63
    172a:	f8 94       	cli
    172c:	de bf       	out	0x3e, r29	; 62
    172e:	0f be       	out	0x3f, r0	; 63
    1730:	cd bf       	out	0x3d, r28	; 61
    1732:	8b 87       	std	Y+11, r24	; 0x0b
    1734:	7d 87       	std	Y+13, r23	; 0x0d
    1736:	6c 87       	std	Y+12, r22	; 0x0c
	u8 Local_u8SSD_Array[10] = {SSD_ZERO,SSD_ONE,SSD_TWO,SSD_THREE,SSD_FOUR,SSD_FIVE,SSD_SIX,SSD_SEVEN,SSD_EIGHT,SSD_NINE};
    1738:	ce 01       	movw	r24, r28
    173a:	01 96       	adiw	r24, 0x01	; 1
    173c:	9f 87       	std	Y+15, r25	; 0x0f
    173e:	8e 87       	std	Y+14, r24	; 0x0e
    1740:	e5 e8       	ldi	r30, 0x85	; 133
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	f9 8b       	std	Y+17, r31	; 0x11
    1746:	e8 8b       	std	Y+16, r30	; 0x10
    1748:	fa e0       	ldi	r31, 0x0A	; 10
    174a:	fa 8b       	std	Y+18, r31	; 0x12
    174c:	e8 89       	ldd	r30, Y+16	; 0x10
    174e:	f9 89       	ldd	r31, Y+17	; 0x11
    1750:	00 80       	ld	r0, Z
    1752:	88 89       	ldd	r24, Y+16	; 0x10
    1754:	99 89       	ldd	r25, Y+17	; 0x11
    1756:	01 96       	adiw	r24, 0x01	; 1
    1758:	99 8b       	std	Y+17, r25	; 0x11
    175a:	88 8b       	std	Y+16, r24	; 0x10
    175c:	ee 85       	ldd	r30, Y+14	; 0x0e
    175e:	ff 85       	ldd	r31, Y+15	; 0x0f
    1760:	00 82       	st	Z, r0
    1762:	8e 85       	ldd	r24, Y+14	; 0x0e
    1764:	9f 85       	ldd	r25, Y+15	; 0x0f
    1766:	01 96       	adiw	r24, 0x01	; 1
    1768:	9f 87       	std	Y+15, r25	; 0x0f
    176a:	8e 87       	std	Y+14, r24	; 0x0e
    176c:	9a 89       	ldd	r25, Y+18	; 0x12
    176e:	91 50       	subi	r25, 0x01	; 1
    1770:	9a 8b       	std	Y+18, r25	; 0x12
    1772:	ea 89       	ldd	r30, Y+18	; 0x12
    1774:	ee 23       	and	r30, r30
    1776:	51 f7       	brne	.-44     	; 0x174c <SSD_u8intNumbers+0x2e>

	SSD_u8SetNumbers(Local_u8SSD_Array[Copy_u8Number],SSD);
    1778:	8b 85       	ldd	r24, Y+11	; 0x0b
    177a:	28 2f       	mov	r18, r24
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	ce 01       	movw	r24, r28
    1780:	01 96       	adiw	r24, 0x01	; 1
    1782:	fc 01       	movw	r30, r24
    1784:	e2 0f       	add	r30, r18
    1786:	f3 1f       	adc	r31, r19
    1788:	80 81       	ld	r24, Z
    178a:	2c 85       	ldd	r18, Y+12	; 0x0c
    178c:	3d 85       	ldd	r19, Y+13	; 0x0d
    178e:	b9 01       	movw	r22, r18
    1790:	0e 94 4e 0a 	call	0x149c	; 0x149c <SSD_u8SetNumbers>

}
    1794:	62 96       	adiw	r28, 0x12	; 18
    1796:	0f b6       	in	r0, 0x3f	; 63
    1798:	f8 94       	cli
    179a:	de bf       	out	0x3e, r29	; 62
    179c:	0f be       	out	0x3f, r0	; 63
    179e:	cd bf       	out	0x3d, r28	; 61
    17a0:	cf 91       	pop	r28
    17a2:	df 91       	pop	r29
    17a4:	08 95       	ret

000017a6 <SSD_u8NumEnableControl>:

u8 SSD_u8NumEnableControl (u8 Copy_u8Number,u8 Copy_u8EnableState ,SSD_init *SSD)
{
    17a6:	df 93       	push	r29
    17a8:	cf 93       	push	r28
    17aa:	cd b7       	in	r28, 0x3d	; 61
    17ac:	de b7       	in	r29, 0x3e	; 62
    17ae:	64 97       	sbiw	r28, 0x14	; 20
    17b0:	0f b6       	in	r0, 0x3f	; 63
    17b2:	f8 94       	cli
    17b4:	de bf       	out	0x3e, r29	; 62
    17b6:	0f be       	out	0x3f, r0	; 63
    17b8:	cd bf       	out	0x3d, r28	; 61
    17ba:	8c 87       	std	Y+12, r24	; 0x0c
    17bc:	6d 87       	std	Y+13, r22	; 0x0d
    17be:	5f 87       	std	Y+15, r21	; 0x0f
    17c0:	4e 87       	std	Y+14, r20	; 0x0e
	u8 Local_u8ErrorState =0 ;
    17c2:	19 82       	std	Y+1, r1	; 0x01
	u8 Local_u8SSD_Array[10] = {SSD_ZERO,SSD_ONE,SSD_TWO,SSD_THREE,SSD_FOUR,SSD_FIVE,SSD_SIX,SSD_SEVEN,SSD_EIGHT,SSD_NINE};
    17c4:	ce 01       	movw	r24, r28
    17c6:	02 96       	adiw	r24, 0x02	; 2
    17c8:	99 8b       	std	Y+17, r25	; 0x11
    17ca:	88 8b       	std	Y+16, r24	; 0x10
    17cc:	ef e8       	ldi	r30, 0x8F	; 143
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	fb 8b       	std	Y+19, r31	; 0x13
    17d2:	ea 8b       	std	Y+18, r30	; 0x12
    17d4:	fa e0       	ldi	r31, 0x0A	; 10
    17d6:	fc 8b       	std	Y+20, r31	; 0x14
    17d8:	ea 89       	ldd	r30, Y+18	; 0x12
    17da:	fb 89       	ldd	r31, Y+19	; 0x13
    17dc:	00 80       	ld	r0, Z
    17de:	8a 89       	ldd	r24, Y+18	; 0x12
    17e0:	9b 89       	ldd	r25, Y+19	; 0x13
    17e2:	01 96       	adiw	r24, 0x01	; 1
    17e4:	9b 8b       	std	Y+19, r25	; 0x13
    17e6:	8a 8b       	std	Y+18, r24	; 0x12
    17e8:	e8 89       	ldd	r30, Y+16	; 0x10
    17ea:	f9 89       	ldd	r31, Y+17	; 0x11
    17ec:	00 82       	st	Z, r0
    17ee:	88 89       	ldd	r24, Y+16	; 0x10
    17f0:	99 89       	ldd	r25, Y+17	; 0x11
    17f2:	01 96       	adiw	r24, 0x01	; 1
    17f4:	99 8b       	std	Y+17, r25	; 0x11
    17f6:	88 8b       	std	Y+16, r24	; 0x10
    17f8:	9c 89       	ldd	r25, Y+20	; 0x14
    17fa:	91 50       	subi	r25, 0x01	; 1
    17fc:	9c 8b       	std	Y+20, r25	; 0x14
    17fe:	ec 89       	ldd	r30, Y+20	; 0x14
    1800:	ee 23       	and	r30, r30
    1802:	51 f7       	brne	.-44     	; 0x17d8 <SSD_u8NumEnableControl+0x32>

	if(Copy_u8EnableState == SSD_ENABLE)
    1804:	8d 85       	ldd	r24, Y+13	; 0x0d
    1806:	81 30       	cpi	r24, 0x01	; 1
    1808:	c9 f4       	brne	.+50     	; 0x183c <SSD_u8NumEnableControl+0x96>
	{
		DIO_u8SetPinValue(SSD->ENABLE_PORT,SSD->ENABLE_PIN,DIO_u8PIN_LOW);
    180a:	ee 85       	ldd	r30, Y+14	; 0x0e
    180c:	ff 85       	ldd	r31, Y+15	; 0x0f
    180e:	82 81       	ldd	r24, Z+2	; 0x02
    1810:	ee 85       	ldd	r30, Y+14	; 0x0e
    1812:	ff 85       	ldd	r31, Y+15	; 0x0f
    1814:	93 81       	ldd	r25, Z+3	; 0x03
    1816:	69 2f       	mov	r22, r25
    1818:	40 e0       	ldi	r20, 0x00	; 0
    181a:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
		SSD_u8SetNumbers(Local_u8SSD_Array[Copy_u8Number],SSD);
    181e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1820:	28 2f       	mov	r18, r24
    1822:	30 e0       	ldi	r19, 0x00	; 0
    1824:	ce 01       	movw	r24, r28
    1826:	02 96       	adiw	r24, 0x02	; 2
    1828:	fc 01       	movw	r30, r24
    182a:	e2 0f       	add	r30, r18
    182c:	f3 1f       	adc	r31, r19
    182e:	80 81       	ld	r24, Z
    1830:	2e 85       	ldd	r18, Y+14	; 0x0e
    1832:	3f 85       	ldd	r19, Y+15	; 0x0f
    1834:	b9 01       	movw	r22, r18
    1836:	0e 94 4e 0a 	call	0x149c	; 0x149c <SSD_u8SetNumbers>
    183a:	10 c0       	rjmp	.+32     	; 0x185c <SSD_u8NumEnableControl+0xb6>
	}
	else if (Copy_u8EnableState == SSD_DISABLE)
    183c:	8d 85       	ldd	r24, Y+13	; 0x0d
    183e:	88 23       	and	r24, r24
    1840:	59 f4       	brne	.+22     	; 0x1858 <SSD_u8NumEnableControl+0xb2>
	{
		DIO_u8SetPinValue(SSD->ENABLE_PORT,SSD->ENABLE_PIN,DIO_u8PIN_HIGH);
    1842:	ee 85       	ldd	r30, Y+14	; 0x0e
    1844:	ff 85       	ldd	r31, Y+15	; 0x0f
    1846:	82 81       	ldd	r24, Z+2	; 0x02
    1848:	ee 85       	ldd	r30, Y+14	; 0x0e
    184a:	ff 85       	ldd	r31, Y+15	; 0x0f
    184c:	93 81       	ldd	r25, Z+3	; 0x03
    184e:	69 2f       	mov	r22, r25
    1850:	41 e0       	ldi	r20, 0x01	; 1
    1852:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    1856:	02 c0       	rjmp	.+4      	; 0x185c <SSD_u8NumEnableControl+0xb6>
	}
	else
	{
		Local_u8ErrorState = 1;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	89 83       	std	Y+1, r24	; 0x01

	}
	return  Local_u8ErrorState;
    185c:	89 81       	ldd	r24, Y+1	; 0x01

}
    185e:	64 96       	adiw	r28, 0x14	; 20
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	f8 94       	cli
    1864:	de bf       	out	0x3e, r29	; 62
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	cd bf       	out	0x3d, r28	; 61
    186a:	cf 91       	pop	r28
    186c:	df 91       	pop	r29
    186e:	08 95       	ret

00001870 <PORT_init>:
#include "../../LIB/BIT_MATH.h"
#include "../../MCAL/DIO/DIO_interface.h"
#include "PORT_interface.h"

void PORT_init (void)
{
    1870:	df 93       	push	r29
    1872:	cf 93       	push	r28
    1874:	cd b7       	in	r28, 0x3d	; 61
    1876:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN0,PORTA_PIN0_DIR);
    1878:	80 e0       	ldi	r24, 0x00	; 0
    187a:	60 e0       	ldi	r22, 0x00	; 0
    187c:	41 e0       	ldi	r20, 0x01	; 1
    187e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN1,PORTA_PIN1_DIR);
    1882:	80 e0       	ldi	r24, 0x00	; 0
    1884:	61 e0       	ldi	r22, 0x01	; 1
    1886:	41 e0       	ldi	r20, 0x01	; 1
    1888:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN2,PORTA_PIN2_DIR);
    188c:	80 e0       	ldi	r24, 0x00	; 0
    188e:	62 e0       	ldi	r22, 0x02	; 2
    1890:	41 e0       	ldi	r20, 0x01	; 1
    1892:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN3,PORTA_PIN3_DIR);
    1896:	80 e0       	ldi	r24, 0x00	; 0
    1898:	63 e0       	ldi	r22, 0x03	; 3
    189a:	41 e0       	ldi	r20, 0x01	; 1
    189c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN4,PORTA_PIN4_DIR);
    18a0:	80 e0       	ldi	r24, 0x00	; 0
    18a2:	64 e0       	ldi	r22, 0x04	; 4
    18a4:	41 e0       	ldi	r20, 0x01	; 1
    18a6:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN5,PORTA_PIN5_DIR);
    18aa:	80 e0       	ldi	r24, 0x00	; 0
    18ac:	65 e0       	ldi	r22, 0x05	; 5
    18ae:	41 e0       	ldi	r20, 0x01	; 1
    18b0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN6,PORTA_PIN6_DIR);
    18b4:	80 e0       	ldi	r24, 0x00	; 0
    18b6:	66 e0       	ldi	r22, 0x06	; 6
    18b8:	41 e0       	ldi	r20, 0x01	; 1
    18ba:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN7,PORTA_PIN7_DIR);
    18be:	80 e0       	ldi	r24, 0x00	; 0
    18c0:	67 e0       	ldi	r22, 0x07	; 7
    18c2:	41 e0       	ldi	r20, 0x01	; 1
    18c4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>


	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN0,PORTB_PIN0_DIR);
    18c8:	81 e0       	ldi	r24, 0x01	; 1
    18ca:	60 e0       	ldi	r22, 0x00	; 0
    18cc:	41 e0       	ldi	r20, 0x01	; 1
    18ce:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN1,PORTB_PIN1_DIR);
    18d2:	81 e0       	ldi	r24, 0x01	; 1
    18d4:	61 e0       	ldi	r22, 0x01	; 1
    18d6:	40 e0       	ldi	r20, 0x00	; 0
    18d8:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN2,PORTB_PIN2_DIR);
    18dc:	81 e0       	ldi	r24, 0x01	; 1
    18de:	62 e0       	ldi	r22, 0x02	; 2
    18e0:	40 e0       	ldi	r20, 0x00	; 0
    18e2:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN3,PORTB_PIN3_DIR);
    18e6:	81 e0       	ldi	r24, 0x01	; 1
    18e8:	63 e0       	ldi	r22, 0x03	; 3
    18ea:	40 e0       	ldi	r20, 0x00	; 0
    18ec:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN4,PORTB_PIN4_DIR);
    18f0:	81 e0       	ldi	r24, 0x01	; 1
    18f2:	64 e0       	ldi	r22, 0x04	; 4
    18f4:	40 e0       	ldi	r20, 0x00	; 0
    18f6:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN5,PORTB_PIN5_DIR);
    18fa:	81 e0       	ldi	r24, 0x01	; 1
    18fc:	65 e0       	ldi	r22, 0x05	; 5
    18fe:	40 e0       	ldi	r20, 0x00	; 0
    1900:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN6,PORTB_PIN6_DIR);
    1904:	81 e0       	ldi	r24, 0x01	; 1
    1906:	66 e0       	ldi	r22, 0x06	; 6
    1908:	40 e0       	ldi	r20, 0x00	; 0
    190a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTB,DIO_u8PIN7,PORTB_PIN7_DIR);
    190e:	81 e0       	ldi	r24, 0x01	; 1
    1910:	67 e0       	ldi	r22, 0x07	; 7
    1912:	40 e0       	ldi	r20, 0x00	; 0
    1914:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>


	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN0,PORTC_PIN0_DIR);
    1918:	82 e0       	ldi	r24, 0x02	; 2
    191a:	60 e0       	ldi	r22, 0x00	; 0
    191c:	40 e0       	ldi	r20, 0x00	; 0
    191e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN1,PORTC_PIN1_DIR);
    1922:	82 e0       	ldi	r24, 0x02	; 2
    1924:	61 e0       	ldi	r22, 0x01	; 1
    1926:	40 e0       	ldi	r20, 0x00	; 0
    1928:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN2,PORTC_PIN2_DIR);
    192c:	82 e0       	ldi	r24, 0x02	; 2
    192e:	62 e0       	ldi	r22, 0x02	; 2
    1930:	40 e0       	ldi	r20, 0x00	; 0
    1932:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN3,PORTC_PIN3_DIR);
    1936:	82 e0       	ldi	r24, 0x02	; 2
    1938:	63 e0       	ldi	r22, 0x03	; 3
    193a:	40 e0       	ldi	r20, 0x00	; 0
    193c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN4,PORTC_PIN4_DIR);
    1940:	82 e0       	ldi	r24, 0x02	; 2
    1942:	64 e0       	ldi	r22, 0x04	; 4
    1944:	40 e0       	ldi	r20, 0x00	; 0
    1946:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN5,PORTC_PIN5_DIR);
    194a:	82 e0       	ldi	r24, 0x02	; 2
    194c:	65 e0       	ldi	r22, 0x05	; 5
    194e:	40 e0       	ldi	r20, 0x00	; 0
    1950:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN6,PORTC_PIN6_DIR);
    1954:	82 e0       	ldi	r24, 0x02	; 2
    1956:	66 e0       	ldi	r22, 0x06	; 6
    1958:	40 e0       	ldi	r20, 0x00	; 0
    195a:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN7,PORTC_PIN7_DIR);
    195e:	82 e0       	ldi	r24, 0x02	; 2
    1960:	67 e0       	ldi	r22, 0x07	; 7
    1962:	40 e0       	ldi	r20, 0x00	; 0
    1964:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>


	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN0,PORTD_PIN0_DIR);
    1968:	83 e0       	ldi	r24, 0x03	; 3
    196a:	60 e0       	ldi	r22, 0x00	; 0
    196c:	41 e0       	ldi	r20, 0x01	; 1
    196e:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN1,PORTD_PIN1_DIR);
    1972:	83 e0       	ldi	r24, 0x03	; 3
    1974:	61 e0       	ldi	r22, 0x01	; 1
    1976:	41 e0       	ldi	r20, 0x01	; 1
    1978:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN2,PORTD_PIN2_DIR);
    197c:	83 e0       	ldi	r24, 0x03	; 3
    197e:	62 e0       	ldi	r22, 0x02	; 2
    1980:	41 e0       	ldi	r20, 0x01	; 1
    1982:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN3,PORTD_PIN3_DIR);
    1986:	83 e0       	ldi	r24, 0x03	; 3
    1988:	63 e0       	ldi	r22, 0x03	; 3
    198a:	40 e0       	ldi	r20, 0x00	; 0
    198c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN4,PORTD_PIN4_DIR);
    1990:	83 e0       	ldi	r24, 0x03	; 3
    1992:	64 e0       	ldi	r22, 0x04	; 4
    1994:	40 e0       	ldi	r20, 0x00	; 0
    1996:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN5,PORTD_PIN5_DIR);
    199a:	83 e0       	ldi	r24, 0x03	; 3
    199c:	65 e0       	ldi	r22, 0x05	; 5
    199e:	40 e0       	ldi	r20, 0x00	; 0
    19a0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN6,PORTD_PIN6_DIR);
    19a4:	83 e0       	ldi	r24, 0x03	; 3
    19a6:	66 e0       	ldi	r22, 0x06	; 6
    19a8:	40 e0       	ldi	r20, 0x00	; 0
    19aa:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN7,PORTD_PIN7_DIR);
    19ae:	83 e0       	ldi	r24, 0x03	; 3
    19b0:	67 e0       	ldi	r22, 0x07	; 7
    19b2:	40 e0       	ldi	r20, 0x00	; 0
    19b4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_u8SetPinDirection>

/************************************ INTI VALUE***********************************************/
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN0,PORTA_PIN0_INITIAL_VALUE);
    19b8:	80 e0       	ldi	r24, 0x00	; 0
    19ba:	60 e0       	ldi	r22, 0x00	; 0
    19bc:	40 e0       	ldi	r20, 0x00	; 0
    19be:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN1,PORTA_PIN0_INITIAL_VALUE);
    19c2:	80 e0       	ldi	r24, 0x00	; 0
    19c4:	61 e0       	ldi	r22, 0x01	; 1
    19c6:	40 e0       	ldi	r20, 0x00	; 0
    19c8:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN2,PORTA_PIN0_INITIAL_VALUE);
    19cc:	80 e0       	ldi	r24, 0x00	; 0
    19ce:	62 e0       	ldi	r22, 0x02	; 2
    19d0:	40 e0       	ldi	r20, 0x00	; 0
    19d2:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN3,PORTA_PIN3_INITIAL_VALUE);
    19d6:	80 e0       	ldi	r24, 0x00	; 0
    19d8:	63 e0       	ldi	r22, 0x03	; 3
    19da:	40 e0       	ldi	r20, 0x00	; 0
    19dc:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN4,PORTA_PIN4_INITIAL_VALUE);
    19e0:	80 e0       	ldi	r24, 0x00	; 0
    19e2:	64 e0       	ldi	r22, 0x04	; 4
    19e4:	40 e0       	ldi	r20, 0x00	; 0
    19e6:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN5,PORTA_PIN5_INITIAL_VALUE);
    19ea:	80 e0       	ldi	r24, 0x00	; 0
    19ec:	65 e0       	ldi	r22, 0x05	; 5
    19ee:	40 e0       	ldi	r20, 0x00	; 0
    19f0:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN6,PORTA_PIN6_INITIAL_VALUE);
    19f4:	80 e0       	ldi	r24, 0x00	; 0
    19f6:	66 e0       	ldi	r22, 0x06	; 6
    19f8:	40 e0       	ldi	r20, 0x00	; 0
    19fa:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN7,PORTA_PIN7_INITIAL_VALUE);
    19fe:	80 e0       	ldi	r24, 0x00	; 0
    1a00:	67 e0       	ldi	r22, 0x07	; 7
    1a02:	40 e0       	ldi	r20, 0x00	; 0
    1a04:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>


    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN0,PORTB_PIN0_INITIAL_VALUE);
    1a08:	81 e0       	ldi	r24, 0x01	; 1
    1a0a:	60 e0       	ldi	r22, 0x00	; 0
    1a0c:	40 e0       	ldi	r20, 0x00	; 0
    1a0e:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN1,PORTB_PIN0_INITIAL_VALUE);
    1a12:	81 e0       	ldi	r24, 0x01	; 1
    1a14:	61 e0       	ldi	r22, 0x01	; 1
    1a16:	40 e0       	ldi	r20, 0x00	; 0
    1a18:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN2,PORTB_PIN0_INITIAL_VALUE);
    1a1c:	81 e0       	ldi	r24, 0x01	; 1
    1a1e:	62 e0       	ldi	r22, 0x02	; 2
    1a20:	40 e0       	ldi	r20, 0x00	; 0
    1a22:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN3,PORTB_PIN3_INITIAL_VALUE);
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	63 e0       	ldi	r22, 0x03	; 3
    1a2a:	40 e0       	ldi	r20, 0x00	; 0
    1a2c:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN4,PORTB_PIN4_INITIAL_VALUE);
    1a30:	81 e0       	ldi	r24, 0x01	; 1
    1a32:	64 e0       	ldi	r22, 0x04	; 4
    1a34:	40 e0       	ldi	r20, 0x00	; 0
    1a36:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN5,PORTB_PIN5_INITIAL_VALUE);
    1a3a:	81 e0       	ldi	r24, 0x01	; 1
    1a3c:	65 e0       	ldi	r22, 0x05	; 5
    1a3e:	40 e0       	ldi	r20, 0x00	; 0
    1a40:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN6,PORTB_PIN6_INITIAL_VALUE);
    1a44:	81 e0       	ldi	r24, 0x01	; 1
    1a46:	66 e0       	ldi	r22, 0x06	; 6
    1a48:	40 e0       	ldi	r20, 0x00	; 0
    1a4a:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTB,DIO_u8PIN7,PORTB_PIN7_INITIAL_VALUE);
    1a4e:	81 e0       	ldi	r24, 0x01	; 1
    1a50:	67 e0       	ldi	r22, 0x07	; 7
    1a52:	40 e0       	ldi	r20, 0x00	; 0
    1a54:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>


    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN0,PORTC_PIN0_INITIAL_VALUE);
    1a58:	82 e0       	ldi	r24, 0x02	; 2
    1a5a:	60 e0       	ldi	r22, 0x00	; 0
    1a5c:	40 e0       	ldi	r20, 0x00	; 0
    1a5e:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN1,PORTC_PIN0_INITIAL_VALUE);
    1a62:	82 e0       	ldi	r24, 0x02	; 2
    1a64:	61 e0       	ldi	r22, 0x01	; 1
    1a66:	40 e0       	ldi	r20, 0x00	; 0
    1a68:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN2,PORTC_PIN0_INITIAL_VALUE);
    1a6c:	82 e0       	ldi	r24, 0x02	; 2
    1a6e:	62 e0       	ldi	r22, 0x02	; 2
    1a70:	40 e0       	ldi	r20, 0x00	; 0
    1a72:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN3,PORTC_PIN3_INITIAL_VALUE);
    1a76:	82 e0       	ldi	r24, 0x02	; 2
    1a78:	63 e0       	ldi	r22, 0x03	; 3
    1a7a:	40 e0       	ldi	r20, 0x00	; 0
    1a7c:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN4,PORTC_PIN4_INITIAL_VALUE);
    1a80:	82 e0       	ldi	r24, 0x02	; 2
    1a82:	64 e0       	ldi	r22, 0x04	; 4
    1a84:	40 e0       	ldi	r20, 0x00	; 0
    1a86:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN5,PORTC_PIN5_INITIAL_VALUE);
    1a8a:	82 e0       	ldi	r24, 0x02	; 2
    1a8c:	65 e0       	ldi	r22, 0x05	; 5
    1a8e:	40 e0       	ldi	r20, 0x00	; 0
    1a90:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN6,PORTC_PIN6_INITIAL_VALUE);
    1a94:	82 e0       	ldi	r24, 0x02	; 2
    1a96:	66 e0       	ldi	r22, 0x06	; 6
    1a98:	40 e0       	ldi	r20, 0x00	; 0
    1a9a:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN7,PORTC_PIN7_INITIAL_VALUE);
    1a9e:	82 e0       	ldi	r24, 0x02	; 2
    1aa0:	67 e0       	ldi	r22, 0x07	; 7
    1aa2:	40 e0       	ldi	r20, 0x00	; 0
    1aa4:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>


    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN0,PORTD_PIN0_INITIAL_VALUE);
    1aa8:	83 e0       	ldi	r24, 0x03	; 3
    1aaa:	60 e0       	ldi	r22, 0x00	; 0
    1aac:	40 e0       	ldi	r20, 0x00	; 0
    1aae:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN1,PORTD_PIN0_INITIAL_VALUE);
    1ab2:	83 e0       	ldi	r24, 0x03	; 3
    1ab4:	61 e0       	ldi	r22, 0x01	; 1
    1ab6:	40 e0       	ldi	r20, 0x00	; 0
    1ab8:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN2,PORTD_PIN0_INITIAL_VALUE);
    1abc:	83 e0       	ldi	r24, 0x03	; 3
    1abe:	62 e0       	ldi	r22, 0x02	; 2
    1ac0:	40 e0       	ldi	r20, 0x00	; 0
    1ac2:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN3,PORTD_PIN3_INITIAL_VALUE);
    1ac6:	83 e0       	ldi	r24, 0x03	; 3
    1ac8:	63 e0       	ldi	r22, 0x03	; 3
    1aca:	40 e0       	ldi	r20, 0x00	; 0
    1acc:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN4,PORTD_PIN4_INITIAL_VALUE);
    1ad0:	83 e0       	ldi	r24, 0x03	; 3
    1ad2:	64 e0       	ldi	r22, 0x04	; 4
    1ad4:	40 e0       	ldi	r20, 0x00	; 0
    1ad6:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN5,PORTD_PIN5_INITIAL_VALUE);
    1ada:	83 e0       	ldi	r24, 0x03	; 3
    1adc:	65 e0       	ldi	r22, 0x05	; 5
    1ade:	40 e0       	ldi	r20, 0x00	; 0
    1ae0:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN6,PORTD_PIN6_INITIAL_VALUE);
    1ae4:	83 e0       	ldi	r24, 0x03	; 3
    1ae6:	66 e0       	ldi	r22, 0x06	; 6
    1ae8:	40 e0       	ldi	r20, 0x00	; 0
    1aea:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN7,PORTD_PIN7_INITIAL_VALUE);
    1aee:	83 e0       	ldi	r24, 0x03	; 3
    1af0:	67 e0       	ldi	r22, 0x07	; 7
    1af2:	40 e0       	ldi	r20, 0x00	; 0
    1af4:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>



}
    1af8:	cf 91       	pop	r28
    1afa:	df 91       	pop	r29
    1afc:	08 95       	ret

00001afe <LED_u8TurnOn>:




u8 LED_u8TurnOn (LED_init *LED_Color)
{
    1afe:	df 93       	push	r29
    1b00:	cf 93       	push	r28
    1b02:	00 d0       	rcall	.+0      	; 0x1b04 <LED_u8TurnOn+0x6>
    1b04:	0f 92       	push	r0
    1b06:	cd b7       	in	r28, 0x3d	; 61
    1b08:	de b7       	in	r29, 0x3e	; 62
    1b0a:	9b 83       	std	Y+3, r25	; 0x03
    1b0c:	8a 83       	std	Y+2, r24	; 0x02
	/*make error state be 1 if the user entered the wrong input to the function*/
	u8 Local_u8ErrorState = 0;
    1b0e:	19 82       	std	Y+1, r1	; 0x01
	if(LED_Color->CONNECTING_TYPE ==  LED_SOURCE_CONNECTION)
    1b10:	ea 81       	ldd	r30, Y+2	; 0x02
    1b12:	fb 81       	ldd	r31, Y+3	; 0x03
    1b14:	82 81       	ldd	r24, Z+2	; 0x02
    1b16:	81 30       	cpi	r24, 0x01	; 1
    1b18:	59 f4       	brne	.+22     	; 0x1b30 <LED_u8TurnOn+0x32>
	{
		DIO_u8SetPinValue(LED_Color->PORT,LED_Color->PIN,DIO_u8PIN_HIGH);
    1b1a:	ea 81       	ldd	r30, Y+2	; 0x02
    1b1c:	fb 81       	ldd	r31, Y+3	; 0x03
    1b1e:	80 81       	ld	r24, Z
    1b20:	ea 81       	ldd	r30, Y+2	; 0x02
    1b22:	fb 81       	ldd	r31, Y+3	; 0x03
    1b24:	91 81       	ldd	r25, Z+1	; 0x01
    1b26:	69 2f       	mov	r22, r25
    1b28:	41 e0       	ldi	r20, 0x01	; 1
    1b2a:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    1b2e:	12 c0       	rjmp	.+36     	; 0x1b54 <LED_u8TurnOn+0x56>
	}
	else if (LED_Color->CONNECTING_TYPE ==  LED_SINK_CONNECTION)
    1b30:	ea 81       	ldd	r30, Y+2	; 0x02
    1b32:	fb 81       	ldd	r31, Y+3	; 0x03
    1b34:	82 81       	ldd	r24, Z+2	; 0x02
    1b36:	88 23       	and	r24, r24
    1b38:	59 f4       	brne	.+22     	; 0x1b50 <LED_u8TurnOn+0x52>
	{
		DIO_u8SetPinValue(LED_Color->PORT,LED_Color->PIN,DIO_u8PIN_LOW);
    1b3a:	ea 81       	ldd	r30, Y+2	; 0x02
    1b3c:	fb 81       	ldd	r31, Y+3	; 0x03
    1b3e:	80 81       	ld	r24, Z
    1b40:	ea 81       	ldd	r30, Y+2	; 0x02
    1b42:	fb 81       	ldd	r31, Y+3	; 0x03
    1b44:	91 81       	ldd	r25, Z+1	; 0x01
    1b46:	69 2f       	mov	r22, r25
    1b48:	40 e0       	ldi	r20, 0x00	; 0
    1b4a:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    1b4e:	02 c0       	rjmp	.+4      	; 0x1b54 <LED_u8TurnOn+0x56>
	}
	else
	{
		Local_u8ErrorState =1;
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1b54:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b56:	0f 90       	pop	r0
    1b58:	0f 90       	pop	r0
    1b5a:	0f 90       	pop	r0
    1b5c:	cf 91       	pop	r28
    1b5e:	df 91       	pop	r29
    1b60:	08 95       	ret

00001b62 <LED_u8TurnOff>:

u8 LED_u8TurnOff (LED_init *LED_Color)
{
    1b62:	df 93       	push	r29
    1b64:	cf 93       	push	r28
    1b66:	00 d0       	rcall	.+0      	; 0x1b68 <LED_u8TurnOff+0x6>
    1b68:	0f 92       	push	r0
    1b6a:	cd b7       	in	r28, 0x3d	; 61
    1b6c:	de b7       	in	r29, 0x3e	; 62
    1b6e:	9b 83       	std	Y+3, r25	; 0x03
    1b70:	8a 83       	std	Y+2, r24	; 0x02
	/*make error state be 1 if the user entered the wrong input to the function*/
	u8 Local_u8ErrorState = 0;
    1b72:	19 82       	std	Y+1, r1	; 0x01
	if(LED_Color->CONNECTING_TYPE ==  LED_SOURCE_CONNECTION)
    1b74:	ea 81       	ldd	r30, Y+2	; 0x02
    1b76:	fb 81       	ldd	r31, Y+3	; 0x03
    1b78:	82 81       	ldd	r24, Z+2	; 0x02
    1b7a:	81 30       	cpi	r24, 0x01	; 1
    1b7c:	59 f4       	brne	.+22     	; 0x1b94 <LED_u8TurnOff+0x32>
	{
		DIO_u8SetPinValue(LED_Color->PORT,LED_Color->PIN,DIO_u8PIN_LOW);
    1b7e:	ea 81       	ldd	r30, Y+2	; 0x02
    1b80:	fb 81       	ldd	r31, Y+3	; 0x03
    1b82:	80 81       	ld	r24, Z
    1b84:	ea 81       	ldd	r30, Y+2	; 0x02
    1b86:	fb 81       	ldd	r31, Y+3	; 0x03
    1b88:	91 81       	ldd	r25, Z+1	; 0x01
    1b8a:	69 2f       	mov	r22, r25
    1b8c:	40 e0       	ldi	r20, 0x00	; 0
    1b8e:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    1b92:	12 c0       	rjmp	.+36     	; 0x1bb8 <LED_u8TurnOff+0x56>
	}
	else if (LED_Color->CONNECTING_TYPE ==  LED_SINK_CONNECTION)
    1b94:	ea 81       	ldd	r30, Y+2	; 0x02
    1b96:	fb 81       	ldd	r31, Y+3	; 0x03
    1b98:	82 81       	ldd	r24, Z+2	; 0x02
    1b9a:	88 23       	and	r24, r24
    1b9c:	59 f4       	brne	.+22     	; 0x1bb4 <LED_u8TurnOff+0x52>
	{
		DIO_u8SetPinValue(LED_Color->PORT,LED_Color->PIN,DIO_u8PIN_HIGH);
    1b9e:	ea 81       	ldd	r30, Y+2	; 0x02
    1ba0:	fb 81       	ldd	r31, Y+3	; 0x03
    1ba2:	80 81       	ld	r24, Z
    1ba4:	ea 81       	ldd	r30, Y+2	; 0x02
    1ba6:	fb 81       	ldd	r31, Y+3	; 0x03
    1ba8:	91 81       	ldd	r25, Z+1	; 0x01
    1baa:	69 2f       	mov	r22, r25
    1bac:	41 e0       	ldi	r20, 0x01	; 1
    1bae:	0e 94 f5 06 	call	0xdea	; 0xdea <DIO_u8SetPinValue>
    1bb2:	02 c0       	rjmp	.+4      	; 0x1bb8 <LED_u8TurnOff+0x56>
	}
	else
	{
		Local_u8ErrorState =1;
    1bb4:	81 e0       	ldi	r24, 0x01	; 1
    1bb6:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1bb8:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bba:	0f 90       	pop	r0
    1bbc:	0f 90       	pop	r0
    1bbe:	0f 90       	pop	r0
    1bc0:	cf 91       	pop	r28
    1bc2:	df 91       	pop	r29
    1bc4:	08 95       	ret

00001bc6 <TRAFFICLIGHT_voidAPP>:

#include "util/delay.h"


void TRAFFICLIGHT_voidAPP (LED_init LED1, LED_init LED2, LED_init LED3, SSD_init SSD1, SSD_init SSD2)
{
    1bc6:	8f 92       	push	r8
    1bc8:	9f 92       	push	r9
    1bca:	af 92       	push	r10
    1bcc:	bf 92       	push	r11
    1bce:	cf 92       	push	r12
    1bd0:	ef 92       	push	r14
    1bd2:	ff 92       	push	r15
    1bd4:	0f 93       	push	r16
    1bd6:	1f 93       	push	r17
    1bd8:	df 93       	push	r29
    1bda:	cf 93       	push	r28
    1bdc:	cd b7       	in	r28, 0x3d	; 61
    1bde:	de b7       	in	r29, 0x3e	; 62
    1be0:	cc 5b       	subi	r28, 0xBC	; 188
    1be2:	d0 40       	sbci	r29, 0x00	; 0
    1be4:	0f b6       	in	r0, 0x3f	; 63
    1be6:	f8 94       	cli
    1be8:	de bf       	out	0x3e, r29	; 62
    1bea:	0f be       	out	0x3f, r0	; 63
    1bec:	cd bf       	out	0x3d, r28	; 61
    1bee:	fe 01       	movw	r30, r28
    1bf0:	e1 55       	subi	r30, 0x51	; 81
    1bf2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf4:	60 83       	st	Z, r22
    1bf6:	71 83       	std	Z+1, r23	; 0x01
    1bf8:	82 83       	std	Z+2, r24	; 0x02
    1bfa:	fe 01       	movw	r30, r28
    1bfc:	ee 54       	subi	r30, 0x4E	; 78
    1bfe:	ff 4f       	sbci	r31, 0xFF	; 255
    1c00:	20 83       	st	Z, r18
    1c02:	31 83       	std	Z+1, r19	; 0x01
    1c04:	42 83       	std	Z+2, r20	; 0x02
    1c06:	fe 01       	movw	r30, r28
    1c08:	eb 54       	subi	r30, 0x4B	; 75
    1c0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c0c:	e0 82       	st	Z, r14
    1c0e:	f1 82       	std	Z+1, r15	; 0x01
    1c10:	02 83       	std	Z+2, r16	; 0x02
    1c12:	fe 01       	movw	r30, r28
    1c14:	e8 54       	subi	r30, 0x48	; 72
    1c16:	ff 4f       	sbci	r31, 0xFF	; 255
    1c18:	80 82       	st	Z, r8
    1c1a:	91 82       	std	Z+1, r9	; 0x01
    1c1c:	a2 82       	std	Z+2, r10	; 0x02
    1c1e:	b3 82       	std	Z+3, r11	; 0x03
    1c20:	c4 82       	std	Z+4, r12	; 0x04
	s8 i = 0,j=3;
    1c22:	fe 01       	movw	r30, r28
    1c24:	e2 55       	subi	r30, 0x52	; 82
    1c26:	ff 4f       	sbci	r31, 0xFF	; 255
    1c28:	10 82       	st	Z, r1
    1c2a:	fe 01       	movw	r30, r28
    1c2c:	e3 55       	subi	r30, 0x53	; 83
    1c2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c30:	83 e0       	ldi	r24, 0x03	; 3
    1c32:	80 83       	st	Z, r24
	u32 Local_u8delay=0;
    1c34:	fe 01       	movw	r30, r28
    1c36:	e7 55       	subi	r30, 0x57	; 87
    1c38:	ff 4f       	sbci	r31, 0xFF	; 255
    1c3a:	10 82       	st	Z, r1
    1c3c:	11 82       	std	Z+1, r1	; 0x01
    1c3e:	12 82       	std	Z+2, r1	; 0x02
    1c40:	13 82       	std	Z+3, r1	; 0x03
	/*******************start first led*********************/
	LED_u8TurnOff(&LED3);
    1c42:	ce 01       	movw	r24, r28
    1c44:	8b 54       	subi	r24, 0x4B	; 75
    1c46:	9f 4f       	sbci	r25, 0xFF	; 255
    1c48:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <LED_u8TurnOff>
	LED_u8TurnOn(&LED1);
    1c4c:	ce 01       	movw	r24, r28
    1c4e:	81 55       	subi	r24, 0x51	; 81
    1c50:	9f 4f       	sbci	r25, 0xFF	; 255
    1c52:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <LED_u8TurnOn>

	for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    1c56:	fe 01       	movw	r30, r28
    1c58:	e7 55       	subi	r30, 0x57	; 87
    1c5a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c5c:	10 82       	st	Z, r1
    1c5e:	11 82       	std	Z+1, r1	; 0x01
    1c60:	12 82       	std	Z+2, r1	; 0x02
    1c62:	13 82       	std	Z+3, r1	; 0x03
    1c64:	a2 c1       	rjmp	.+836    	; 0x1faa <TRAFFICLIGHT_voidAPP+0x3e4>
	{
		SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    1c66:	fe 01       	movw	r30, r28
    1c68:	e3 55       	subi	r30, 0x53	; 83
    1c6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c6c:	80 81       	ld	r24, Z
    1c6e:	9e 01       	movw	r18, r28
    1c70:	28 54       	subi	r18, 0x48	; 72
    1c72:	3f 4f       	sbci	r19, 0xFF	; 255
    1c74:	60 e0       	ldi	r22, 0x00	; 0
    1c76:	a9 01       	movw	r20, r18
    1c78:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
		SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    1c7c:	fe 01       	movw	r30, r28
    1c7e:	e2 55       	subi	r30, 0x52	; 82
    1c80:	ff 4f       	sbci	r31, 0xFF	; 255
    1c82:	80 81       	ld	r24, Z
    1c84:	61 e0       	ldi	r22, 0x01	; 1
    1c86:	ae 01       	movw	r20, r28
    1c88:	46 53       	subi	r20, 0x36	; 54
    1c8a:	5f 4f       	sbci	r21, 0xFF	; 255
    1c8c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    1c90:	fe 01       	movw	r30, r28
    1c92:	eb 55       	subi	r30, 0x5B	; 91
    1c94:	ff 4f       	sbci	r31, 0xFF	; 255
    1c96:	80 e0       	ldi	r24, 0x00	; 0
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	a0 ea       	ldi	r26, 0xA0	; 160
    1c9c:	b1 e4       	ldi	r27, 0x41	; 65
    1c9e:	80 83       	st	Z, r24
    1ca0:	91 83       	std	Z+1, r25	; 0x01
    1ca2:	a2 83       	std	Z+2, r26	; 0x02
    1ca4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ca6:	8e 01       	movw	r16, r28
    1ca8:	0f 55       	subi	r16, 0x5F	; 95
    1caa:	1f 4f       	sbci	r17, 0xFF	; 255
    1cac:	fe 01       	movw	r30, r28
    1cae:	eb 55       	subi	r30, 0x5B	; 91
    1cb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cb2:	60 81       	ld	r22, Z
    1cb4:	71 81       	ldd	r23, Z+1	; 0x01
    1cb6:	82 81       	ldd	r24, Z+2	; 0x02
    1cb8:	93 81       	ldd	r25, Z+3	; 0x03
    1cba:	20 e0       	ldi	r18, 0x00	; 0
    1cbc:	30 e0       	ldi	r19, 0x00	; 0
    1cbe:	4a ef       	ldi	r20, 0xFA	; 250
    1cc0:	54 e4       	ldi	r21, 0x44	; 68
    1cc2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cc6:	dc 01       	movw	r26, r24
    1cc8:	cb 01       	movw	r24, r22
    1cca:	f8 01       	movw	r30, r16
    1ccc:	80 83       	st	Z, r24
    1cce:	91 83       	std	Z+1, r25	; 0x01
    1cd0:	a2 83       	std	Z+2, r26	; 0x02
    1cd2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1cd4:	fe 01       	movw	r30, r28
    1cd6:	ef 55       	subi	r30, 0x5F	; 95
    1cd8:	ff 4f       	sbci	r31, 0xFF	; 255
    1cda:	60 81       	ld	r22, Z
    1cdc:	71 81       	ldd	r23, Z+1	; 0x01
    1cde:	82 81       	ldd	r24, Z+2	; 0x02
    1ce0:	93 81       	ldd	r25, Z+3	; 0x03
    1ce2:	20 e0       	ldi	r18, 0x00	; 0
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	40 e8       	ldi	r20, 0x80	; 128
    1ce8:	5f e3       	ldi	r21, 0x3F	; 63
    1cea:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1cee:	88 23       	and	r24, r24
    1cf0:	44 f4       	brge	.+16     	; 0x1d02 <TRAFFICLIGHT_voidAPP+0x13c>
		__ticks = 1;
    1cf2:	fe 01       	movw	r30, r28
    1cf4:	e1 56       	subi	r30, 0x61	; 97
    1cf6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf8:	81 e0       	ldi	r24, 0x01	; 1
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	91 83       	std	Z+1, r25	; 0x01
    1cfe:	80 83       	st	Z, r24
    1d00:	64 c0       	rjmp	.+200    	; 0x1dca <TRAFFICLIGHT_voidAPP+0x204>
	else if (__tmp > 65535)
    1d02:	fe 01       	movw	r30, r28
    1d04:	ef 55       	subi	r30, 0x5F	; 95
    1d06:	ff 4f       	sbci	r31, 0xFF	; 255
    1d08:	60 81       	ld	r22, Z
    1d0a:	71 81       	ldd	r23, Z+1	; 0x01
    1d0c:	82 81       	ldd	r24, Z+2	; 0x02
    1d0e:	93 81       	ldd	r25, Z+3	; 0x03
    1d10:	20 e0       	ldi	r18, 0x00	; 0
    1d12:	3f ef       	ldi	r19, 0xFF	; 255
    1d14:	4f e7       	ldi	r20, 0x7F	; 127
    1d16:	57 e4       	ldi	r21, 0x47	; 71
    1d18:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d1c:	18 16       	cp	r1, r24
    1d1e:	0c f0       	brlt	.+2      	; 0x1d22 <TRAFFICLIGHT_voidAPP+0x15c>
    1d20:	43 c0       	rjmp	.+134    	; 0x1da8 <TRAFFICLIGHT_voidAPP+0x1e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d22:	fe 01       	movw	r30, r28
    1d24:	eb 55       	subi	r30, 0x5B	; 91
    1d26:	ff 4f       	sbci	r31, 0xFF	; 255
    1d28:	60 81       	ld	r22, Z
    1d2a:	71 81       	ldd	r23, Z+1	; 0x01
    1d2c:	82 81       	ldd	r24, Z+2	; 0x02
    1d2e:	93 81       	ldd	r25, Z+3	; 0x03
    1d30:	20 e0       	ldi	r18, 0x00	; 0
    1d32:	30 e0       	ldi	r19, 0x00	; 0
    1d34:	40 e2       	ldi	r20, 0x20	; 32
    1d36:	51 e4       	ldi	r21, 0x41	; 65
    1d38:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	cb 01       	movw	r24, r22
    1d40:	8e 01       	movw	r16, r28
    1d42:	01 56       	subi	r16, 0x61	; 97
    1d44:	1f 4f       	sbci	r17, 0xFF	; 255
    1d46:	bc 01       	movw	r22, r24
    1d48:	cd 01       	movw	r24, r26
    1d4a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d4e:	dc 01       	movw	r26, r24
    1d50:	cb 01       	movw	r24, r22
    1d52:	f8 01       	movw	r30, r16
    1d54:	91 83       	std	Z+1, r25	; 0x01
    1d56:	80 83       	st	Z, r24
    1d58:	1f c0       	rjmp	.+62     	; 0x1d98 <TRAFFICLIGHT_voidAPP+0x1d2>
    1d5a:	fe 01       	movw	r30, r28
    1d5c:	e3 56       	subi	r30, 0x63	; 99
    1d5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d60:	88 ec       	ldi	r24, 0xC8	; 200
    1d62:	90 e0       	ldi	r25, 0x00	; 0
    1d64:	91 83       	std	Z+1, r25	; 0x01
    1d66:	80 83       	st	Z, r24
    1d68:	fe 01       	movw	r30, r28
    1d6a:	e3 56       	subi	r30, 0x63	; 99
    1d6c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d6e:	80 81       	ld	r24, Z
    1d70:	91 81       	ldd	r25, Z+1	; 0x01
    1d72:	01 97       	sbiw	r24, 0x01	; 1
    1d74:	f1 f7       	brne	.-4      	; 0x1d72 <TRAFFICLIGHT_voidAPP+0x1ac>
    1d76:	fe 01       	movw	r30, r28
    1d78:	e3 56       	subi	r30, 0x63	; 99
    1d7a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d7c:	91 83       	std	Z+1, r25	; 0x01
    1d7e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d80:	de 01       	movw	r26, r28
    1d82:	a1 56       	subi	r26, 0x61	; 97
    1d84:	bf 4f       	sbci	r27, 0xFF	; 255
    1d86:	fe 01       	movw	r30, r28
    1d88:	e1 56       	subi	r30, 0x61	; 97
    1d8a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d8c:	80 81       	ld	r24, Z
    1d8e:	91 81       	ldd	r25, Z+1	; 0x01
    1d90:	01 97       	sbiw	r24, 0x01	; 1
    1d92:	11 96       	adiw	r26, 0x01	; 1
    1d94:	9c 93       	st	X, r25
    1d96:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d98:	fe 01       	movw	r30, r28
    1d9a:	e1 56       	subi	r30, 0x61	; 97
    1d9c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d9e:	80 81       	ld	r24, Z
    1da0:	91 81       	ldd	r25, Z+1	; 0x01
    1da2:	00 97       	sbiw	r24, 0x00	; 0
    1da4:	d1 f6       	brne	.-76     	; 0x1d5a <TRAFFICLIGHT_voidAPP+0x194>
    1da6:	27 c0       	rjmp	.+78     	; 0x1df6 <TRAFFICLIGHT_voidAPP+0x230>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1da8:	8e 01       	movw	r16, r28
    1daa:	01 56       	subi	r16, 0x61	; 97
    1dac:	1f 4f       	sbci	r17, 0xFF	; 255
    1dae:	fe 01       	movw	r30, r28
    1db0:	ef 55       	subi	r30, 0x5F	; 95
    1db2:	ff 4f       	sbci	r31, 0xFF	; 255
    1db4:	60 81       	ld	r22, Z
    1db6:	71 81       	ldd	r23, Z+1	; 0x01
    1db8:	82 81       	ldd	r24, Z+2	; 0x02
    1dba:	93 81       	ldd	r25, Z+3	; 0x03
    1dbc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dc0:	dc 01       	movw	r26, r24
    1dc2:	cb 01       	movw	r24, r22
    1dc4:	f8 01       	movw	r30, r16
    1dc6:	91 83       	std	Z+1, r25	; 0x01
    1dc8:	80 83       	st	Z, r24
    1dca:	de 01       	movw	r26, r28
    1dcc:	a5 56       	subi	r26, 0x65	; 101
    1dce:	bf 4f       	sbci	r27, 0xFF	; 255
    1dd0:	fe 01       	movw	r30, r28
    1dd2:	e1 56       	subi	r30, 0x61	; 97
    1dd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1dd6:	80 81       	ld	r24, Z
    1dd8:	91 81       	ldd	r25, Z+1	; 0x01
    1dda:	8d 93       	st	X+, r24
    1ddc:	9c 93       	st	X, r25
    1dde:	fe 01       	movw	r30, r28
    1de0:	e5 56       	subi	r30, 0x65	; 101
    1de2:	ff 4f       	sbci	r31, 0xFF	; 255
    1de4:	80 81       	ld	r24, Z
    1de6:	91 81       	ldd	r25, Z+1	; 0x01
    1de8:	01 97       	sbiw	r24, 0x01	; 1
    1dea:	f1 f7       	brne	.-4      	; 0x1de8 <TRAFFICLIGHT_voidAPP+0x222>
    1dec:	fe 01       	movw	r30, r28
    1dee:	e5 56       	subi	r30, 0x65	; 101
    1df0:	ff 4f       	sbci	r31, 0xFF	; 255
    1df2:	91 83       	std	Z+1, r25	; 0x01
    1df4:	80 83       	st	Z, r24
		_delay_ms(20);
		SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    1df6:	fe 01       	movw	r30, r28
    1df8:	e2 55       	subi	r30, 0x52	; 82
    1dfa:	ff 4f       	sbci	r31, 0xFF	; 255
    1dfc:	80 81       	ld	r24, Z
    1dfe:	60 e0       	ldi	r22, 0x00	; 0
    1e00:	ae 01       	movw	r20, r28
    1e02:	46 53       	subi	r20, 0x36	; 54
    1e04:	5f 4f       	sbci	r21, 0xFF	; 255
    1e06:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
		SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    1e0a:	fe 01       	movw	r30, r28
    1e0c:	e3 55       	subi	r30, 0x53	; 83
    1e0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e10:	80 81       	ld	r24, Z
    1e12:	9e 01       	movw	r18, r28
    1e14:	28 54       	subi	r18, 0x48	; 72
    1e16:	3f 4f       	sbci	r19, 0xFF	; 255
    1e18:	61 e0       	ldi	r22, 0x01	; 1
    1e1a:	a9 01       	movw	r20, r18
    1e1c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    1e20:	fe 01       	movw	r30, r28
    1e22:	e9 56       	subi	r30, 0x69	; 105
    1e24:	ff 4f       	sbci	r31, 0xFF	; 255
    1e26:	80 e0       	ldi	r24, 0x00	; 0
    1e28:	90 e0       	ldi	r25, 0x00	; 0
    1e2a:	a0 ea       	ldi	r26, 0xA0	; 160
    1e2c:	b1 e4       	ldi	r27, 0x41	; 65
    1e2e:	80 83       	st	Z, r24
    1e30:	91 83       	std	Z+1, r25	; 0x01
    1e32:	a2 83       	std	Z+2, r26	; 0x02
    1e34:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e36:	8e 01       	movw	r16, r28
    1e38:	0d 56       	subi	r16, 0x6D	; 109
    1e3a:	1f 4f       	sbci	r17, 0xFF	; 255
    1e3c:	fe 01       	movw	r30, r28
    1e3e:	e9 56       	subi	r30, 0x69	; 105
    1e40:	ff 4f       	sbci	r31, 0xFF	; 255
    1e42:	60 81       	ld	r22, Z
    1e44:	71 81       	ldd	r23, Z+1	; 0x01
    1e46:	82 81       	ldd	r24, Z+2	; 0x02
    1e48:	93 81       	ldd	r25, Z+3	; 0x03
    1e4a:	20 e0       	ldi	r18, 0x00	; 0
    1e4c:	30 e0       	ldi	r19, 0x00	; 0
    1e4e:	4a ef       	ldi	r20, 0xFA	; 250
    1e50:	54 e4       	ldi	r21, 0x44	; 68
    1e52:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e56:	dc 01       	movw	r26, r24
    1e58:	cb 01       	movw	r24, r22
    1e5a:	f8 01       	movw	r30, r16
    1e5c:	80 83       	st	Z, r24
    1e5e:	91 83       	std	Z+1, r25	; 0x01
    1e60:	a2 83       	std	Z+2, r26	; 0x02
    1e62:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1e64:	fe 01       	movw	r30, r28
    1e66:	ed 56       	subi	r30, 0x6D	; 109
    1e68:	ff 4f       	sbci	r31, 0xFF	; 255
    1e6a:	60 81       	ld	r22, Z
    1e6c:	71 81       	ldd	r23, Z+1	; 0x01
    1e6e:	82 81       	ldd	r24, Z+2	; 0x02
    1e70:	93 81       	ldd	r25, Z+3	; 0x03
    1e72:	20 e0       	ldi	r18, 0x00	; 0
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	40 e8       	ldi	r20, 0x80	; 128
    1e78:	5f e3       	ldi	r21, 0x3F	; 63
    1e7a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1e7e:	88 23       	and	r24, r24
    1e80:	44 f4       	brge	.+16     	; 0x1e92 <TRAFFICLIGHT_voidAPP+0x2cc>
		__ticks = 1;
    1e82:	fe 01       	movw	r30, r28
    1e84:	ef 56       	subi	r30, 0x6F	; 111
    1e86:	ff 4f       	sbci	r31, 0xFF	; 255
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	91 83       	std	Z+1, r25	; 0x01
    1e8e:	80 83       	st	Z, r24
    1e90:	64 c0       	rjmp	.+200    	; 0x1f5a <TRAFFICLIGHT_voidAPP+0x394>
	else if (__tmp > 65535)
    1e92:	fe 01       	movw	r30, r28
    1e94:	ed 56       	subi	r30, 0x6D	; 109
    1e96:	ff 4f       	sbci	r31, 0xFF	; 255
    1e98:	60 81       	ld	r22, Z
    1e9a:	71 81       	ldd	r23, Z+1	; 0x01
    1e9c:	82 81       	ldd	r24, Z+2	; 0x02
    1e9e:	93 81       	ldd	r25, Z+3	; 0x03
    1ea0:	20 e0       	ldi	r18, 0x00	; 0
    1ea2:	3f ef       	ldi	r19, 0xFF	; 255
    1ea4:	4f e7       	ldi	r20, 0x7F	; 127
    1ea6:	57 e4       	ldi	r21, 0x47	; 71
    1ea8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1eac:	18 16       	cp	r1, r24
    1eae:	0c f0       	brlt	.+2      	; 0x1eb2 <TRAFFICLIGHT_voidAPP+0x2ec>
    1eb0:	43 c0       	rjmp	.+134    	; 0x1f38 <TRAFFICLIGHT_voidAPP+0x372>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eb2:	fe 01       	movw	r30, r28
    1eb4:	e9 56       	subi	r30, 0x69	; 105
    1eb6:	ff 4f       	sbci	r31, 0xFF	; 255
    1eb8:	60 81       	ld	r22, Z
    1eba:	71 81       	ldd	r23, Z+1	; 0x01
    1ebc:	82 81       	ldd	r24, Z+2	; 0x02
    1ebe:	93 81       	ldd	r25, Z+3	; 0x03
    1ec0:	20 e0       	ldi	r18, 0x00	; 0
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	40 e2       	ldi	r20, 0x20	; 32
    1ec6:	51 e4       	ldi	r21, 0x41	; 65
    1ec8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ecc:	dc 01       	movw	r26, r24
    1ece:	cb 01       	movw	r24, r22
    1ed0:	8e 01       	movw	r16, r28
    1ed2:	0f 56       	subi	r16, 0x6F	; 111
    1ed4:	1f 4f       	sbci	r17, 0xFF	; 255
    1ed6:	bc 01       	movw	r22, r24
    1ed8:	cd 01       	movw	r24, r26
    1eda:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ede:	dc 01       	movw	r26, r24
    1ee0:	cb 01       	movw	r24, r22
    1ee2:	f8 01       	movw	r30, r16
    1ee4:	91 83       	std	Z+1, r25	; 0x01
    1ee6:	80 83       	st	Z, r24
    1ee8:	1f c0       	rjmp	.+62     	; 0x1f28 <TRAFFICLIGHT_voidAPP+0x362>
    1eea:	fe 01       	movw	r30, r28
    1eec:	e1 57       	subi	r30, 0x71	; 113
    1eee:	ff 4f       	sbci	r31, 0xFF	; 255
    1ef0:	88 ec       	ldi	r24, 0xC8	; 200
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	91 83       	std	Z+1, r25	; 0x01
    1ef6:	80 83       	st	Z, r24
    1ef8:	fe 01       	movw	r30, r28
    1efa:	e1 57       	subi	r30, 0x71	; 113
    1efc:	ff 4f       	sbci	r31, 0xFF	; 255
    1efe:	80 81       	ld	r24, Z
    1f00:	91 81       	ldd	r25, Z+1	; 0x01
    1f02:	01 97       	sbiw	r24, 0x01	; 1
    1f04:	f1 f7       	brne	.-4      	; 0x1f02 <TRAFFICLIGHT_voidAPP+0x33c>
    1f06:	fe 01       	movw	r30, r28
    1f08:	e1 57       	subi	r30, 0x71	; 113
    1f0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f0c:	91 83       	std	Z+1, r25	; 0x01
    1f0e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f10:	de 01       	movw	r26, r28
    1f12:	af 56       	subi	r26, 0x6F	; 111
    1f14:	bf 4f       	sbci	r27, 0xFF	; 255
    1f16:	fe 01       	movw	r30, r28
    1f18:	ef 56       	subi	r30, 0x6F	; 111
    1f1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f1c:	80 81       	ld	r24, Z
    1f1e:	91 81       	ldd	r25, Z+1	; 0x01
    1f20:	01 97       	sbiw	r24, 0x01	; 1
    1f22:	11 96       	adiw	r26, 0x01	; 1
    1f24:	9c 93       	st	X, r25
    1f26:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f28:	fe 01       	movw	r30, r28
    1f2a:	ef 56       	subi	r30, 0x6F	; 111
    1f2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f2e:	80 81       	ld	r24, Z
    1f30:	91 81       	ldd	r25, Z+1	; 0x01
    1f32:	00 97       	sbiw	r24, 0x00	; 0
    1f34:	d1 f6       	brne	.-76     	; 0x1eea <TRAFFICLIGHT_voidAPP+0x324>
    1f36:	27 c0       	rjmp	.+78     	; 0x1f86 <TRAFFICLIGHT_voidAPP+0x3c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f38:	8e 01       	movw	r16, r28
    1f3a:	0f 56       	subi	r16, 0x6F	; 111
    1f3c:	1f 4f       	sbci	r17, 0xFF	; 255
    1f3e:	fe 01       	movw	r30, r28
    1f40:	ed 56       	subi	r30, 0x6D	; 109
    1f42:	ff 4f       	sbci	r31, 0xFF	; 255
    1f44:	60 81       	ld	r22, Z
    1f46:	71 81       	ldd	r23, Z+1	; 0x01
    1f48:	82 81       	ldd	r24, Z+2	; 0x02
    1f4a:	93 81       	ldd	r25, Z+3	; 0x03
    1f4c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f50:	dc 01       	movw	r26, r24
    1f52:	cb 01       	movw	r24, r22
    1f54:	f8 01       	movw	r30, r16
    1f56:	91 83       	std	Z+1, r25	; 0x01
    1f58:	80 83       	st	Z, r24
    1f5a:	de 01       	movw	r26, r28
    1f5c:	a3 57       	subi	r26, 0x73	; 115
    1f5e:	bf 4f       	sbci	r27, 0xFF	; 255
    1f60:	fe 01       	movw	r30, r28
    1f62:	ef 56       	subi	r30, 0x6F	; 111
    1f64:	ff 4f       	sbci	r31, 0xFF	; 255
    1f66:	80 81       	ld	r24, Z
    1f68:	91 81       	ldd	r25, Z+1	; 0x01
    1f6a:	8d 93       	st	X+, r24
    1f6c:	9c 93       	st	X, r25
    1f6e:	fe 01       	movw	r30, r28
    1f70:	e3 57       	subi	r30, 0x73	; 115
    1f72:	ff 4f       	sbci	r31, 0xFF	; 255
    1f74:	80 81       	ld	r24, Z
    1f76:	91 81       	ldd	r25, Z+1	; 0x01
    1f78:	01 97       	sbiw	r24, 0x01	; 1
    1f7a:	f1 f7       	brne	.-4      	; 0x1f78 <TRAFFICLIGHT_voidAPP+0x3b2>
    1f7c:	fe 01       	movw	r30, r28
    1f7e:	e3 57       	subi	r30, 0x73	; 115
    1f80:	ff 4f       	sbci	r31, 0xFF	; 255
    1f82:	91 83       	std	Z+1, r25	; 0x01
    1f84:	80 83       	st	Z, r24
	u32 Local_u8delay=0;
	/*******************start first led*********************/
	LED_u8TurnOff(&LED3);
	LED_u8TurnOn(&LED1);

	for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    1f86:	9e 01       	movw	r18, r28
    1f88:	27 55       	subi	r18, 0x57	; 87
    1f8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1f8c:	fe 01       	movw	r30, r28
    1f8e:	e7 55       	subi	r30, 0x57	; 87
    1f90:	ff 4f       	sbci	r31, 0xFF	; 255
    1f92:	80 81       	ld	r24, Z
    1f94:	91 81       	ldd	r25, Z+1	; 0x01
    1f96:	a2 81       	ldd	r26, Z+2	; 0x02
    1f98:	b3 81       	ldd	r27, Z+3	; 0x03
    1f9a:	01 96       	adiw	r24, 0x01	; 1
    1f9c:	a1 1d       	adc	r26, r1
    1f9e:	b1 1d       	adc	r27, r1
    1fa0:	f9 01       	movw	r30, r18
    1fa2:	80 83       	st	Z, r24
    1fa4:	91 83       	std	Z+1, r25	; 0x01
    1fa6:	a2 83       	std	Z+2, r26	; 0x02
    1fa8:	b3 83       	std	Z+3, r27	; 0x03
    1faa:	fe 01       	movw	r30, r28
    1fac:	e7 55       	subi	r30, 0x57	; 87
    1fae:	ff 4f       	sbci	r31, 0xFF	; 255
    1fb0:	80 81       	ld	r24, Z
    1fb2:	91 81       	ldd	r25, Z+1	; 0x01
    1fb4:	a2 81       	ldd	r26, Z+2	; 0x02
    1fb6:	b3 81       	ldd	r27, Z+3	; 0x03
    1fb8:	89 31       	cpi	r24, 0x19	; 25
    1fba:	91 05       	cpc	r25, r1
    1fbc:	a1 05       	cpc	r26, r1
    1fbe:	b1 05       	cpc	r27, r1
    1fc0:	08 f4       	brcc	.+2      	; 0x1fc4 <TRAFFICLIGHT_voidAPP+0x3fe>
    1fc2:	51 ce       	rjmp	.-862    	; 0x1c66 <TRAFFICLIGHT_voidAPP+0xa0>
		_delay_ms(20);
		SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
		SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
		_delay_ms(20);
	}
	j=2;
    1fc4:	fe 01       	movw	r30, r28
    1fc6:	e3 55       	subi	r30, 0x53	; 83
    1fc8:	ff 4f       	sbci	r31, 0xFF	; 255
    1fca:	82 e0       	ldi	r24, 0x02	; 2
    1fcc:	80 83       	st	Z, r24
	SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    1fce:	fe 01       	movw	r30, r28
    1fd0:	e3 55       	subi	r30, 0x53	; 83
    1fd2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fd4:	80 81       	ld	r24, Z
    1fd6:	9e 01       	movw	r18, r28
    1fd8:	28 54       	subi	r18, 0x48	; 72
    1fda:	3f 4f       	sbci	r19, 0xFF	; 255
    1fdc:	60 e0       	ldi	r22, 0x00	; 0
    1fde:	a9 01       	movw	r20, r18
    1fe0:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
	SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    1fe4:	fe 01       	movw	r30, r28
    1fe6:	e2 55       	subi	r30, 0x52	; 82
    1fe8:	ff 4f       	sbci	r31, 0xFF	; 255
    1fea:	80 81       	ld	r24, Z
    1fec:	61 e0       	ldi	r22, 0x01	; 1
    1fee:	ae 01       	movw	r20, r28
    1ff0:	46 53       	subi	r20, 0x36	; 54
    1ff2:	5f 4f       	sbci	r21, 0xFF	; 255
    1ff4:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    1ff8:	fe 01       	movw	r30, r28
    1ffa:	e7 57       	subi	r30, 0x77	; 119
    1ffc:	ff 4f       	sbci	r31, 0xFF	; 255
    1ffe:	80 e0       	ldi	r24, 0x00	; 0
    2000:	90 e0       	ldi	r25, 0x00	; 0
    2002:	a0 ea       	ldi	r26, 0xA0	; 160
    2004:	b1 e4       	ldi	r27, 0x41	; 65
    2006:	80 83       	st	Z, r24
    2008:	91 83       	std	Z+1, r25	; 0x01
    200a:	a2 83       	std	Z+2, r26	; 0x02
    200c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    200e:	8e 01       	movw	r16, r28
    2010:	0b 57       	subi	r16, 0x7B	; 123
    2012:	1f 4f       	sbci	r17, 0xFF	; 255
    2014:	fe 01       	movw	r30, r28
    2016:	e7 57       	subi	r30, 0x77	; 119
    2018:	ff 4f       	sbci	r31, 0xFF	; 255
    201a:	60 81       	ld	r22, Z
    201c:	71 81       	ldd	r23, Z+1	; 0x01
    201e:	82 81       	ldd	r24, Z+2	; 0x02
    2020:	93 81       	ldd	r25, Z+3	; 0x03
    2022:	20 e0       	ldi	r18, 0x00	; 0
    2024:	30 e0       	ldi	r19, 0x00	; 0
    2026:	4a ef       	ldi	r20, 0xFA	; 250
    2028:	54 e4       	ldi	r21, 0x44	; 68
    202a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    202e:	dc 01       	movw	r26, r24
    2030:	cb 01       	movw	r24, r22
    2032:	f8 01       	movw	r30, r16
    2034:	80 83       	st	Z, r24
    2036:	91 83       	std	Z+1, r25	; 0x01
    2038:	a2 83       	std	Z+2, r26	; 0x02
    203a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    203c:	fe 01       	movw	r30, r28
    203e:	eb 57       	subi	r30, 0x7B	; 123
    2040:	ff 4f       	sbci	r31, 0xFF	; 255
    2042:	60 81       	ld	r22, Z
    2044:	71 81       	ldd	r23, Z+1	; 0x01
    2046:	82 81       	ldd	r24, Z+2	; 0x02
    2048:	93 81       	ldd	r25, Z+3	; 0x03
    204a:	20 e0       	ldi	r18, 0x00	; 0
    204c:	30 e0       	ldi	r19, 0x00	; 0
    204e:	40 e8       	ldi	r20, 0x80	; 128
    2050:	5f e3       	ldi	r21, 0x3F	; 63
    2052:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2056:	88 23       	and	r24, r24
    2058:	44 f4       	brge	.+16     	; 0x206a <TRAFFICLIGHT_voidAPP+0x4a4>
		__ticks = 1;
    205a:	fe 01       	movw	r30, r28
    205c:	ed 57       	subi	r30, 0x7D	; 125
    205e:	ff 4f       	sbci	r31, 0xFF	; 255
    2060:	81 e0       	ldi	r24, 0x01	; 1
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	91 83       	std	Z+1, r25	; 0x01
    2066:	80 83       	st	Z, r24
    2068:	64 c0       	rjmp	.+200    	; 0x2132 <TRAFFICLIGHT_voidAPP+0x56c>
	else if (__tmp > 65535)
    206a:	fe 01       	movw	r30, r28
    206c:	eb 57       	subi	r30, 0x7B	; 123
    206e:	ff 4f       	sbci	r31, 0xFF	; 255
    2070:	60 81       	ld	r22, Z
    2072:	71 81       	ldd	r23, Z+1	; 0x01
    2074:	82 81       	ldd	r24, Z+2	; 0x02
    2076:	93 81       	ldd	r25, Z+3	; 0x03
    2078:	20 e0       	ldi	r18, 0x00	; 0
    207a:	3f ef       	ldi	r19, 0xFF	; 255
    207c:	4f e7       	ldi	r20, 0x7F	; 127
    207e:	57 e4       	ldi	r21, 0x47	; 71
    2080:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2084:	18 16       	cp	r1, r24
    2086:	0c f0       	brlt	.+2      	; 0x208a <TRAFFICLIGHT_voidAPP+0x4c4>
    2088:	43 c0       	rjmp	.+134    	; 0x2110 <TRAFFICLIGHT_voidAPP+0x54a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    208a:	fe 01       	movw	r30, r28
    208c:	e7 57       	subi	r30, 0x77	; 119
    208e:	ff 4f       	sbci	r31, 0xFF	; 255
    2090:	60 81       	ld	r22, Z
    2092:	71 81       	ldd	r23, Z+1	; 0x01
    2094:	82 81       	ldd	r24, Z+2	; 0x02
    2096:	93 81       	ldd	r25, Z+3	; 0x03
    2098:	20 e0       	ldi	r18, 0x00	; 0
    209a:	30 e0       	ldi	r19, 0x00	; 0
    209c:	40 e2       	ldi	r20, 0x20	; 32
    209e:	51 e4       	ldi	r21, 0x41	; 65
    20a0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20a4:	dc 01       	movw	r26, r24
    20a6:	cb 01       	movw	r24, r22
    20a8:	8e 01       	movw	r16, r28
    20aa:	0d 57       	subi	r16, 0x7D	; 125
    20ac:	1f 4f       	sbci	r17, 0xFF	; 255
    20ae:	bc 01       	movw	r22, r24
    20b0:	cd 01       	movw	r24, r26
    20b2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20b6:	dc 01       	movw	r26, r24
    20b8:	cb 01       	movw	r24, r22
    20ba:	f8 01       	movw	r30, r16
    20bc:	91 83       	std	Z+1, r25	; 0x01
    20be:	80 83       	st	Z, r24
    20c0:	1f c0       	rjmp	.+62     	; 0x2100 <TRAFFICLIGHT_voidAPP+0x53a>
    20c2:	fe 01       	movw	r30, r28
    20c4:	ef 57       	subi	r30, 0x7F	; 127
    20c6:	ff 4f       	sbci	r31, 0xFF	; 255
    20c8:	88 ec       	ldi	r24, 0xC8	; 200
    20ca:	90 e0       	ldi	r25, 0x00	; 0
    20cc:	91 83       	std	Z+1, r25	; 0x01
    20ce:	80 83       	st	Z, r24
    20d0:	fe 01       	movw	r30, r28
    20d2:	ef 57       	subi	r30, 0x7F	; 127
    20d4:	ff 4f       	sbci	r31, 0xFF	; 255
    20d6:	80 81       	ld	r24, Z
    20d8:	91 81       	ldd	r25, Z+1	; 0x01
    20da:	01 97       	sbiw	r24, 0x01	; 1
    20dc:	f1 f7       	brne	.-4      	; 0x20da <TRAFFICLIGHT_voidAPP+0x514>
    20de:	fe 01       	movw	r30, r28
    20e0:	ef 57       	subi	r30, 0x7F	; 127
    20e2:	ff 4f       	sbci	r31, 0xFF	; 255
    20e4:	91 83       	std	Z+1, r25	; 0x01
    20e6:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20e8:	de 01       	movw	r26, r28
    20ea:	ad 57       	subi	r26, 0x7D	; 125
    20ec:	bf 4f       	sbci	r27, 0xFF	; 255
    20ee:	fe 01       	movw	r30, r28
    20f0:	ed 57       	subi	r30, 0x7D	; 125
    20f2:	ff 4f       	sbci	r31, 0xFF	; 255
    20f4:	80 81       	ld	r24, Z
    20f6:	91 81       	ldd	r25, Z+1	; 0x01
    20f8:	01 97       	sbiw	r24, 0x01	; 1
    20fa:	11 96       	adiw	r26, 0x01	; 1
    20fc:	9c 93       	st	X, r25
    20fe:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2100:	fe 01       	movw	r30, r28
    2102:	ed 57       	subi	r30, 0x7D	; 125
    2104:	ff 4f       	sbci	r31, 0xFF	; 255
    2106:	80 81       	ld	r24, Z
    2108:	91 81       	ldd	r25, Z+1	; 0x01
    210a:	00 97       	sbiw	r24, 0x00	; 0
    210c:	d1 f6       	brne	.-76     	; 0x20c2 <TRAFFICLIGHT_voidAPP+0x4fc>
    210e:	27 c0       	rjmp	.+78     	; 0x215e <TRAFFICLIGHT_voidAPP+0x598>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2110:	8e 01       	movw	r16, r28
    2112:	0d 57       	subi	r16, 0x7D	; 125
    2114:	1f 4f       	sbci	r17, 0xFF	; 255
    2116:	fe 01       	movw	r30, r28
    2118:	eb 57       	subi	r30, 0x7B	; 123
    211a:	ff 4f       	sbci	r31, 0xFF	; 255
    211c:	60 81       	ld	r22, Z
    211e:	71 81       	ldd	r23, Z+1	; 0x01
    2120:	82 81       	ldd	r24, Z+2	; 0x02
    2122:	93 81       	ldd	r25, Z+3	; 0x03
    2124:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2128:	dc 01       	movw	r26, r24
    212a:	cb 01       	movw	r24, r22
    212c:	f8 01       	movw	r30, r16
    212e:	91 83       	std	Z+1, r25	; 0x01
    2130:	80 83       	st	Z, r24
    2132:	de 01       	movw	r26, r28
    2134:	a1 58       	subi	r26, 0x81	; 129
    2136:	bf 4f       	sbci	r27, 0xFF	; 255
    2138:	fe 01       	movw	r30, r28
    213a:	ed 57       	subi	r30, 0x7D	; 125
    213c:	ff 4f       	sbci	r31, 0xFF	; 255
    213e:	80 81       	ld	r24, Z
    2140:	91 81       	ldd	r25, Z+1	; 0x01
    2142:	8d 93       	st	X+, r24
    2144:	9c 93       	st	X, r25
    2146:	fe 01       	movw	r30, r28
    2148:	e1 58       	subi	r30, 0x81	; 129
    214a:	ff 4f       	sbci	r31, 0xFF	; 255
    214c:	80 81       	ld	r24, Z
    214e:	91 81       	ldd	r25, Z+1	; 0x01
    2150:	01 97       	sbiw	r24, 0x01	; 1
    2152:	f1 f7       	brne	.-4      	; 0x2150 <TRAFFICLIGHT_voidAPP+0x58a>
    2154:	fe 01       	movw	r30, r28
    2156:	e1 58       	subi	r30, 0x81	; 129
    2158:	ff 4f       	sbci	r31, 0xFF	; 255
    215a:	91 83       	std	Z+1, r25	; 0x01
    215c:	80 83       	st	Z, r24
	_delay_ms(20);
	SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    215e:	fe 01       	movw	r30, r28
    2160:	e2 55       	subi	r30, 0x52	; 82
    2162:	ff 4f       	sbci	r31, 0xFF	; 255
    2164:	80 81       	ld	r24, Z
    2166:	60 e0       	ldi	r22, 0x00	; 0
    2168:	ae 01       	movw	r20, r28
    216a:	46 53       	subi	r20, 0x36	; 54
    216c:	5f 4f       	sbci	r21, 0xFF	; 255
    216e:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    2172:	fe 01       	movw	r30, r28
    2174:	e3 55       	subi	r30, 0x53	; 83
    2176:	ff 4f       	sbci	r31, 0xFF	; 255
    2178:	80 81       	ld	r24, Z
    217a:	9e 01       	movw	r18, r28
    217c:	28 54       	subi	r18, 0x48	; 72
    217e:	3f 4f       	sbci	r19, 0xFF	; 255
    2180:	61 e0       	ldi	r22, 0x01	; 1
    2182:	a9 01       	movw	r20, r18
    2184:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
	for(j=2; j>=0; j--)
    2188:	fe 01       	movw	r30, r28
    218a:	e3 55       	subi	r30, 0x53	; 83
    218c:	ff 4f       	sbci	r31, 0xFF	; 255
    218e:	82 e0       	ldi	r24, 0x02	; 2
    2190:	80 83       	st	Z, r24
    2192:	d6 c1       	rjmp	.+940    	; 0x2540 <TRAFFICLIGHT_voidAPP+0x97a>
	{
		for(i=9;i>=0;i--)
    2194:	fe 01       	movw	r30, r28
    2196:	e2 55       	subi	r30, 0x52	; 82
    2198:	ff 4f       	sbci	r31, 0xFF	; 255
    219a:	89 e0       	ldi	r24, 0x09	; 9
    219c:	80 83       	st	Z, r24
    219e:	c0 c1       	rjmp	.+896    	; 0x2520 <TRAFFICLIGHT_voidAPP+0x95a>
		{
			for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    21a0:	fe 01       	movw	r30, r28
    21a2:	e7 55       	subi	r30, 0x57	; 87
    21a4:	ff 4f       	sbci	r31, 0xFF	; 255
    21a6:	10 82       	st	Z, r1
    21a8:	11 82       	std	Z+1, r1	; 0x01
    21aa:	12 82       	std	Z+2, r1	; 0x02
    21ac:	13 82       	std	Z+3, r1	; 0x03
    21ae:	a2 c1       	rjmp	.+836    	; 0x24f4 <TRAFFICLIGHT_voidAPP+0x92e>
			{
				SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    21b0:	fe 01       	movw	r30, r28
    21b2:	e3 55       	subi	r30, 0x53	; 83
    21b4:	ff 4f       	sbci	r31, 0xFF	; 255
    21b6:	80 81       	ld	r24, Z
    21b8:	9e 01       	movw	r18, r28
    21ba:	28 54       	subi	r18, 0x48	; 72
    21bc:	3f 4f       	sbci	r19, 0xFF	; 255
    21be:	60 e0       	ldi	r22, 0x00	; 0
    21c0:	a9 01       	movw	r20, r18
    21c2:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
				SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    21c6:	fe 01       	movw	r30, r28
    21c8:	e2 55       	subi	r30, 0x52	; 82
    21ca:	ff 4f       	sbci	r31, 0xFF	; 255
    21cc:	80 81       	ld	r24, Z
    21ce:	61 e0       	ldi	r22, 0x01	; 1
    21d0:	ae 01       	movw	r20, r28
    21d2:	46 53       	subi	r20, 0x36	; 54
    21d4:	5f 4f       	sbci	r21, 0xFF	; 255
    21d6:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    21da:	fe 01       	movw	r30, r28
    21dc:	e5 58       	subi	r30, 0x85	; 133
    21de:	ff 4f       	sbci	r31, 0xFF	; 255
    21e0:	80 e0       	ldi	r24, 0x00	; 0
    21e2:	90 e0       	ldi	r25, 0x00	; 0
    21e4:	a0 ea       	ldi	r26, 0xA0	; 160
    21e6:	b1 e4       	ldi	r27, 0x41	; 65
    21e8:	80 83       	st	Z, r24
    21ea:	91 83       	std	Z+1, r25	; 0x01
    21ec:	a2 83       	std	Z+2, r26	; 0x02
    21ee:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21f0:	8e 01       	movw	r16, r28
    21f2:	09 58       	subi	r16, 0x89	; 137
    21f4:	1f 4f       	sbci	r17, 0xFF	; 255
    21f6:	fe 01       	movw	r30, r28
    21f8:	e5 58       	subi	r30, 0x85	; 133
    21fa:	ff 4f       	sbci	r31, 0xFF	; 255
    21fc:	60 81       	ld	r22, Z
    21fe:	71 81       	ldd	r23, Z+1	; 0x01
    2200:	82 81       	ldd	r24, Z+2	; 0x02
    2202:	93 81       	ldd	r25, Z+3	; 0x03
    2204:	20 e0       	ldi	r18, 0x00	; 0
    2206:	30 e0       	ldi	r19, 0x00	; 0
    2208:	4a ef       	ldi	r20, 0xFA	; 250
    220a:	54 e4       	ldi	r21, 0x44	; 68
    220c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2210:	dc 01       	movw	r26, r24
    2212:	cb 01       	movw	r24, r22
    2214:	f8 01       	movw	r30, r16
    2216:	80 83       	st	Z, r24
    2218:	91 83       	std	Z+1, r25	; 0x01
    221a:	a2 83       	std	Z+2, r26	; 0x02
    221c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    221e:	fe 01       	movw	r30, r28
    2220:	e9 58       	subi	r30, 0x89	; 137
    2222:	ff 4f       	sbci	r31, 0xFF	; 255
    2224:	60 81       	ld	r22, Z
    2226:	71 81       	ldd	r23, Z+1	; 0x01
    2228:	82 81       	ldd	r24, Z+2	; 0x02
    222a:	93 81       	ldd	r25, Z+3	; 0x03
    222c:	20 e0       	ldi	r18, 0x00	; 0
    222e:	30 e0       	ldi	r19, 0x00	; 0
    2230:	40 e8       	ldi	r20, 0x80	; 128
    2232:	5f e3       	ldi	r21, 0x3F	; 63
    2234:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2238:	88 23       	and	r24, r24
    223a:	44 f4       	brge	.+16     	; 0x224c <TRAFFICLIGHT_voidAPP+0x686>
		__ticks = 1;
    223c:	fe 01       	movw	r30, r28
    223e:	eb 58       	subi	r30, 0x8B	; 139
    2240:	ff 4f       	sbci	r31, 0xFF	; 255
    2242:	81 e0       	ldi	r24, 0x01	; 1
    2244:	90 e0       	ldi	r25, 0x00	; 0
    2246:	91 83       	std	Z+1, r25	; 0x01
    2248:	80 83       	st	Z, r24
    224a:	64 c0       	rjmp	.+200    	; 0x2314 <TRAFFICLIGHT_voidAPP+0x74e>
	else if (__tmp > 65535)
    224c:	fe 01       	movw	r30, r28
    224e:	e9 58       	subi	r30, 0x89	; 137
    2250:	ff 4f       	sbci	r31, 0xFF	; 255
    2252:	60 81       	ld	r22, Z
    2254:	71 81       	ldd	r23, Z+1	; 0x01
    2256:	82 81       	ldd	r24, Z+2	; 0x02
    2258:	93 81       	ldd	r25, Z+3	; 0x03
    225a:	20 e0       	ldi	r18, 0x00	; 0
    225c:	3f ef       	ldi	r19, 0xFF	; 255
    225e:	4f e7       	ldi	r20, 0x7F	; 127
    2260:	57 e4       	ldi	r21, 0x47	; 71
    2262:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2266:	18 16       	cp	r1, r24
    2268:	0c f0       	brlt	.+2      	; 0x226c <TRAFFICLIGHT_voidAPP+0x6a6>
    226a:	43 c0       	rjmp	.+134    	; 0x22f2 <TRAFFICLIGHT_voidAPP+0x72c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    226c:	fe 01       	movw	r30, r28
    226e:	e5 58       	subi	r30, 0x85	; 133
    2270:	ff 4f       	sbci	r31, 0xFF	; 255
    2272:	60 81       	ld	r22, Z
    2274:	71 81       	ldd	r23, Z+1	; 0x01
    2276:	82 81       	ldd	r24, Z+2	; 0x02
    2278:	93 81       	ldd	r25, Z+3	; 0x03
    227a:	20 e0       	ldi	r18, 0x00	; 0
    227c:	30 e0       	ldi	r19, 0x00	; 0
    227e:	40 e2       	ldi	r20, 0x20	; 32
    2280:	51 e4       	ldi	r21, 0x41	; 65
    2282:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2286:	dc 01       	movw	r26, r24
    2288:	cb 01       	movw	r24, r22
    228a:	8e 01       	movw	r16, r28
    228c:	0b 58       	subi	r16, 0x8B	; 139
    228e:	1f 4f       	sbci	r17, 0xFF	; 255
    2290:	bc 01       	movw	r22, r24
    2292:	cd 01       	movw	r24, r26
    2294:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2298:	dc 01       	movw	r26, r24
    229a:	cb 01       	movw	r24, r22
    229c:	f8 01       	movw	r30, r16
    229e:	91 83       	std	Z+1, r25	; 0x01
    22a0:	80 83       	st	Z, r24
    22a2:	1f c0       	rjmp	.+62     	; 0x22e2 <TRAFFICLIGHT_voidAPP+0x71c>
    22a4:	fe 01       	movw	r30, r28
    22a6:	ed 58       	subi	r30, 0x8D	; 141
    22a8:	ff 4f       	sbci	r31, 0xFF	; 255
    22aa:	88 ec       	ldi	r24, 0xC8	; 200
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	91 83       	std	Z+1, r25	; 0x01
    22b0:	80 83       	st	Z, r24
    22b2:	fe 01       	movw	r30, r28
    22b4:	ed 58       	subi	r30, 0x8D	; 141
    22b6:	ff 4f       	sbci	r31, 0xFF	; 255
    22b8:	80 81       	ld	r24, Z
    22ba:	91 81       	ldd	r25, Z+1	; 0x01
    22bc:	01 97       	sbiw	r24, 0x01	; 1
    22be:	f1 f7       	brne	.-4      	; 0x22bc <TRAFFICLIGHT_voidAPP+0x6f6>
    22c0:	fe 01       	movw	r30, r28
    22c2:	ed 58       	subi	r30, 0x8D	; 141
    22c4:	ff 4f       	sbci	r31, 0xFF	; 255
    22c6:	91 83       	std	Z+1, r25	; 0x01
    22c8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22ca:	de 01       	movw	r26, r28
    22cc:	ab 58       	subi	r26, 0x8B	; 139
    22ce:	bf 4f       	sbci	r27, 0xFF	; 255
    22d0:	fe 01       	movw	r30, r28
    22d2:	eb 58       	subi	r30, 0x8B	; 139
    22d4:	ff 4f       	sbci	r31, 0xFF	; 255
    22d6:	80 81       	ld	r24, Z
    22d8:	91 81       	ldd	r25, Z+1	; 0x01
    22da:	01 97       	sbiw	r24, 0x01	; 1
    22dc:	11 96       	adiw	r26, 0x01	; 1
    22de:	9c 93       	st	X, r25
    22e0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22e2:	fe 01       	movw	r30, r28
    22e4:	eb 58       	subi	r30, 0x8B	; 139
    22e6:	ff 4f       	sbci	r31, 0xFF	; 255
    22e8:	80 81       	ld	r24, Z
    22ea:	91 81       	ldd	r25, Z+1	; 0x01
    22ec:	00 97       	sbiw	r24, 0x00	; 0
    22ee:	d1 f6       	brne	.-76     	; 0x22a4 <TRAFFICLIGHT_voidAPP+0x6de>
    22f0:	27 c0       	rjmp	.+78     	; 0x2340 <TRAFFICLIGHT_voidAPP+0x77a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22f2:	8e 01       	movw	r16, r28
    22f4:	0b 58       	subi	r16, 0x8B	; 139
    22f6:	1f 4f       	sbci	r17, 0xFF	; 255
    22f8:	fe 01       	movw	r30, r28
    22fa:	e9 58       	subi	r30, 0x89	; 137
    22fc:	ff 4f       	sbci	r31, 0xFF	; 255
    22fe:	60 81       	ld	r22, Z
    2300:	71 81       	ldd	r23, Z+1	; 0x01
    2302:	82 81       	ldd	r24, Z+2	; 0x02
    2304:	93 81       	ldd	r25, Z+3	; 0x03
    2306:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    230a:	dc 01       	movw	r26, r24
    230c:	cb 01       	movw	r24, r22
    230e:	f8 01       	movw	r30, r16
    2310:	91 83       	std	Z+1, r25	; 0x01
    2312:	80 83       	st	Z, r24
    2314:	de 01       	movw	r26, r28
    2316:	af 58       	subi	r26, 0x8F	; 143
    2318:	bf 4f       	sbci	r27, 0xFF	; 255
    231a:	fe 01       	movw	r30, r28
    231c:	eb 58       	subi	r30, 0x8B	; 139
    231e:	ff 4f       	sbci	r31, 0xFF	; 255
    2320:	80 81       	ld	r24, Z
    2322:	91 81       	ldd	r25, Z+1	; 0x01
    2324:	8d 93       	st	X+, r24
    2326:	9c 93       	st	X, r25
    2328:	fe 01       	movw	r30, r28
    232a:	ef 58       	subi	r30, 0x8F	; 143
    232c:	ff 4f       	sbci	r31, 0xFF	; 255
    232e:	80 81       	ld	r24, Z
    2330:	91 81       	ldd	r25, Z+1	; 0x01
    2332:	01 97       	sbiw	r24, 0x01	; 1
    2334:	f1 f7       	brne	.-4      	; 0x2332 <TRAFFICLIGHT_voidAPP+0x76c>
    2336:	fe 01       	movw	r30, r28
    2338:	ef 58       	subi	r30, 0x8F	; 143
    233a:	ff 4f       	sbci	r31, 0xFF	; 255
    233c:	91 83       	std	Z+1, r25	; 0x01
    233e:	80 83       	st	Z, r24
				_delay_ms(20);
				SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    2340:	fe 01       	movw	r30, r28
    2342:	e2 55       	subi	r30, 0x52	; 82
    2344:	ff 4f       	sbci	r31, 0xFF	; 255
    2346:	80 81       	ld	r24, Z
    2348:	60 e0       	ldi	r22, 0x00	; 0
    234a:	ae 01       	movw	r20, r28
    234c:	46 53       	subi	r20, 0x36	; 54
    234e:	5f 4f       	sbci	r21, 0xFF	; 255
    2350:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
				SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    2354:	fe 01       	movw	r30, r28
    2356:	e3 55       	subi	r30, 0x53	; 83
    2358:	ff 4f       	sbci	r31, 0xFF	; 255
    235a:	80 81       	ld	r24, Z
    235c:	9e 01       	movw	r18, r28
    235e:	28 54       	subi	r18, 0x48	; 72
    2360:	3f 4f       	sbci	r19, 0xFF	; 255
    2362:	61 e0       	ldi	r22, 0x01	; 1
    2364:	a9 01       	movw	r20, r18
    2366:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    236a:	fe 01       	movw	r30, r28
    236c:	e3 59       	subi	r30, 0x93	; 147
    236e:	ff 4f       	sbci	r31, 0xFF	; 255
    2370:	80 e0       	ldi	r24, 0x00	; 0
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	a0 ea       	ldi	r26, 0xA0	; 160
    2376:	b1 e4       	ldi	r27, 0x41	; 65
    2378:	80 83       	st	Z, r24
    237a:	91 83       	std	Z+1, r25	; 0x01
    237c:	a2 83       	std	Z+2, r26	; 0x02
    237e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2380:	8e 01       	movw	r16, r28
    2382:	07 59       	subi	r16, 0x97	; 151
    2384:	1f 4f       	sbci	r17, 0xFF	; 255
    2386:	fe 01       	movw	r30, r28
    2388:	e3 59       	subi	r30, 0x93	; 147
    238a:	ff 4f       	sbci	r31, 0xFF	; 255
    238c:	60 81       	ld	r22, Z
    238e:	71 81       	ldd	r23, Z+1	; 0x01
    2390:	82 81       	ldd	r24, Z+2	; 0x02
    2392:	93 81       	ldd	r25, Z+3	; 0x03
    2394:	20 e0       	ldi	r18, 0x00	; 0
    2396:	30 e0       	ldi	r19, 0x00	; 0
    2398:	4a ef       	ldi	r20, 0xFA	; 250
    239a:	54 e4       	ldi	r21, 0x44	; 68
    239c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23a0:	dc 01       	movw	r26, r24
    23a2:	cb 01       	movw	r24, r22
    23a4:	f8 01       	movw	r30, r16
    23a6:	80 83       	st	Z, r24
    23a8:	91 83       	std	Z+1, r25	; 0x01
    23aa:	a2 83       	std	Z+2, r26	; 0x02
    23ac:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    23ae:	fe 01       	movw	r30, r28
    23b0:	e7 59       	subi	r30, 0x97	; 151
    23b2:	ff 4f       	sbci	r31, 0xFF	; 255
    23b4:	60 81       	ld	r22, Z
    23b6:	71 81       	ldd	r23, Z+1	; 0x01
    23b8:	82 81       	ldd	r24, Z+2	; 0x02
    23ba:	93 81       	ldd	r25, Z+3	; 0x03
    23bc:	20 e0       	ldi	r18, 0x00	; 0
    23be:	30 e0       	ldi	r19, 0x00	; 0
    23c0:	40 e8       	ldi	r20, 0x80	; 128
    23c2:	5f e3       	ldi	r21, 0x3F	; 63
    23c4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    23c8:	88 23       	and	r24, r24
    23ca:	44 f4       	brge	.+16     	; 0x23dc <TRAFFICLIGHT_voidAPP+0x816>
		__ticks = 1;
    23cc:	fe 01       	movw	r30, r28
    23ce:	e9 59       	subi	r30, 0x99	; 153
    23d0:	ff 4f       	sbci	r31, 0xFF	; 255
    23d2:	81 e0       	ldi	r24, 0x01	; 1
    23d4:	90 e0       	ldi	r25, 0x00	; 0
    23d6:	91 83       	std	Z+1, r25	; 0x01
    23d8:	80 83       	st	Z, r24
    23da:	64 c0       	rjmp	.+200    	; 0x24a4 <TRAFFICLIGHT_voidAPP+0x8de>
	else if (__tmp > 65535)
    23dc:	fe 01       	movw	r30, r28
    23de:	e7 59       	subi	r30, 0x97	; 151
    23e0:	ff 4f       	sbci	r31, 0xFF	; 255
    23e2:	60 81       	ld	r22, Z
    23e4:	71 81       	ldd	r23, Z+1	; 0x01
    23e6:	82 81       	ldd	r24, Z+2	; 0x02
    23e8:	93 81       	ldd	r25, Z+3	; 0x03
    23ea:	20 e0       	ldi	r18, 0x00	; 0
    23ec:	3f ef       	ldi	r19, 0xFF	; 255
    23ee:	4f e7       	ldi	r20, 0x7F	; 127
    23f0:	57 e4       	ldi	r21, 0x47	; 71
    23f2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    23f6:	18 16       	cp	r1, r24
    23f8:	0c f0       	brlt	.+2      	; 0x23fc <TRAFFICLIGHT_voidAPP+0x836>
    23fa:	43 c0       	rjmp	.+134    	; 0x2482 <TRAFFICLIGHT_voidAPP+0x8bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23fc:	fe 01       	movw	r30, r28
    23fe:	e3 59       	subi	r30, 0x93	; 147
    2400:	ff 4f       	sbci	r31, 0xFF	; 255
    2402:	60 81       	ld	r22, Z
    2404:	71 81       	ldd	r23, Z+1	; 0x01
    2406:	82 81       	ldd	r24, Z+2	; 0x02
    2408:	93 81       	ldd	r25, Z+3	; 0x03
    240a:	20 e0       	ldi	r18, 0x00	; 0
    240c:	30 e0       	ldi	r19, 0x00	; 0
    240e:	40 e2       	ldi	r20, 0x20	; 32
    2410:	51 e4       	ldi	r21, 0x41	; 65
    2412:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2416:	dc 01       	movw	r26, r24
    2418:	cb 01       	movw	r24, r22
    241a:	8e 01       	movw	r16, r28
    241c:	09 59       	subi	r16, 0x99	; 153
    241e:	1f 4f       	sbci	r17, 0xFF	; 255
    2420:	bc 01       	movw	r22, r24
    2422:	cd 01       	movw	r24, r26
    2424:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2428:	dc 01       	movw	r26, r24
    242a:	cb 01       	movw	r24, r22
    242c:	f8 01       	movw	r30, r16
    242e:	91 83       	std	Z+1, r25	; 0x01
    2430:	80 83       	st	Z, r24
    2432:	1f c0       	rjmp	.+62     	; 0x2472 <TRAFFICLIGHT_voidAPP+0x8ac>
    2434:	fe 01       	movw	r30, r28
    2436:	eb 59       	subi	r30, 0x9B	; 155
    2438:	ff 4f       	sbci	r31, 0xFF	; 255
    243a:	88 ec       	ldi	r24, 0xC8	; 200
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	91 83       	std	Z+1, r25	; 0x01
    2440:	80 83       	st	Z, r24
    2442:	fe 01       	movw	r30, r28
    2444:	eb 59       	subi	r30, 0x9B	; 155
    2446:	ff 4f       	sbci	r31, 0xFF	; 255
    2448:	80 81       	ld	r24, Z
    244a:	91 81       	ldd	r25, Z+1	; 0x01
    244c:	01 97       	sbiw	r24, 0x01	; 1
    244e:	f1 f7       	brne	.-4      	; 0x244c <TRAFFICLIGHT_voidAPP+0x886>
    2450:	fe 01       	movw	r30, r28
    2452:	eb 59       	subi	r30, 0x9B	; 155
    2454:	ff 4f       	sbci	r31, 0xFF	; 255
    2456:	91 83       	std	Z+1, r25	; 0x01
    2458:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    245a:	de 01       	movw	r26, r28
    245c:	a9 59       	subi	r26, 0x99	; 153
    245e:	bf 4f       	sbci	r27, 0xFF	; 255
    2460:	fe 01       	movw	r30, r28
    2462:	e9 59       	subi	r30, 0x99	; 153
    2464:	ff 4f       	sbci	r31, 0xFF	; 255
    2466:	80 81       	ld	r24, Z
    2468:	91 81       	ldd	r25, Z+1	; 0x01
    246a:	01 97       	sbiw	r24, 0x01	; 1
    246c:	11 96       	adiw	r26, 0x01	; 1
    246e:	9c 93       	st	X, r25
    2470:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2472:	fe 01       	movw	r30, r28
    2474:	e9 59       	subi	r30, 0x99	; 153
    2476:	ff 4f       	sbci	r31, 0xFF	; 255
    2478:	80 81       	ld	r24, Z
    247a:	91 81       	ldd	r25, Z+1	; 0x01
    247c:	00 97       	sbiw	r24, 0x00	; 0
    247e:	d1 f6       	brne	.-76     	; 0x2434 <TRAFFICLIGHT_voidAPP+0x86e>
    2480:	27 c0       	rjmp	.+78     	; 0x24d0 <TRAFFICLIGHT_voidAPP+0x90a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2482:	8e 01       	movw	r16, r28
    2484:	09 59       	subi	r16, 0x99	; 153
    2486:	1f 4f       	sbci	r17, 0xFF	; 255
    2488:	fe 01       	movw	r30, r28
    248a:	e7 59       	subi	r30, 0x97	; 151
    248c:	ff 4f       	sbci	r31, 0xFF	; 255
    248e:	60 81       	ld	r22, Z
    2490:	71 81       	ldd	r23, Z+1	; 0x01
    2492:	82 81       	ldd	r24, Z+2	; 0x02
    2494:	93 81       	ldd	r25, Z+3	; 0x03
    2496:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    249a:	dc 01       	movw	r26, r24
    249c:	cb 01       	movw	r24, r22
    249e:	f8 01       	movw	r30, r16
    24a0:	91 83       	std	Z+1, r25	; 0x01
    24a2:	80 83       	st	Z, r24
    24a4:	de 01       	movw	r26, r28
    24a6:	ad 59       	subi	r26, 0x9D	; 157
    24a8:	bf 4f       	sbci	r27, 0xFF	; 255
    24aa:	fe 01       	movw	r30, r28
    24ac:	e9 59       	subi	r30, 0x99	; 153
    24ae:	ff 4f       	sbci	r31, 0xFF	; 255
    24b0:	80 81       	ld	r24, Z
    24b2:	91 81       	ldd	r25, Z+1	; 0x01
    24b4:	8d 93       	st	X+, r24
    24b6:	9c 93       	st	X, r25
    24b8:	fe 01       	movw	r30, r28
    24ba:	ed 59       	subi	r30, 0x9D	; 157
    24bc:	ff 4f       	sbci	r31, 0xFF	; 255
    24be:	80 81       	ld	r24, Z
    24c0:	91 81       	ldd	r25, Z+1	; 0x01
    24c2:	01 97       	sbiw	r24, 0x01	; 1
    24c4:	f1 f7       	brne	.-4      	; 0x24c2 <TRAFFICLIGHT_voidAPP+0x8fc>
    24c6:	fe 01       	movw	r30, r28
    24c8:	ed 59       	subi	r30, 0x9D	; 157
    24ca:	ff 4f       	sbci	r31, 0xFF	; 255
    24cc:	91 83       	std	Z+1, r25	; 0x01
    24ce:	80 83       	st	Z, r24
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
	for(j=2; j>=0; j--)
	{
		for(i=9;i>=0;i--)
		{
			for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    24d0:	9e 01       	movw	r18, r28
    24d2:	27 55       	subi	r18, 0x57	; 87
    24d4:	3f 4f       	sbci	r19, 0xFF	; 255
    24d6:	fe 01       	movw	r30, r28
    24d8:	e7 55       	subi	r30, 0x57	; 87
    24da:	ff 4f       	sbci	r31, 0xFF	; 255
    24dc:	80 81       	ld	r24, Z
    24de:	91 81       	ldd	r25, Z+1	; 0x01
    24e0:	a2 81       	ldd	r26, Z+2	; 0x02
    24e2:	b3 81       	ldd	r27, Z+3	; 0x03
    24e4:	01 96       	adiw	r24, 0x01	; 1
    24e6:	a1 1d       	adc	r26, r1
    24e8:	b1 1d       	adc	r27, r1
    24ea:	f9 01       	movw	r30, r18
    24ec:	80 83       	st	Z, r24
    24ee:	91 83       	std	Z+1, r25	; 0x01
    24f0:	a2 83       	std	Z+2, r26	; 0x02
    24f2:	b3 83       	std	Z+3, r27	; 0x03
    24f4:	fe 01       	movw	r30, r28
    24f6:	e7 55       	subi	r30, 0x57	; 87
    24f8:	ff 4f       	sbci	r31, 0xFF	; 255
    24fa:	80 81       	ld	r24, Z
    24fc:	91 81       	ldd	r25, Z+1	; 0x01
    24fe:	a2 81       	ldd	r26, Z+2	; 0x02
    2500:	b3 81       	ldd	r27, Z+3	; 0x03
    2502:	89 31       	cpi	r24, 0x19	; 25
    2504:	91 05       	cpc	r25, r1
    2506:	a1 05       	cpc	r26, r1
    2508:	b1 05       	cpc	r27, r1
    250a:	08 f4       	brcc	.+2      	; 0x250e <TRAFFICLIGHT_voidAPP+0x948>
    250c:	51 ce       	rjmp	.-862    	; 0x21b0 <TRAFFICLIGHT_voidAPP+0x5ea>
	_delay_ms(20);
	SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
	for(j=2; j>=0; j--)
	{
		for(i=9;i>=0;i--)
    250e:	de 01       	movw	r26, r28
    2510:	a2 55       	subi	r26, 0x52	; 82
    2512:	bf 4f       	sbci	r27, 0xFF	; 255
    2514:	fe 01       	movw	r30, r28
    2516:	e2 55       	subi	r30, 0x52	; 82
    2518:	ff 4f       	sbci	r31, 0xFF	; 255
    251a:	80 81       	ld	r24, Z
    251c:	81 50       	subi	r24, 0x01	; 1
    251e:	8c 93       	st	X, r24
    2520:	fe 01       	movw	r30, r28
    2522:	e2 55       	subi	r30, 0x52	; 82
    2524:	ff 4f       	sbci	r31, 0xFF	; 255
    2526:	80 81       	ld	r24, Z
    2528:	88 23       	and	r24, r24
    252a:	0c f0       	brlt	.+2      	; 0x252e <TRAFFICLIGHT_voidAPP+0x968>
    252c:	39 ce       	rjmp	.-910    	; 0x21a0 <TRAFFICLIGHT_voidAPP+0x5da>
	SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
	SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
	_delay_ms(20);
	SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
	for(j=2; j>=0; j--)
    252e:	de 01       	movw	r26, r28
    2530:	a3 55       	subi	r26, 0x53	; 83
    2532:	bf 4f       	sbci	r27, 0xFF	; 255
    2534:	fe 01       	movw	r30, r28
    2536:	e3 55       	subi	r30, 0x53	; 83
    2538:	ff 4f       	sbci	r31, 0xFF	; 255
    253a:	80 81       	ld	r24, Z
    253c:	81 50       	subi	r24, 0x01	; 1
    253e:	8c 93       	st	X, r24
    2540:	fe 01       	movw	r30, r28
    2542:	e3 55       	subi	r30, 0x53	; 83
    2544:	ff 4f       	sbci	r31, 0xFF	; 255
    2546:	80 81       	ld	r24, Z
    2548:	88 23       	and	r24, r24
    254a:	0c f0       	brlt	.+2      	; 0x254e <TRAFFICLIGHT_voidAPP+0x988>
    254c:	23 ce       	rjmp	.-954    	; 0x2194 <TRAFFICLIGHT_voidAPP+0x5ce>
		}
	}


	/*******************start second led*********************/
	LED_u8TurnOff(&LED1);
    254e:	ce 01       	movw	r24, r28
    2550:	81 55       	subi	r24, 0x51	; 81
    2552:	9f 4f       	sbci	r25, 0xFF	; 255
    2554:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <LED_u8TurnOff>
	LED_u8TurnOn(&LED2);
    2558:	ce 01       	movw	r24, r28
    255a:	8e 54       	subi	r24, 0x4E	; 78
    255c:	9f 4f       	sbci	r25, 0xFF	; 255
    255e:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <LED_u8TurnOn>
	j=0;
    2562:	fe 01       	movw	r30, r28
    2564:	e3 55       	subi	r30, 0x53	; 83
    2566:	ff 4f       	sbci	r31, 0xFF	; 255
    2568:	10 82       	st	Z, r1
	for(i=5;i>=0;i--)
    256a:	fe 01       	movw	r30, r28
    256c:	e2 55       	subi	r30, 0x52	; 82
    256e:	ff 4f       	sbci	r31, 0xFF	; 255
    2570:	85 e0       	ldi	r24, 0x05	; 5
    2572:	80 83       	st	Z, r24
    2574:	c0 c1       	rjmp	.+896    	; 0x28f6 <TRAFFICLIGHT_voidAPP+0xd30>
	{
		for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    2576:	fe 01       	movw	r30, r28
    2578:	e7 55       	subi	r30, 0x57	; 87
    257a:	ff 4f       	sbci	r31, 0xFF	; 255
    257c:	10 82       	st	Z, r1
    257e:	11 82       	std	Z+1, r1	; 0x01
    2580:	12 82       	std	Z+2, r1	; 0x02
    2582:	13 82       	std	Z+3, r1	; 0x03
    2584:	a2 c1       	rjmp	.+836    	; 0x28ca <TRAFFICLIGHT_voidAPP+0xd04>
		{
			SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    2586:	fe 01       	movw	r30, r28
    2588:	e3 55       	subi	r30, 0x53	; 83
    258a:	ff 4f       	sbci	r31, 0xFF	; 255
    258c:	80 81       	ld	r24, Z
    258e:	9e 01       	movw	r18, r28
    2590:	28 54       	subi	r18, 0x48	; 72
    2592:	3f 4f       	sbci	r19, 0xFF	; 255
    2594:	60 e0       	ldi	r22, 0x00	; 0
    2596:	a9 01       	movw	r20, r18
    2598:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
			SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    259c:	fe 01       	movw	r30, r28
    259e:	e2 55       	subi	r30, 0x52	; 82
    25a0:	ff 4f       	sbci	r31, 0xFF	; 255
    25a2:	80 81       	ld	r24, Z
    25a4:	61 e0       	ldi	r22, 0x01	; 1
    25a6:	ae 01       	movw	r20, r28
    25a8:	46 53       	subi	r20, 0x36	; 54
    25aa:	5f 4f       	sbci	r21, 0xFF	; 255
    25ac:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    25b0:	fe 01       	movw	r30, r28
    25b2:	e1 5a       	subi	r30, 0xA1	; 161
    25b4:	ff 4f       	sbci	r31, 0xFF	; 255
    25b6:	80 e0       	ldi	r24, 0x00	; 0
    25b8:	90 e0       	ldi	r25, 0x00	; 0
    25ba:	a0 ea       	ldi	r26, 0xA0	; 160
    25bc:	b1 e4       	ldi	r27, 0x41	; 65
    25be:	80 83       	st	Z, r24
    25c0:	91 83       	std	Z+1, r25	; 0x01
    25c2:	a2 83       	std	Z+2, r26	; 0x02
    25c4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25c6:	8e 01       	movw	r16, r28
    25c8:	05 5a       	subi	r16, 0xA5	; 165
    25ca:	1f 4f       	sbci	r17, 0xFF	; 255
    25cc:	fe 01       	movw	r30, r28
    25ce:	e1 5a       	subi	r30, 0xA1	; 161
    25d0:	ff 4f       	sbci	r31, 0xFF	; 255
    25d2:	60 81       	ld	r22, Z
    25d4:	71 81       	ldd	r23, Z+1	; 0x01
    25d6:	82 81       	ldd	r24, Z+2	; 0x02
    25d8:	93 81       	ldd	r25, Z+3	; 0x03
    25da:	20 e0       	ldi	r18, 0x00	; 0
    25dc:	30 e0       	ldi	r19, 0x00	; 0
    25de:	4a ef       	ldi	r20, 0xFA	; 250
    25e0:	54 e4       	ldi	r21, 0x44	; 68
    25e2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    25e6:	dc 01       	movw	r26, r24
    25e8:	cb 01       	movw	r24, r22
    25ea:	f8 01       	movw	r30, r16
    25ec:	80 83       	st	Z, r24
    25ee:	91 83       	std	Z+1, r25	; 0x01
    25f0:	a2 83       	std	Z+2, r26	; 0x02
    25f2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    25f4:	fe 01       	movw	r30, r28
    25f6:	e5 5a       	subi	r30, 0xA5	; 165
    25f8:	ff 4f       	sbci	r31, 0xFF	; 255
    25fa:	60 81       	ld	r22, Z
    25fc:	71 81       	ldd	r23, Z+1	; 0x01
    25fe:	82 81       	ldd	r24, Z+2	; 0x02
    2600:	93 81       	ldd	r25, Z+3	; 0x03
    2602:	20 e0       	ldi	r18, 0x00	; 0
    2604:	30 e0       	ldi	r19, 0x00	; 0
    2606:	40 e8       	ldi	r20, 0x80	; 128
    2608:	5f e3       	ldi	r21, 0x3F	; 63
    260a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    260e:	88 23       	and	r24, r24
    2610:	44 f4       	brge	.+16     	; 0x2622 <TRAFFICLIGHT_voidAPP+0xa5c>
		__ticks = 1;
    2612:	fe 01       	movw	r30, r28
    2614:	e7 5a       	subi	r30, 0xA7	; 167
    2616:	ff 4f       	sbci	r31, 0xFF	; 255
    2618:	81 e0       	ldi	r24, 0x01	; 1
    261a:	90 e0       	ldi	r25, 0x00	; 0
    261c:	91 83       	std	Z+1, r25	; 0x01
    261e:	80 83       	st	Z, r24
    2620:	64 c0       	rjmp	.+200    	; 0x26ea <TRAFFICLIGHT_voidAPP+0xb24>
	else if (__tmp > 65535)
    2622:	fe 01       	movw	r30, r28
    2624:	e5 5a       	subi	r30, 0xA5	; 165
    2626:	ff 4f       	sbci	r31, 0xFF	; 255
    2628:	60 81       	ld	r22, Z
    262a:	71 81       	ldd	r23, Z+1	; 0x01
    262c:	82 81       	ldd	r24, Z+2	; 0x02
    262e:	93 81       	ldd	r25, Z+3	; 0x03
    2630:	20 e0       	ldi	r18, 0x00	; 0
    2632:	3f ef       	ldi	r19, 0xFF	; 255
    2634:	4f e7       	ldi	r20, 0x7F	; 127
    2636:	57 e4       	ldi	r21, 0x47	; 71
    2638:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    263c:	18 16       	cp	r1, r24
    263e:	0c f0       	brlt	.+2      	; 0x2642 <TRAFFICLIGHT_voidAPP+0xa7c>
    2640:	43 c0       	rjmp	.+134    	; 0x26c8 <TRAFFICLIGHT_voidAPP+0xb02>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2642:	fe 01       	movw	r30, r28
    2644:	e1 5a       	subi	r30, 0xA1	; 161
    2646:	ff 4f       	sbci	r31, 0xFF	; 255
    2648:	60 81       	ld	r22, Z
    264a:	71 81       	ldd	r23, Z+1	; 0x01
    264c:	82 81       	ldd	r24, Z+2	; 0x02
    264e:	93 81       	ldd	r25, Z+3	; 0x03
    2650:	20 e0       	ldi	r18, 0x00	; 0
    2652:	30 e0       	ldi	r19, 0x00	; 0
    2654:	40 e2       	ldi	r20, 0x20	; 32
    2656:	51 e4       	ldi	r21, 0x41	; 65
    2658:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    265c:	dc 01       	movw	r26, r24
    265e:	cb 01       	movw	r24, r22
    2660:	8e 01       	movw	r16, r28
    2662:	07 5a       	subi	r16, 0xA7	; 167
    2664:	1f 4f       	sbci	r17, 0xFF	; 255
    2666:	bc 01       	movw	r22, r24
    2668:	cd 01       	movw	r24, r26
    266a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    266e:	dc 01       	movw	r26, r24
    2670:	cb 01       	movw	r24, r22
    2672:	f8 01       	movw	r30, r16
    2674:	91 83       	std	Z+1, r25	; 0x01
    2676:	80 83       	st	Z, r24
    2678:	1f c0       	rjmp	.+62     	; 0x26b8 <TRAFFICLIGHT_voidAPP+0xaf2>
    267a:	fe 01       	movw	r30, r28
    267c:	e9 5a       	subi	r30, 0xA9	; 169
    267e:	ff 4f       	sbci	r31, 0xFF	; 255
    2680:	88 ec       	ldi	r24, 0xC8	; 200
    2682:	90 e0       	ldi	r25, 0x00	; 0
    2684:	91 83       	std	Z+1, r25	; 0x01
    2686:	80 83       	st	Z, r24
    2688:	fe 01       	movw	r30, r28
    268a:	e9 5a       	subi	r30, 0xA9	; 169
    268c:	ff 4f       	sbci	r31, 0xFF	; 255
    268e:	80 81       	ld	r24, Z
    2690:	91 81       	ldd	r25, Z+1	; 0x01
    2692:	01 97       	sbiw	r24, 0x01	; 1
    2694:	f1 f7       	brne	.-4      	; 0x2692 <TRAFFICLIGHT_voidAPP+0xacc>
    2696:	fe 01       	movw	r30, r28
    2698:	e9 5a       	subi	r30, 0xA9	; 169
    269a:	ff 4f       	sbci	r31, 0xFF	; 255
    269c:	91 83       	std	Z+1, r25	; 0x01
    269e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26a0:	de 01       	movw	r26, r28
    26a2:	a7 5a       	subi	r26, 0xA7	; 167
    26a4:	bf 4f       	sbci	r27, 0xFF	; 255
    26a6:	fe 01       	movw	r30, r28
    26a8:	e7 5a       	subi	r30, 0xA7	; 167
    26aa:	ff 4f       	sbci	r31, 0xFF	; 255
    26ac:	80 81       	ld	r24, Z
    26ae:	91 81       	ldd	r25, Z+1	; 0x01
    26b0:	01 97       	sbiw	r24, 0x01	; 1
    26b2:	11 96       	adiw	r26, 0x01	; 1
    26b4:	9c 93       	st	X, r25
    26b6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26b8:	fe 01       	movw	r30, r28
    26ba:	e7 5a       	subi	r30, 0xA7	; 167
    26bc:	ff 4f       	sbci	r31, 0xFF	; 255
    26be:	80 81       	ld	r24, Z
    26c0:	91 81       	ldd	r25, Z+1	; 0x01
    26c2:	00 97       	sbiw	r24, 0x00	; 0
    26c4:	d1 f6       	brne	.-76     	; 0x267a <TRAFFICLIGHT_voidAPP+0xab4>
    26c6:	27 c0       	rjmp	.+78     	; 0x2716 <TRAFFICLIGHT_voidAPP+0xb50>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26c8:	8e 01       	movw	r16, r28
    26ca:	07 5a       	subi	r16, 0xA7	; 167
    26cc:	1f 4f       	sbci	r17, 0xFF	; 255
    26ce:	fe 01       	movw	r30, r28
    26d0:	e5 5a       	subi	r30, 0xA5	; 165
    26d2:	ff 4f       	sbci	r31, 0xFF	; 255
    26d4:	60 81       	ld	r22, Z
    26d6:	71 81       	ldd	r23, Z+1	; 0x01
    26d8:	82 81       	ldd	r24, Z+2	; 0x02
    26da:	93 81       	ldd	r25, Z+3	; 0x03
    26dc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26e0:	dc 01       	movw	r26, r24
    26e2:	cb 01       	movw	r24, r22
    26e4:	f8 01       	movw	r30, r16
    26e6:	91 83       	std	Z+1, r25	; 0x01
    26e8:	80 83       	st	Z, r24
    26ea:	de 01       	movw	r26, r28
    26ec:	ab 5a       	subi	r26, 0xAB	; 171
    26ee:	bf 4f       	sbci	r27, 0xFF	; 255
    26f0:	fe 01       	movw	r30, r28
    26f2:	e7 5a       	subi	r30, 0xA7	; 167
    26f4:	ff 4f       	sbci	r31, 0xFF	; 255
    26f6:	80 81       	ld	r24, Z
    26f8:	91 81       	ldd	r25, Z+1	; 0x01
    26fa:	8d 93       	st	X+, r24
    26fc:	9c 93       	st	X, r25
    26fe:	fe 01       	movw	r30, r28
    2700:	eb 5a       	subi	r30, 0xAB	; 171
    2702:	ff 4f       	sbci	r31, 0xFF	; 255
    2704:	80 81       	ld	r24, Z
    2706:	91 81       	ldd	r25, Z+1	; 0x01
    2708:	01 97       	sbiw	r24, 0x01	; 1
    270a:	f1 f7       	brne	.-4      	; 0x2708 <TRAFFICLIGHT_voidAPP+0xb42>
    270c:	fe 01       	movw	r30, r28
    270e:	eb 5a       	subi	r30, 0xAB	; 171
    2710:	ff 4f       	sbci	r31, 0xFF	; 255
    2712:	91 83       	std	Z+1, r25	; 0x01
    2714:	80 83       	st	Z, r24
			_delay_ms(20);
			SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    2716:	fe 01       	movw	r30, r28
    2718:	e2 55       	subi	r30, 0x52	; 82
    271a:	ff 4f       	sbci	r31, 0xFF	; 255
    271c:	80 81       	ld	r24, Z
    271e:	60 e0       	ldi	r22, 0x00	; 0
    2720:	ae 01       	movw	r20, r28
    2722:	46 53       	subi	r20, 0x36	; 54
    2724:	5f 4f       	sbci	r21, 0xFF	; 255
    2726:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
			SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    272a:	fe 01       	movw	r30, r28
    272c:	e3 55       	subi	r30, 0x53	; 83
    272e:	ff 4f       	sbci	r31, 0xFF	; 255
    2730:	80 81       	ld	r24, Z
    2732:	9e 01       	movw	r18, r28
    2734:	28 54       	subi	r18, 0x48	; 72
    2736:	3f 4f       	sbci	r19, 0xFF	; 255
    2738:	61 e0       	ldi	r22, 0x01	; 1
    273a:	a9 01       	movw	r20, r18
    273c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    2740:	fe 01       	movw	r30, r28
    2742:	ef 5a       	subi	r30, 0xAF	; 175
    2744:	ff 4f       	sbci	r31, 0xFF	; 255
    2746:	80 e0       	ldi	r24, 0x00	; 0
    2748:	90 e0       	ldi	r25, 0x00	; 0
    274a:	a0 ea       	ldi	r26, 0xA0	; 160
    274c:	b1 e4       	ldi	r27, 0x41	; 65
    274e:	80 83       	st	Z, r24
    2750:	91 83       	std	Z+1, r25	; 0x01
    2752:	a2 83       	std	Z+2, r26	; 0x02
    2754:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2756:	8e 01       	movw	r16, r28
    2758:	03 5b       	subi	r16, 0xB3	; 179
    275a:	1f 4f       	sbci	r17, 0xFF	; 255
    275c:	fe 01       	movw	r30, r28
    275e:	ef 5a       	subi	r30, 0xAF	; 175
    2760:	ff 4f       	sbci	r31, 0xFF	; 255
    2762:	60 81       	ld	r22, Z
    2764:	71 81       	ldd	r23, Z+1	; 0x01
    2766:	82 81       	ldd	r24, Z+2	; 0x02
    2768:	93 81       	ldd	r25, Z+3	; 0x03
    276a:	20 e0       	ldi	r18, 0x00	; 0
    276c:	30 e0       	ldi	r19, 0x00	; 0
    276e:	4a ef       	ldi	r20, 0xFA	; 250
    2770:	54 e4       	ldi	r21, 0x44	; 68
    2772:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2776:	dc 01       	movw	r26, r24
    2778:	cb 01       	movw	r24, r22
    277a:	f8 01       	movw	r30, r16
    277c:	80 83       	st	Z, r24
    277e:	91 83       	std	Z+1, r25	; 0x01
    2780:	a2 83       	std	Z+2, r26	; 0x02
    2782:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2784:	fe 01       	movw	r30, r28
    2786:	e3 5b       	subi	r30, 0xB3	; 179
    2788:	ff 4f       	sbci	r31, 0xFF	; 255
    278a:	60 81       	ld	r22, Z
    278c:	71 81       	ldd	r23, Z+1	; 0x01
    278e:	82 81       	ldd	r24, Z+2	; 0x02
    2790:	93 81       	ldd	r25, Z+3	; 0x03
    2792:	20 e0       	ldi	r18, 0x00	; 0
    2794:	30 e0       	ldi	r19, 0x00	; 0
    2796:	40 e8       	ldi	r20, 0x80	; 128
    2798:	5f e3       	ldi	r21, 0x3F	; 63
    279a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    279e:	88 23       	and	r24, r24
    27a0:	44 f4       	brge	.+16     	; 0x27b2 <TRAFFICLIGHT_voidAPP+0xbec>
		__ticks = 1;
    27a2:	fe 01       	movw	r30, r28
    27a4:	e5 5b       	subi	r30, 0xB5	; 181
    27a6:	ff 4f       	sbci	r31, 0xFF	; 255
    27a8:	81 e0       	ldi	r24, 0x01	; 1
    27aa:	90 e0       	ldi	r25, 0x00	; 0
    27ac:	91 83       	std	Z+1, r25	; 0x01
    27ae:	80 83       	st	Z, r24
    27b0:	64 c0       	rjmp	.+200    	; 0x287a <TRAFFICLIGHT_voidAPP+0xcb4>
	else if (__tmp > 65535)
    27b2:	fe 01       	movw	r30, r28
    27b4:	e3 5b       	subi	r30, 0xB3	; 179
    27b6:	ff 4f       	sbci	r31, 0xFF	; 255
    27b8:	60 81       	ld	r22, Z
    27ba:	71 81       	ldd	r23, Z+1	; 0x01
    27bc:	82 81       	ldd	r24, Z+2	; 0x02
    27be:	93 81       	ldd	r25, Z+3	; 0x03
    27c0:	20 e0       	ldi	r18, 0x00	; 0
    27c2:	3f ef       	ldi	r19, 0xFF	; 255
    27c4:	4f e7       	ldi	r20, 0x7F	; 127
    27c6:	57 e4       	ldi	r21, 0x47	; 71
    27c8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    27cc:	18 16       	cp	r1, r24
    27ce:	0c f0       	brlt	.+2      	; 0x27d2 <TRAFFICLIGHT_voidAPP+0xc0c>
    27d0:	43 c0       	rjmp	.+134    	; 0x2858 <TRAFFICLIGHT_voidAPP+0xc92>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27d2:	fe 01       	movw	r30, r28
    27d4:	ef 5a       	subi	r30, 0xAF	; 175
    27d6:	ff 4f       	sbci	r31, 0xFF	; 255
    27d8:	60 81       	ld	r22, Z
    27da:	71 81       	ldd	r23, Z+1	; 0x01
    27dc:	82 81       	ldd	r24, Z+2	; 0x02
    27de:	93 81       	ldd	r25, Z+3	; 0x03
    27e0:	20 e0       	ldi	r18, 0x00	; 0
    27e2:	30 e0       	ldi	r19, 0x00	; 0
    27e4:	40 e2       	ldi	r20, 0x20	; 32
    27e6:	51 e4       	ldi	r21, 0x41	; 65
    27e8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    27ec:	dc 01       	movw	r26, r24
    27ee:	cb 01       	movw	r24, r22
    27f0:	8e 01       	movw	r16, r28
    27f2:	05 5b       	subi	r16, 0xB5	; 181
    27f4:	1f 4f       	sbci	r17, 0xFF	; 255
    27f6:	bc 01       	movw	r22, r24
    27f8:	cd 01       	movw	r24, r26
    27fa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    27fe:	dc 01       	movw	r26, r24
    2800:	cb 01       	movw	r24, r22
    2802:	f8 01       	movw	r30, r16
    2804:	91 83       	std	Z+1, r25	; 0x01
    2806:	80 83       	st	Z, r24
    2808:	1f c0       	rjmp	.+62     	; 0x2848 <TRAFFICLIGHT_voidAPP+0xc82>
    280a:	fe 01       	movw	r30, r28
    280c:	e7 5b       	subi	r30, 0xB7	; 183
    280e:	ff 4f       	sbci	r31, 0xFF	; 255
    2810:	88 ec       	ldi	r24, 0xC8	; 200
    2812:	90 e0       	ldi	r25, 0x00	; 0
    2814:	91 83       	std	Z+1, r25	; 0x01
    2816:	80 83       	st	Z, r24
    2818:	fe 01       	movw	r30, r28
    281a:	e7 5b       	subi	r30, 0xB7	; 183
    281c:	ff 4f       	sbci	r31, 0xFF	; 255
    281e:	80 81       	ld	r24, Z
    2820:	91 81       	ldd	r25, Z+1	; 0x01
    2822:	01 97       	sbiw	r24, 0x01	; 1
    2824:	f1 f7       	brne	.-4      	; 0x2822 <TRAFFICLIGHT_voidAPP+0xc5c>
    2826:	fe 01       	movw	r30, r28
    2828:	e7 5b       	subi	r30, 0xB7	; 183
    282a:	ff 4f       	sbci	r31, 0xFF	; 255
    282c:	91 83       	std	Z+1, r25	; 0x01
    282e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2830:	de 01       	movw	r26, r28
    2832:	a5 5b       	subi	r26, 0xB5	; 181
    2834:	bf 4f       	sbci	r27, 0xFF	; 255
    2836:	fe 01       	movw	r30, r28
    2838:	e5 5b       	subi	r30, 0xB5	; 181
    283a:	ff 4f       	sbci	r31, 0xFF	; 255
    283c:	80 81       	ld	r24, Z
    283e:	91 81       	ldd	r25, Z+1	; 0x01
    2840:	01 97       	sbiw	r24, 0x01	; 1
    2842:	11 96       	adiw	r26, 0x01	; 1
    2844:	9c 93       	st	X, r25
    2846:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2848:	fe 01       	movw	r30, r28
    284a:	e5 5b       	subi	r30, 0xB5	; 181
    284c:	ff 4f       	sbci	r31, 0xFF	; 255
    284e:	80 81       	ld	r24, Z
    2850:	91 81       	ldd	r25, Z+1	; 0x01
    2852:	00 97       	sbiw	r24, 0x00	; 0
    2854:	d1 f6       	brne	.-76     	; 0x280a <TRAFFICLIGHT_voidAPP+0xc44>
    2856:	27 c0       	rjmp	.+78     	; 0x28a6 <TRAFFICLIGHT_voidAPP+0xce0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2858:	8e 01       	movw	r16, r28
    285a:	05 5b       	subi	r16, 0xB5	; 181
    285c:	1f 4f       	sbci	r17, 0xFF	; 255
    285e:	fe 01       	movw	r30, r28
    2860:	e3 5b       	subi	r30, 0xB3	; 179
    2862:	ff 4f       	sbci	r31, 0xFF	; 255
    2864:	60 81       	ld	r22, Z
    2866:	71 81       	ldd	r23, Z+1	; 0x01
    2868:	82 81       	ldd	r24, Z+2	; 0x02
    286a:	93 81       	ldd	r25, Z+3	; 0x03
    286c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2870:	dc 01       	movw	r26, r24
    2872:	cb 01       	movw	r24, r22
    2874:	f8 01       	movw	r30, r16
    2876:	91 83       	std	Z+1, r25	; 0x01
    2878:	80 83       	st	Z, r24
    287a:	de 01       	movw	r26, r28
    287c:	a9 5b       	subi	r26, 0xB9	; 185
    287e:	bf 4f       	sbci	r27, 0xFF	; 255
    2880:	fe 01       	movw	r30, r28
    2882:	e5 5b       	subi	r30, 0xB5	; 181
    2884:	ff 4f       	sbci	r31, 0xFF	; 255
    2886:	80 81       	ld	r24, Z
    2888:	91 81       	ldd	r25, Z+1	; 0x01
    288a:	8d 93       	st	X+, r24
    288c:	9c 93       	st	X, r25
    288e:	fe 01       	movw	r30, r28
    2890:	e9 5b       	subi	r30, 0xB9	; 185
    2892:	ff 4f       	sbci	r31, 0xFF	; 255
    2894:	80 81       	ld	r24, Z
    2896:	91 81       	ldd	r25, Z+1	; 0x01
    2898:	01 97       	sbiw	r24, 0x01	; 1
    289a:	f1 f7       	brne	.-4      	; 0x2898 <TRAFFICLIGHT_voidAPP+0xcd2>
    289c:	fe 01       	movw	r30, r28
    289e:	e9 5b       	subi	r30, 0xB9	; 185
    28a0:	ff 4f       	sbci	r31, 0xFF	; 255
    28a2:	91 83       	std	Z+1, r25	; 0x01
    28a4:	80 83       	st	Z, r24
	LED_u8TurnOff(&LED1);
	LED_u8TurnOn(&LED2);
	j=0;
	for(i=5;i>=0;i--)
	{
		for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    28a6:	9e 01       	movw	r18, r28
    28a8:	27 55       	subi	r18, 0x57	; 87
    28aa:	3f 4f       	sbci	r19, 0xFF	; 255
    28ac:	fe 01       	movw	r30, r28
    28ae:	e7 55       	subi	r30, 0x57	; 87
    28b0:	ff 4f       	sbci	r31, 0xFF	; 255
    28b2:	80 81       	ld	r24, Z
    28b4:	91 81       	ldd	r25, Z+1	; 0x01
    28b6:	a2 81       	ldd	r26, Z+2	; 0x02
    28b8:	b3 81       	ldd	r27, Z+3	; 0x03
    28ba:	01 96       	adiw	r24, 0x01	; 1
    28bc:	a1 1d       	adc	r26, r1
    28be:	b1 1d       	adc	r27, r1
    28c0:	f9 01       	movw	r30, r18
    28c2:	80 83       	st	Z, r24
    28c4:	91 83       	std	Z+1, r25	; 0x01
    28c6:	a2 83       	std	Z+2, r26	; 0x02
    28c8:	b3 83       	std	Z+3, r27	; 0x03
    28ca:	fe 01       	movw	r30, r28
    28cc:	e7 55       	subi	r30, 0x57	; 87
    28ce:	ff 4f       	sbci	r31, 0xFF	; 255
    28d0:	80 81       	ld	r24, Z
    28d2:	91 81       	ldd	r25, Z+1	; 0x01
    28d4:	a2 81       	ldd	r26, Z+2	; 0x02
    28d6:	b3 81       	ldd	r27, Z+3	; 0x03
    28d8:	89 31       	cpi	r24, 0x19	; 25
    28da:	91 05       	cpc	r25, r1
    28dc:	a1 05       	cpc	r26, r1
    28de:	b1 05       	cpc	r27, r1
    28e0:	08 f4       	brcc	.+2      	; 0x28e4 <TRAFFICLIGHT_voidAPP+0xd1e>
    28e2:	51 ce       	rjmp	.-862    	; 0x2586 <TRAFFICLIGHT_voidAPP+0x9c0>

	/*******************start second led*********************/
	LED_u8TurnOff(&LED1);
	LED_u8TurnOn(&LED2);
	j=0;
	for(i=5;i>=0;i--)
    28e4:	de 01       	movw	r26, r28
    28e6:	a2 55       	subi	r26, 0x52	; 82
    28e8:	bf 4f       	sbci	r27, 0xFF	; 255
    28ea:	fe 01       	movw	r30, r28
    28ec:	e2 55       	subi	r30, 0x52	; 82
    28ee:	ff 4f       	sbci	r31, 0xFF	; 255
    28f0:	80 81       	ld	r24, Z
    28f2:	81 50       	subi	r24, 0x01	; 1
    28f4:	8c 93       	st	X, r24
    28f6:	fe 01       	movw	r30, r28
    28f8:	e2 55       	subi	r30, 0x52	; 82
    28fa:	ff 4f       	sbci	r31, 0xFF	; 255
    28fc:	80 81       	ld	r24, Z
    28fe:	88 23       	and	r24, r24
    2900:	0c f0       	brlt	.+2      	; 0x2904 <TRAFFICLIGHT_voidAPP+0xd3e>
    2902:	39 ce       	rjmp	.-910    	; 0x2576 <TRAFFICLIGHT_voidAPP+0x9b0>
			_delay_ms(20);
		}

	}
	/*******************start third led*********************/
	LED_u8TurnOff(&LED2);
    2904:	ce 01       	movw	r24, r28
    2906:	8e 54       	subi	r24, 0x4E	; 78
    2908:	9f 4f       	sbci	r25, 0xFF	; 255
    290a:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <LED_u8TurnOff>
	LED_u8TurnOn(&LED3);
    290e:	ce 01       	movw	r24, r28
    2910:	8b 54       	subi	r24, 0x4B	; 75
    2912:	9f 4f       	sbci	r25, 0xFF	; 255
    2914:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <LED_u8TurnOn>
	j=3;
    2918:	fe 01       	movw	r30, r28
    291a:	e3 55       	subi	r30, 0x53	; 83
    291c:	ff 4f       	sbci	r31, 0xFF	; 255
    291e:	83 e0       	ldi	r24, 0x03	; 3
    2920:	80 83       	st	Z, r24
	i=0;
    2922:	fe 01       	movw	r30, r28
    2924:	e2 55       	subi	r30, 0x52	; 82
    2926:	ff 4f       	sbci	r31, 0xFF	; 255
    2928:	10 82       	st	Z, r1
	for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    292a:	fe 01       	movw	r30, r28
    292c:	e7 55       	subi	r30, 0x57	; 87
    292e:	ff 4f       	sbci	r31, 0xFF	; 255
    2930:	10 82       	st	Z, r1
    2932:	11 82       	std	Z+1, r1	; 0x01
    2934:	12 82       	std	Z+2, r1	; 0x02
    2936:	13 82       	std	Z+3, r1	; 0x03
    2938:	33 c1       	rjmp	.+614    	; 0x2ba0 <TRAFFICLIGHT_voidAPP+0xfda>
	{
		SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    293a:	fe 01       	movw	r30, r28
    293c:	e3 55       	subi	r30, 0x53	; 83
    293e:	ff 4f       	sbci	r31, 0xFF	; 255
    2940:	80 81       	ld	r24, Z
    2942:	9e 01       	movw	r18, r28
    2944:	28 54       	subi	r18, 0x48	; 72
    2946:	3f 4f       	sbci	r19, 0xFF	; 255
    2948:	60 e0       	ldi	r22, 0x00	; 0
    294a:	a9 01       	movw	r20, r18
    294c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
		SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    2950:	fe 01       	movw	r30, r28
    2952:	e2 55       	subi	r30, 0x52	; 82
    2954:	ff 4f       	sbci	r31, 0xFF	; 255
    2956:	80 81       	ld	r24, Z
    2958:	61 e0       	ldi	r22, 0x01	; 1
    295a:	ae 01       	movw	r20, r28
    295c:	46 53       	subi	r20, 0x36	; 54
    295e:	5f 4f       	sbci	r21, 0xFF	; 255
    2960:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    2964:	fe 01       	movw	r30, r28
    2966:	ed 5b       	subi	r30, 0xBD	; 189
    2968:	ff 4f       	sbci	r31, 0xFF	; 255
    296a:	80 e0       	ldi	r24, 0x00	; 0
    296c:	90 e0       	ldi	r25, 0x00	; 0
    296e:	a0 ea       	ldi	r26, 0xA0	; 160
    2970:	b1 e4       	ldi	r27, 0x41	; 65
    2972:	80 83       	st	Z, r24
    2974:	91 83       	std	Z+1, r25	; 0x01
    2976:	a2 83       	std	Z+2, r26	; 0x02
    2978:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    297a:	8e 01       	movw	r16, r28
    297c:	01 5c       	subi	r16, 0xC1	; 193
    297e:	1f 4f       	sbci	r17, 0xFF	; 255
    2980:	fe 01       	movw	r30, r28
    2982:	ed 5b       	subi	r30, 0xBD	; 189
    2984:	ff 4f       	sbci	r31, 0xFF	; 255
    2986:	60 81       	ld	r22, Z
    2988:	71 81       	ldd	r23, Z+1	; 0x01
    298a:	82 81       	ldd	r24, Z+2	; 0x02
    298c:	93 81       	ldd	r25, Z+3	; 0x03
    298e:	20 e0       	ldi	r18, 0x00	; 0
    2990:	30 e0       	ldi	r19, 0x00	; 0
    2992:	4a ef       	ldi	r20, 0xFA	; 250
    2994:	54 e4       	ldi	r21, 0x44	; 68
    2996:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    299a:	dc 01       	movw	r26, r24
    299c:	cb 01       	movw	r24, r22
    299e:	f8 01       	movw	r30, r16
    29a0:	80 83       	st	Z, r24
    29a2:	91 83       	std	Z+1, r25	; 0x01
    29a4:	a2 83       	std	Z+2, r26	; 0x02
    29a6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    29a8:	fe 01       	movw	r30, r28
    29aa:	ff 96       	adiw	r30, 0x3f	; 63
    29ac:	60 81       	ld	r22, Z
    29ae:	71 81       	ldd	r23, Z+1	; 0x01
    29b0:	82 81       	ldd	r24, Z+2	; 0x02
    29b2:	93 81       	ldd	r25, Z+3	; 0x03
    29b4:	20 e0       	ldi	r18, 0x00	; 0
    29b6:	30 e0       	ldi	r19, 0x00	; 0
    29b8:	40 e8       	ldi	r20, 0x80	; 128
    29ba:	5f e3       	ldi	r21, 0x3F	; 63
    29bc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    29c0:	88 23       	and	r24, r24
    29c2:	2c f4       	brge	.+10     	; 0x29ce <TRAFFICLIGHT_voidAPP+0xe08>
		__ticks = 1;
    29c4:	81 e0       	ldi	r24, 0x01	; 1
    29c6:	90 e0       	ldi	r25, 0x00	; 0
    29c8:	9e af       	std	Y+62, r25	; 0x3e
    29ca:	8d af       	std	Y+61, r24	; 0x3d
    29cc:	46 c0       	rjmp	.+140    	; 0x2a5a <TRAFFICLIGHT_voidAPP+0xe94>
	else if (__tmp > 65535)
    29ce:	fe 01       	movw	r30, r28
    29d0:	ff 96       	adiw	r30, 0x3f	; 63
    29d2:	60 81       	ld	r22, Z
    29d4:	71 81       	ldd	r23, Z+1	; 0x01
    29d6:	82 81       	ldd	r24, Z+2	; 0x02
    29d8:	93 81       	ldd	r25, Z+3	; 0x03
    29da:	20 e0       	ldi	r18, 0x00	; 0
    29dc:	3f ef       	ldi	r19, 0xFF	; 255
    29de:	4f e7       	ldi	r20, 0x7F	; 127
    29e0:	57 e4       	ldi	r21, 0x47	; 71
    29e2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    29e6:	18 16       	cp	r1, r24
    29e8:	64 f5       	brge	.+88     	; 0x2a42 <TRAFFICLIGHT_voidAPP+0xe7c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29ea:	fe 01       	movw	r30, r28
    29ec:	ed 5b       	subi	r30, 0xBD	; 189
    29ee:	ff 4f       	sbci	r31, 0xFF	; 255
    29f0:	60 81       	ld	r22, Z
    29f2:	71 81       	ldd	r23, Z+1	; 0x01
    29f4:	82 81       	ldd	r24, Z+2	; 0x02
    29f6:	93 81       	ldd	r25, Z+3	; 0x03
    29f8:	20 e0       	ldi	r18, 0x00	; 0
    29fa:	30 e0       	ldi	r19, 0x00	; 0
    29fc:	40 e2       	ldi	r20, 0x20	; 32
    29fe:	51 e4       	ldi	r21, 0x41	; 65
    2a00:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2a04:	dc 01       	movw	r26, r24
    2a06:	cb 01       	movw	r24, r22
    2a08:	bc 01       	movw	r22, r24
    2a0a:	cd 01       	movw	r24, r26
    2a0c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2a10:	dc 01       	movw	r26, r24
    2a12:	cb 01       	movw	r24, r22
    2a14:	9e af       	std	Y+62, r25	; 0x3e
    2a16:	8d af       	std	Y+61, r24	; 0x3d
    2a18:	0f c0       	rjmp	.+30     	; 0x2a38 <TRAFFICLIGHT_voidAPP+0xe72>
    2a1a:	88 ec       	ldi	r24, 0xC8	; 200
    2a1c:	90 e0       	ldi	r25, 0x00	; 0
    2a1e:	9c af       	std	Y+60, r25	; 0x3c
    2a20:	8b af       	std	Y+59, r24	; 0x3b
    2a22:	8b ad       	ldd	r24, Y+59	; 0x3b
    2a24:	9c ad       	ldd	r25, Y+60	; 0x3c
    2a26:	01 97       	sbiw	r24, 0x01	; 1
    2a28:	f1 f7       	brne	.-4      	; 0x2a26 <TRAFFICLIGHT_voidAPP+0xe60>
    2a2a:	9c af       	std	Y+60, r25	; 0x3c
    2a2c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a2e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2a30:	9e ad       	ldd	r25, Y+62	; 0x3e
    2a32:	01 97       	sbiw	r24, 0x01	; 1
    2a34:	9e af       	std	Y+62, r25	; 0x3e
    2a36:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a38:	8d ad       	ldd	r24, Y+61	; 0x3d
    2a3a:	9e ad       	ldd	r25, Y+62	; 0x3e
    2a3c:	00 97       	sbiw	r24, 0x00	; 0
    2a3e:	69 f7       	brne	.-38     	; 0x2a1a <TRAFFICLIGHT_voidAPP+0xe54>
    2a40:	16 c0       	rjmp	.+44     	; 0x2a6e <TRAFFICLIGHT_voidAPP+0xea8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a42:	fe 01       	movw	r30, r28
    2a44:	ff 96       	adiw	r30, 0x3f	; 63
    2a46:	60 81       	ld	r22, Z
    2a48:	71 81       	ldd	r23, Z+1	; 0x01
    2a4a:	82 81       	ldd	r24, Z+2	; 0x02
    2a4c:	93 81       	ldd	r25, Z+3	; 0x03
    2a4e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2a52:	dc 01       	movw	r26, r24
    2a54:	cb 01       	movw	r24, r22
    2a56:	9e af       	std	Y+62, r25	; 0x3e
    2a58:	8d af       	std	Y+61, r24	; 0x3d
    2a5a:	8d ad       	ldd	r24, Y+61	; 0x3d
    2a5c:	9e ad       	ldd	r25, Y+62	; 0x3e
    2a5e:	9a af       	std	Y+58, r25	; 0x3a
    2a60:	89 af       	std	Y+57, r24	; 0x39
    2a62:	89 ad       	ldd	r24, Y+57	; 0x39
    2a64:	9a ad       	ldd	r25, Y+58	; 0x3a
    2a66:	01 97       	sbiw	r24, 0x01	; 1
    2a68:	f1 f7       	brne	.-4      	; 0x2a66 <TRAFFICLIGHT_voidAPP+0xea0>
    2a6a:	9a af       	std	Y+58, r25	; 0x3a
    2a6c:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(20);
		SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    2a6e:	fe 01       	movw	r30, r28
    2a70:	e2 55       	subi	r30, 0x52	; 82
    2a72:	ff 4f       	sbci	r31, 0xFF	; 255
    2a74:	80 81       	ld	r24, Z
    2a76:	60 e0       	ldi	r22, 0x00	; 0
    2a78:	ae 01       	movw	r20, r28
    2a7a:	46 53       	subi	r20, 0x36	; 54
    2a7c:	5f 4f       	sbci	r21, 0xFF	; 255
    2a7e:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
		SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    2a82:	fe 01       	movw	r30, r28
    2a84:	e3 55       	subi	r30, 0x53	; 83
    2a86:	ff 4f       	sbci	r31, 0xFF	; 255
    2a88:	80 81       	ld	r24, Z
    2a8a:	9e 01       	movw	r18, r28
    2a8c:	28 54       	subi	r18, 0x48	; 72
    2a8e:	3f 4f       	sbci	r19, 0xFF	; 255
    2a90:	61 e0       	ldi	r22, 0x01	; 1
    2a92:	a9 01       	movw	r20, r18
    2a94:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    2a98:	80 e0       	ldi	r24, 0x00	; 0
    2a9a:	90 e0       	ldi	r25, 0x00	; 0
    2a9c:	a0 ea       	ldi	r26, 0xA0	; 160
    2a9e:	b1 e4       	ldi	r27, 0x41	; 65
    2aa0:	8d ab       	std	Y+53, r24	; 0x35
    2aa2:	9e ab       	std	Y+54, r25	; 0x36
    2aa4:	af ab       	std	Y+55, r26	; 0x37
    2aa6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2aa8:	6d a9       	ldd	r22, Y+53	; 0x35
    2aaa:	7e a9       	ldd	r23, Y+54	; 0x36
    2aac:	8f a9       	ldd	r24, Y+55	; 0x37
    2aae:	98 ad       	ldd	r25, Y+56	; 0x38
    2ab0:	20 e0       	ldi	r18, 0x00	; 0
    2ab2:	30 e0       	ldi	r19, 0x00	; 0
    2ab4:	4a ef       	ldi	r20, 0xFA	; 250
    2ab6:	54 e4       	ldi	r21, 0x44	; 68
    2ab8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2abc:	dc 01       	movw	r26, r24
    2abe:	cb 01       	movw	r24, r22
    2ac0:	89 ab       	std	Y+49, r24	; 0x31
    2ac2:	9a ab       	std	Y+50, r25	; 0x32
    2ac4:	ab ab       	std	Y+51, r26	; 0x33
    2ac6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2ac8:	69 a9       	ldd	r22, Y+49	; 0x31
    2aca:	7a a9       	ldd	r23, Y+50	; 0x32
    2acc:	8b a9       	ldd	r24, Y+51	; 0x33
    2ace:	9c a9       	ldd	r25, Y+52	; 0x34
    2ad0:	20 e0       	ldi	r18, 0x00	; 0
    2ad2:	30 e0       	ldi	r19, 0x00	; 0
    2ad4:	40 e8       	ldi	r20, 0x80	; 128
    2ad6:	5f e3       	ldi	r21, 0x3F	; 63
    2ad8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2adc:	88 23       	and	r24, r24
    2ade:	2c f4       	brge	.+10     	; 0x2aea <TRAFFICLIGHT_voidAPP+0xf24>
		__ticks = 1;
    2ae0:	81 e0       	ldi	r24, 0x01	; 1
    2ae2:	90 e0       	ldi	r25, 0x00	; 0
    2ae4:	98 ab       	std	Y+48, r25	; 0x30
    2ae6:	8f a7       	std	Y+47, r24	; 0x2f
    2ae8:	3f c0       	rjmp	.+126    	; 0x2b68 <TRAFFICLIGHT_voidAPP+0xfa2>
	else if (__tmp > 65535)
    2aea:	69 a9       	ldd	r22, Y+49	; 0x31
    2aec:	7a a9       	ldd	r23, Y+50	; 0x32
    2aee:	8b a9       	ldd	r24, Y+51	; 0x33
    2af0:	9c a9       	ldd	r25, Y+52	; 0x34
    2af2:	20 e0       	ldi	r18, 0x00	; 0
    2af4:	3f ef       	ldi	r19, 0xFF	; 255
    2af6:	4f e7       	ldi	r20, 0x7F	; 127
    2af8:	57 e4       	ldi	r21, 0x47	; 71
    2afa:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2afe:	18 16       	cp	r1, r24
    2b00:	4c f5       	brge	.+82     	; 0x2b54 <TRAFFICLIGHT_voidAPP+0xf8e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b02:	6d a9       	ldd	r22, Y+53	; 0x35
    2b04:	7e a9       	ldd	r23, Y+54	; 0x36
    2b06:	8f a9       	ldd	r24, Y+55	; 0x37
    2b08:	98 ad       	ldd	r25, Y+56	; 0x38
    2b0a:	20 e0       	ldi	r18, 0x00	; 0
    2b0c:	30 e0       	ldi	r19, 0x00	; 0
    2b0e:	40 e2       	ldi	r20, 0x20	; 32
    2b10:	51 e4       	ldi	r21, 0x41	; 65
    2b12:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2b16:	dc 01       	movw	r26, r24
    2b18:	cb 01       	movw	r24, r22
    2b1a:	bc 01       	movw	r22, r24
    2b1c:	cd 01       	movw	r24, r26
    2b1e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2b22:	dc 01       	movw	r26, r24
    2b24:	cb 01       	movw	r24, r22
    2b26:	98 ab       	std	Y+48, r25	; 0x30
    2b28:	8f a7       	std	Y+47, r24	; 0x2f
    2b2a:	0f c0       	rjmp	.+30     	; 0x2b4a <TRAFFICLIGHT_voidAPP+0xf84>
    2b2c:	88 ec       	ldi	r24, 0xC8	; 200
    2b2e:	90 e0       	ldi	r25, 0x00	; 0
    2b30:	9e a7       	std	Y+46, r25	; 0x2e
    2b32:	8d a7       	std	Y+45, r24	; 0x2d
    2b34:	8d a5       	ldd	r24, Y+45	; 0x2d
    2b36:	9e a5       	ldd	r25, Y+46	; 0x2e
    2b38:	01 97       	sbiw	r24, 0x01	; 1
    2b3a:	f1 f7       	brne	.-4      	; 0x2b38 <TRAFFICLIGHT_voidAPP+0xf72>
    2b3c:	9e a7       	std	Y+46, r25	; 0x2e
    2b3e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b40:	8f a5       	ldd	r24, Y+47	; 0x2f
    2b42:	98 a9       	ldd	r25, Y+48	; 0x30
    2b44:	01 97       	sbiw	r24, 0x01	; 1
    2b46:	98 ab       	std	Y+48, r25	; 0x30
    2b48:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b4a:	8f a5       	ldd	r24, Y+47	; 0x2f
    2b4c:	98 a9       	ldd	r25, Y+48	; 0x30
    2b4e:	00 97       	sbiw	r24, 0x00	; 0
    2b50:	69 f7       	brne	.-38     	; 0x2b2c <TRAFFICLIGHT_voidAPP+0xf66>
    2b52:	14 c0       	rjmp	.+40     	; 0x2b7c <TRAFFICLIGHT_voidAPP+0xfb6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b54:	69 a9       	ldd	r22, Y+49	; 0x31
    2b56:	7a a9       	ldd	r23, Y+50	; 0x32
    2b58:	8b a9       	ldd	r24, Y+51	; 0x33
    2b5a:	9c a9       	ldd	r25, Y+52	; 0x34
    2b5c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2b60:	dc 01       	movw	r26, r24
    2b62:	cb 01       	movw	r24, r22
    2b64:	98 ab       	std	Y+48, r25	; 0x30
    2b66:	8f a7       	std	Y+47, r24	; 0x2f
    2b68:	8f a5       	ldd	r24, Y+47	; 0x2f
    2b6a:	98 a9       	ldd	r25, Y+48	; 0x30
    2b6c:	9c a7       	std	Y+44, r25	; 0x2c
    2b6e:	8b a7       	std	Y+43, r24	; 0x2b
    2b70:	8b a5       	ldd	r24, Y+43	; 0x2b
    2b72:	9c a5       	ldd	r25, Y+44	; 0x2c
    2b74:	01 97       	sbiw	r24, 0x01	; 1
    2b76:	f1 f7       	brne	.-4      	; 0x2b74 <TRAFFICLIGHT_voidAPP+0xfae>
    2b78:	9c a7       	std	Y+44, r25	; 0x2c
    2b7a:	8b a7       	std	Y+43, r24	; 0x2b
	/*******************start third led*********************/
	LED_u8TurnOff(&LED2);
	LED_u8TurnOn(&LED3);
	j=3;
	i=0;
	for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    2b7c:	9e 01       	movw	r18, r28
    2b7e:	27 55       	subi	r18, 0x57	; 87
    2b80:	3f 4f       	sbci	r19, 0xFF	; 255
    2b82:	fe 01       	movw	r30, r28
    2b84:	e7 55       	subi	r30, 0x57	; 87
    2b86:	ff 4f       	sbci	r31, 0xFF	; 255
    2b88:	80 81       	ld	r24, Z
    2b8a:	91 81       	ldd	r25, Z+1	; 0x01
    2b8c:	a2 81       	ldd	r26, Z+2	; 0x02
    2b8e:	b3 81       	ldd	r27, Z+3	; 0x03
    2b90:	01 96       	adiw	r24, 0x01	; 1
    2b92:	a1 1d       	adc	r26, r1
    2b94:	b1 1d       	adc	r27, r1
    2b96:	f9 01       	movw	r30, r18
    2b98:	80 83       	st	Z, r24
    2b9a:	91 83       	std	Z+1, r25	; 0x01
    2b9c:	a2 83       	std	Z+2, r26	; 0x02
    2b9e:	b3 83       	std	Z+3, r27	; 0x03
    2ba0:	fe 01       	movw	r30, r28
    2ba2:	e7 55       	subi	r30, 0x57	; 87
    2ba4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ba6:	80 81       	ld	r24, Z
    2ba8:	91 81       	ldd	r25, Z+1	; 0x01
    2baa:	a2 81       	ldd	r26, Z+2	; 0x02
    2bac:	b3 81       	ldd	r27, Z+3	; 0x03
    2bae:	89 31       	cpi	r24, 0x19	; 25
    2bb0:	91 05       	cpc	r25, r1
    2bb2:	a1 05       	cpc	r26, r1
    2bb4:	b1 05       	cpc	r27, r1
    2bb6:	08 f4       	brcc	.+2      	; 0x2bba <TRAFFICLIGHT_voidAPP+0xff4>
    2bb8:	c0 ce       	rjmp	.-640    	; 0x293a <TRAFFICLIGHT_voidAPP+0xd74>
		_delay_ms(20);
		SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
		SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
		_delay_ms(20);
	}
	j=2;
    2bba:	fe 01       	movw	r30, r28
    2bbc:	e3 55       	subi	r30, 0x53	; 83
    2bbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2bc0:	82 e0       	ldi	r24, 0x02	; 2
    2bc2:	80 83       	st	Z, r24
	SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    2bc4:	fe 01       	movw	r30, r28
    2bc6:	e3 55       	subi	r30, 0x53	; 83
    2bc8:	ff 4f       	sbci	r31, 0xFF	; 255
    2bca:	80 81       	ld	r24, Z
    2bcc:	9e 01       	movw	r18, r28
    2bce:	28 54       	subi	r18, 0x48	; 72
    2bd0:	3f 4f       	sbci	r19, 0xFF	; 255
    2bd2:	60 e0       	ldi	r22, 0x00	; 0
    2bd4:	a9 01       	movw	r20, r18
    2bd6:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
	SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    2bda:	fe 01       	movw	r30, r28
    2bdc:	e2 55       	subi	r30, 0x52	; 82
    2bde:	ff 4f       	sbci	r31, 0xFF	; 255
    2be0:	80 81       	ld	r24, Z
    2be2:	61 e0       	ldi	r22, 0x01	; 1
    2be4:	ae 01       	movw	r20, r28
    2be6:	46 53       	subi	r20, 0x36	; 54
    2be8:	5f 4f       	sbci	r21, 0xFF	; 255
    2bea:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    2bee:	80 e0       	ldi	r24, 0x00	; 0
    2bf0:	90 e0       	ldi	r25, 0x00	; 0
    2bf2:	a0 ea       	ldi	r26, 0xA0	; 160
    2bf4:	b1 e4       	ldi	r27, 0x41	; 65
    2bf6:	8f a3       	std	Y+39, r24	; 0x27
    2bf8:	98 a7       	std	Y+40, r25	; 0x28
    2bfa:	a9 a7       	std	Y+41, r26	; 0x29
    2bfc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2bfe:	6f a1       	ldd	r22, Y+39	; 0x27
    2c00:	78 a5       	ldd	r23, Y+40	; 0x28
    2c02:	89 a5       	ldd	r24, Y+41	; 0x29
    2c04:	9a a5       	ldd	r25, Y+42	; 0x2a
    2c06:	20 e0       	ldi	r18, 0x00	; 0
    2c08:	30 e0       	ldi	r19, 0x00	; 0
    2c0a:	4a ef       	ldi	r20, 0xFA	; 250
    2c0c:	54 e4       	ldi	r21, 0x44	; 68
    2c0e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2c12:	dc 01       	movw	r26, r24
    2c14:	cb 01       	movw	r24, r22
    2c16:	8b a3       	std	Y+35, r24	; 0x23
    2c18:	9c a3       	std	Y+36, r25	; 0x24
    2c1a:	ad a3       	std	Y+37, r26	; 0x25
    2c1c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2c1e:	6b a1       	ldd	r22, Y+35	; 0x23
    2c20:	7c a1       	ldd	r23, Y+36	; 0x24
    2c22:	8d a1       	ldd	r24, Y+37	; 0x25
    2c24:	9e a1       	ldd	r25, Y+38	; 0x26
    2c26:	20 e0       	ldi	r18, 0x00	; 0
    2c28:	30 e0       	ldi	r19, 0x00	; 0
    2c2a:	40 e8       	ldi	r20, 0x80	; 128
    2c2c:	5f e3       	ldi	r21, 0x3F	; 63
    2c2e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2c32:	88 23       	and	r24, r24
    2c34:	2c f4       	brge	.+10     	; 0x2c40 <TRAFFICLIGHT_voidAPP+0x107a>
		__ticks = 1;
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	9a a3       	std	Y+34, r25	; 0x22
    2c3c:	89 a3       	std	Y+33, r24	; 0x21
    2c3e:	3f c0       	rjmp	.+126    	; 0x2cbe <TRAFFICLIGHT_voidAPP+0x10f8>
	else if (__tmp > 65535)
    2c40:	6b a1       	ldd	r22, Y+35	; 0x23
    2c42:	7c a1       	ldd	r23, Y+36	; 0x24
    2c44:	8d a1       	ldd	r24, Y+37	; 0x25
    2c46:	9e a1       	ldd	r25, Y+38	; 0x26
    2c48:	20 e0       	ldi	r18, 0x00	; 0
    2c4a:	3f ef       	ldi	r19, 0xFF	; 255
    2c4c:	4f e7       	ldi	r20, 0x7F	; 127
    2c4e:	57 e4       	ldi	r21, 0x47	; 71
    2c50:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2c54:	18 16       	cp	r1, r24
    2c56:	4c f5       	brge	.+82     	; 0x2caa <TRAFFICLIGHT_voidAPP+0x10e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c58:	6f a1       	ldd	r22, Y+39	; 0x27
    2c5a:	78 a5       	ldd	r23, Y+40	; 0x28
    2c5c:	89 a5       	ldd	r24, Y+41	; 0x29
    2c5e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2c60:	20 e0       	ldi	r18, 0x00	; 0
    2c62:	30 e0       	ldi	r19, 0x00	; 0
    2c64:	40 e2       	ldi	r20, 0x20	; 32
    2c66:	51 e4       	ldi	r21, 0x41	; 65
    2c68:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2c6c:	dc 01       	movw	r26, r24
    2c6e:	cb 01       	movw	r24, r22
    2c70:	bc 01       	movw	r22, r24
    2c72:	cd 01       	movw	r24, r26
    2c74:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2c78:	dc 01       	movw	r26, r24
    2c7a:	cb 01       	movw	r24, r22
    2c7c:	9a a3       	std	Y+34, r25	; 0x22
    2c7e:	89 a3       	std	Y+33, r24	; 0x21
    2c80:	0f c0       	rjmp	.+30     	; 0x2ca0 <TRAFFICLIGHT_voidAPP+0x10da>
    2c82:	88 ec       	ldi	r24, 0xC8	; 200
    2c84:	90 e0       	ldi	r25, 0x00	; 0
    2c86:	98 a3       	std	Y+32, r25	; 0x20
    2c88:	8f 8f       	std	Y+31, r24	; 0x1f
    2c8a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2c8c:	98 a1       	ldd	r25, Y+32	; 0x20
    2c8e:	01 97       	sbiw	r24, 0x01	; 1
    2c90:	f1 f7       	brne	.-4      	; 0x2c8e <TRAFFICLIGHT_voidAPP+0x10c8>
    2c92:	98 a3       	std	Y+32, r25	; 0x20
    2c94:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c96:	89 a1       	ldd	r24, Y+33	; 0x21
    2c98:	9a a1       	ldd	r25, Y+34	; 0x22
    2c9a:	01 97       	sbiw	r24, 0x01	; 1
    2c9c:	9a a3       	std	Y+34, r25	; 0x22
    2c9e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ca0:	89 a1       	ldd	r24, Y+33	; 0x21
    2ca2:	9a a1       	ldd	r25, Y+34	; 0x22
    2ca4:	00 97       	sbiw	r24, 0x00	; 0
    2ca6:	69 f7       	brne	.-38     	; 0x2c82 <TRAFFICLIGHT_voidAPP+0x10bc>
    2ca8:	14 c0       	rjmp	.+40     	; 0x2cd2 <TRAFFICLIGHT_voidAPP+0x110c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2caa:	6b a1       	ldd	r22, Y+35	; 0x23
    2cac:	7c a1       	ldd	r23, Y+36	; 0x24
    2cae:	8d a1       	ldd	r24, Y+37	; 0x25
    2cb0:	9e a1       	ldd	r25, Y+38	; 0x26
    2cb2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2cb6:	dc 01       	movw	r26, r24
    2cb8:	cb 01       	movw	r24, r22
    2cba:	9a a3       	std	Y+34, r25	; 0x22
    2cbc:	89 a3       	std	Y+33, r24	; 0x21
    2cbe:	89 a1       	ldd	r24, Y+33	; 0x21
    2cc0:	9a a1       	ldd	r25, Y+34	; 0x22
    2cc2:	9e 8f       	std	Y+30, r25	; 0x1e
    2cc4:	8d 8f       	std	Y+29, r24	; 0x1d
    2cc6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2cc8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2cca:	01 97       	sbiw	r24, 0x01	; 1
    2ccc:	f1 f7       	brne	.-4      	; 0x2cca <TRAFFICLIGHT_voidAPP+0x1104>
    2cce:	9e 8f       	std	Y+30, r25	; 0x1e
    2cd0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(20);
	SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    2cd2:	fe 01       	movw	r30, r28
    2cd4:	e2 55       	subi	r30, 0x52	; 82
    2cd6:	ff 4f       	sbci	r31, 0xFF	; 255
    2cd8:	80 81       	ld	r24, Z
    2cda:	60 e0       	ldi	r22, 0x00	; 0
    2cdc:	ae 01       	movw	r20, r28
    2cde:	46 53       	subi	r20, 0x36	; 54
    2ce0:	5f 4f       	sbci	r21, 0xFF	; 255
    2ce2:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    2ce6:	fe 01       	movw	r30, r28
    2ce8:	e3 55       	subi	r30, 0x53	; 83
    2cea:	ff 4f       	sbci	r31, 0xFF	; 255
    2cec:	80 81       	ld	r24, Z
    2cee:	9e 01       	movw	r18, r28
    2cf0:	28 54       	subi	r18, 0x48	; 72
    2cf2:	3f 4f       	sbci	r19, 0xFF	; 255
    2cf4:	61 e0       	ldi	r22, 0x01	; 1
    2cf6:	a9 01       	movw	r20, r18
    2cf8:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
	for(j=2; j>=0; j--)
    2cfc:	fe 01       	movw	r30, r28
    2cfe:	e3 55       	subi	r30, 0x53	; 83
    2d00:	ff 4f       	sbci	r31, 0xFF	; 255
    2d02:	82 e0       	ldi	r24, 0x02	; 2
    2d04:	80 83       	st	Z, r24
    2d06:	54 c1       	rjmp	.+680    	; 0x2fb0 <TRAFFICLIGHT_voidAPP+0x13ea>
	{
		for(i=9;i>=0;i--)
    2d08:	fe 01       	movw	r30, r28
    2d0a:	e2 55       	subi	r30, 0x52	; 82
    2d0c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d0e:	89 e0       	ldi	r24, 0x09	; 9
    2d10:	80 83       	st	Z, r24
    2d12:	3e c1       	rjmp	.+636    	; 0x2f90 <TRAFFICLIGHT_voidAPP+0x13ca>
		{
			for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    2d14:	fe 01       	movw	r30, r28
    2d16:	e7 55       	subi	r30, 0x57	; 87
    2d18:	ff 4f       	sbci	r31, 0xFF	; 255
    2d1a:	10 82       	st	Z, r1
    2d1c:	11 82       	std	Z+1, r1	; 0x01
    2d1e:	12 82       	std	Z+2, r1	; 0x02
    2d20:	13 82       	std	Z+3, r1	; 0x03
    2d22:	20 c1       	rjmp	.+576    	; 0x2f64 <TRAFFICLIGHT_voidAPP+0x139e>
			{
				SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
    2d24:	fe 01       	movw	r30, r28
    2d26:	e3 55       	subi	r30, 0x53	; 83
    2d28:	ff 4f       	sbci	r31, 0xFF	; 255
    2d2a:	80 81       	ld	r24, Z
    2d2c:	9e 01       	movw	r18, r28
    2d2e:	28 54       	subi	r18, 0x48	; 72
    2d30:	3f 4f       	sbci	r19, 0xFF	; 255
    2d32:	60 e0       	ldi	r22, 0x00	; 0
    2d34:	a9 01       	movw	r20, r18
    2d36:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
				SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
    2d3a:	fe 01       	movw	r30, r28
    2d3c:	e2 55       	subi	r30, 0x52	; 82
    2d3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2d40:	80 81       	ld	r24, Z
    2d42:	61 e0       	ldi	r22, 0x01	; 1
    2d44:	ae 01       	movw	r20, r28
    2d46:	46 53       	subi	r20, 0x36	; 54
    2d48:	5f 4f       	sbci	r21, 0xFF	; 255
    2d4a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    2d4e:	80 e0       	ldi	r24, 0x00	; 0
    2d50:	90 e0       	ldi	r25, 0x00	; 0
    2d52:	a0 ea       	ldi	r26, 0xA0	; 160
    2d54:	b1 e4       	ldi	r27, 0x41	; 65
    2d56:	89 8f       	std	Y+25, r24	; 0x19
    2d58:	9a 8f       	std	Y+26, r25	; 0x1a
    2d5a:	ab 8f       	std	Y+27, r26	; 0x1b
    2d5c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d5e:	69 8d       	ldd	r22, Y+25	; 0x19
    2d60:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2d62:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2d64:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2d66:	20 e0       	ldi	r18, 0x00	; 0
    2d68:	30 e0       	ldi	r19, 0x00	; 0
    2d6a:	4a ef       	ldi	r20, 0xFA	; 250
    2d6c:	54 e4       	ldi	r21, 0x44	; 68
    2d6e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2d72:	dc 01       	movw	r26, r24
    2d74:	cb 01       	movw	r24, r22
    2d76:	8d 8b       	std	Y+21, r24	; 0x15
    2d78:	9e 8b       	std	Y+22, r25	; 0x16
    2d7a:	af 8b       	std	Y+23, r26	; 0x17
    2d7c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2d7e:	6d 89       	ldd	r22, Y+21	; 0x15
    2d80:	7e 89       	ldd	r23, Y+22	; 0x16
    2d82:	8f 89       	ldd	r24, Y+23	; 0x17
    2d84:	98 8d       	ldd	r25, Y+24	; 0x18
    2d86:	20 e0       	ldi	r18, 0x00	; 0
    2d88:	30 e0       	ldi	r19, 0x00	; 0
    2d8a:	40 e8       	ldi	r20, 0x80	; 128
    2d8c:	5f e3       	ldi	r21, 0x3F	; 63
    2d8e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2d92:	88 23       	and	r24, r24
    2d94:	2c f4       	brge	.+10     	; 0x2da0 <TRAFFICLIGHT_voidAPP+0x11da>
		__ticks = 1;
    2d96:	81 e0       	ldi	r24, 0x01	; 1
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	9c 8b       	std	Y+20, r25	; 0x14
    2d9c:	8b 8b       	std	Y+19, r24	; 0x13
    2d9e:	3f c0       	rjmp	.+126    	; 0x2e1e <TRAFFICLIGHT_voidAPP+0x1258>
	else if (__tmp > 65535)
    2da0:	6d 89       	ldd	r22, Y+21	; 0x15
    2da2:	7e 89       	ldd	r23, Y+22	; 0x16
    2da4:	8f 89       	ldd	r24, Y+23	; 0x17
    2da6:	98 8d       	ldd	r25, Y+24	; 0x18
    2da8:	20 e0       	ldi	r18, 0x00	; 0
    2daa:	3f ef       	ldi	r19, 0xFF	; 255
    2dac:	4f e7       	ldi	r20, 0x7F	; 127
    2dae:	57 e4       	ldi	r21, 0x47	; 71
    2db0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2db4:	18 16       	cp	r1, r24
    2db6:	4c f5       	brge	.+82     	; 0x2e0a <TRAFFICLIGHT_voidAPP+0x1244>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2db8:	69 8d       	ldd	r22, Y+25	; 0x19
    2dba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2dbc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2dbe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2dc0:	20 e0       	ldi	r18, 0x00	; 0
    2dc2:	30 e0       	ldi	r19, 0x00	; 0
    2dc4:	40 e2       	ldi	r20, 0x20	; 32
    2dc6:	51 e4       	ldi	r21, 0x41	; 65
    2dc8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2dcc:	dc 01       	movw	r26, r24
    2dce:	cb 01       	movw	r24, r22
    2dd0:	bc 01       	movw	r22, r24
    2dd2:	cd 01       	movw	r24, r26
    2dd4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2dd8:	dc 01       	movw	r26, r24
    2dda:	cb 01       	movw	r24, r22
    2ddc:	9c 8b       	std	Y+20, r25	; 0x14
    2dde:	8b 8b       	std	Y+19, r24	; 0x13
    2de0:	0f c0       	rjmp	.+30     	; 0x2e00 <TRAFFICLIGHT_voidAPP+0x123a>
    2de2:	88 ec       	ldi	r24, 0xC8	; 200
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	9a 8b       	std	Y+18, r25	; 0x12
    2de8:	89 8b       	std	Y+17, r24	; 0x11
    2dea:	89 89       	ldd	r24, Y+17	; 0x11
    2dec:	9a 89       	ldd	r25, Y+18	; 0x12
    2dee:	01 97       	sbiw	r24, 0x01	; 1
    2df0:	f1 f7       	brne	.-4      	; 0x2dee <TRAFFICLIGHT_voidAPP+0x1228>
    2df2:	9a 8b       	std	Y+18, r25	; 0x12
    2df4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2df6:	8b 89       	ldd	r24, Y+19	; 0x13
    2df8:	9c 89       	ldd	r25, Y+20	; 0x14
    2dfa:	01 97       	sbiw	r24, 0x01	; 1
    2dfc:	9c 8b       	std	Y+20, r25	; 0x14
    2dfe:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e00:	8b 89       	ldd	r24, Y+19	; 0x13
    2e02:	9c 89       	ldd	r25, Y+20	; 0x14
    2e04:	00 97       	sbiw	r24, 0x00	; 0
    2e06:	69 f7       	brne	.-38     	; 0x2de2 <TRAFFICLIGHT_voidAPP+0x121c>
    2e08:	14 c0       	rjmp	.+40     	; 0x2e32 <TRAFFICLIGHT_voidAPP+0x126c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e0a:	6d 89       	ldd	r22, Y+21	; 0x15
    2e0c:	7e 89       	ldd	r23, Y+22	; 0x16
    2e0e:	8f 89       	ldd	r24, Y+23	; 0x17
    2e10:	98 8d       	ldd	r25, Y+24	; 0x18
    2e12:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2e16:	dc 01       	movw	r26, r24
    2e18:	cb 01       	movw	r24, r22
    2e1a:	9c 8b       	std	Y+20, r25	; 0x14
    2e1c:	8b 8b       	std	Y+19, r24	; 0x13
    2e1e:	8b 89       	ldd	r24, Y+19	; 0x13
    2e20:	9c 89       	ldd	r25, Y+20	; 0x14
    2e22:	98 8b       	std	Y+16, r25	; 0x10
    2e24:	8f 87       	std	Y+15, r24	; 0x0f
    2e26:	8f 85       	ldd	r24, Y+15	; 0x0f
    2e28:	98 89       	ldd	r25, Y+16	; 0x10
    2e2a:	01 97       	sbiw	r24, 0x01	; 1
    2e2c:	f1 f7       	brne	.-4      	; 0x2e2a <TRAFFICLIGHT_voidAPP+0x1264>
    2e2e:	98 8b       	std	Y+16, r25	; 0x10
    2e30:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(20);
				SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
    2e32:	fe 01       	movw	r30, r28
    2e34:	e2 55       	subi	r30, 0x52	; 82
    2e36:	ff 4f       	sbci	r31, 0xFF	; 255
    2e38:	80 81       	ld	r24, Z
    2e3a:	60 e0       	ldi	r22, 0x00	; 0
    2e3c:	ae 01       	movw	r20, r28
    2e3e:	46 53       	subi	r20, 0x36	; 54
    2e40:	5f 4f       	sbci	r21, 0xFF	; 255
    2e42:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
				SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
    2e46:	fe 01       	movw	r30, r28
    2e48:	e3 55       	subi	r30, 0x53	; 83
    2e4a:	ff 4f       	sbci	r31, 0xFF	; 255
    2e4c:	80 81       	ld	r24, Z
    2e4e:	9e 01       	movw	r18, r28
    2e50:	28 54       	subi	r18, 0x48	; 72
    2e52:	3f 4f       	sbci	r19, 0xFF	; 255
    2e54:	61 e0       	ldi	r22, 0x01	; 1
    2e56:	a9 01       	movw	r20, r18
    2e58:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <SSD_u8NumEnableControl>
    2e5c:	80 e0       	ldi	r24, 0x00	; 0
    2e5e:	90 e0       	ldi	r25, 0x00	; 0
    2e60:	a0 ea       	ldi	r26, 0xA0	; 160
    2e62:	b1 e4       	ldi	r27, 0x41	; 65
    2e64:	8b 87       	std	Y+11, r24	; 0x0b
    2e66:	9c 87       	std	Y+12, r25	; 0x0c
    2e68:	ad 87       	std	Y+13, r26	; 0x0d
    2e6a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e6c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e6e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e70:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e72:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e74:	20 e0       	ldi	r18, 0x00	; 0
    2e76:	30 e0       	ldi	r19, 0x00	; 0
    2e78:	4a ef       	ldi	r20, 0xFA	; 250
    2e7a:	54 e4       	ldi	r21, 0x44	; 68
    2e7c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2e80:	dc 01       	movw	r26, r24
    2e82:	cb 01       	movw	r24, r22
    2e84:	8f 83       	std	Y+7, r24	; 0x07
    2e86:	98 87       	std	Y+8, r25	; 0x08
    2e88:	a9 87       	std	Y+9, r26	; 0x09
    2e8a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e8c:	6f 81       	ldd	r22, Y+7	; 0x07
    2e8e:	78 85       	ldd	r23, Y+8	; 0x08
    2e90:	89 85       	ldd	r24, Y+9	; 0x09
    2e92:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e94:	20 e0       	ldi	r18, 0x00	; 0
    2e96:	30 e0       	ldi	r19, 0x00	; 0
    2e98:	40 e8       	ldi	r20, 0x80	; 128
    2e9a:	5f e3       	ldi	r21, 0x3F	; 63
    2e9c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2ea0:	88 23       	and	r24, r24
    2ea2:	2c f4       	brge	.+10     	; 0x2eae <TRAFFICLIGHT_voidAPP+0x12e8>
		__ticks = 1;
    2ea4:	81 e0       	ldi	r24, 0x01	; 1
    2ea6:	90 e0       	ldi	r25, 0x00	; 0
    2ea8:	9e 83       	std	Y+6, r25	; 0x06
    2eaa:	8d 83       	std	Y+5, r24	; 0x05
    2eac:	3f c0       	rjmp	.+126    	; 0x2f2c <TRAFFICLIGHT_voidAPP+0x1366>
	else if (__tmp > 65535)
    2eae:	6f 81       	ldd	r22, Y+7	; 0x07
    2eb0:	78 85       	ldd	r23, Y+8	; 0x08
    2eb2:	89 85       	ldd	r24, Y+9	; 0x09
    2eb4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eb6:	20 e0       	ldi	r18, 0x00	; 0
    2eb8:	3f ef       	ldi	r19, 0xFF	; 255
    2eba:	4f e7       	ldi	r20, 0x7F	; 127
    2ebc:	57 e4       	ldi	r21, 0x47	; 71
    2ebe:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2ec2:	18 16       	cp	r1, r24
    2ec4:	4c f5       	brge	.+82     	; 0x2f18 <TRAFFICLIGHT_voidAPP+0x1352>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ec6:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ec8:	7c 85       	ldd	r23, Y+12	; 0x0c
    2eca:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ecc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ece:	20 e0       	ldi	r18, 0x00	; 0
    2ed0:	30 e0       	ldi	r19, 0x00	; 0
    2ed2:	40 e2       	ldi	r20, 0x20	; 32
    2ed4:	51 e4       	ldi	r21, 0x41	; 65
    2ed6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2eda:	dc 01       	movw	r26, r24
    2edc:	cb 01       	movw	r24, r22
    2ede:	bc 01       	movw	r22, r24
    2ee0:	cd 01       	movw	r24, r26
    2ee2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2ee6:	dc 01       	movw	r26, r24
    2ee8:	cb 01       	movw	r24, r22
    2eea:	9e 83       	std	Y+6, r25	; 0x06
    2eec:	8d 83       	std	Y+5, r24	; 0x05
    2eee:	0f c0       	rjmp	.+30     	; 0x2f0e <TRAFFICLIGHT_voidAPP+0x1348>
    2ef0:	88 ec       	ldi	r24, 0xC8	; 200
    2ef2:	90 e0       	ldi	r25, 0x00	; 0
    2ef4:	9c 83       	std	Y+4, r25	; 0x04
    2ef6:	8b 83       	std	Y+3, r24	; 0x03
    2ef8:	8b 81       	ldd	r24, Y+3	; 0x03
    2efa:	9c 81       	ldd	r25, Y+4	; 0x04
    2efc:	01 97       	sbiw	r24, 0x01	; 1
    2efe:	f1 f7       	brne	.-4      	; 0x2efc <TRAFFICLIGHT_voidAPP+0x1336>
    2f00:	9c 83       	std	Y+4, r25	; 0x04
    2f02:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f04:	8d 81       	ldd	r24, Y+5	; 0x05
    2f06:	9e 81       	ldd	r25, Y+6	; 0x06
    2f08:	01 97       	sbiw	r24, 0x01	; 1
    2f0a:	9e 83       	std	Y+6, r25	; 0x06
    2f0c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f0e:	8d 81       	ldd	r24, Y+5	; 0x05
    2f10:	9e 81       	ldd	r25, Y+6	; 0x06
    2f12:	00 97       	sbiw	r24, 0x00	; 0
    2f14:	69 f7       	brne	.-38     	; 0x2ef0 <TRAFFICLIGHT_voidAPP+0x132a>
    2f16:	14 c0       	rjmp	.+40     	; 0x2f40 <TRAFFICLIGHT_voidAPP+0x137a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f18:	6f 81       	ldd	r22, Y+7	; 0x07
    2f1a:	78 85       	ldd	r23, Y+8	; 0x08
    2f1c:	89 85       	ldd	r24, Y+9	; 0x09
    2f1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f20:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2f24:	dc 01       	movw	r26, r24
    2f26:	cb 01       	movw	r24, r22
    2f28:	9e 83       	std	Y+6, r25	; 0x06
    2f2a:	8d 83       	std	Y+5, r24	; 0x05
    2f2c:	8d 81       	ldd	r24, Y+5	; 0x05
    2f2e:	9e 81       	ldd	r25, Y+6	; 0x06
    2f30:	9a 83       	std	Y+2, r25	; 0x02
    2f32:	89 83       	std	Y+1, r24	; 0x01
    2f34:	89 81       	ldd	r24, Y+1	; 0x01
    2f36:	9a 81       	ldd	r25, Y+2	; 0x02
    2f38:	01 97       	sbiw	r24, 0x01	; 1
    2f3a:	f1 f7       	brne	.-4      	; 0x2f38 <TRAFFICLIGHT_voidAPP+0x1372>
    2f3c:	9a 83       	std	Y+2, r25	; 0x02
    2f3e:	89 83       	std	Y+1, r24	; 0x01
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
	for(j=2; j>=0; j--)
	{
		for(i=9;i>=0;i--)
		{
			for(Local_u8delay = 0; Local_u8delay<1000/40 ;Local_u8delay++)
    2f40:	9e 01       	movw	r18, r28
    2f42:	27 55       	subi	r18, 0x57	; 87
    2f44:	3f 4f       	sbci	r19, 0xFF	; 255
    2f46:	fe 01       	movw	r30, r28
    2f48:	e7 55       	subi	r30, 0x57	; 87
    2f4a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f4c:	80 81       	ld	r24, Z
    2f4e:	91 81       	ldd	r25, Z+1	; 0x01
    2f50:	a2 81       	ldd	r26, Z+2	; 0x02
    2f52:	b3 81       	ldd	r27, Z+3	; 0x03
    2f54:	01 96       	adiw	r24, 0x01	; 1
    2f56:	a1 1d       	adc	r26, r1
    2f58:	b1 1d       	adc	r27, r1
    2f5a:	f9 01       	movw	r30, r18
    2f5c:	80 83       	st	Z, r24
    2f5e:	91 83       	std	Z+1, r25	; 0x01
    2f60:	a2 83       	std	Z+2, r26	; 0x02
    2f62:	b3 83       	std	Z+3, r27	; 0x03
    2f64:	fe 01       	movw	r30, r28
    2f66:	e7 55       	subi	r30, 0x57	; 87
    2f68:	ff 4f       	sbci	r31, 0xFF	; 255
    2f6a:	80 81       	ld	r24, Z
    2f6c:	91 81       	ldd	r25, Z+1	; 0x01
    2f6e:	a2 81       	ldd	r26, Z+2	; 0x02
    2f70:	b3 81       	ldd	r27, Z+3	; 0x03
    2f72:	89 31       	cpi	r24, 0x19	; 25
    2f74:	91 05       	cpc	r25, r1
    2f76:	a1 05       	cpc	r26, r1
    2f78:	b1 05       	cpc	r27, r1
    2f7a:	08 f4       	brcc	.+2      	; 0x2f7e <TRAFFICLIGHT_voidAPP+0x13b8>
    2f7c:	d3 ce       	rjmp	.-602    	; 0x2d24 <TRAFFICLIGHT_voidAPP+0x115e>
	_delay_ms(20);
	SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
	for(j=2; j>=0; j--)
	{
		for(i=9;i>=0;i--)
    2f7e:	de 01       	movw	r26, r28
    2f80:	a2 55       	subi	r26, 0x52	; 82
    2f82:	bf 4f       	sbci	r27, 0xFF	; 255
    2f84:	fe 01       	movw	r30, r28
    2f86:	e2 55       	subi	r30, 0x52	; 82
    2f88:	ff 4f       	sbci	r31, 0xFF	; 255
    2f8a:	80 81       	ld	r24, Z
    2f8c:	81 50       	subi	r24, 0x01	; 1
    2f8e:	8c 93       	st	X, r24
    2f90:	fe 01       	movw	r30, r28
    2f92:	e2 55       	subi	r30, 0x52	; 82
    2f94:	ff 4f       	sbci	r31, 0xFF	; 255
    2f96:	80 81       	ld	r24, Z
    2f98:	88 23       	and	r24, r24
    2f9a:	0c f0       	brlt	.+2      	; 0x2f9e <TRAFFICLIGHT_voidAPP+0x13d8>
    2f9c:	bb ce       	rjmp	.-650    	; 0x2d14 <TRAFFICLIGHT_voidAPP+0x114e>
	SSD_u8NumEnableControl(j,SSD_DISABLE,&SSD1);
	SSD_u8NumEnableControl(i,SSD_ENABLE,&SSD2);
	_delay_ms(20);
	SSD_u8NumEnableControl(i,SSD_DISABLE,&SSD2);
	SSD_u8NumEnableControl(j,SSD_ENABLE,&SSD1);
	for(j=2; j>=0; j--)
    2f9e:	de 01       	movw	r26, r28
    2fa0:	a3 55       	subi	r26, 0x53	; 83
    2fa2:	bf 4f       	sbci	r27, 0xFF	; 255
    2fa4:	fe 01       	movw	r30, r28
    2fa6:	e3 55       	subi	r30, 0x53	; 83
    2fa8:	ff 4f       	sbci	r31, 0xFF	; 255
    2faa:	80 81       	ld	r24, Z
    2fac:	81 50       	subi	r24, 0x01	; 1
    2fae:	8c 93       	st	X, r24
    2fb0:	fe 01       	movw	r30, r28
    2fb2:	e3 55       	subi	r30, 0x53	; 83
    2fb4:	ff 4f       	sbci	r31, 0xFF	; 255
    2fb6:	80 81       	ld	r24, Z
    2fb8:	88 23       	and	r24, r24
    2fba:	0c f0       	brlt	.+2      	; 0x2fbe <TRAFFICLIGHT_voidAPP+0x13f8>
    2fbc:	a5 ce       	rjmp	.-694    	; 0x2d08 <TRAFFICLIGHT_voidAPP+0x1142>

		}
	}


}
    2fbe:	c4 54       	subi	r28, 0x44	; 68
    2fc0:	df 4f       	sbci	r29, 0xFF	; 255
    2fc2:	0f b6       	in	r0, 0x3f	; 63
    2fc4:	f8 94       	cli
    2fc6:	de bf       	out	0x3e, r29	; 62
    2fc8:	0f be       	out	0x3f, r0	; 63
    2fca:	cd bf       	out	0x3d, r28	; 61
    2fcc:	cf 91       	pop	r28
    2fce:	df 91       	pop	r29
    2fd0:	1f 91       	pop	r17
    2fd2:	0f 91       	pop	r16
    2fd4:	ff 90       	pop	r15
    2fd6:	ef 90       	pop	r14
    2fd8:	cf 90       	pop	r12
    2fda:	bf 90       	pop	r11
    2fdc:	af 90       	pop	r10
    2fde:	9f 90       	pop	r9
    2fe0:	8f 90       	pop	r8
    2fe2:	08 95       	ret

00002fe4 <main>:
#include "../HAL/LED/LED_config.h"

#include "TRAFFICLIGHT_interfase.h"

void main (void)
{
    2fe4:	8f 92       	push	r8
    2fe6:	9f 92       	push	r9
    2fe8:	af 92       	push	r10
    2fea:	bf 92       	push	r11
    2fec:	cf 92       	push	r12
    2fee:	ef 92       	push	r14
    2ff0:	ff 92       	push	r15
    2ff2:	0f 93       	push	r16
    2ff4:	df 93       	push	r29
    2ff6:	cf 93       	push	r28
    2ff8:	00 d0       	rcall	.+0      	; 0x2ffa <main+0x16>
    2ffa:	00 d0       	rcall	.+0      	; 0x2ffc <main+0x18>
    2ffc:	0f 92       	push	r0
    2ffe:	cd b7       	in	r28, 0x3d	; 61
    3000:	de b7       	in	r29, 0x3e	; 62
	PORT_init();
    3002:	0e 94 38 0c 	call	0x1870	; 0x1870 <PORT_init>
	while(1)
	{
		/******************* We CAN ADD More LED & 7-SEG in CONFIG FILE for each (LED & 7-SEG)**********************/
		/*                 |firstLED|    |secondLED|    |thirdLED|    |7-SEG1|    |7SEG2|                              */
		TRAFFICLIGHT_voidAPP(LED_RED,     LED_YELLOW,    LED_GREEN,    SSD1,       SSD2);
    3006:	00 d0       	rcall	.+0      	; 0x3008 <main+0x24>
    3008:	00 d0       	rcall	.+0      	; 0x300a <main+0x26>
    300a:	0f 92       	push	r0
    300c:	8d b7       	in	r24, 0x3d	; 61
    300e:	9e b7       	in	r25, 0x3e	; 62
    3010:	01 96       	adiw	r24, 0x01	; 1
    3012:	9a 83       	std	Y+2, r25	; 0x02
    3014:	89 83       	std	Y+1, r24	; 0x01
    3016:	8d e6       	ldi	r24, 0x6D	; 109
    3018:	90 e0       	ldi	r25, 0x00	; 0
    301a:	9c 83       	std	Y+4, r25	; 0x04
    301c:	8b 83       	std	Y+3, r24	; 0x03
    301e:	95 e0       	ldi	r25, 0x05	; 5
    3020:	9d 83       	std	Y+5, r25	; 0x05
    3022:	eb 81       	ldd	r30, Y+3	; 0x03
    3024:	fc 81       	ldd	r31, Y+4	; 0x04
    3026:	00 80       	ld	r0, Z
    3028:	8b 81       	ldd	r24, Y+3	; 0x03
    302a:	9c 81       	ldd	r25, Y+4	; 0x04
    302c:	01 96       	adiw	r24, 0x01	; 1
    302e:	9c 83       	std	Y+4, r25	; 0x04
    3030:	8b 83       	std	Y+3, r24	; 0x03
    3032:	e9 81       	ldd	r30, Y+1	; 0x01
    3034:	fa 81       	ldd	r31, Y+2	; 0x02
    3036:	00 82       	st	Z, r0
    3038:	89 81       	ldd	r24, Y+1	; 0x01
    303a:	9a 81       	ldd	r25, Y+2	; 0x02
    303c:	01 96       	adiw	r24, 0x01	; 1
    303e:	9a 83       	std	Y+2, r25	; 0x02
    3040:	89 83       	std	Y+1, r24	; 0x01
    3042:	9d 81       	ldd	r25, Y+5	; 0x05
    3044:	91 50       	subi	r25, 0x01	; 1
    3046:	9d 83       	std	Y+5, r25	; 0x05
    3048:	ed 81       	ldd	r30, Y+5	; 0x05
    304a:	ee 23       	and	r30, r30
    304c:	51 f7       	brne	.-44     	; 0x3022 <main+0x3e>
    304e:	60 91 72 00 	lds	r22, 0x0072
    3052:	70 91 73 00 	lds	r23, 0x0073
    3056:	80 91 74 00 	lds	r24, 0x0074
    305a:	20 91 75 00 	lds	r18, 0x0075
    305e:	30 91 76 00 	lds	r19, 0x0076
    3062:	40 91 77 00 	lds	r20, 0x0077
    3066:	e0 90 78 00 	lds	r14, 0x0078
    306a:	f0 90 79 00 	lds	r15, 0x0079
    306e:	00 91 7a 00 	lds	r16, 0x007A
    3072:	80 90 68 00 	lds	r8, 0x0068
    3076:	90 90 69 00 	lds	r9, 0x0069
    307a:	a0 90 6a 00 	lds	r10, 0x006A
    307e:	b0 90 6b 00 	lds	r11, 0x006B
    3082:	c0 90 6c 00 	lds	r12, 0x006C
    3086:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <TRAFFICLIGHT_voidAPP>
    308a:	0f 90       	pop	r0
    308c:	0f 90       	pop	r0
    308e:	0f 90       	pop	r0
    3090:	0f 90       	pop	r0
    3092:	0f 90       	pop	r0
    3094:	b8 cf       	rjmp	.-144    	; 0x3006 <main+0x22>

00003096 <__prologue_saves__>:
    3096:	2f 92       	push	r2
    3098:	3f 92       	push	r3
    309a:	4f 92       	push	r4
    309c:	5f 92       	push	r5
    309e:	6f 92       	push	r6
    30a0:	7f 92       	push	r7
    30a2:	8f 92       	push	r8
    30a4:	9f 92       	push	r9
    30a6:	af 92       	push	r10
    30a8:	bf 92       	push	r11
    30aa:	cf 92       	push	r12
    30ac:	df 92       	push	r13
    30ae:	ef 92       	push	r14
    30b0:	ff 92       	push	r15
    30b2:	0f 93       	push	r16
    30b4:	1f 93       	push	r17
    30b6:	cf 93       	push	r28
    30b8:	df 93       	push	r29
    30ba:	cd b7       	in	r28, 0x3d	; 61
    30bc:	de b7       	in	r29, 0x3e	; 62
    30be:	ca 1b       	sub	r28, r26
    30c0:	db 0b       	sbc	r29, r27
    30c2:	0f b6       	in	r0, 0x3f	; 63
    30c4:	f8 94       	cli
    30c6:	de bf       	out	0x3e, r29	; 62
    30c8:	0f be       	out	0x3f, r0	; 63
    30ca:	cd bf       	out	0x3d, r28	; 61
    30cc:	09 94       	ijmp

000030ce <__epilogue_restores__>:
    30ce:	2a 88       	ldd	r2, Y+18	; 0x12
    30d0:	39 88       	ldd	r3, Y+17	; 0x11
    30d2:	48 88       	ldd	r4, Y+16	; 0x10
    30d4:	5f 84       	ldd	r5, Y+15	; 0x0f
    30d6:	6e 84       	ldd	r6, Y+14	; 0x0e
    30d8:	7d 84       	ldd	r7, Y+13	; 0x0d
    30da:	8c 84       	ldd	r8, Y+12	; 0x0c
    30dc:	9b 84       	ldd	r9, Y+11	; 0x0b
    30de:	aa 84       	ldd	r10, Y+10	; 0x0a
    30e0:	b9 84       	ldd	r11, Y+9	; 0x09
    30e2:	c8 84       	ldd	r12, Y+8	; 0x08
    30e4:	df 80       	ldd	r13, Y+7	; 0x07
    30e6:	ee 80       	ldd	r14, Y+6	; 0x06
    30e8:	fd 80       	ldd	r15, Y+5	; 0x05
    30ea:	0c 81       	ldd	r16, Y+4	; 0x04
    30ec:	1b 81       	ldd	r17, Y+3	; 0x03
    30ee:	aa 81       	ldd	r26, Y+2	; 0x02
    30f0:	b9 81       	ldd	r27, Y+1	; 0x01
    30f2:	ce 0f       	add	r28, r30
    30f4:	d1 1d       	adc	r29, r1
    30f6:	0f b6       	in	r0, 0x3f	; 63
    30f8:	f8 94       	cli
    30fa:	de bf       	out	0x3e, r29	; 62
    30fc:	0f be       	out	0x3f, r0	; 63
    30fe:	cd bf       	out	0x3d, r28	; 61
    3100:	ed 01       	movw	r28, r26
    3102:	08 95       	ret

00003104 <_exit>:
    3104:	f8 94       	cli

00003106 <__stop_program>:
    3106:	ff cf       	rjmp	.-2      	; 0x3106 <__stop_program>
