// Seed: 4248485397
module module_0;
  uwire id_1;
  assign id_2.id_2 = -1'b0;
  tri id_3;
  always begin : LABEL_0
    @(1'h0)
    if (id_3 == id_1) begin : LABEL_0
      if (1);
    end
  end
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  wand id_4 = id_0;
  wire id_5;
  assign id_3 = id_3;
  assign id_4 = id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
  always id_4 = id_6;
  wire id_7;
endmodule
