{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 11:05:42 2018 " "Info: Processing started: Thu Dec 13 11:05:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mainUla -c mainUla --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mainUla -c mainUla --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "entrada1\[0\] " "Warning: Node \"entrada1\[0\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada2\[0\] " "Warning: Node \"entrada2\[0\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada1\[3\] " "Warning: Node \"entrada1\[3\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada2\[3\] " "Warning: Node \"entrada2\[3\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada1\[2\] " "Warning: Node \"entrada1\[2\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada2\[2\] " "Warning: Node \"entrada2\[2\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada1\[1\] " "Warning: Node \"entrada1\[1\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "entrada2\[1\] " "Warning: Node \"entrada2\[1\]\" is a latch" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "iSW\[4\] " "Info: Assuming node \"iSW\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "iSW\[8\] " "Info: Assuming node \"iSW\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "entrada2\[0\]~0 " "Info: Detected gated clock \"entrada2\[0\]~0\" as buffer" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "entrada2\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "entrada1\[1\]~0 " "Info: Detected gated clock \"entrada1\[1\]~0\" as buffer" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "entrada1\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iKEY\[0\] register registrador:reg2\|flipflop:bit2\|Q register registrador:reg3\|flipflop:bit3\|Q 261.92 MHz 3.818 ns Internal " "Info: Clock \"iKEY\[0\]\" has Internal fmax of 261.92 MHz between source register \"registrador:reg2\|flipflop:bit2\|Q\" and destination register \"registrador:reg3\|flipflop:bit3\|Q\" (period= 3.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.598 ns + Longest register register " "Info: + Longest register to register delay is 3.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador:reg2\|flipflop:bit2\|Q 1 REG LCFF_X59_Y2_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y2_N3; Fanout = 10; REG Node = 'registrador:reg2\|flipflop:bit2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador:reg2|flipflop:bit2|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.150 ns) 0.854 ns ULA4BITS:logicaritmetic\|Add0~7 2 COMB LCCOMB_X59_Y2_N28 2 " "Info: 2: + IC(0.704 ns) + CELL(0.150 ns) = 0.854 ns; Loc. = LCCOMB_X59_Y2_N28; Fanout = 2; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { registrador:reg2|flipflop:bit2|Q ULA4BITS:logicaritmetic|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.414 ns) 1.742 ns ULA4BITS:logicaritmetic\|Add0~12 3 COMB LCCOMB_X59_Y2_N20 1 " "Info: 3: + IC(0.474 ns) + CELL(0.414 ns) = 1.742 ns; Loc. = LCCOMB_X59_Y2_N20; Fanout = 1; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { ULA4BITS:logicaritmetic|Add0~7 ULA4BITS:logicaritmetic|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.152 ns ULA4BITS:logicaritmetic\|Add0~13 4 COMB LCCOMB_X59_Y2_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.152 ns; Loc. = LCCOMB_X59_Y2_N22; Fanout = 1; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA4BITS:logicaritmetic|Add0~12 ULA4BITS:logicaritmetic|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.150 ns) 2.978 ns ULA4BITS:logicaritmetic\|Mux3~1 5 COMB LCCOMB_X58_Y2_N24 1 " "Info: 5: + IC(0.676 ns) + CELL(0.150 ns) = 2.978 ns; Loc. = LCCOMB_X58_Y2_N24; Fanout = 1; COMB Node = 'ULA4BITS:logicaritmetic\|Mux3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { ULA4BITS:logicaritmetic|Add0~13 ULA4BITS:logicaritmetic|Mux3~1 } "NODE_NAME" } } { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.366 ns) 3.598 ns registrador:reg3\|flipflop:bit3\|Q 6 REG LCFF_X58_Y2_N3 7 " "Info: 6: + IC(0.254 ns) + CELL(0.366 ns) = 3.598 ns; Loc. = LCFF_X58_Y2_N3; Fanout = 7; REG Node = 'registrador:reg3\|flipflop:bit3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { ULA4BITS:logicaritmetic|Mux3~1 registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.490 ns ( 41.41 % ) " "Info: Total cell delay = 1.490 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 58.59 % ) " "Info: Total interconnect delay = 2.108 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { registrador:reg2|flipflop:bit2|Q ULA4BITS:logicaritmetic|Add0~7 ULA4BITS:logicaritmetic|Add0~12 ULA4BITS:logicaritmetic|Add0~13 ULA4BITS:logicaritmetic|Mux3~1 registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { registrador:reg2|flipflop:bit2|Q {} ULA4BITS:logicaritmetic|Add0~7 {} ULA4BITS:logicaritmetic|Add0~12 {} ULA4BITS:logicaritmetic|Add0~13 {} ULA4BITS:logicaritmetic|Mux3~1 {} registrador:reg3|flipflop:bit3|Q {} } { 0.000ns 0.704ns 0.474ns 0.000ns 0.676ns 0.254ns } { 0.000ns 0.150ns 0.414ns 0.410ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 4.067 ns + Shortest register " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination register is 4.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 12; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.688 ns) + CELL(0.537 ns) 4.067 ns registrador:reg3\|flipflop:bit3\|Q 2 REG LCFF_X58_Y2_N3 7 " "Info: 2: + IC(2.688 ns) + CELL(0.537 ns) = 4.067 ns; Loc. = LCFF_X58_Y2_N3; Fanout = 7; REG Node = 'registrador:reg3\|flipflop:bit3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { iKEY[0] registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 33.91 % ) " "Info: Total cell delay = 1.379 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 66.09 % ) " "Info: Total interconnect delay = 2.688 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { iKEY[0] registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg3|flipflop:bit3|Q {} } { 0.000ns 0.000ns 2.688ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 4.073 ns - Longest register " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source register is 4.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 12; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.537 ns) 4.073 ns registrador:reg2\|flipflop:bit2\|Q 2 REG LCFF_X59_Y2_N3 10 " "Info: 2: + IC(2.694 ns) + CELL(0.537 ns) = 4.073 ns; Loc. = LCFF_X59_Y2_N3; Fanout = 10; REG Node = 'registrador:reg2\|flipflop:bit2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { iKEY[0] registrador:reg2|flipflop:bit2|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 33.86 % ) " "Info: Total cell delay = 1.379 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.694 ns ( 66.14 % ) " "Info: Total interconnect delay = 2.694 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { iKEY[0] registrador:reg2|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg2|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.694ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { iKEY[0] registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg3|flipflop:bit3|Q {} } { 0.000ns 0.000ns 2.688ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { iKEY[0] registrador:reg2|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg2|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.694ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { registrador:reg2|flipflop:bit2|Q ULA4BITS:logicaritmetic|Add0~7 ULA4BITS:logicaritmetic|Add0~12 ULA4BITS:logicaritmetic|Add0~13 ULA4BITS:logicaritmetic|Mux3~1 registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { registrador:reg2|flipflop:bit2|Q {} ULA4BITS:logicaritmetic|Add0~7 {} ULA4BITS:logicaritmetic|Add0~12 {} ULA4BITS:logicaritmetic|Add0~13 {} ULA4BITS:logicaritmetic|Mux3~1 {} registrador:reg3|flipflop:bit3|Q {} } { 0.000ns 0.704ns 0.474ns 0.000ns 0.676ns 0.254ns } { 0.000ns 0.150ns 0.414ns 0.410ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { iKEY[0] registrador:reg3|flipflop:bit3|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg3|flipflop:bit3|Q {} } { 0.000ns 0.000ns 2.688ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.073 ns" { iKEY[0] registrador:reg2|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.073 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg2|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.694ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registrador:reg3\|flipflop:bit2\|Q iSW\[5\] iKEY\[0\] 5.925 ns register " "Info: tsu for register \"registrador:reg3\|flipflop:bit2\|Q\" (data pin = \"iSW\[5\]\", clock pin = \"iKEY\[0\]\") is 5.925 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.028 ns + Longest pin register " "Info: + Longest pin to register delay is 10.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[5\] 1 PIN PIN_AC24 11 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 11; PIN Node = 'iSW\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[5] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.885 ns) + CELL(0.420 ns) 7.127 ns ULA4BITS:logicaritmetic\|Add0~1 2 COMB LCCOMB_X59_Y2_N2 2 " "Info: 2: + IC(5.885 ns) + CELL(0.420 ns) = 7.127 ns; Loc. = LCCOMB_X59_Y2_N2; Fanout = 2; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.305 ns" { iSW[5] ULA4BITS:logicaritmetic|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.393 ns) 7.767 ns ULA4BITS:logicaritmetic\|Add0~5 3 COMB LCCOMB_X59_Y2_N16 2 " "Info: 3: + IC(0.247 ns) + CELL(0.393 ns) = 7.767 ns; Loc. = LCCOMB_X59_Y2_N16; Fanout = 2; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { ULA4BITS:logicaritmetic|Add0~1 ULA4BITS:logicaritmetic|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.838 ns ULA4BITS:logicaritmetic\|Add0~10 4 COMB LCCOMB_X59_Y2_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.838 ns; Loc. = LCCOMB_X59_Y2_N18; Fanout = 2; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA4BITS:logicaritmetic|Add0~5 ULA4BITS:logicaritmetic|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.248 ns ULA4BITS:logicaritmetic\|Add0~11 5 COMB LCCOMB_X59_Y2_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.248 ns; Loc. = LCCOMB_X59_Y2_N20; Fanout = 1; COMB Node = 'ULA4BITS:logicaritmetic\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA4BITS:logicaritmetic|Add0~10 ULA4BITS:logicaritmetic|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 8.830 ns ULA4BITS:logicaritmetic\|Mux2~0 6 COMB LCCOMB_X58_Y2_N0 1 " "Info: 6: + IC(0.432 ns) + CELL(0.150 ns) = 8.830 ns; Loc. = LCCOMB_X58_Y2_N0; Fanout = 1; COMB Node = 'ULA4BITS:logicaritmetic\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ULA4BITS:logicaritmetic|Add0~11 ULA4BITS:logicaritmetic|Mux2~0 } "NODE_NAME" } } { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 9.223 ns ULA4BITS:logicaritmetic\|Mux2~1 7 COMB LCCOMB_X58_Y2_N10 1 " "Info: 7: + IC(0.243 ns) + CELL(0.150 ns) = 9.223 ns; Loc. = LCCOMB_X58_Y2_N10; Fanout = 1; COMB Node = 'ULA4BITS:logicaritmetic\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ULA4BITS:logicaritmetic|Mux2~0 ULA4BITS:logicaritmetic|Mux2~1 } "NODE_NAME" } } { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.366 ns) 10.028 ns registrador:reg3\|flipflop:bit2\|Q 8 REG LCFF_X58_Y2_N5 7 " "Info: 8: + IC(0.439 ns) + CELL(0.366 ns) = 10.028 ns; Loc. = LCFF_X58_Y2_N5; Fanout = 7; REG Node = 'registrador:reg3\|flipflop:bit2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { ULA4BITS:logicaritmetic|Mux2~1 registrador:reg3|flipflop:bit2|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.782 ns ( 27.74 % ) " "Info: Total cell delay = 2.782 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 72.26 % ) " "Info: Total interconnect delay = 7.246 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.028 ns" { iSW[5] ULA4BITS:logicaritmetic|Add0~1 ULA4BITS:logicaritmetic|Add0~5 ULA4BITS:logicaritmetic|Add0~10 ULA4BITS:logicaritmetic|Add0~11 ULA4BITS:logicaritmetic|Mux2~0 ULA4BITS:logicaritmetic|Mux2~1 registrador:reg3|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.028 ns" { iSW[5] {} iSW[5]~combout {} ULA4BITS:logicaritmetic|Add0~1 {} ULA4BITS:logicaritmetic|Add0~5 {} ULA4BITS:logicaritmetic|Add0~10 {} ULA4BITS:logicaritmetic|Add0~11 {} ULA4BITS:logicaritmetic|Mux2~0 {} ULA4BITS:logicaritmetic|Mux2~1 {} registrador:reg3|flipflop:bit2|Q {} } { 0.000ns 0.000ns 5.885ns 0.247ns 0.000ns 0.000ns 0.432ns 0.243ns 0.439ns } { 0.000ns 0.822ns 0.420ns 0.393ns 0.071ns 0.410ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 4.067 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination register is 4.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 12; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.688 ns) + CELL(0.537 ns) 4.067 ns registrador:reg3\|flipflop:bit2\|Q 2 REG LCFF_X58_Y2_N5 7 " "Info: 2: + IC(2.688 ns) + CELL(0.537 ns) = 4.067 ns; Loc. = LCFF_X58_Y2_N5; Fanout = 7; REG Node = 'registrador:reg3\|flipflop:bit2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { iKEY[0] registrador:reg3|flipflop:bit2|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 33.91 % ) " "Info: Total cell delay = 1.379 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 66.09 % ) " "Info: Total interconnect delay = 2.688 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { iKEY[0] registrador:reg3|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg3|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.688ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.028 ns" { iSW[5] ULA4BITS:logicaritmetic|Add0~1 ULA4BITS:logicaritmetic|Add0~5 ULA4BITS:logicaritmetic|Add0~10 ULA4BITS:logicaritmetic|Add0~11 ULA4BITS:logicaritmetic|Mux2~0 ULA4BITS:logicaritmetic|Mux2~1 registrador:reg3|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.028 ns" { iSW[5] {} iSW[5]~combout {} ULA4BITS:logicaritmetic|Add0~1 {} ULA4BITS:logicaritmetic|Add0~5 {} ULA4BITS:logicaritmetic|Add0~10 {} ULA4BITS:logicaritmetic|Add0~11 {} ULA4BITS:logicaritmetic|Mux2~0 {} ULA4BITS:logicaritmetic|Mux2~1 {} registrador:reg3|flipflop:bit2|Q {} } { 0.000ns 0.000ns 5.885ns 0.247ns 0.000ns 0.000ns 0.432ns 0.243ns 0.439ns } { 0.000ns 0.822ns 0.420ns 0.393ns 0.071ns 0.410ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { iKEY[0] registrador:reg3|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.067 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg3|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.688ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX0_D\[0\] registrador:reg1\|flipflop:bit2\|Q 12.334 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX0_D\[0\]\" through register \"registrador:reg1\|flipflop:bit2\|Q\" is 12.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 4.071 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 4.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 12; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.692 ns) + CELL(0.537 ns) 4.071 ns registrador:reg1\|flipflop:bit2\|Q 2 REG LCFF_X59_Y2_N5 12 " "Info: 2: + IC(2.692 ns) + CELL(0.537 ns) = 4.071 ns; Loc. = LCFF_X59_Y2_N5; Fanout = 12; REG Node = 'registrador:reg1\|flipflop:bit2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { iKEY[0] registrador:reg1|flipflop:bit2|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 33.87 % ) " "Info: Total cell delay = 1.379 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.692 ns ( 66.13 % ) " "Info: Total interconnect delay = 2.692 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { iKEY[0] registrador:reg1|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.071 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg1|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.692ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.013 ns + Longest register pin " "Info: + Longest register to pin delay is 8.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador:reg1\|flipflop:bit2\|Q 1 REG LCFF_X59_Y2_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y2_N5; Fanout = 12; REG Node = 'registrador:reg1\|flipflop:bit2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador:reg1|flipflop:bit2|Q } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.416 ns) 0.967 ns BinToHex4:ss0\|oHEX0_D\[0\]~0 2 COMB LCCOMB_X59_Y2_N0 1 " "Info: 2: + IC(0.551 ns) + CELL(0.416 ns) = 0.967 ns; Loc. = LCCOMB_X59_Y2_N0; Fanout = 1; COMB Node = 'BinToHex4:ss0\|oHEX0_D\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { registrador:reg1|flipflop:bit2|Q BinToHex4:ss0|oHEX0_D[0]~0 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.278 ns) + CELL(2.768 ns) 8.013 ns oHEX0_D\[0\] 3 PIN PIN_AE8 0 " "Info: 3: + IC(4.278 ns) + CELL(2.768 ns) = 8.013 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oHEX0_D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { BinToHex4:ss0|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.184 ns ( 39.74 % ) " "Info: Total cell delay = 3.184 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.829 ns ( 60.26 % ) " "Info: Total interconnect delay = 4.829 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { registrador:reg1|flipflop:bit2|Q BinToHex4:ss0|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { registrador:reg1|flipflop:bit2|Q {} BinToHex4:ss0|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.551ns 4.278ns } { 0.000ns 0.416ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { iKEY[0] registrador:reg1|flipflop:bit2|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.071 ns" { iKEY[0] {} iKEY[0]~combout {} registrador:reg1|flipflop:bit2|Q {} } { 0.000ns 0.000ns 2.692ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { registrador:reg1|flipflop:bit2|Q BinToHex4:ss0|oHEX0_D[0]~0 oHEX0_D[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { registrador:reg1|flipflop:bit2|Q {} BinToHex4:ss0|oHEX0_D[0]~0 {} oHEX0_D[0] {} } { 0.000ns 0.551ns 4.278ns } { 0.000ns 0.416ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "entrada1\[0\] iSW\[0\] iSW\[4\] -1.394 ns register " "Info: th for register \"entrada1\[0\]\" (data pin = \"iSW\[0\]\", clock pin = \"iSW\[4\]\") is -1.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iSW\[4\] destination 5.754 ns + Longest register " "Info: + Longest clock path from clock \"iSW\[4\]\" to destination register is 5.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[4\] 1 CLK PIN_AC26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 2; CLK Node = 'iSW\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.150 ns) 1.974 ns entrada1\[1\]~0 2 COMB LCCOMB_X94_Y2_N10 1 " "Info: 2: + IC(0.992 ns) + CELL(0.150 ns) = 1.974 ns; Loc. = LCCOMB_X94_Y2_N10; Fanout = 1; COMB Node = 'entrada1\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { iSW[4] entrada1[1]~0 } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(0.000 ns) 3.987 ns entrada1\[1\]~0clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(2.013 ns) + CELL(0.000 ns) = 3.987 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'entrada1\[1\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { entrada1[1]~0 entrada1[1]~0clkctrl } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.150 ns) 5.754 ns entrada1\[0\] 4 REG LCCOMB_X62_Y2_N8 1 " "Info: 4: + IC(1.617 ns) + CELL(0.150 ns) = 5.754 ns; Loc. = LCCOMB_X62_Y2_N8; Fanout = 1; REG Node = 'entrada1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { entrada1[1]~0clkctrl entrada1[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.132 ns ( 19.67 % ) " "Info: Total cell delay = 1.132 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.622 ns ( 80.33 % ) " "Info: Total interconnect delay = 4.622 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { iSW[4] entrada1[1]~0 entrada1[1]~0clkctrl entrada1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { iSW[4] {} iSW[4]~combout {} entrada1[1]~0 {} entrada1[1]~0clkctrl {} entrada1[0] {} } { 0.000ns 0.000ns 0.992ns 2.013ns 1.617ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.148 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'iSW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.907 ns) + CELL(0.419 ns) 7.148 ns entrada1\[0\] 2 REG LCCOMB_X62_Y2_N8 1 " "Info: 2: + IC(5.907 ns) + CELL(0.419 ns) = 7.148 ns; Loc. = LCCOMB_X62_Y2_N8; Fanout = 1; REG Node = 'entrada1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { iSW[0] entrada1[0] } "NODE_NAME" } } { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 17.36 % ) " "Info: Total cell delay = 1.241 ns ( 17.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.907 ns ( 82.64 % ) " "Info: Total interconnect delay = 5.907 ns ( 82.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { iSW[0] entrada1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { iSW[0] {} iSW[0]~combout {} entrada1[0] {} } { 0.000ns 0.000ns 5.907ns } { 0.000ns 0.822ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { iSW[4] entrada1[1]~0 entrada1[1]~0clkctrl entrada1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { iSW[4] {} iSW[4]~combout {} entrada1[1]~0 {} entrada1[1]~0clkctrl {} entrada1[0] {} } { 0.000ns 0.000ns 0.992ns 2.013ns 1.617ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { iSW[0] entrada1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { iSW[0] {} iSW[0]~combout {} entrada1[0] {} } { 0.000ns 0.000ns 5.907ns } { 0.000ns 0.822ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 11:05:43 2018 " "Info: Processing ended: Thu Dec 13 11:05:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
