0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,1610765828,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,adder,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,1608741507,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,,XBar2,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1610479634,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,,matrixAccelerator,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1610769054,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tb.v,,multiplyComputePynq,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tb.v,1610768108,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Multiplier/multiplier_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v,1610772687,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,matrixAccelerator_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Multiplier/multiplier_tb.v,1610769584,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,multiplier_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1610480716,verilog,,,,,,,,,,,,
