T_1 F_1 ( T_2 V_1 , T_3 V_2 )\r\n{\r\nreturn F_2 ( F_3 ( V_1 , V_2 ) ) ;\r\n}\r\nvoid F_4 ( T_1 V_3 , T_2 V_1 , T_3 V_2 )\r\n{\r\nF_5 ( V_3 , F_3 ( V_1 , V_2 ) ) ;\r\n}\r\nT_1 F_6 ( T_1 V_4 , T_1 V_5 , T_2 V_1 , T_2 V_2 )\r\n{\r\nT_1 V_6 ;\r\nV_6 = F_1 ( V_1 , V_2 ) ;\r\nV_6 &= ~ V_4 ;\r\nV_6 |= V_5 ;\r\nF_4 ( V_6 , V_1 , V_2 ) ;\r\nreturn V_6 ;\r\n}\r\nT_1 F_7 ( T_4 V_7 )\r\n{\r\nstruct V_8 * V_9 = & V_8 [ V_7 ] ;\r\nT_1 V_10 ;\r\nV_10 = F_8 ( V_11 ,\r\nV_12 ,\r\nV_9 -> V_13 ) ;\r\nreturn V_10 & V_9 -> V_14 ;\r\n}\r\nvoid F_9 ( T_4 V_7 )\r\n{\r\nstruct V_8 * V_9 = & V_8 [ V_7 ] ;\r\nF_10 ( V_9 -> V_14 ,\r\nV_11 ,\r\nV_12 ,\r\nV_9 -> V_13 ) ;\r\n}\r\nT_1 F_11 ( T_4 V_15 )\r\n{\r\nreturn F_8 ( V_11 ,\r\nV_16 , V_15 ) ;\r\n}\r\nvoid F_12 ( T_1 V_3 , T_4 V_15 )\r\n{\r\nF_10 ( V_3 , V_11 ,\r\nV_16 , V_15 ) ;\r\n}\r\nT_1 F_13 ( T_1 V_4 , T_1 V_5 , T_4 V_15 )\r\n{\r\nreturn F_14 ( V_4 , V_5 ,\r\nV_11 ,\r\nV_16 ,\r\nV_15 ) ;\r\n}\r\nstatic inline T_1 F_15 ( T_3 V_17 , T_3 V_18 )\r\n{\r\nT_1 V_4 , V_19 ;\r\nV_4 = F_1 ( V_12 ,\r\nV_17 ) ;\r\nV_19 = F_1 ( V_12 , V_18 ) ;\r\nreturn V_4 & V_19 ;\r\n}\r\nvoid F_16 ( unsigned long * V_20 )\r\n{\r\nV_20 [ 0 ] = F_15 ( V_21 ,\r\nV_22 ) ;\r\nV_20 [ 1 ] = F_15 ( V_23 ,\r\nV_24 ) ;\r\n}\r\nvoid F_17 ( void )\r\n{\r\nF_1 ( V_12 ,\r\nV_25 ) ;\r\n}\r\nvoid F_18 ( T_1 * V_26 )\r\n{\r\nV_26 [ 0 ] =\r\nF_1 ( V_12 ,\r\nV_22 ) ;\r\nV_26 [ 1 ] =\r\nF_1 ( V_12 ,\r\nV_24 ) ;\r\nF_4 ( 0 , V_12 ,\r\nV_21 ) ;\r\nF_4 ( 0 , V_12 ,\r\nV_23 ) ;\r\nF_1 ( V_12 ,\r\nV_25 ) ;\r\n}\r\nvoid F_19 ( T_1 * V_26 )\r\n{\r\nF_4 ( V_26 [ 0 ] , V_12 ,\r\nV_21 ) ;\r\nF_4 ( V_26 [ 1 ] , V_12 ,\r\nV_23 ) ;\r\n}\r\nstatic int T_5 F_20 ( void )\r\n{\r\nif ( F_21 () )\r\nreturn F_22 ( & V_27 ) ;\r\nreturn 0 ;\r\n}
