{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746559958786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746559958786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 22:32:38 2025 " "Processing started: Tue May  6 22:32:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746559958786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746559958786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Task7 -c Task7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Task7 -c Task7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746559958786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746559959059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746559959059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "D:/TaskDSP/Task7/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746559967346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746559967346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.sv" "" { Text "D:/TaskDSP/Task7/transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746559967348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746559967348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmitter " "Elaborating entity \"transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746559967367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:syn " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:syn\"" {  } { { "transmitter.sv" "syn" { Text "D:/TaskDSP/Task7/transmitter.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746559967371 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "synchronizer.sv(11) " "Verilog HDL Event Control error at synchronizer.sv(11): mixed single- and double-edge expressions are not supported" {  } { { "synchronizer.sv" "" { Text "D:/TaskDSP/Task7/synchronizer.sv" 11 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1746559967372 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_source synchronizer.sv(17) " "Verilog HDL Always Construct warning at synchronizer.sv(17): variable \"clk_source\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "synchronizer.sv" "" { Text "D:/TaskDSP/Task7/synchronizer.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1746559967372 "|transmitter|synchronizer:syn"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "syn1 synchronizer.sv(18) " "Verilog HDL Always Construct warning at synchronizer.sv(18): variable \"syn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "synchronizer.sv" "" { Text "D:/TaskDSP/Task7/synchronizer.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1746559967372 "|transmitter|synchronizer:syn"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "synchronizer:syn " "Can't elaborate user hierarchy \"synchronizer:syn\"" {  } { { "transmitter.sv" "syn" { Text "D:/TaskDSP/Task7/transmitter.sv" 20 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746559967374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746559967478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  6 22:32:47 2025 " "Processing ended: Tue May  6 22:32:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746559967478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746559967478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746559967478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746559967478 ""}
