```verilog
always @(negedge clk) begin
    if (reset)
        q <= 8'h34;
    else
        q <= d;
end

endmodule
```