.. _IP:pio_fifo_in:

PoC.io.pio.fifo_in
##################

.. only:: html

   .. |gh-src| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/src/io/pio/pio_fifo_in.vhdl
               :alt: Source Code on GitHub
   .. |gh-tb| image:: /_static/logos/GitHub-Mark-32px.png
               :scale: 40
               :target: https://github.com/VLSI-EDA/PoC/blob/master/tb/io/pio/pio_fifo_in_tb.vhdl
               :alt: Source Code on GitHub

   .. sidebar:: GitHub Links

      * |gh-src| :pocsrc:`Sourcecode <io/pio/pio_fifo_in.vhdl>`
      * |gh-tb| :poctb:`Testbench <io/pio/pio_fifo_in_tb.vhdl>`




.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/pio/pio_fifo_in.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 38-55



.. only:: latex

   Source file: :pocsrc:`io/pio/pio_fifo_in.vhdl <io/pio/pio_fifo_in.vhdl>`
