

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Fri Dec 16 14:07:21 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 16 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.75>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex"   --->   Operation 32 'read' 'readIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%canbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %canbase"   --->   Operation 33 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%can_frame = alloca i64 1" [can.c:148]   --->   Operation 34 'alloca' 'can_frame' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0" [can.c:150]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i14 %shl_ln" [can.c:150]   --->   Operation 37 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln150_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0" [can.c:150]   --->   Operation 38 'bitconcatenate' 'shl_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i11 %shl_ln150_1" [can.c:150]   --->   Operation 39 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "%add_ln150_2 = add i15 %zext_ln150, i15 %zext_ln150_1" [can.c:150]   --->   Operation 40 'add' 'add_ln150_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln150 = add i15 %add_ln150_2, i15 8448" [can.c:150]   --->   Operation 41 'add' 'add_ln150' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln150, i32 2, i32 14" [can.c:150]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln150_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0" [can.c:150]   --->   Operation 43 'bitconcatenate' 'shl_ln150_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i15 %shl_ln150_2" [can.c:150]   --->   Operation 44 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln150_1 = add i64 %zext_ln150_2, i64 %canbase_read" [can.c:150]   --->   Operation 45 'add' 'add_ln150_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln150_1, i32 2, i32 63" [can.c:150]   --->   Operation 46 'partselect' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i62 %trunc_ln150_1" [can.c:150]   --->   Operation 47 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln150" [can.c:150]   --->   Operation 48 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 50 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 51 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [6/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 52 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [can.c:185]   --->   Operation 53 'partselect' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%can_frame_addr_7 = getelementptr i8 %can_frame, i64 0, i64 0" [can.c:185]   --->   Operation 54 'getelementptr' 'can_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln185 = store i8 %trunc_ln24, i7 %can_frame_addr_7" [can.c:185]   --->   Operation 55 'store' 'store_ln185' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [can.c:186]   --->   Operation 56 'partselect' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%can_frame_addr_8 = getelementptr i8 %can_frame, i64 0, i64 1" [can.c:186]   --->   Operation 57 'getelementptr' 'can_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln186 = store i8 %trunc_ln25, i7 %can_frame_addr_8" [can.c:186]   --->   Operation 58 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln26 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [can.c:187]   --->   Operation 59 'partselect' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [can.c:188]   --->   Operation 60 'partselect' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln29 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [can.c:189]   --->   Operation 61 'partselect' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln30 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [can.c:190]   --->   Operation 62 'partselect' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln31 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [can.c:191]   --->   Operation 63 'partselect' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %timestamp_read" [can.c:192]   --->   Operation 64 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 65 [5/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 65 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [1/1] (0.84ns)   --->   "%add_ln173 = add i15 %add_ln150_2, i15 8452" [can.c:173]   --->   Operation 66 'add' 'add_ln173' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln173, i32 2, i32 14" [can.c:173]   --->   Operation 67 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_5, i2 0" [can.c:173]   --->   Operation 68 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i15 %shl_ln1" [can.c:173]   --->   Operation 69 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln173_1 = add i64 %zext_ln173, i64 %canbase_read" [can.c:173]   --->   Operation 70 'add' 'add_ln173_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln173_1, i32 2, i32 63" [can.c:173]   --->   Operation 71 'partselect' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i62 %trunc_ln173_1" [can.c:173]   --->   Operation 72 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%clu_addr_addr_5 = getelementptr i32 %clu_addr, i64 %sext_ln173" [can.c:173]   --->   Operation 73 'getelementptr' 'clu_addr_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%can_frame_addr_9 = getelementptr i8 %can_frame, i64 0, i64 2" [can.c:187]   --->   Operation 74 'getelementptr' 'can_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln187 = store i8 %trunc_ln26, i7 %can_frame_addr_9" [can.c:187]   --->   Operation 75 'store' 'store_ln187' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%can_frame_addr_10 = getelementptr i8 %can_frame, i64 0, i64 3" [can.c:188]   --->   Operation 76 'getelementptr' 'can_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln188 = store i8 %trunc_ln28, i7 %can_frame_addr_10" [can.c:188]   --->   Operation 77 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 78 [4/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 78 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 79 [7/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 79 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%can_frame_addr_11 = getelementptr i8 %can_frame, i64 0, i64 4" [can.c:189]   --->   Operation 80 'getelementptr' 'can_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln189 = store i8 %trunc_ln29, i7 %can_frame_addr_11" [can.c:189]   --->   Operation 81 'store' 'store_ln189' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%can_frame_addr_12 = getelementptr i8 %can_frame, i64 0, i64 5" [can.c:190]   --->   Operation 82 'getelementptr' 'can_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln190 = store i8 %trunc_ln30, i7 %can_frame_addr_12" [can.c:190]   --->   Operation 83 'store' 'store_ln190' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [3/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 84 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [6/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 85 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%can_frame_addr_13 = getelementptr i8 %can_frame, i64 0, i64 6" [can.c:191]   --->   Operation 86 'getelementptr' 'can_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.67ns)   --->   "%store_ln191 = store i8 %trunc_ln31, i7 %can_frame_addr_13" [can.c:191]   --->   Operation 87 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%can_frame_addr_14 = getelementptr i8 %can_frame, i64 0, i64 7" [can.c:192]   --->   Operation 88 'getelementptr' 'can_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln192 = store i8 %trunc_ln192, i7 %can_frame_addr_14" [can.c:192]   --->   Operation 89 'store' 'store_ln192' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 90 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 91 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 92 [5/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 92 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i4 %EN_read" [can.c:179]   --->   Operation 93 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.78ns)   --->   "%id_can = add i5 %zext_ln179, i5 8" [can.c:179]   --->   Operation 94 'add' 'id_can' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i5 %id_can" [can.c:179]   --->   Operation 95 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%can_frame_addr_15 = getelementptr i8 %can_frame, i64 0, i64 8" [can.c:193]   --->   Operation 96 'getelementptr' 'can_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln193 = store i8 2, i7 %can_frame_addr_15" [can.c:193]   --->   Operation 97 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%can_frame_addr_16 = getelementptr i8 %can_frame, i64 0, i64 9" [can.c:194]   --->   Operation 98 'getelementptr' 'can_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln194 = store i8 %zext_ln179_1, i7 %can_frame_addr_16" [can.c:194]   --->   Operation 99 'store' 'store_ln194' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [1/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 100 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 101 [4/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 101 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%can_frame_addr_17 = getelementptr i8 %can_frame, i64 0, i64 10" [can.c:195]   --->   Operation 102 'getelementptr' 'can_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln195 = store i8 0, i7 %can_frame_addr_17" [can.c:195]   --->   Operation 103 'store' 'store_ln195' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%can_frame_addr_19 = getelementptr i8 %can_frame, i64 0, i64 18" [can.c:198]   --->   Operation 104 'getelementptr' 'can_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln198 = store i8 0, i7 %can_frame_addr_19" [can.c:198]   --->   Operation 105 'store' 'store_ln198' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [1/1] (7.30ns)   --->   "%orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [can.c:150]   --->   Operation 106 'read' 'orFrameID' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i32 %orFrameID" [can.c:146]   --->   Operation 107 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19" [can.c:153]   --->   Operation 108 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31" [can.c:158]   --->   Operation 109 'partselect' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20" [can.c:161]   --->   Operation 110 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18" [can.c:161]   --->   Operation 111 'partselect' 'trunc_ln161_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [3/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 112 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i1 %tmp_2" [can.c:153]   --->   Operation 113 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i64 0, i64 16" [can.c:153]   --->   Operation 114 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln153 = store i8 %zext_ln153, i7 %can_frame_addr" [can.c:153]   --->   Operation 115 'store' 'store_ln153' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i11 %trunc_ln158_1" [can.c:158]   --->   Operation 116 'zext' 'zext_ln158' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i64 0, i64 17" [can.c:158]   --->   Operation 117 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln158_1, i18 %trunc_ln161_2" [can.c:161]   --->   Operation 118 'bitconcatenate' 'FrameID' <Predicate = (tmp_2)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.17ns)   --->   "%select_ln158 = select i1 %tmp_2, i1 %trunc_ln146, i1 %tmp_3" [can.c:158]   --->   Operation 119 'select' 'select_ln158' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.35ns)   --->   "%FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln158" [can.c:154]   --->   Operation 120 'select' 'FrameID_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i1 %select_ln158" [can.c:158]   --->   Operation 121 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln158 = store i8 %zext_ln158_1, i7 %can_frame_addr_1" [can.c:158]   --->   Operation 122 'store' 'store_ln158' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28" [can.c:165]   --->   Operation 123 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23" [can.c:166]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15" [can.c:167]   --->   Operation 125 'partselect' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i29 %FrameID_1" [can.c:168]   --->   Operation 126 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [2/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 127 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i5 %tmp_4" [can.c:165]   --->   Operation 128 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i64 0, i64 12" [can.c:165]   --->   Operation 129 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln165 = store i8 %zext_ln165, i7 %can_frame_addr_3" [can.c:165]   --->   Operation 130 'store' 'store_ln165' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i64 0, i64 13" [can.c:166]   --->   Operation 131 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln166 = store i8 %trunc_ln, i7 %can_frame_addr_4" [can.c:166]   --->   Operation 132 'store' 'store_ln166' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 133 [1/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 133 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i64 0, i64 14" [can.c:167]   --->   Operation 134 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln167 = store i8 %trunc_ln23, i7 %can_frame_addr_5" [can.c:167]   --->   Operation 135 'store' 'store_ln167' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i64 0, i64 15" [can.c:168]   --->   Operation 136 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln168 = store i8 %trunc_ln168, i7 %can_frame_addr_6" [can.c:168]   --->   Operation 137 'store' 'store_ln168' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 138 [1/1] (7.30ns)   --->   "%frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr_5" [can.c:173]   --->   Operation 138 'read' 'frameDLC' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27" [can.c:28]   --->   Operation 139 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.29>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr"   --->   Operation 140 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31" [can.c:178]   --->   Operation 143 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_6, i28 0" [can.c:178]   --->   Operation 144 'bitconcatenate' 'Dlc_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %tmp_7, i1 1" [can.c:28]   --->   Operation 145 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.99ns)   --->   "%icmp_ln28 = icmp_ugt  i32 %frameDLC, i32 2415919103" [can.c:28]   --->   Operation 146 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %icmp_ln28, i1 %xor_ln28" [can.c:28]   --->   Operation 147 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 2147483648, i32 %Dlc_assign" [can.c:28]   --->   Operation 148 'select' 'select_ln28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.99ns)   --->   "%icmp_ln32 = icmp_eq  i32 %select_ln28, i32 268435456" [can.c:32]   --->   Operation 149 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%zext_ln32 = zext i1 %icmp_ln32" [can.c:32]   --->   Operation 150 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.99ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %select_ln28, i32 536870912" [can.c:32]   --->   Operation 151 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.99ns)   --->   "%icmp_ln32_2 = icmp_eq  i32 %select_ln28, i32 805306368" [can.c:32]   --->   Operation 152 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%select_ln32 = select i1 %icmp_ln32_2, i2 3, i2 2" [can.c:32]   --->   Operation 153 'select' 'select_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32_1" [can.c:32]   --->   Operation 154 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %or_ln32, i2 %select_ln32, i2 %zext_ln32" [can.c:32]   --->   Operation 155 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%zext_ln32_1 = zext i2 %select_ln32_1" [can.c:32]   --->   Operation 156 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.99ns)   --->   "%icmp_ln32_3 = icmp_eq  i32 %select_ln28, i32 1073741824" [can.c:32]   --->   Operation 157 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.99ns)   --->   "%icmp_ln32_4 = icmp_eq  i32 %select_ln28, i32 1342177280" [can.c:32]   --->   Operation 158 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%select_ln32_2 = select i1 %icmp_ln32_4, i3 5, i3 4" [can.c:32]   --->   Operation 159 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3" [can.c:32]   --->   Operation 160 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32_3 = select i1 %or_ln32_1, i3 %select_ln32_2, i3 %zext_ln32_1" [can.c:32]   --->   Operation 161 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.99ns)   --->   "%icmp_ln32_5 = icmp_eq  i32 %select_ln28, i32 1610612736" [can.c:32]   --->   Operation 162 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.99ns)   --->   "%icmp_ln32_6 = icmp_eq  i32 %select_ln28, i32 1879048192" [can.c:32]   --->   Operation 163 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%select_ln32_4 = select i1 %icmp_ln32_6, i3 7, i3 6" [can.c:32]   --->   Operation 164 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5" [can.c:32]   --->   Operation 165 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32_5 = select i1 %or_ln32_2, i3 %select_ln32_4, i3 %select_ln32_3" [can.c:32]   --->   Operation 166 'select' 'select_ln32_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%zext_ln32_2 = zext i3 %select_ln32_5" [can.c:32]   --->   Operation 167 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.99ns)   --->   "%icmp_ln32_7 = icmp_eq  i32 %select_ln28, i32 2147483648" [can.c:32]   --->   Operation 168 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.99ns)   --->   "%icmp_ln32_8 = icmp_eq  i32 %select_ln28, i32 2415919104" [can.c:32]   --->   Operation 169 'icmp' 'icmp_ln32_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%select_ln32_6 = select i1 %icmp_ln32_8, i4 12, i4 8" [can.c:32]   --->   Operation 170 'select' 'select_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%or_ln32_3 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7" [can.c:32]   --->   Operation 171 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln32_7 = select i1 %or_ln32_3, i4 %select_ln32_6, i4 %zext_ln32_2" [can.c:32]   --->   Operation 172 'select' 'select_ln32_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%zext_ln32_3 = zext i4 %select_ln32_7" [can.c:32]   --->   Operation 173 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.99ns)   --->   "%icmp_ln32_9 = icmp_eq  i32 %select_ln28, i32 2684354560" [can.c:32]   --->   Operation 174 'icmp' 'icmp_ln32_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.99ns)   --->   "%icmp_ln32_10 = icmp_eq  i32 %select_ln28, i32 2952790016" [can.c:32]   --->   Operation 175 'icmp' 'icmp_ln32_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%select_ln32_8 = select i1 %icmp_ln32_10, i5 20, i5 16" [can.c:32]   --->   Operation 176 'select' 'select_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%or_ln32_4 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9" [can.c:32]   --->   Operation 177 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %or_ln32_4, i5 %select_ln32_8, i5 %zext_ln32_3" [can.c:32]   --->   Operation 178 'select' 'select_ln32_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%zext_ln32_4 = zext i5 %select_ln32_9" [can.c:32]   --->   Operation 179 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.99ns)   --->   "%icmp_ln32_11 = icmp_eq  i32 %select_ln28, i32 3221225472" [can.c:32]   --->   Operation 180 'icmp' 'icmp_ln32_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.99ns)   --->   "%icmp_ln32_12 = icmp_eq  i32 %select_ln28, i32 3489660928" [can.c:32]   --->   Operation 181 'icmp' 'icmp_ln32_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%select_ln32_10 = select i1 %icmp_ln32_12, i6 32, i6 24" [can.c:32]   --->   Operation 182 'select' 'select_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%or_ln32_5 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11" [can.c:32]   --->   Operation 183 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln32_11 = select i1 %or_ln32_5, i6 %select_ln32_10, i6 %zext_ln32_4" [can.c:32]   --->   Operation 184 'select' 'select_ln32_11' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%zext_ln32_5 = zext i6 %select_ln32_11" [can.c:32]   --->   Operation 185 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.99ns)   --->   "%icmp_ln32_13 = icmp_eq  i32 %select_ln28, i32 3758096384" [can.c:32]   --->   Operation 186 'icmp' 'icmp_ln32_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.99ns)   --->   "%icmp_ln32_14 = icmp_eq  i32 %select_ln28, i32 4026531840" [can.c:32]   --->   Operation 187 'icmp' 'icmp_ln32_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty = select i1 %icmp_ln32_14, i7 64, i7 48" [can.c:32]   --->   Operation 188 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty_70 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13" [can.c:32]   --->   Operation 189 'or' 'empty_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.36ns) (out node of the LUT)   --->   "%NofBytes = select i1 %empty_70, i7 %empty, i7 %zext_ln32_5" [can.c:196]   --->   Operation 190 'select' 'NofBytes' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i7 %NofBytes" [can.c:27]   --->   Operation 191 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i7 %NofBytes" [can.c:196]   --->   Operation 192 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.77ns)   --->   "%add_ln196 = add i7 %NofBytes, i7 8" [can.c:196]   --->   Operation 193 'add' 'add_ln196' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i7 %add_ln196" [can.c:196]   --->   Operation 194 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%can_frame_addr_18 = getelementptr i8 %can_frame, i64 0, i64 11" [can.c:196]   --->   Operation 195 'getelementptr' 'can_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.67ns)   --->   "%store_ln196 = store i8 %zext_ln196_1, i7 %can_frame_addr_18" [can.c:196]   --->   Operation 196 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%can_frame_addr_20 = getelementptr i8 %can_frame, i64 0, i64 19" [can.c:200]   --->   Operation 197 'getelementptr' 'can_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.67ns)   --->   "%store_ln200 = store i8 %zext_ln196, i7 %can_frame_addr_20" [can.c:200]   --->   Operation 198 'store' 'store_ln200' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 199 [1/1] (0.84ns)   --->   "%add115 = add i15 %add_ln150_2, i15 8456" [can.c:150]   --->   Operation 199 'add' 'add115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.81ns)   --->   "%icmp_ln205 = icmp_eq  i7 %NofBytes, i7 0" [can.c:205]   --->   Operation 200 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_205_1" [can.c:202]   --->   Operation 201 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.body.lr.ph, void %for.end" [can.c:205]   --->   Operation 202 'br' 'br_ln205' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.78ns)   --->   "%add_ln205 = add i6 %trunc_ln27, i6 63" [can.c:205]   --->   Operation 203 'add' 'add_ln205' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln32 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln205, i32 2, i32 5" [can.c:205]   --->   Operation 204 'partselect' 'trunc_ln32' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.11>
ST_14 : Operation 205 [2/2] (4.11ns)   --->   "%call_ln196 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2, i7 %NofBytes, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:196]   --->   Operation 205 'call' 'call_ln196' <Predicate = true> <Delay = 4.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.08>
ST_15 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln196 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2, i7 %NofBytes, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:196]   --->   Operation 206 'call' 'call_ln196' <Predicate = (!tmp_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end192"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_15 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln205 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1, i5 %add_ln205_1, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:205]   --->   Operation 208 'call' 'call_ln205' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 209 'br' 'br_ln0' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end192" [can.c:216]   --->   Operation 210 'br' 'br_ln216' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%internal_can_counter_load = load i32 %internal_can_counter" [can.c:230]   --->   Operation 211 'load' 'internal_can_counter_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.01ns)   --->   "%add_ln230 = add i32 %internal_can_counter_load, i32 1" [can.c:230]   --->   Operation 212 'add' 'add_ln230' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln230 = store i32 %add_ln230, i32 %internal_can_counter" [can.c:230]   --->   Operation 213 'store' 'store_ln230' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln231 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln230" [can.c:231]   --->   Operation 214 'write' 'write_ln231' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln233 = add i64 %canbase_read, i64 232" [can.c:233]   --->   Operation 215 'add' 'add_ln233' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln233, i32 2, i32 63" [can.c:233]   --->   Operation 216 'partselect' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i62 %trunc_ln33" [can.c:233]   --->   Operation 217 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%clu_addr_addr_6 = getelementptr i32 %clu_addr, i64 %sext_ln233" [can.c:233]   --->   Operation 218 'getelementptr' 'clu_addr_addr_6' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.72>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i4 %trunc_ln32" [can.c:205]   --->   Operation 219 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.79ns)   --->   "%add_ln205_1 = add i5 %zext_ln205, i5 1" [can.c:205]   --->   Operation 220 'add' 'add_ln205_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [2/2] (1.92ns)   --->   "%call_ln205 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1, i5 %add_ln205_1, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:205]   --->   Operation 221 'call' 'call_ln205' <Predicate = true> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 222 [2/2] (7.30ns)   --->   "%call_ln232 = call void @write_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:232]   --->   Operation 222 'call' 'call_ln232' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 223 [7/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 223 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln232 = call void @write_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:232]   --->   Operation 224 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 225 [6/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 225 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 226 [5/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 226 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 227 [4/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 227 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 228 [3/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 228 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 229 [2/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 229 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 230 [1/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 230 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 231 [1/1] (7.30ns)   --->   "%clu_addr_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr_6" [can.c:233]   --->   Operation 231 'read' 'clu_addr_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 232 [1/1] (7.30ns)   --->   "%clu_addr_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:235]   --->   Operation 232 'writereq' 'clu_addr_addr_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln234 = or i32 %clu_addr_addr_6_read, i32 128" [can.c:234]   --->   Operation 233 'or' 'or_ln234' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (7.30ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %clu_addr_addr_6, i32 %or_ln234, i4 15" [can.c:235]   --->   Operation 234 'write' 'write_ln235' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 235 [5/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:235]   --->   Operation 235 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 236 [4/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:235]   --->   Operation 236 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 237 [3/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:235]   --->   Operation 237 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 238 [2/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:235]   --->   Operation 238 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 239 [1/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:235]   --->   Operation 239 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.76ns
The critical path consists of the following:
	wire read operation ('readIndex_read') on port 'readIndex' [13]  (0 ns)
	'add' operation ('add_ln150_2', can.c:150) [24]  (0.831 ns)
	'add' operation ('add_ln150', can.c:150) [25]  (0.842 ns)
	'add' operation ('add_ln150_1', can.c:150) [29]  (1.08 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('orFrameID_req', can.c:150) on port 'clu_addr' (can.c:150) [33]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('orFrameID', can.c:150) on port 'clu_addr' (can.c:150) [34]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('frameDLC_req', can.c:173) on port 'clu_addr' (can.c:173) [71]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('frameDLC_req', can.c:173) on port 'clu_addr' (can.c:173) [71]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('frameDLC', can.c:173) on port 'clu_addr' (can.c:173) [72]  (7.3 ns)

 <State 13>: 6.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln28', can.c:28) [77]  (0.991 ns)
	'and' operation ('and_ln28', can.c:28) [78]  (0 ns)
	'select' operation ('Dlc', can.c:28) [79]  (0.449 ns)
	'icmp' operation ('icmp_ln32_2', can.c:32) [83]  (0.991 ns)
	'or' operation ('or_ln32', can.c:32) [85]  (0 ns)
	'select' operation ('select_ln32_1', can.c:32) [86]  (0.287 ns)
	'select' operation ('select_ln32_3', can.c:32) [92]  (0.287 ns)
	'select' operation ('select_ln32_5', can.c:32) [97]  (0.287 ns)
	'select' operation ('select_ln32_7', can.c:32) [103]  (0.391 ns)
	'select' operation ('select_ln32_9', can.c:32) [109]  (0.414 ns)
	'select' operation ('select_ln32_11', can.c:32) [115]  (0.384 ns)
	'select' operation ('NofBytes', can.c:196) [121]  (0.36 ns)
	'add' operation ('add_ln196', can.c:196) [157]  (0.773 ns)
	'store' operation ('store_ln196', can.c:196) of variable 'zext_ln196_1', can.c:196 on array 'can_frame', can.c:148 [160]  (0.677 ns)

 <State 14>: 4.11ns
The critical path consists of the following:
	'call' operation ('call_ln196', can.c:196) to 'recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2' [169]  (4.11 ns)

 <State 15>: 1.08ns
The critical path consists of the following:
	'add' operation ('add_ln233', can.c:233) [188]  (1.08 ns)

 <State 16>: 2.72ns
The critical path consists of the following:
	'add' operation ('add_ln205_1', can.c:205) [177]  (0.797 ns)
	'call' operation ('call_ln205', can.c:205) to 'recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1' [178]  (1.93 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln232', can.c:232) to 'write_ddr.1' [187]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_req', can.c:233) on port 'clu_addr' (can.c:233) [192]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_req', can.c:233) on port 'clu_addr' (can.c:233) [192]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_req', can.c:233) on port 'clu_addr' (can.c:233) [192]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_req', can.c:233) on port 'clu_addr' (can.c:233) [192]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_req', can.c:233) on port 'clu_addr' (can.c:233) [192]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_load_req', can.c:233) on port 'clu_addr' (can.c:233) [192]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('FsrVal', can.c:233) on port 'clu_addr' (can.c:233) [193]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('clu_addr_addr_9_req', can.c:235) on port 'clu_addr' (can.c:235) [195]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'or' operation ('FsrVal', can.c:234) [194]  (0 ns)
	bus write operation ('write_ln235', can.c:235) on port 'clu_addr' (can.c:235) [196]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('clu_addr_addr_9_resp', can.c:235) on port 'clu_addr' (can.c:235) [197]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('clu_addr_addr_9_resp', can.c:235) on port 'clu_addr' (can.c:235) [197]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('clu_addr_addr_9_resp', can.c:235) on port 'clu_addr' (can.c:235) [197]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('clu_addr_addr_9_resp', can.c:235) on port 'clu_addr' (can.c:235) [197]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('clu_addr_addr_9_resp', can.c:235) on port 'clu_addr' (can.c:235) [197]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
