// Seed: 3538411283
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4
);
  bit id_6;
  always @(negedge -1) begin : LABEL_0
    $unsigned(53);
    ;
    if (1'b0 == 1)
      if (1'b0) for (id_6 = -1'd0; id_2; id_6 = id_6) SystemTFIdentifier;
      else
        forever begin : LABEL_1
          wait (1);
          id_6 <= 1'b0;
        end
    id_6 <= id_6;
  end
endmodule : SymbolIdentifier
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_5
  );
endmodule
