/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_7z ? in_data[172] : celloutsig_1_6z[1]);
  assign celloutsig_1_13z = !(celloutsig_1_6z[7] ? celloutsig_1_7z : celloutsig_1_10z[5]);
  assign celloutsig_1_9z = ~celloutsig_1_7z;
  assign celloutsig_1_0z = in_data[170] | ~(in_data[124]);
  assign celloutsig_1_4z = celloutsig_1_3z[11] | celloutsig_1_3z[7];
  reg [9:0] _06_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 10'h000;
    else _06_ <= { celloutsig_0_7z[9:4], celloutsig_0_1z, celloutsig_0_8z };
  assign out_data[9:0] = _06_;
  reg [8:0] _07_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 9'h000;
    else _07_ <= { celloutsig_1_6z[3:1], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_12z };
  assign out_data[136:128] = _07_;
  assign celloutsig_0_6z = { in_data[79:76], celloutsig_0_0z } > { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[154:142] <= { in_data[126:116], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_4z[1:0], celloutsig_0_0z } && in_data[8:6];
  assign celloutsig_1_15z = celloutsig_1_3z[6:1] < celloutsig_1_14z;
  assign celloutsig_1_16z = { celloutsig_1_6z[9:8], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z } < { celloutsig_1_3z[7:3], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_17z[2:0], celloutsig_1_15z } < { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_4z = in_data[87:85] % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_1_3z = in_data[180:169] % { 1'h1, in_data[174:164] };
  assign celloutsig_0_1z = { in_data[70], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[82], in_data[0] };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[169:157], celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_10z[3:0] % { 1'h1, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_1_2z = { in_data[153:146], celloutsig_1_0z } != { in_data[140:133], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_3z[7:5] != { celloutsig_1_3z[11], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z[9:0], celloutsig_1_5z, celloutsig_1_4z } != { celloutsig_1_3z[10:0], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } !== celloutsig_1_6z;
  assign celloutsig_0_2z = in_data[24:21] | { celloutsig_0_1z[0], celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[65:59], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z } << { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } >>> { celloutsig_0_4z[2:1], celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } >>> { in_data[103:100], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_14z = in_data[133:128] >>> celloutsig_1_6z[7:2];
  assign celloutsig_0_0z = ~((in_data[2] & in_data[8]) | in_data[58]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[3] & celloutsig_0_0z) | (celloutsig_0_2z[3] & celloutsig_0_2z[2]));
  assign { out_data[96], out_data[32] } = { celloutsig_1_19z, celloutsig_0_8z };
endmodule
